
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126528                       # Number of seconds simulated
sim_ticks                                126528387559                       # Number of ticks simulated
final_tick                               1268163723190                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  85423                       # Simulator instruction rate (inst/s)
host_op_rate                                   110037                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3103004                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912992                       # Number of bytes of host memory used
host_seconds                                 40776.09                       # Real time elapsed on the host
sim_insts                                  3483221901                       # Number of instructions simulated
sim_ops                                    4486899250                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1772416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       561792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2085376                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4425088                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1204736                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1204736                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13847                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4389                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        16292                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34571                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9412                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9412                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14008050                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19221                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4440047                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        10116                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16481487                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                34973085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14163                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19221                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        10116                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              43500                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9521468                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9521468                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9521468                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14163                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14008050                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19221                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4440047                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        10116                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16481487                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               44494553                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151894824                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22316520                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19556489                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741255                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11054833                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10776562                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1552939                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54395                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117678327                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124030026                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22316520                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12329501                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25236889                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5697154                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2097515                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13412219                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095238                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148958454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.947152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.316358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123721565     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271788      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2328618      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1945267      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3565543      2.39%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3863979      2.59%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          845382      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663393      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10752919      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148958454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.146921                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.816552                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116749034                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3219224                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25024604                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25041                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3940543                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2400441                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139989341                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1308                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3940543                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117218945                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1583592                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       792902                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24567970                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       854495                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139005764                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89200                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       518741                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184623521                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630709645                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630709645                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35727350                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19861                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9940                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2697132                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23132649                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4491526                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82337                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1000523                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137384951                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19862                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129060437                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       104494                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22831267                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48986184                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148958454                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866419                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477812                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95230936     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21895905     14.70%     78.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10982108      7.37%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7201219      4.83%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7508040      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3878377      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1743486      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       435366      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        83017      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148958454                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         323394     59.77%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137026     25.33%     85.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80644     14.90%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101890761     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082011      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21619347     16.75%     96.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4458397      3.45%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129060437                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.849670                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             541064                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004192                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407724886                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160236385                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126135469                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129601501                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241571                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4202578                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          305                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       138171                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3940543                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1081845                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51980                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137404813                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49593                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23132649                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4491526                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9940                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34212                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          182                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          305                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       840384                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1036678                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1877062                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127672251                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21284426                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1388186                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25742630                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19664443                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4458204                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.840531                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126248612                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126135469                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72848347                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172984131                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.830413                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421127                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23794175                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1746019                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145017911                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.783431                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659516                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102810215     70.89%     70.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16386907     11.30%     82.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11837868      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2649105      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3012193      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1069829      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4454452      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901737      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1895605      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145017911                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1895605                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280528067                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278752146                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40984                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2936370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.518948                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.518948                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.658350                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.658350                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590599201                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165723725                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146805341                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151894824                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25515920                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20903721                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2166302                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10482214                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10097208                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2612425                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99620                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    113342150                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137012939                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25515920                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12709633                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29681936                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6469004                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4039529                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13258346                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1692401                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    151347559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.107407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.532133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       121665623     80.39%     80.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2394425      1.58%     81.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4076110      2.69%     84.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2363162      1.56%     86.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1853787      1.22%     87.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1629866      1.08%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1000669      0.66%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2512633      1.66%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13851284      9.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    151347559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167984                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.902025                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       112627678                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5305539                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29052922                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        77891                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4283517                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4180341                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          429                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     165102214                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2419                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4283517                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       113197121                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         650589                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3680271                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28542651                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       993399                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     163981026                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        101373                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       574686                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    231495577                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    762888811                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    762888811                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    185497352                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45998224                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36872                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18466                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2889637                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15218791                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7796031                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        81621                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1818006                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         158611480                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36872                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148969340                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        93833                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23491822                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     52006834                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    151347559                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.984286                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.546007                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90545554     59.83%     59.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23320268     15.41%     75.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12619431      8.34%     83.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9320784      6.16%     89.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9080142      6.00%     95.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3370279      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2554574      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       343765      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       192762      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    151347559                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         132967     28.06%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        177158     37.39%     65.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       163708     34.55%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125716554     84.39%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2021420      1.36%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18406      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13445895      9.03%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7767065      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148969340                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.980740                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             473841                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003181                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    449853913                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    182140583                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145797828                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149443181                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       305990                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3149737                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          414                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       127065                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4283517                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         434534                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        58188                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    158648352                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       826115                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15218791                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7796031                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18466                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         47139                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          414                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1249273                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1147033                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2396306                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146651478                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13109527                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2317862                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20876298                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20748874                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7766771                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.965480                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145797964                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145797828                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86201875                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        238695002                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.959860                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361138                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107879749                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    132973533                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     25675098                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2184341                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    147064042                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.904188                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.713567                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     93304872     63.45%     63.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25896544     17.61%     81.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10132210      6.89%     87.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5337267      3.63%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4535095      3.08%     94.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2189212      1.49%     96.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1023257      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1589894      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3055691      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    147064042                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107879749                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     132973533                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19738020                       # Number of memory references committed
system.switch_cpus1.commit.loads             12069054                       # Number of loads committed
system.switch_cpus1.commit.membars              18406                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19286889                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        119710979                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2747858                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3055691                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           302656982                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          321582552                       # The number of ROB writes
system.switch_cpus1.timesIdled                  25442                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 547265                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107879749                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            132973533                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107879749                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.408001                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.408001                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.710227                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.710227                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       659561757                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203522665                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      154214388                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36812                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               151894824                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24385397                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20094211                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2033921                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9903899                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9125467                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2563376                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92052                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    109985278                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             134821813                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24385397                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11688843                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28629725                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6598208                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5650802                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12742180                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1654744                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    148796610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.103583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.545328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       120166885     80.76%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2925500      1.97%     82.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2494320      1.68%     84.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2513250      1.69%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2387683      1.60%     87.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1181851      0.79%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          820856      0.55%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2079761      1.40%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14226504      9.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    148796610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.160541                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.887600                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       108748650                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7146048                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28261982                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       115958                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4523968                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3913227                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6837                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     162595866                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        54177                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4523968                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       109293523                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4480273                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1434913                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27823061                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1240868                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     161067461                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2635                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        422941                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       659470                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents        26872                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    225279462                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    750836905                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    750836905                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176986400                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        48293052                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34819                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17977                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4021756                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16035396                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8342966                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       324942                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1770258                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         157009961                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34819                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146546952                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       111793                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     26544512                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     60178484                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1135                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    148796610                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.984881                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.582802                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     88388512     59.40%     59.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24970278     16.78%     76.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12582967      8.46%     84.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8241253      5.54%     90.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7263095      4.88%     95.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2846251      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3227234      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1176218      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       100802      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    148796610                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1026175     74.59%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        163348     11.87%     86.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       186225     13.54%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120964330     82.54%     82.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2117755      1.45%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16842      0.01%     84.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15163679     10.35%     94.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8284346      5.65%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146546952                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.964792                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1375748                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009388                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    443378053                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    183589999                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142216551                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147922700                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       210988                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3142839                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1354                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          721                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       166156                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          641                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4523968                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3742780                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       269006                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    157044780                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1241200                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16035396                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8342966                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17977                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        214130                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        13845                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          721                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1209481                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1142856                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2352337                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144052419                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14902905                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2494531                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23185395                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20300388                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8282490                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.948370                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142223475                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142216551                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85826316                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        232709113                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.936283                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368814                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105246121                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128831291                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28223288                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33684                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2060009                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    144272642                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.892971                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.710018                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     92611139     64.19%     64.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23681627     16.41%     80.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11368255      7.88%     88.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5064761      3.51%     92.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3955584      2.74%     94.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1626551      1.13%     95.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1648246      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1157528      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3158951      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    144272642                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105246121                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128831291                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21069367                       # Number of memory references committed
system.switch_cpus2.commit.loads             12892557                       # Number of loads committed
system.switch_cpus2.commit.membars              16842                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18489529                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115910773                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2536855                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3158951                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           298168270                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          318633392                       # The number of ROB writes
system.switch_cpus2.timesIdled                  59934                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3098214                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105246121                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128831291                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105246121                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.443234                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.443234                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.692888                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.692888                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       651122617                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196165943                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      153606310                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33684                       # number of misc regfile writes
system.l20.replacements                         13861                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          215050                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24101                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.922866                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          198.657806                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.867954                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5360.538512                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4672.935728                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019400                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000768                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.523490                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.456341                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35742                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35742                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9385                       # number of Writeback hits
system.l20.Writeback_hits::total                 9385                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35742                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35742                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35742                       # number of overall hits
system.l20.overall_hits::total                  35742                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13847                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13861                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13847                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13861                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13847                       # number of overall misses
system.l20.overall_misses::total                13861                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4049389                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3995797606                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3999846995                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4049389                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3995797606                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3999846995                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4049389                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3995797606                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3999846995                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49589                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49603                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9385                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9385                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49589                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49603                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49589                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49603                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.279235                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.279439                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.279235                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.279439                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.279235                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.279439                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 289242.071429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 288567.747960                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 288568.429046                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 289242.071429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 288567.747960                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 288568.429046                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 289242.071429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 288567.747960                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 288568.429046                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2206                       # number of writebacks
system.l20.writebacks::total                     2206                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13847                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13861                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13847                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13861                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13847                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13861                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3181254                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3138028499                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3141209753                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3181254                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3138028499                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3141209753                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3181254                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3138028499                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3141209753                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.279235                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.279439                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.279235                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.279439                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.279235                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.279439                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 227232.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 226621.542500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 226622.159512                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 227232.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 226621.542500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 226622.159512                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 227232.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 226621.542500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 226622.159512                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4408                       # number of replacements
system.l21.tagsinuse                     10239.890160                       # Cycle average of tags in use
system.l21.total_refs                          345991                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14648                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.620358                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          466.417923                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.905503                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1974.609687                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                    2                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7780.957046                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.045549                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001553                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.192833                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000195                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.759859                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999989                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        31365                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31365                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10358                       # number of Writeback hits
system.l21.Writeback_hits::total                10358                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        31365                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31365                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        31365                       # number of overall hits
system.l21.overall_hits::total                  31365                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4368                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4387                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           21                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 21                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4389                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4408                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4389                       # number of overall misses
system.l21.overall_misses::total                 4408                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5424035                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1283111325                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1288535360                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      6398339                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      6398339                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5424035                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1289509664                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1294933699                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5424035                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1289509664                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1294933699                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           19                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        35733                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              35752                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10358                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10358                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           21                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               21                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           19                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        35754                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               35773                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           19                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        35754                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              35773                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.122240                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.122706                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.122755                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.123221                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.122755                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.123221                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 285475.526316                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 293752.592720                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 293716.744928                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 304682.809524                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 304682.809524                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 285475.526316                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 293804.890408                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 293768.987976                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 285475.526316                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 293804.890408                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 293768.987976                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2888                       # number of writebacks
system.l21.writebacks::total                     2888                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           19                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4368                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4387                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            21                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           19                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4389                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4408                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           19                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4389                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4408                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4248448                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1012604813                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1016853261                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      5097451                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      5097451                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4248448                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1017702264                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1021950712                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4248448                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1017702264                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1021950712                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.122240                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.122706                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.122755                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.123221                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.122755                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.123221                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 223602.526316                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 231823.446200                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 231787.841577                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 242735.761905                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 242735.761905                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 223602.526316                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 231875.658237                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 231839.998185                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 223602.526316                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 231875.658237                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 231839.998185                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         16302                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          787921                       # Total number of references to valid blocks.
system.l22.sampled_refs                         28590                       # Sample count of references to valid blocks.
system.l22.avg_refs                         27.559321                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           32.437161                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.753139                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6213.019704                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6036.789996                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002640                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000468                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.505617                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.491275                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        86652                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  86652                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           20554                       # number of Writeback hits
system.l22.Writeback_hits::total                20554                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        86652                       # number of demand (read+write) hits
system.l22.demand_hits::total                   86652                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        86652                       # number of overall hits
system.l22.overall_hits::total                  86652                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        16292                       # number of ReadReq misses
system.l22.ReadReq_misses::total                16302                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        16292                       # number of demand (read+write) misses
system.l22.demand_misses::total                 16302                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        16292                       # number of overall misses
system.l22.overall_misses::total                16302                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2968714                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4778045316                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4781014030                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2968714                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4778045316                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4781014030                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2968714                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4778045316                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4781014030                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data       102944                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total             102954                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        20554                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            20554                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data       102944                       # number of demand (read+write) accesses
system.l22.demand_accesses::total              102954                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data       102944                       # number of overall (read+write) accesses
system.l22.overall_accesses::total             102954                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.158261                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.158343                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.158261                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.158343                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.158261                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.158343                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 296871.400000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 293275.553400                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 293277.759171                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 296871.400000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 293275.553400                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 293277.759171                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 296871.400000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 293275.553400                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 293277.759171                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4318                       # number of writebacks
system.l22.writebacks::total                     4318                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        16292                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           16302                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        16292                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            16302                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        16292                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           16302                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2349572                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3769153512                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3771503084                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2349572                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3769153512                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3771503084                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2349572                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3769153512                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3771503084                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.158261                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.158343                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.158261                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.158343                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.158261                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.158343                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 234957.200000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 231349.957771                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 231352.170531                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 234957.200000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 231349.957771                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 231352.170531                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 234957.200000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 231349.957771                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 231352.170531                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.977898                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013444316                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873279.696858                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.977898                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022400                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866952                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13412202                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13412202                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13412202                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13412202                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13412202                       # number of overall hits
system.cpu0.icache.overall_hits::total       13412202                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5139305                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5139305                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5139305                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5139305                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5139305                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5139305                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13412219                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13412219                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13412219                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13412219                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13412219                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13412219                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 302312.058824                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 302312.058824                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 302312.058824                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 302312.058824                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 302312.058824                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 302312.058824                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4165589                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4165589                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4165589                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4165589                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4165589                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4165589                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 297542.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 297542.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49589                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245037600                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49845                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4915.991574                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.320907                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.679093                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825472                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174528                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19254834                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19254834                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9936                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9936                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23588326                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23588326                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23588326                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23588326                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184835                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184835                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       184835                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        184835                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       184835                       # number of overall misses
system.cpu0.dcache.overall_misses::total       184835                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  29361289143                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  29361289143                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  29361289143                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  29361289143                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  29361289143                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  29361289143                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19439669                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19439669                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23773161                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23773161                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23773161                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23773161                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009508                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009508                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007775                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007775                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007775                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007775                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 158851.349274                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 158851.349274                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 158851.349274                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 158851.349274                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 158851.349274                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 158851.349274                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9385                       # number of writebacks
system.cpu0.dcache.writebacks::total             9385                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135246                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135246                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       135246                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       135246                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       135246                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       135246                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49589                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49589                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49589                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49589                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49589                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49589                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6439301228                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6439301228                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6439301228                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6439301228                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6439301228                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6439301228                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002086                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002086                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002086                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002086                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 129853.419670                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 129853.419670                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 129853.419670                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 129853.419670                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 129853.419670                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 129853.419670                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.068089                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1101199612                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   465                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2368171.208602                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    17.068089                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.027353                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.742096                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13258325                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13258325                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13258325                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13258325                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13258325                       # number of overall hits
system.cpu1.icache.overall_hits::total       13258325                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6335384                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6335384                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6335384                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6335384                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6335384                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6335384                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13258346                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13258346                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13258346                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13258346                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13258346                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13258346                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 301684.952381                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 301684.952381                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 301684.952381                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 301684.952381                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 301684.952381                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 301684.952381                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           19                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           19                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           19                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5581735                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5581735                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5581735                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5581735                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5581735                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5581735                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 293775.526316                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 293775.526316                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 293775.526316                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 293775.526316                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 293775.526316                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 293775.526316                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 35754                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177034578                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 36010                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4916.261538                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.177392                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.822608                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903037                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096963                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9780352                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9780352                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7631712                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7631712                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18439                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18439                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18406                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18406                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17412064                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17412064                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17412064                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17412064                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        91361                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        91361                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          172                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          172                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        91533                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         91533                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        91533                       # number of overall misses
system.cpu1.dcache.overall_misses::total        91533                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9196368291                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9196368291                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     50232841                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     50232841                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9246601132                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9246601132                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9246601132                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9246601132                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9871713                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9871713                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7631884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7631884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18406                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18406                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17503597                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17503597                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17503597                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17503597                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009255                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009255                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000023                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000023                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005229                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005229                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005229                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005229                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100659.671972                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100659.671972                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 292051.401163                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 292051.401163                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 101019.316880                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 101019.316880                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 101019.316880                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 101019.316880                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       403894                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       403894                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10358                       # number of writebacks
system.cpu1.dcache.writebacks::total            10358                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        55628                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        55628                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          151                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          151                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        55779                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        55779                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        55779                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        55779                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        35733                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        35733                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           21                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           21                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        35754                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        35754                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        35754                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        35754                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3365463716                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3365463716                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      6575758                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      6575758                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3372039474                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3372039474                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3372039474                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3372039474                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003620                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003620                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002043                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002043                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002043                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002043                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94183.631825                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94183.631825                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 313131.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 313131.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94312.230072                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94312.230072                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94312.230072                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94312.230072                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.996907                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1094912219                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1990749.489091                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.996907                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.016021                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881405                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12742168                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12742168                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12742168                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12742168                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12742168                       # number of overall hits
system.cpu2.icache.overall_hits::total       12742168                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.cpu2.icache.overall_misses::total           12                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3689909                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3689909                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3689909                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3689909                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3689909                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3689909                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12742180                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12742180                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12742180                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12742180                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12742180                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12742180                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 307492.416667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 307492.416667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 307492.416667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 307492.416667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 307492.416667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 307492.416667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3051714                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3051714                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3051714                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3051714                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3051714                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3051714                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 305171.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 305171.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 305171.400000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 305171.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 305171.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 305171.400000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                102944                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               205384731                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                103200                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1990.162122                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.457025                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.542975                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.915848                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.084152                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11592774                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11592774                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8142941                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8142941                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17668                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17668                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16842                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16842                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19735715                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19735715                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19735715                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19735715                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       425201                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       425201                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           65                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       425266                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        425266                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       425266                       # number of overall misses
system.cpu2.dcache.overall_misses::total       425266                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  46127830725                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  46127830725                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     10070587                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     10070587                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  46137901312                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  46137901312                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  46137901312                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  46137901312                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     12017975                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12017975                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8143006                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8143006                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16842                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16842                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     20160981                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     20160981                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     20160981                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     20160981                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.035380                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.035380                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000008                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021094                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021094                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021094                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021094                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 108484.765382                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108484.765382                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 154932.107692                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 154932.107692                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 108491.864649                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108491.864649                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 108491.864649                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108491.864649                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20554                       # number of writebacks
system.cpu2.dcache.writebacks::total            20554                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       322257                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       322257                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           65                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       322322                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       322322                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       322322                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       322322                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       102944                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       102944                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       102944                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       102944                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       102944                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       102944                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  10666047689                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  10666047689                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  10666047689                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  10666047689                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  10666047689                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  10666047689                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008566                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008566                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005106                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005106                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005106                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005106                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 103610.192814                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103610.192814                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 103610.192814                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 103610.192814                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 103610.192814                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 103610.192814                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
