// Seed: 2800201797
module module_0 (
    output wor id_0,
    input wand id_1,
    output supply0 id_2,
    input tri id_3,
    output uwire id_4,
    output supply0 id_5,
    output supply0 id_6
);
  assign id_2 = id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    output tri0 id_2,
    input tri0 id_3,
    output tri id_4,
    input tri1 id_5,
    input tri0 id_6,
    input uwire id_7,
    input supply0 id_8,
    input supply1 id_9,
    input wor id_10,
    output tri1 id_11,
    input supply1 id_12
);
  always id_1 <= 1;
  module_0(
      id_11, id_5, id_4, id_5, id_11, id_4, id_4
  );
endmodule
