{\rtf1\ansi\ansicpg1252\uc1 \deff0\deflang1033\deflangfe1033
{\fonttbl {\f0\froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}
{\f1\fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Arial;}
{\f2\fmodern\fcharset0\fprq1{\*\panose 02070309020205020404}Courier New;}
{\f3\froman\fcharset2\fprq2{\*\panose 05050102010706020507}Symbol;}
}
{\colortbl;\red0\green0\blue0;\red0\green0\blue255;\red0\green255\blue255;\red0\green255\blue0;\red255\green0\blue255;\red255\green0\blue0;\red255\green255\blue0;\red255\green255\blue255;\red0\green0\blue128;\red0\green128\blue128;\red0\green128\blue0;\red128\green0\blue128;\red128\green0\blue0;\red128\green128\blue0;\red128\green128\blue128;\red192\green192\blue192;\red0\green128\blue0;\red96\green64\blue32;\rede0\green128\blue0;\red128\green0\blue0;\red128\green96\blue32;\red0\green32\blue128;\red0\green128\blue128;\red255\green0\blue255;\red0\green0\blue0;\red112\green0\blue112;\red255\green0\blue0;}
{\stylesheet
{\widctlpar\adjustright \fs20\cgrid \snext0 Normal;}
{\paperw11900\paperh16840\margl1800\margr1800\margt1440\margb1440\gutter0\ltrsect}
{\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid \sbasedon0 \snext0 heading 1;}
{\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid \sbasedon0 \snext0 heading 2;}
{\s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid \sbasedon0 \snext0 heading 3;}
{\s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid \sbasedon0 \snext0 heading 4;}{\*\cs10 \additive Default Paragraph Font;}
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid \sbasedon0 \snext0 heading 5;}{\*\cs10 \additive Default Paragraph Font;}
{\s6\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs12\cgrid \sbasedon0 \snext0 heading 6;}{\*\cs10 \additive Default Paragraph Font;}
{\s15\qc\sb240\sa60\widctlpar\outlinelevel0\adjustright \b\f1\fs32\kerning28\cgrid \sbasedon0 \snext15 Title;}
{\s16\qc\sa60\widctlpar\outlinelevel1\adjustright \f1\cgrid \sbasedon0 \snext16 Subtitle;}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid \sbasedon0 \snext17 BodyText;}
{\s18\widctlpar\fs22\cgrid \sbasedon0 \snext18 DenseText;}
{\s28\widctlpar\tqc\tx4320\tqr\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext28 header;}
{\s29\widctlpar\tqc\tx4320\tqr\tx8640\qr\adjustright \fs20\cgrid \sbasedon0 \snext29 footer;}
{\s30\li360\sa60\sb120\keepn\widctlpar\adjustright \b\f1\fs20\cgrid \sbasedon0 \snext30 GroupHeader;}
{\s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext41 Code Example 0;}
{\s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext42 Code Example 1;}
{\s42\li720\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext43 Code Example 2;}
{\s43\li1080\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext44 Code Example 3;}
{\s44\li1440\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext45 Code Example 4;}
{\s45\li1800\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext46 Code Example 5;}
{\s46\li2160\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext47 Code Example 6;}
{\s47\li2520\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext48 Code Example 7;}
{\s48\li2880\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext49 Code Example 8;}
{\s49\li3240\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext50 Code Example 9;}
{\s50\li3600\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext51 Code Example 10;}
{\s51\li3960\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext52 Code Example 11;}
{\s52\li4320\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext53 Code Example 12;}
{\s53\li4680\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext53 Code Example 13;}
{\s60\li0\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext61 List Continue 0;}
{\s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext62 List Continue 1;}
{\s62\li720\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext63 List Continue 2;}
{\s63\li1080\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext64 List Continue 3;}
{\s64\li1440\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext65 List Continue 4;}
{\s65\li1800\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext66 List Continue 5;}
{\s66\li2160\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext67 List Continue 6;}
{\s67\li2520\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext68 List Continue 7;}
{\s68\li2880\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext69 List Continue 8;}
{\s69\li3240\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext70 List Continue 9;}
{\s70\li3600\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext71 List Continue 10;}
{\s71\li3960\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext72 List Continue 11;}
{\s72\li4320\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext73 List Continue 12;}
{\s73\li4680\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext73 List Continue 13;}
{\s80\li0\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext81 DescContinue 0;}
{\s81\li360\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext82 DescContinue 1;}
{\s82\li720\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext83 DescContinue 2;}
{\s83\li1080\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext84 DescContinue 3;}
{\s84\li1440\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext85 DescContinue 4;}
{\s85\li1800\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext86 DescContinue 5;}
{\s86\li2160\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext87 DescContinue 6;}
{\s87\li2520\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext88 DescContinue 7;}
{\s88\li2880\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext89 DescContinue 8;}
{\s89\li3240\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext90 DescContinue 9;}
{\s90\li3600\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext91 DescContinue 10;}
{\s91\li3960\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext92 DescContinue 11;}
{\s92\li4320\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext93 DescContinue 12;}
{\s93\li4680\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext93 DescContinue 13;}
{\s100\li0\sa30\sb30\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext101 LatexTOC 0;}
{\s101\li360\sa27\sb27\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext102 LatexTOC 1;}
{\s102\li720\sa24\sb24\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext103 LatexTOC 2;}
{\s103\li1080\sa21\sb21\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext104 LatexTOC 3;}
{\s104\li1440\sa18\sb18\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext105 LatexTOC 4;}
{\s105\li1800\sa15\sb15\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext106 LatexTOC 5;}
{\s106\li2160\sa12\sb12\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext107 LatexTOC 6;}
{\s107\li2520\sa9\sb9\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext108 LatexTOC 7;}
{\s108\li2880\sa6\sb6\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext109 LatexTOC 8;}
{\s109\li3240\sa3\sb3\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext110 LatexTOC 9;}
{\s110\li3600\sa3\sb3\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext111 LatexTOC 10;}
{\s111\li3960\sa3\sb3\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext112 LatexTOC 11;}
{\s112\li4320\sa3\sb3\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext113 LatexTOC 12;}
{\s113\li4680\sa3\sb3\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext113 LatexTOC 13;}
{\s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext121 \sautoupd List Bullet 0;}
{\s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext122 \sautoupd List Bullet 1;}
{\s122\fi-360\li1080\widctlpar\jclisttab\tx1080{\*\pn \pnlvlbody\ilvl0\ls3\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext123 \sautoupd List Bullet 2;}
{\s123\fi-360\li1440\widctlpar\jclisttab\tx1440{\*\pn \pnlvlbody\ilvl0\ls4\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext124 \sautoupd List Bullet 3;}
{\s124\fi-360\li1800\widctlpar\jclisttab\tx1800{\*\pn \pnlvlbody\ilvl0\ls5\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext125 \sautoupd List Bullet 4;}
{\s125\fi-360\li2160\widctlpar\jclisttab\tx2160{\*\pn \pnlvlbody\ilvl0\ls6\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext126 \sautoupd List Bullet 5;}
{\s126\fi-360\li2520\widctlpar\jclisttab\tx2520{\*\pn \pnlvlbody\ilvl0\ls7\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext127 \sautoupd List Bullet 6;}
{\s127\fi-360\li2880\widctlpar\jclisttab\tx2880{\*\pn \pnlvlbody\ilvl0\ls8\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext128 \sautoupd List Bullet 7;}
{\s128\fi-360\li3240\widctlpar\jclisttab\tx3240{\*\pn \pnlvlbody\ilvl0\ls9\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext129 \sautoupd List Bullet 8;}
{\s129\fi-360\li3600\widctlpar\jclisttab\tx3600{\*\pn \pnlvlbody\ilvl0\ls10\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext130 \sautoupd List Bullet 9;}
{\s130\fi-360\li3960\widctlpar\jclisttab\tx3960{\*\pn \pnlvlbody\ilvl0\ls11\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext131 \sautoupd List Bullet 10;}
{\s131\fi-360\li4320\widctlpar\jclisttab\tx4320{\*\pn \pnlvlbody\ilvl0\ls12\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext132 \sautoupd List Bullet 11;}
{\s132\fi-360\li4680\widctlpar\jclisttab\tx4680{\*\pn \pnlvlbody\ilvl0\ls13\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext133 \sautoupd List Bullet 12;}
{\s133\fi-360\li5040\widctlpar\jclisttab\tx5040{\*\pn \pnlvlbody\ilvl0\ls14\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext133 \sautoupd List Bullet 13;}
{\s140\fi-360\li360\widctlpar\fs20\cgrid \sbasedon0 \snext141 \sautoupd List Enum 0;}
{\s141\fi-360\li720\widctlpar\fs20\cgrid \sbasedon0 \snext142 \sautoupd List Enum 1;}
{\s142\fi-360\li1080\widctlpar\fs20\cgrid \sbasedon0 \snext143 \sautoupd List Enum 2;}
{\s143\fi-360\li1440\widctlpar\fs20\cgrid \sbasedon0 \snext144 \sautoupd List Enum 3;}
{\s144\fi-360\li1800\widctlpar\fs20\cgrid \sbasedon0 \snext145 \sautoupd List Enum 4;}
{\s145\fi-360\li2160\widctlpar\fs20\cgrid \sbasedon0 \snext146 \sautoupd List Enum 5;}
{\s146\fi-360\li2520\widctlpar\fs20\cgrid \sbasedon0 \snext147 \sautoupd List Enum 6;}
{\s147\fi-360\li2880\widctlpar\fs20\cgrid \sbasedon0 \snext148 \sautoupd List Enum 7;}
{\s148\fi-360\li3240\widctlpar\fs20\cgrid \sbasedon0 \snext149 \sautoupd List Enum 8;}
{\s149\fi-360\li3600\widctlpar\fs20\cgrid \sbasedon0 \snext150 \sautoupd List Enum 9;}
{\s150\fi-360\li3960\widctlpar\fs20\cgrid \sbasedon0 \snext151 \sautoupd List Enum 10;}
{\s151\fi-360\li4320\widctlpar\fs20\cgrid \sbasedon0 \snext152 \sautoupd List Enum 11;}
{\s152\fi-360\li4680\widctlpar\fs20\cgrid \sbasedon0 \snext153 \sautoupd List Enum 12;}
{\s153\fi-360\li5040\widctlpar\fs20\cgrid \sbasedon0 \snext153 \sautoupd List Enum 13;}
}
{\*\listtable
{\list\listtemplateid1
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u8226 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li360 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9702 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li720 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9642 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li1080 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u8226 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li1440 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9702 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li1800 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9642 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li2160 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u8662 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li2520 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9702 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li2880 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9642 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li3600 }
\listid1}
{\list\listtemplateid2
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9744 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li360 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9744 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li720 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9744 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li1080 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9744 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li1440 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9744 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li1800 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9744 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li2160 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9744 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li2520 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9744 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li2880 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9744 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li3600 }
\listid2}
{\list\listtemplateid3
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9746 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li360 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9746 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li720 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9746 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li1080 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9746 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li1440 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9746 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li1800 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9746 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li2160 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9746 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li2520 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9746 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li2880 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9746 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li3600 }
\listid3}
}
{\listoverridetable
{\listoverride\listid1\listoverridecount0\ls1}
{\listoverride\listid2\listoverridecount0\ls2}
{\listoverride\listid3\listoverridecount0\ls3}
}
{\info 
{\title {\comment Serial Peripheral Interface Reusable Driver (Master-Slave)  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
v1.1 \par
}}Serial Peripheral Interface Reusable Driver (Master-Slave)}
{\comment Generated by doxygen 1.13.2.}
}\pard\plain 
\sectd\pgnlcrm
{\footer \s29\widctlpar\tqc\tx4320\tqr\tx8640\qr\adjustright \fs20\cgrid {\chpgn}}
\pard\plain \s16\qc\sa60\widctlpar\outlinelevel1\adjustright \f1\cgrid 
\vertalc\qc\par\par\par\par\par\par\par
\pard\plain \s15\qc\sb240\sa60\widctlpar\outlinelevel0\adjustright \b\f1\fs32\kerning28\cgrid 
{\field\fldedit {\*\fldinst TITLE \\*MERGEFORMAT}{\fldrslt Serial Peripheral Interface Reusable Driver (Master-Slave)}}\par
\pard\plain \s16\qc\sa60\widctlpar\outlinelevel1\adjustright \f1\cgrid 
\par
\par\par\par\par\par\par\par\par\par\par\par\par
\pard\plain \s16\qc\sa60\widctlpar\outlinelevel1\adjustright \f1\cgrid 
{\field\fldedit {\*\fldinst AUTHOR \\*MERGEFORMAT}{\fldrslt AUTHOR}}\par
Version v1.1\par\page\page\vertalt
\pard\plain 
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid Table of Contents\par
\pard\plain \par
{\field\fldedit {\*\fldinst TOC \\f \\*MERGEFORMAT}{\fldrslt Table of contents}}\par
\pard\plain 
\sect \sbkpage \pgndec \pgnrestart
\sect \sectd \sbknone
{\footer \s29\widctlpar\tqc\tx4320\tqr\tx8640\qr\adjustright \fs20\cgrid {\chpgn}}

\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
\par \pard\plain 
\pard\plain \s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
Serial Peripheral Interface (Master-Slave) Reusable Driver - Version 1.1\par \pard\plain 
{\tc\tcl1 \v Serial Peripheral Interface (Master-Slave) Reusable Driver - Version 1.1}
{\xe \v Serial Peripheral Interface (Master-Slave) Reusable Driver - Version 1.1}
{\bkmkstart AAAAAAAAPU}
{\bkmkend AAAAAAAAPU}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{\bkmkstart AAAAAAAAPV}
{\bkmkend AAAAAAAAPV}
{{\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Introduction
\par}
{\tc\tcl2 \v Introduction}
This project is a personal initiative aimed at developing reusable firmware components for microcontroller platforms. It focuses on building a modular and efficient SPI (Serial Peripheral Interface) driver that facilitates communication between two STM32 Nucleo-F401RE boards configured in a {\b Master-Slave}  setup. The {\b DIO driver}  is used to configure the selected SPI pins and establish the necessary physical connections.\par}
{\bkmkstart AAAAAAAAPW}
{\bkmkend AAAAAAAAPW}
{{\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Version History
\par}
{\tc\tcl2 \v Version History}
{
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u8226\tab}\ilvl0\ls1 \li0\ri0\lin0\rin0\fi-360\tx360\li360\ri0\lin360\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
{\b v1.0} : Initial release.\par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u8226\tab}\ilvl0\ls1 \li0\ri0\lin0\rin0\fi-360\tx360\li360\ri0\lin360\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
{\b v1.1} : Updated documentation, structural improvements, and design by contract enhancements.\par}
\par
\par}
{\bkmkstart AAAAAAAAPX}
{\bkmkend AAAAAAAAPX}
{{\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Software Architecture Overview
\par}
{\tc\tcl2 \v Software Architecture Overview}
The software architecture follows a layered approach. This design pattern separates low-level driver code (HALs) from application-specific code, promoting reusability and simplifying portability between different applications or microcontrollers. The layered architecture can be seen in figure 1 and contains a driver and application layer operating on the hardware.\par
{\qc  \par
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{Application Code  \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{Drivers  \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{Hardware  \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\pard\plain
\par
Figure 1. Two-Layer Software Architecture. } \par
The {\b Driver Layer}  includes all code required to initialize and control microcontroller peripherals. \par
 The {\b Application Layer}  uses these drivers to implement the program logic, keeping hardware interactions abstracted and maintainable.\par}
{\bkmkstart AAAAAAAAPY}
{\bkmkend AAAAAAAAPY}
{{\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Coding Standards
\par}
{\tc\tcl2 \v Coding Standards}
This firmware is developed using a {\b bare-metal}  approach and adheres to the {\b MISRA-C}  guidelines. Standardized naming, consistent formatting, modular design, and structured documentation practices are followed throughout the project.\par}
{\bkmkstart AAAAAAAAPZ}
{\bkmkend AAAAAAAAPZ}
{{\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Project Description
\par}
{\tc\tcl2 \v Project Description}
This setup uses two STM32 Nucleo-F401RE boards: one as {\b SPI master} , and the other as {\b SPI slave} . \par
 The configuration includes:{
\par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u8226\tab}\ilvl0\ls1 \li0\ri0\lin0\rin0\fi-360\tx360\li360\ri0\lin360\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
{\b SPI Channel} : SPI1 on both devices.\par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u8226\tab}\ilvl0\ls1 \li0\ri0\lin0\rin0\fi-360\tx360\li360\ri0\lin360\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
{\b Baud Rate} : 4 kHz.\par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u8226\tab}\ilvl0\ls1 \li0\ri0\lin0\rin0\fi-360\tx360\li360\ri0\lin360\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
{\b Communication} : Full duplex.\par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u8226\tab}\ilvl0\ls1 \li0\ri0\lin0\rin0\fi-360\tx360\li360\ri0\lin360\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
{\b Data Frame} : 8-bit.\par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u8226\tab}\ilvl0\ls1 \li0\ri0\lin0\rin0\fi-360\tx360\li360\ri0\lin360\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
{\b Bit Order} : MSB first.\par}
\par
The GPIO (DIO) driver configures the pin mappings, as shown in the table below:\par
{\qc } \par
{\qc \par
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clcbpat16\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx2187
\clcbpat16\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clcbpat16\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx6561
\clcbpat16\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{SPI Connection   \cell }{Master   \cell }{Slave   \cell }{Logic Analyzer    \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx6561
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{NSS   \cell }{PA4   \cell }{PA4   \cell }{CH4    \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx6561
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{SCK   \cell }{PA5   \cell }{PA5   \cell }{CH1    \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx6561
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{MISO   \cell }{PA6   \cell }{PA6   \cell }{CH2    \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx6561
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{MOSI   \cell }{PA7   \cell }{PA7   \cell }{CH3   \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\pard\plain
\par
Table 1. SPI Pin Connections. } \par
{\b Operation Summary} : \par
{
\par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u8226\tab}\ilvl0\ls1 \li0\ri0\lin0\rin0\fi-360\tx360\li360\ri0\lin360\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
The slave device continuously sends the byte {\b 0x66}  to the master. \par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u8226\tab}\ilvl0\ls1 \li0\ri0\lin0\rin0\fi-360\tx360\li360\ri0\lin360\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
The master receives this value and echoes it back to the slave. \par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u8226\tab}\ilvl0\ls1 \li0\ri0\lin0\rin0\fi-360\tx360\li360\ri0\lin360\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
The {\b KY-57 logic analyzer}  is connected to monitor this SPI exchange in real-time.\par}
\par
\par}
{\bkmkstart AAAAAAAAQA}
{\bkmkend AAAAAAAAQA}
{{\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Project Requirements
\par}
{\tc\tcl2 \v Project Requirements}
{
\par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u8226\tab}\ilvl0\ls1 \li0\ri0\lin0\rin0\fi-360\tx360\li360\ri0\lin360\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
Develop a reusable SPI master-slave communication driver.\par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u8226\tab}\ilvl0\ls1 \li0\ri0\lin0\rin0\fi-360\tx360\li360\ri0\lin360\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
Ensure compatibility and portability across STM32 and other microcontrollers. \par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u8226\tab}\ilvl0\ls1 \li0\ri0\lin0\rin0\fi-360\tx360\li360\ri0\lin360\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
Comply with professional firmware development practices (MISRA-C).\par}
\par
\par}
{\bkmkstart AAAAAAAAQB}
{\bkmkend AAAAAAAAQB}
{{\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Development Tools
\par}
{\tc\tcl2 \v Development Tools}
{
\par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u8226\tab}\ilvl0\ls1 \li0\ri0\lin0\rin0\fi-360\tx360\li360\ri0\lin360\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
{\b Development Board} : STM32 Nucleo-F401RE. \par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u8226\tab}\ilvl0\ls1 \li0\ri0\lin0\rin0\fi-360\tx360\li360\ri0\lin360\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
{\b IDE/Debugger} : Visual Studio Code with PlatformIO extension. \par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u8226\tab}\ilvl0\ls1 \li0\ri0\lin0\rin0\fi-360\tx360\li360\ri0\lin360\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
{\b Toolchain} : GNU ARM Embedded Toolchain.\par}
\par
\par}
{\bkmkstart AAAAAAAAQC}
{\bkmkend AAAAAAAAQC}
{{\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Usage & Documentation
\par}
{\tc\tcl2 \v Usage & Documentation}
The codebase is thoroughly documented using {\b Doxygen} , with inline comments detailing the logic and configuration of each module. The generated documentation provides an intuitive, navigable interface to explore API details and implementation specifics.\par}
{\bkmkstart AAAAAAAAQD}
{\bkmkend AAAAAAAAQD}
{{\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Glossary
\par}
{\tc\tcl2 \v Glossary}
{
\par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u8226\tab}\ilvl0\ls1 \li0\ri0\lin0\rin0\fi-360\tx360\li360\ri0\lin360\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
{\b SPI} : Serial Peripheral Interface. \par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u8226\tab}\ilvl0\ls1 \li0\ri0\lin0\rin0\fi-360\tx360\li360\ri0\lin360\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
{\b DIO} : Digital Input/Output. \par}
\par
\par}
}}

\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
Data Structure Index\par \pard\plain 
{\tc \v Data Structure Index}
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Data Structures\par \pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Here are the data structures with brief descriptions:}
{
\par
\pard\plain \s101\li360\sa27\sb27\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid 
{\b {\b DioConfig_t} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAOW \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b DioPinConfig_t} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAPE \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b SpiConfig_t} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAPH \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b SpiTransferConfig_t} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAPQ \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
\par}
\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
File Index\par \pard\plain 
{\tc \v File Index}
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
File List\par \pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Here is a list of all documented files with brief descriptions:}
{
\par
\pard\plain \s101\li360\sa27\sb27\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid 
{\b C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/{\b dio.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The interface definition for the DIO. This is the header file for the definition of the interface for a digital input/output peripheral on a standard microcontroller })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAAI \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/{\b dio_cfg.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This module contains interface definitions for the Dio configuration. This is the header file for the definition of the interface for retrieving the digital input/output configuration table })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAAW \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/{\b spi.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The interface definition for the SPI. This is the header file for the definition of the interface for a Serial Peripheral Serial (SPI) on a standard microcontroller })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAJA \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/{\b spi_cfg.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This module contains interface definitions for the SPI configuration. This is the header file for the definition of the interface for retrieving the Serial Peripheral interface configuration table })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAJM \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/src/{\b dio.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The implementation for the DIO driver })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAANC \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/src/{\b dio_cfg.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This module contains the implementation for the digital input/output peripheral configuration })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAANQ \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/src/{\b main.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Implement a slave SPI driver using Nucleo-F401RE. Send a value to the master continuously })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAANY \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/src/{\b spi.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The implementation for the SPI Driver })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAOC \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/src/{\b spi_cfg.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This module contains the implementation for the Serial Peripheral Interface (SPI) })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAOO \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/{\b dio.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The interface definition for the DIO. This is the header file for the definition of the interface for a digital input/output peripheral on a standard microcontroller })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAAP \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/{\b dio_cfg.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This module contains interface definitions for the Dio configuration. This is the header file for the definition of the interface for retrieving the digital input/output configuration table })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAEY \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/{\b spi.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The interface definition for the SPI. This is the header file for the definition of the interface for a Serial Peripheral Serial (SPI) on a standard microcontroller })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAJG \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/{\b spi_cfg.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This module contains interface definitions for the SPI configuration. This is the header file for the definition of the interface for retrieving the Serial Peripheral interface configuration table })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAALH \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/src/{\b dio.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The implementation for the DIO driver })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAANJ \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/src/{\b dio_cfg.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This module contains the implementation for the digital input/output peripheral configuration })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAANU \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/src/{\b main.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Implement a master SPI driver using Nucleo-F401RE. Receive a a value and send back to the receiver })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAOA \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/src/{\b spi.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The implementation for the SPI Driver })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAOI \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/src/{\b spi_cfg.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This module contains the implementation for the Serial Peripheral Interface (SPI) })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAOS \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
\par}
\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
Data Structure Documentation{\tc \v Data Structure Documentation}
\par \pard\plain 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
DioConfig_t Struct Reference\par \pard\plain 
{\tc\tcl2 \v DioConfig_t}
{\xe \v DioConfig_t}
{\bkmkstart AAAAAAAAOW}
{\bkmkend AAAAAAAAOW}
\par
{
{\f2 #include <dio_cfg.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b DioPort_t} {\b Port}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b DioPin_t} {\b Pin}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b DioMode_t} {\b Mode}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b DioType_t} {\b Type}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b DioSpeed_t} {\b Speed}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b DioResistor_t} {\b Resistor}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b DioFunction_t} {\b Function}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the digital input/output configuration table's elements that are used by Dio_Init to configure the Dio peripheral. \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v Function\:DioConfig_t}
{\xe \v DioConfig_t\:Function}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b DioFunction_t} Function}}
\par
{\bkmkstart AAAAAAAAOX}
{\bkmkend AAAAAAAAOX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mux Function - Dio_Peri_Select \par
}}
{\xe \v Mode\:DioConfig_t}
{\xe \v DioConfig_t\:Mode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b DioMode_t} Mode}}
\par
{\bkmkstart AAAAAAAAOY}
{\bkmkend AAAAAAAAOY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Input, Output, Function, or Analog \par
}}
{\xe \v Pin\:DioConfig_t}
{\xe \v DioConfig_t\:Pin}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b DioPin_t} Pin}}
\par
{\bkmkstart AAAAAAAAOZ}
{\bkmkend AAAAAAAAOZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The I/O pin \par
}}
{\xe \v Port\:DioConfig_t}
{\xe \v DioConfig_t\:Port}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b DioPort_t} Port}}
\par
{\bkmkstart AAAAAAAAPA}
{\bkmkend AAAAAAAAPA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The I/O port \par
}}
{\xe \v Resistor\:DioConfig_t}
{\xe \v DioConfig_t\:Resistor}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b DioResistor_t} Resistor}}
\par
{\bkmkstart AAAAAAAAPB}
{\bkmkend AAAAAAAAPB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Enabled or Disabled \par
}}
{\xe \v Speed\:DioConfig_t}
{\xe \v DioConfig_t\:Speed}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b DioSpeed_t} Speed}}
\par
{\bkmkstart AAAAAAAAPC}
{\bkmkend AAAAAAAAPC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Low, Medium, High, very \par
}}
{\xe \v Type\:DioConfig_t}
{\xe \v DioConfig_t\:Type}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b DioType_t} Type}}
\par
{\bkmkstart AAAAAAAAPD}
{\bkmkend AAAAAAAAPD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Push-pull or Open-drain \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following files:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/{\b dio_cfg.h}\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/{\b dio_cfg.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
DioPinConfig_t Struct Reference\par \pard\plain 
{\tc\tcl2 \v DioPinConfig_t}
{\xe \v DioPinConfig_t}
{\bkmkstart AAAAAAAAPE}
{\bkmkend AAAAAAAAPE}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b DioPort_t} {\b Port}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b DioPin_t} {\b Pin}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v Pin\:DioPinConfig_t}
{\xe \v DioPinConfig_t\:Pin}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b DioPin_t} Pin}}
\par
{\bkmkstart AAAAAAAAPF}
{\bkmkend AAAAAAAAPF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The I/O pin \par
}}
{\xe \v Port\:DioPinConfig_t}
{\xe \v DioPinConfig_t\:Port}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b DioPort_t} Port}}
\par
{\bkmkstart AAAAAAAAPG}
{\bkmkend AAAAAAAAPG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The I/O port \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following files:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/{\b dio.h}\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/{\b dio.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
SpiConfig_t Struct Reference\par \pard\plain 
{\tc\tcl2 \v SpiConfig_t}
{\xe \v SpiConfig_t}
{\bkmkstart AAAAAAAAPH}
{\bkmkend AAAAAAAAPH}
\par
{
{\f2 #include <spi_cfg.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b SpiChannel_t} {\b Channel}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b SpiMode_t} {\b Mode}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b SpiHierarchy_t} {\b Hierarchy}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b SpiBaudRate_t} {\b BaudRate}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b SpiSlaveSelect_t} {\b SlaveSelect}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b SpiFrameFormat_t} {\b FrameFormat}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b SpiTypeTransfer_t} {\b TypeTransfer}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b SpiDataSize_t} {\b DataSize}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the Serial Peripheral Interface configuration table's elements that are used by Spi_Init to configure the SPI peripheral. \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v BaudRate\:SpiConfig_t}
{\xe \v SpiConfig_t\:BaudRate}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b SpiBaudRate_t} BaudRate}}
\par
{\bkmkstart AAAAAAAAPI}
{\bkmkend AAAAAAAAPI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
FPCLK2 - Max FPCLK \par
}}
{\xe \v Channel\:SpiConfig_t}
{\xe \v SpiConfig_t\:Channel}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b SpiChannel_t} Channel}}
\par
{\bkmkstart AAAAAAAAPJ}
{\bkmkend AAAAAAAAPJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The SPI channel \par
}}
{\xe \v DataSize\:SpiConfig_t}
{\xe \v SpiConfig_t\:DataSize}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b SpiDataSize_t} DataSize}}
\par
{\bkmkstart AAAAAAAAPK}
{\bkmkend AAAAAAAAPK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
8 bits and 16 bits \par
}}
{\xe \v FrameFormat\:SpiConfig_t}
{\xe \v SpiConfig_t\:FrameFormat}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b SpiFrameFormat_t} FrameFormat}}
\par
{\bkmkstart AAAAAAAAPL}
{\bkmkend AAAAAAAAPL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
MSB and LSB \par
}}
{\xe \v Hierarchy\:SpiConfig_t}
{\xe \v SpiConfig_t\:Hierarchy}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b SpiHierarchy_t} Hierarchy}}
\par
{\bkmkstart AAAAAAAAPM}
{\bkmkend AAAAAAAAPM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Slave and Master \par
}}
{\xe \v Mode\:SpiConfig_t}
{\xe \v SpiConfig_t\:Mode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b SpiMode_t} Mode}}
\par
{\bkmkstart AAAAAAAAPN}
{\bkmkend AAAAAAAAPN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mode 0,1,2, and 3 \par
}}
{\xe \v SlaveSelect\:SpiConfig_t}
{\xe \v SpiConfig_t\:SlaveSelect}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b SpiSlaveSelect_t} SlaveSelect}}
\par
{\bkmkstart AAAAAAAAPO}
{\bkmkend AAAAAAAAPO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
NSS pin management \par
}}
{\xe \v TypeTransfer\:SpiConfig_t}
{\xe \v SpiConfig_t\:TypeTransfer}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b SpiTypeTransfer_t} TypeTransfer}}
\par
{\bkmkstart AAAAAAAAPP}
{\bkmkend AAAAAAAAPP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Full duplex and Receive mode \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following files:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/{\b spi_cfg.h}\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/{\b spi_cfg.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
SpiTransferConfig_t Struct Reference\par \pard\plain 
{\tc\tcl2 \v SpiTransferConfig_t}
{\xe \v SpiTransferConfig_t}
{\bkmkstart AAAAAAAAPQ}
{\bkmkend AAAAAAAAPQ}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b SpiChannel_t} {\b Channel}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b size}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t * {\b data}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Field Documentation\par
\pard\plain 
{\xe \v Channel\:SpiTransferConfig_t}
{\xe \v SpiTransferConfig_t\:Channel}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b SpiChannel_t} Channel}}
\par
{\bkmkstart AAAAAAAAPR}
{\bkmkend AAAAAAAAPR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The SPI channel \par
}}
{\xe \v data\:SpiTransferConfig_t}
{\xe \v SpiTransferConfig_t\:data}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t * data}}
\par
{\bkmkstart AAAAAAAAPS}
{\bkmkend AAAAAAAAPS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The data to be sent \par
}}
{\xe \v size\:SpiTransferConfig_t}
{\xe \v SpiTransferConfig_t\:size}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t size}}
\par
{\bkmkstart AAAAAAAAPT}
{\bkmkend AAAAAAAAPT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The size of the data \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following files:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/{\b spi.h}\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/{\b spi.h}\par
}
\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
File Documentation{\tc \v File Documentation}
\par \pard\plain 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/dio.h File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/dio.h}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/dio.h}
{\bkmkstart AAAAAAAAAI}
{\bkmkend AAAAAAAAAI}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The interface definition for the DIO. This is the header file for the definition of the interface for a digital input/output peripheral on a standard microcontroller. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include <stdint.h>}\par
{\f2 #include <stdio.h>}\par
{\f2 #include <assert.h>}\par
{\f2 #include "dio_cfg.h"}\par
{\f2 #include "stm32f4xx.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Include dependency graph for dio.h:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "_s_p_i_01slave_2include_2dio_8h__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Structures\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b DioPinConfig_t}}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b DIO_init} (const {\b DioConfig_t} *const Config, size_t configSize)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b DioPinState_t} {\b DIO_pinRead} (const {\b DioPinConfig_t} *const PinConfig)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b DIO_pinWrite} (const {\b DioPinConfig_t} *const PinConfig, {\b DioPinState_t} State)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b DIO_pinToggle} (const {\b DioPinConfig_t} *const PinConfig)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b DIO_registerWrite} (uint32_t address, uint32_t value)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b DIO_registerRead} (uint32_t address)\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The interface definition for the DIO. This is the header file for the definition of the interface for a digital input/output peripheral on a standard microcontroller. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Author\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Jose Luis Figueroa \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Version\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
1.1 \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Date\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
2025-03-04\par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Copyright\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Copyright (c) 2025 Jose Luis Figueroa. MIT License. \par
}}}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Function Documentation\par
\pard\plain 
{\xe \v DIO_init\:dio.h}
{\xe \v dio.h\:DIO_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void DIO_init (const {\b DioConfig_t} *const Config, size_t configSize)}}
\par
{\bkmkstart AAAAAAAAAJ}
{\bkmkend AAAAAAAAAJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to initialize the DIO based on the configuration \par
 table defined in dio_cfg module.\par
PRE-CONDITION: The MCU clocks must be configured and enabled. \par
 PRE-CONDITION: Configuration table needs to be populated (sizeof > 0) \par
 PRE-CONDITION: NUMBER_OF_PORTS > 0 \par
 PRE-CONDITION: The setting is within the maximum values (DIO_MAX). \par
POST-CONDITION: The DIO peripheral is set up with the configuration settings.\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i Config} \cell }{is a pointer to the configuration table that contains the initialization for the peripheral. \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i configSize} \cell }{is the size of the configuration table.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} Dio_ConfigType_t * {\cf17 const} DioConfig = DIO_configGet();\par
{\cf18 size_t} configSize = DIO_configSizeGet();\par
\par
DIO_Init(DioConfig, configSize);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
{\b DIO_configGet} \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
{\b DIO_pinRead} \par
{\b DIO_pinWrite} \par
{\b DIO_pinToggle} \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\xe \v DIO_pinRead\:dio.h}
{\xe \v dio.h\:DIO_pinRead}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b DioPinState_t} DIO_pinRead (const {\b DioPinConfig_t} *const PinConfig)}}
\par
{\bkmkstart AAAAAAAAAK}
{\bkmkend AAAAAAAAAK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to reads the state of a specified pin. This function reads the state of a digital input/output pin specified by the {\b DioPinConfig_t} structure, which contains the port and pin information.\par
PRE-CONDITION: The pin is configured as INPUT \par
 PRE-CONDITION: The pin is configured as GPIO \par
 PRE-CONDITION: {\b DioPinConfig_t} needs to be populated (sizeof > 0) \par
 PRE-CONDITION: The Port is within the maximum {\b DioPort_t}. \par
 PRE-CONDITION: The Pin is within the maximum {\b DioPin_t}. definition. \par
POST-CONDITION: The channel state is returned. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i PinConfig} \cell }{A pointer to a structure containing the port and pin to be read.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
{\b DioPinState_t} The state of the pin (high or low).\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} DioPinConfig_t  UserButton1= \par
\{\par
     .Port = DIO_PC, \par
     .Pin = DIO_PC13\par
\};\par
 {\cf18 bool} pin = DIO_pinRead(&UserButton1);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
DIO_ConfigGet \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
{\b DIO_pinRead} \par
{\b DIO_pinWrite} \par
{\b DIO_pinToggle} \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\xe \v DIO_pinToggle\:dio.h}
{\xe \v dio.h\:DIO_pinToggle}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void DIO_pinToggle (const {\b DioPinConfig_t} *const PinConfig)}}
\par
{\bkmkstart AAAAAAAAAL}
{\bkmkend AAAAAAAAAL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to toggle the current state of a pin. This function reads the state of a digital input/output pin specified by the {\b DioPinConfig_t} structure, which contains the port and pin information.\par
PRE-CONDITION: The channel is configured as output \par
 PRE-CONDITION: The channel is configured as GPIO \par
 PRE-CONDITION: {\b DioPinConfig_t} needs to be populated (sizeof > 0) \par
 PRE-CONDITION: The Port is within the maximum {\b DioPort_t}. \par
 PRE-CONDITION: The Pin is within the maximum {\b DioPin_t}. \par
POST-CONDITION: The channel state is toggled. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i pinConfig} \cell }{A pointer to a structure containing the port and pin to be toggled.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} DioPinConfig_t  UserLED1= \par
\{\par
     .Port = DIO_PA, \par
     .Pin = DIO_PA5\par
\};\par
DIO_pinToggle(&UserLED1);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
DIO_ConfigGet \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
{\b DIO_pinRead} \par
{\b DIO_pinWrite} \par
{\b DIO_pinToggle} \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\xe \v DIO_pinWrite\:dio.h}
{\xe \v dio.h\:DIO_pinWrite}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void DIO_pinWrite (const {\b DioPinConfig_t} *const PinConfig, {\b DioPinState_t} State)}}
\par
{\bkmkstart AAAAAAAAAM}
{\bkmkend AAAAAAAAAM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to write the state of a pin as either logic high or low. it reads the state of a digital input/output pin specified by the {\b DioPinConfig_t} structure and the {\b DioPinState_t} to define the desired state, which contains the port and pin information.\par
PRE-CONDITION: The pin is configured as OUTPUT \par
 PRE-CONDITION: The pin is configured as GPIO \par
 PRE-CONDITION: {\b DioPinConfig_t} needs to be populated (sizeof > 0) \par
 PRE-CONDITION: The Port is within the maximum {\b DioPort_t}. \par
 PRE-CONDITION: The Pin is within the maximum {\b DioPin_t}. \par
 PRE-CONDITION: The State is within the maximum {\b DioPinState_t}. \par
POST-CONDITION: The channel state is Stated. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i pinConfig} \cell }{A pointer to a structure containing the port and pin to be written. \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i State} \cell }{is HIGH or LOW as defined in the {\b DioPinState_t} enum.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} DioPinConfig_t  UserLED1= \par
\{\par
     .Port = DIO_PA, \par
     .Pin = DIO_PA5\par
\};\par
{\cf17 const} DioPinConfig_t  UserLED2= \par
\{\par
     .Port = DIO_PA, \par
     .Pin = DIO_PA6\par
\};\par
DIO_pinWrite(&UserLED1, LOW);    {\cf20 //Set the pin low}\par
DIO_pinWrite(&UserLED2, HIGH);   {\cf20 //Set the pin high}\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
DIO_ConfigGet \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
{\b DIO_pinRead} \par
{\b DIO_pinWrite} \par
{\b DIO_pinToggle} \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\xe \v DIO_registerRead\:dio.h}
{\xe \v dio.h\:DIO_registerRead}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t DIO_registerRead (uint32_t address)}}
\par
{\bkmkstart AAAAAAAAAN}
{\bkmkend AAAAAAAAAN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to directly address a Dio register. The function should be used to access specialized functionality in the Dio peripheral that is not exposed by any other function of the interface.\par
PRE-CONDITION: Address is within the boundaries of the Dio register address space. \par
POST-CONDITION: The value stored in the register is returned to the caller. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i address} \cell }{is the address of the Dio register to read.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
The current value of the Dio register.\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid type dioValue = DIO_registerRead(0x1000);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
DIO_ConfigGet \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
{\b DIO_pinRead} \par
{\b DIO_pinWrite} \par
{\b DIO_pinToggle} \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\xe \v DIO_registerWrite\:dio.h}
{\xe \v dio.h\:DIO_registerWrite}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void DIO_registerWrite (uint32_t address, uint32_t value)}}
\par
{\bkmkstart AAAAAAAAAO}
{\bkmkend AAAAAAAAAO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to directly address and modify a GPIO register. The function should be used to access specialized functionality in the DIO peripheral that is not exposed by any other function of the interface.\par
PRE-CONDITION: Address is within the boundaries of the DIO register address space. \par
POST-CONDITION: The register located at address with be updated with value. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i address} \cell }{is a register address within the DIO peripheral map. \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i value} \cell }{is the value to set the DIO register.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid DIO_registerWrite(0x1000, 0x15);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
DIO_ConfigGet \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
{\b DIO_pinRead} \par
{\b DIO_pinWrite} \par
{\b DIO_pinToggle} \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
dio.h\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/dio.h}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/dio.h}
{\bkmkstart AAAAAAAAAA}
{\bkmkend AAAAAAAAAA}
Go to the documentation of this file.\par
{
\par
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 1 \par
13 {\cf21 #ifndef DIO_H_}\par
14 {\cf21 #define DIO_H_}\par
15 \par
16 {\cf20 /*****************************************************************************}\par
17 {\cf20 * Includes}\par
18 {\cf20 *****************************************************************************/}\par
19 {\cf21 #include <stdint.h>}\par
20 {\cf21 #include <stdio.h>}\par
21 {\cf20 //#define NDEBUG          /*To disable assert function*/  }\par
22 {\cf21 #include <assert.h>}\par
23 {\cf21 #include "dio_cfg.h"}    {\cf20 /*For dio configuration*/}\par
24 {\cf21 #include "stm32f4xx.h"}  {\cf20 /*Microcontroller family header*/}  \par
25 \par
26 {\cf20 /*****************************************************************************}\par
27 {\cf20 * Preprocessor Constants}\par
28 {\cf20 *****************************************************************************/}\par
29 \par
30 {\cf20 /*****************************************************************************}\par
31 {\cf20 * Configuration Constants}\par
32 {\cf20 *****************************************************************************/}\par
33 \par
34 {\cf20 /*****************************************************************************}\par
35 {\cf20 * Macros}\par
36 {\cf20 *****************************************************************************/}\par
37 \par
38 {\cf20 /*****************************************************************************}\par
39 {\cf20 * Typedefs}\par
40 {\cf20 *****************************************************************************/}\par
41 {\cf17 typedef} {\cf17 struct}\par
42 \{\par
43     DioPort_t Port;             \par
44     DioPin_t Pin;               \par
45 \}DioPinConfig_t;\par
46 \par
47 {\cf20 /*****************************************************************************}\par
48 {\cf20 * Variables}\par
49 {\cf20 *****************************************************************************/}\par
50 \par
51 {\cf20 /*****************************************************************************}\par
52 {\cf20 * Function Prototypes}\par
53 {\cf20 *****************************************************************************/}\par
54 {\cf21 #ifdef __cplusplus}\par
55 {\cf17 extern} {\cf22 "C"}\{\par
56 {\cf21 #endif}\par
57 \par
58 {\cf18 void} DIO_init({\cf17 const} DioConfig_t * {\cf17 const} Config, {\cf18 size_t} configSize);\par
59 DioPinState_t DIO_pinRead({\cf17 const} DioPinConfig_t * {\cf17 const} PinConfig);\par
60 {\cf18 void} DIO_pinWrite({\cf17 const} DioPinConfig_t * {\cf17 const} PinConfig, DioPinState_t State);\par
61 {\cf18 void} DIO_pinToggle({\cf17 const} DioPinConfig_t * {\cf17 const} PinConfig);\par
62 {\cf18 void} DIO_registerWrite(uint32_t address, uint32_t value);\par
63 uint32_t DIO_registerRead(uint32_t address);\par
64 \par
65 {\cf21 #ifdef __cplusplus}\par
66 \} {\cf20 // extern C}\par
67 {\cf21 #endif}\par
68 \par
69 {\cf21 #endif }{\cf20 /*DIO_H_*/}{\cf21 }\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/dio.h File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/dio.h}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/dio.h}
{\bkmkstart AAAAAAAAAP}
{\bkmkend AAAAAAAAAP}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The interface definition for the DIO. This is the header file for the definition of the interface for a digital input/output peripheral on a standard microcontroller. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include <stdint.h>}\par
{\f2 #include <stdio.h>}\par
{\f2 #include <assert.h>}\par
{\f2 #include "dio_cfg.h"}\par
{\f2 #include "stm32f4xx.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Include dependency graph for dio.h:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "_s_p_i___master_2include_2dio_8h__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Structures\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b DioPinConfig_t}}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b DIO_init} (const {\b DioConfig_t} *const Config, size_t configSize)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b DioPinState_t} {\b DIO_pinRead} (const {\b DioPinConfig_t} *const PinConfig)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b DIO_pinWrite} (const {\b DioPinConfig_t} *const PinConfig, {\b DioPinState_t} State)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b DIO_pinToggle} (const {\b DioPinConfig_t} *const PinConfig)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b DIO_registerWrite} (uint32_t address, uint32_t value)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b DIO_registerRead} (uint32_t address)\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The interface definition for the DIO. This is the header file for the definition of the interface for a digital input/output peripheral on a standard microcontroller. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Author\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Jose Luis Figueroa \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Version\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
1.1 \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Date\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
2025-03-04\par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Copyright\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Copyright (c) 2025 Jose Luis Figueroa. MIT License. \par
}}}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Function Documentation\par
\pard\plain 
{\xe \v DIO_init\:dio.h}
{\xe \v dio.h\:DIO_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void DIO_init (const {\b DioConfig_t} *const Config, size_t configSize)}}
\par
{\bkmkstart AAAAAAAAAQ}
{\bkmkend AAAAAAAAAQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to initialize the DIO based on the configuration \par
 table defined in dio_cfg module.\par
PRE-CONDITION: The MCU clocks must be configured and enabled. \par
 PRE-CONDITION: Configuration table needs to be populated (sizeof > 0) \par
 PRE-CONDITION: NUMBER_OF_PORTS > 0 \par
 PRE-CONDITION: The setting is within the maximum values (DIO_MAX). \par
POST-CONDITION: The DIO peripheral is set up with the configuration settings.\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i Config} \cell }{is a pointer to the configuration table that contains the initialization for the peripheral. \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i configSize} \cell }{is the size of the configuration table.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} Dio_ConfigType_t * {\cf17 const} DioConfig = DIO_configGet();\par
{\cf18 size_t} configSize = DIO_configSizeGet();\par
\par
DIO_Init(DioConfig, configSize);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
{\b DIO_configGet} \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
{\b DIO_pinRead} \par
{\b DIO_pinWrite} \par
{\b DIO_pinToggle} \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\xe \v DIO_pinRead\:dio.h}
{\xe \v dio.h\:DIO_pinRead}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b DioPinState_t} DIO_pinRead (const {\b DioPinConfig_t} *const PinConfig)}}
\par
{\bkmkstart AAAAAAAAAR}
{\bkmkend AAAAAAAAAR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to reads the state of a specified pin. This function reads the state of a digital input/output pin specified by the {\b DioPinConfig_t} structure, which contains the port and pin information.\par
PRE-CONDITION: The pin is configured as INPUT \par
 PRE-CONDITION: The pin is configured as GPIO \par
 PRE-CONDITION: {\b DioPinConfig_t} needs to be populated (sizeof > 0) \par
 PRE-CONDITION: The Port is within the maximum {\b DioPort_t}. \par
 PRE-CONDITION: The Pin is within the maximum {\b DioPin_t}. definition. \par
POST-CONDITION: The channel state is returned. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i PinConfig} \cell }{A pointer to a structure containing the port and pin to be read.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
{\b DioPinState_t} The state of the pin (high or low).\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} DioPinConfig_t  UserButton1= \par
\{\par
     .Port = DIO_PC, \par
     .Pin = DIO_PC13\par
\};\par
 {\cf18 bool} pin = DIO_pinRead(&UserButton1);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
DIO_ConfigGet \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
{\b DIO_pinRead} \par
{\b DIO_pinWrite} \par
{\b DIO_pinToggle} \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\xe \v DIO_pinToggle\:dio.h}
{\xe \v dio.h\:DIO_pinToggle}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void DIO_pinToggle (const {\b DioPinConfig_t} *const PinConfig)}}
\par
{\bkmkstart AAAAAAAAAS}
{\bkmkend AAAAAAAAAS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to toggle the current state of a pin. This function reads the state of a digital input/output pin specified by the {\b DioPinConfig_t} structure, which contains the port and pin information.\par
PRE-CONDITION: The channel is configured as output \par
 PRE-CONDITION: The channel is configured as GPIO \par
 PRE-CONDITION: {\b DioPinConfig_t} needs to be populated (sizeof > 0) \par
 PRE-CONDITION: The Port is within the maximum {\b DioPort_t}. \par
 PRE-CONDITION: The Pin is within the maximum {\b DioPin_t}. \par
POST-CONDITION: The channel state is toggled. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i pinConfig} \cell }{A pointer to a structure containing the port and pin to be toggled.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} DioPinConfig_t  UserLED1= \par
\{\par
     .Port = DIO_PA, \par
     .Pin = DIO_PA5\par
\};\par
DIO_pinToggle(&UserLED1);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
DIO_ConfigGet \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
{\b DIO_pinRead} \par
{\b DIO_pinWrite} \par
{\b DIO_pinToggle} \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\xe \v DIO_pinWrite\:dio.h}
{\xe \v dio.h\:DIO_pinWrite}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void DIO_pinWrite (const {\b DioPinConfig_t} *const PinConfig, {\b DioPinState_t} State)}}
\par
{\bkmkstart AAAAAAAAAT}
{\bkmkend AAAAAAAAAT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to write the state of a pin as either logic high or low. it reads the state of a digital input/output pin specified by the {\b DioPinConfig_t} structure and the {\b DioPinState_t} to define the desired state, which contains the port and pin information.\par
PRE-CONDITION: The pin is configured as OUTPUT \par
 PRE-CONDITION: The pin is configured as GPIO \par
 PRE-CONDITION: {\b DioPinConfig_t} needs to be populated (sizeof > 0) \par
 PRE-CONDITION: The Port is within the maximum {\b DioPort_t}. \par
 PRE-CONDITION: The Pin is within the maximum {\b DioPin_t}. \par
 PRE-CONDITION: The State is within the maximum {\b DioPinState_t}. \par
POST-CONDITION: The channel state is Stated. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i pinConfig} \cell }{A pointer to a structure containing the port and pin to be written. \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i State} \cell }{is HIGH or LOW as defined in the {\b DioPinState_t} enum.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} DioPinConfig_t  UserLED1= \par
\{\par
     .Port = DIO_PA, \par
     .Pin = DIO_PA5\par
\};\par
{\cf17 const} DioPinConfig_t  UserLED2= \par
\{\par
     .Port = DIO_PA, \par
     .Pin = DIO_PA6\par
\};\par
DIO_pinWrite(&UserLED1, LOW);    {\cf20 //Set the pin low}\par
DIO_pinWrite(&UserLED2, HIGH);   {\cf20 //Set the pin high}\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
DIO_ConfigGet \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
{\b DIO_pinRead} \par
{\b DIO_pinWrite} \par
{\b DIO_pinToggle} \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\xe \v DIO_registerRead\:dio.h}
{\xe \v dio.h\:DIO_registerRead}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t DIO_registerRead (uint32_t address)}}
\par
{\bkmkstart AAAAAAAAAU}
{\bkmkend AAAAAAAAAU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to directly address a Dio register. The function should be used to access specialized functionality in the Dio peripheral that is not exposed by any other function of the interface.\par
PRE-CONDITION: Address is within the boundaries of the Dio register address space. \par
POST-CONDITION: The value stored in the register is returned to the caller. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i address} \cell }{is the address of the Dio register to read.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
The current value of the Dio register.\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid type dioValue = DIO_registerRead(0x1000);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
DIO_ConfigGet \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
{\b DIO_pinRead} \par
{\b DIO_pinWrite} \par
{\b DIO_pinToggle} \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\xe \v DIO_registerWrite\:dio.h}
{\xe \v dio.h\:DIO_registerWrite}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void DIO_registerWrite (uint32_t address, uint32_t value)}}
\par
{\bkmkstart AAAAAAAAAV}
{\bkmkend AAAAAAAAAV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to directly address and modify a GPIO register. The function should be used to access specialized functionality in the DIO peripheral that is not exposed by any other function of the interface.\par
PRE-CONDITION: Address is within the boundaries of the DIO register address space. \par
POST-CONDITION: The register located at address with be updated with value. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i address} \cell }{is a register address within the DIO peripheral map. \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i value} \cell }{is the value to set the DIO register.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid DIO_registerWrite(0x1000, 0x15);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
DIO_ConfigGet \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
{\b DIO_pinRead} \par
{\b DIO_pinWrite} \par
{\b DIO_pinToggle} \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
dio.h\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/dio.h}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/dio.h}
{\bkmkstart AAAAAAAAAB}
{\bkmkend AAAAAAAAAB}
Go to the documentation of this file.\par
{
\par
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 1 \par
13 {\cf21 #ifndef DIO_H_}\par
14 {\cf21 #define DIO_H_}\par
15 \par
16 {\cf20 /*****************************************************************************}\par
17 {\cf20 * Includes}\par
18 {\cf20 *****************************************************************************/}\par
19 {\cf21 #include <stdint.h>}\par
20 {\cf21 #include <stdio.h>}\par
21 {\cf20 //#define NDEBUG          /*To disable assert function*/  }\par
22 {\cf21 #include <assert.h>}\par
23 {\cf21 #include "dio_cfg.h"}    {\cf20 /*For dio configuration*/}\par
24 {\cf21 #include "stm32f4xx.h"}  {\cf20 /*Microcontroller family header*/}  \par
25 \par
26 {\cf20 /*****************************************************************************}\par
27 {\cf20 * Preprocessor Constants}\par
28 {\cf20 *****************************************************************************/}\par
29 \par
30 {\cf20 /*****************************************************************************}\par
31 {\cf20 * Configuration Constants}\par
32 {\cf20 *****************************************************************************/}\par
33 \par
34 {\cf20 /*****************************************************************************}\par
35 {\cf20 * Macros}\par
36 {\cf20 *****************************************************************************/}\par
37 \par
38 {\cf20 /*****************************************************************************}\par
39 {\cf20 * Typedefs}\par
40 {\cf20 *****************************************************************************/}\par
41 {\cf17 typedef} {\cf17 struct}\par
42 \{\par
43     DioPort_t Port;             \par
44     DioPin_t Pin;               \par
45 \}DioPinConfig_t;\par
46 \par
47 {\cf20 /*****************************************************************************}\par
48 {\cf20 * Variables}\par
49 {\cf20 *****************************************************************************/}\par
50 \par
51 {\cf20 /*****************************************************************************}\par
52 {\cf20 * Function Prototypes}\par
53 {\cf20 *****************************************************************************/}\par
54 {\cf21 #ifdef __cplusplus}\par
55 {\cf17 extern} {\cf22 "C"}\{\par
56 {\cf21 #endif}\par
57 \par
58 {\cf18 void} DIO_init({\cf17 const} DioConfig_t * {\cf17 const} Config, {\cf18 size_t} configSize);\par
59 DioPinState_t DIO_pinRead({\cf17 const} DioPinConfig_t * {\cf17 const} PinConfig);\par
60 {\cf18 void} DIO_pinWrite({\cf17 const} DioPinConfig_t * {\cf17 const} PinConfig, DioPinState_t State);\par
61 {\cf18 void} DIO_pinToggle({\cf17 const} DioPinConfig_t * {\cf17 const} PinConfig);\par
62 {\cf18 void} DIO_registerWrite(uint32_t address, uint32_t value);\par
63 uint32_t DIO_registerRead(uint32_t address);\par
64 \par
65 {\cf21 #ifdef __cplusplus}\par
66 \} {\cf20 // extern C}\par
67 {\cf21 #endif}\par
68 \par
69 {\cf21 #endif }{\cf20 /*DIO_H_*/}{\cf21 }\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/dio_cfg.h File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/dio_cfg.h}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/dio_cfg.h}
{\bkmkstart AAAAAAAAAW}
{\bkmkend AAAAAAAAAW}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This module contains interface definitions for the Dio configuration. This is the header file for the definition of the interface for retrieving the digital input/output configuration table. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include <stdio.h>}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Include dependency graph for dio_cfg.h:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "_s_p_i_01slave_2include_2dio__cfg_8h__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid This graph shows which files directly or indirectly include this file:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "_s_p_i_01slave_2include_2dio__cfg_8h__dep__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Structures\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b DioConfig_t}}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macros\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b NUMBER_OF_PORTS}\~ 5U\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Enumerations\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b DioPinState_t} \{ {\b DIO_LOW}
, {\b DIO_HIGH}
, {\b DIO_PIN_STATE_MAX}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b DioPort_t} \{ {\b DIO_PA}
, {\b DIO_PB}
, {\b DIO_PC}
, {\b DIO_PD}
, {\b DIO_PH}
, {\b DIO_MAX_PORT}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b DioPin_t} \{ {\b DIO_PA0}
, {\b DIO_PA1}
, {\b DIO_PA2}
, {\b DIO_PA3}
, {\b DIO_PA4}
, {\b DIO_PA5}
, {\b DIO_PA6}
, {\b DIO_PA7}
, {\b DIO_PA8}
, {\b DIO_PA9}
, {\b DIO_PA10}
, {\b DIO_PA11}
, {\b DIO_PA12}
, {\b DIO_PA13}
, {\b DIO_PA14}
, {\b DIO_PA15}
, {\b DIO_PB0} = 0
, {\b DIO_PB1}
, {\b DIO_PB2}
, {\b DIO_PB3}
, {\b DIO_PB4}
, {\b DIO_PB5}
, {\b DIO_PB6}
, {\b DIO_PB7}
, {\b DIO_PB8}
, {\b DIO_PB9}
, {\b DIO_PB10}
, {\b DIO_PB12} = 12
, {\b DIO_PB13}
, {\b DIO_PB14}
, {\b DIO_PB15}
, {\b DIO_PC0} = 0
, {\b DIO_PC1}
, {\b DIO_PC2}
, {\b DIO_PC3}
, {\b DIO_PC4}
, {\b DIO_PC5}
, {\b DIO_PC6}
, {\b DIO_PC7}
, {\b DIO_PC8}
, {\b DIO_PC9}
, {\b DIO_PC10}
, {\b DIO_PC11}
, {\b DIO_PC12}
, {\b DIO_PC13}
, {\b DIO_PC14}
, {\b DIO_PC15}
, {\b DIO_PD2} = 2
, {\b DIO_PH0} = 0
, {\b DIO_PH1}
, {\b DIO_MAX_PIN} = 16
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b DioMode_t} \{ {\b DIO_INPUT}
, {\b DIO_OUTPUT}
, {\b DIO_FUNCTION}
, {\b DIO_ANALOG}
, {\b DIO_MAX_MODE}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b DioType_t} \{ {\b DIO_PUSH_PULL}
, {\b DIO_OPEN_DRAIN}
, {\b DIO_MAX_TYPE}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b DioSpeed_t} \{ {\b DIO_LOW_SPEED}
, {\b DIO_MEDIUM_SPEED}
, {\b DIO_HIGH_SPEED}
, {\b DIO_VERY_SPEED}
, {\b DIO_MAX_SPEED}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b DioResistor_t} \{ {\b DIO_NO_RESISTOR}
, {\b DIO_PULLUP}
, {\b DIO_PULLDOWN}
, {\b DIO_MAX_RESISTOR}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b DioFunction_t} \{ {\b DIO_AF0}
, {\b DIO_AF1}
, {\b DIO_AF2}
, {\b DIO_AF3}
, {\b DIO_AF4}
, {\b DIO_AF5}
, {\b DIO_AF6}
, {\b DIO_AF7}
, {\b DIO_AF8}
, {\b DIO_AF9}
, {\b DIO_AF10}
, {\b DIO_AF11}
, {\b DIO_AF12}
, {\b DIO_AF13}
, {\b DIO_AF14}
, {\b DIO_AF15}
, {\b DIO_MAX_FUNCTION}
 \}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
const {\b DioConfig_t} *const {\b DIO_configGet} (void)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
size_t {\b DIO_configSizeGet} (void)\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This module contains interface definitions for the Dio configuration. This is the header file for the definition of the interface for retrieving the digital input/output configuration table. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Author\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Jose Luis Figueroa \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Version\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
1.1 \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Date\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
2025-03-04\par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Copyright\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Copyright (c) 2025 Jose Luis Figueroa. MIT License. \par
}}}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macro Definition Documentation\par
\pard\plain 
{\xe \v NUMBER_OF_PORTS\:dio_cfg.h}
{\xe \v dio_cfg.h\:NUMBER_OF_PORTS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define NUMBER_OF_PORTS\~ 5U}}
\par
{\bkmkstart AAAAAAAAAX}
{\bkmkend AAAAAAAAAX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the number of ports on the processor. \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Enumeration Type Documentation\par
\pard\plain 
{\xe \v DioFunction_t\:dio_cfg.h}
{\xe \v dio_cfg.h\:DioFunction_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b DioFunction_t}}}
\par
{\bkmkstart AAAAAAAAAY}
{\bkmkend AAAAAAAAAY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the possible DIO alternate function. A multiplexer is used to select the alternate function \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v DIO_AF0\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF0}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF0{\bkmkstart AAAAAAAAAZ}
{\bkmkend AAAAAAAAAZ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 0 \par
}\cell }{\row }
{\xe \v DIO_AF1\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF1}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF1{\bkmkstart AAAAAAAABA}
{\bkmkend AAAAAAAABA}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 1 \par
}\cell }{\row }
{\xe \v DIO_AF2\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF2}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF2{\bkmkstart AAAAAAAABB}
{\bkmkend AAAAAAAABB}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 2 \par
}\cell }{\row }
{\xe \v DIO_AF3\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF3}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF3{\bkmkstart AAAAAAAABC}
{\bkmkend AAAAAAAABC}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 3 \par
}\cell }{\row }
{\xe \v DIO_AF4\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF4}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF4{\bkmkstart AAAAAAAABD}
{\bkmkend AAAAAAAABD}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 4 \par
}\cell }{\row }
{\xe \v DIO_AF5\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF5}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF5{\bkmkstart AAAAAAAABE}
{\bkmkend AAAAAAAABE}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 5 \par
}\cell }{\row }
{\xe \v DIO_AF6\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF6}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF6{\bkmkstart AAAAAAAABF}
{\bkmkend AAAAAAAABF}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 6 \par
}\cell }{\row }
{\xe \v DIO_AF7\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF7}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF7{\bkmkstart AAAAAAAABG}
{\bkmkend AAAAAAAABG}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 7 \par
}\cell }{\row }
{\xe \v DIO_AF8\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF8}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF8{\bkmkstart AAAAAAAABH}
{\bkmkend AAAAAAAABH}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 8 \par
}\cell }{\row }
{\xe \v DIO_AF9\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF9}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF9{\bkmkstart AAAAAAAABI}
{\bkmkend AAAAAAAABI}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 9 \par
}\cell }{\row }
{\xe \v DIO_AF10\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF10}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF10{\bkmkstart AAAAAAAABJ}
{\bkmkend AAAAAAAABJ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 10 \par
}\cell }{\row }
{\xe \v DIO_AF11\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF11}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF11{\bkmkstart AAAAAAAABK}
{\bkmkend AAAAAAAABK}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 11 \par
}\cell }{\row }
{\xe \v DIO_AF12\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF12}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF12{\bkmkstart AAAAAAAABL}
{\bkmkend AAAAAAAABL}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 12 \par
}\cell }{\row }
{\xe \v DIO_AF13\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF13}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF13{\bkmkstart AAAAAAAABM}
{\bkmkend AAAAAAAABM}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 13 \par
}\cell }{\row }
{\xe \v DIO_AF14\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF14}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF14{\bkmkstart AAAAAAAABN}
{\bkmkend AAAAAAAABN}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 14 \par
}\cell }{\row }
{\xe \v DIO_AF15\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF15}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF15{\bkmkstart AAAAAAAABO}
{\bkmkend AAAAAAAABO}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 15 \par
}\cell }{\row }
{\xe \v DIO_MAX_FUNCTION\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_MAX_FUNCTION}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_MAX_FUNCTION{\bkmkstart AAAAAAAABP}
{\bkmkend AAAAAAAABP}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the maximum function value \par
}\cell }{\row }
}
}
{\xe \v DioMode_t\:dio_cfg.h}
{\xe \v dio_cfg.h\:DioMode_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b DioMode_t}}}
\par
{\bkmkstart AAAAAAAABQ}
{\bkmkend AAAAAAAABQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the mode of the Dio pin as an input, output, alternate function and analog. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v DIO_INPUT\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_INPUT}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_INPUT{\bkmkstart AAAAAAAABR}
{\bkmkend AAAAAAAABR}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Input mode \par
}\cell }{\row }
{\xe \v DIO_OUTPUT\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_OUTPUT}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_OUTPUT{\bkmkstart AAAAAAAABS}
{\bkmkend AAAAAAAABS}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
General purpose Output mode \par
}\cell }{\row }
{\xe \v DIO_FUNCTION\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_FUNCTION}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_FUNCTION{\bkmkstart AAAAAAAABT}
{\bkmkend AAAAAAAABT}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function mode \par
}\cell }{\row }
{\xe \v DIO_ANALOG\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_ANALOG}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_ANALOG{\bkmkstart AAAAAAAABU}
{\bkmkend AAAAAAAABU}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Analog mode \par
}\cell }{\row }
{\xe \v DIO_MAX_MODE\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_MAX_MODE}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_MAX_MODE{\bkmkstart AAAAAAAABV}
{\bkmkend AAAAAAAABV}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the maximum mode \par
}\cell }{\row }
}
}
{\xe \v DioPin_t\:dio_cfg.h}
{\xe \v dio_cfg.h\:DioPin_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b DioPin_t}}}
\par
{\bkmkstart AAAAAAAABW}
{\bkmkend AAAAAAAABW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines all the pins contained on the MCU device. It is used to set a specific bit on the ports. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v DIO_PA0\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA0}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA0{\bkmkstart AAAAAAAABX}
{\bkmkend AAAAAAAABX}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA0 \par
}\cell }{\row }
{\xe \v DIO_PA1\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA1}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA1{\bkmkstart AAAAAAAABY}
{\bkmkend AAAAAAAABY}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA1 \par
}\cell }{\row }
{\xe \v DIO_PA2\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA2}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA2{\bkmkstart AAAAAAAABZ}
{\bkmkend AAAAAAAABZ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA2 \par
}\cell }{\row }
{\xe \v DIO_PA3\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA3}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA3{\bkmkstart AAAAAAAACA}
{\bkmkend AAAAAAAACA}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA3 \par
}\cell }{\row }
{\xe \v DIO_PA4\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA4}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA4{\bkmkstart AAAAAAAACB}
{\bkmkend AAAAAAAACB}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA4 \par
}\cell }{\row }
{\xe \v DIO_PA5\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA5}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA5{\bkmkstart AAAAAAAACC}
{\bkmkend AAAAAAAACC}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA5 \par
}\cell }{\row }
{\xe \v DIO_PA6\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA6}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA6{\bkmkstart AAAAAAAACD}
{\bkmkend AAAAAAAACD}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA6 \par
}\cell }{\row }
{\xe \v DIO_PA7\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA7}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA7{\bkmkstart AAAAAAAACE}
{\bkmkend AAAAAAAACE}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA7 \par
}\cell }{\row }
{\xe \v DIO_PA8\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA8}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA8{\bkmkstart AAAAAAAACF}
{\bkmkend AAAAAAAACF}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA8 \par
}\cell }{\row }
{\xe \v DIO_PA9\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA9}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA9{\bkmkstart AAAAAAAACG}
{\bkmkend AAAAAAAACG}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA9 \par
}\cell }{\row }
{\xe \v DIO_PA10\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA10}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA10{\bkmkstart AAAAAAAACH}
{\bkmkend AAAAAAAACH}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA10 \par
}\cell }{\row }
{\xe \v DIO_PA11\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA11}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA11{\bkmkstart AAAAAAAACI}
{\bkmkend AAAAAAAACI}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA11 \par
}\cell }{\row }
{\xe \v DIO_PA12\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA12}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA12{\bkmkstart AAAAAAAACJ}
{\bkmkend AAAAAAAACJ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA12 \par
}\cell }{\row }
{\xe \v DIO_PA13\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA13}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA13{\bkmkstart AAAAAAAACK}
{\bkmkend AAAAAAAACK}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA13 SWD (NC) \par
}\cell }{\row }
{\xe \v DIO_PA14\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA14}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA14{\bkmkstart AAAAAAAACL}
{\bkmkend AAAAAAAACL}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA14 SWD (NC) \par
}\cell }{\row }
{\xe \v DIO_PA15\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA15}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA15{\bkmkstart AAAAAAAACM}
{\bkmkend AAAAAAAACM}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA15 \par
}\cell }{\row }
{\xe \v DIO_PB0\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB0}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB0{\bkmkstart AAAAAAAACN}
{\bkmkend AAAAAAAACN}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB0 \par
}\cell }{\row }
{\xe \v DIO_PB1\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB1}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB1{\bkmkstart AAAAAAAACO}
{\bkmkend AAAAAAAACO}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB1 \par
}\cell }{\row }
{\xe \v DIO_PB2\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB2}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB2{\bkmkstart AAAAAAAACP}
{\bkmkend AAAAAAAACP}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB2 \par
}\cell }{\row }
{\xe \v DIO_PB3\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB3}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB3{\bkmkstart AAAAAAAACQ}
{\bkmkend AAAAAAAACQ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB3 \par
}\cell }{\row }
{\xe \v DIO_PB4\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB4}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB4{\bkmkstart AAAAAAAACR}
{\bkmkend AAAAAAAACR}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB4 \par
}\cell }{\row }
{\xe \v DIO_PB5\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB5}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB5{\bkmkstart AAAAAAAACS}
{\bkmkend AAAAAAAACS}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB5 \par
}\cell }{\row }
{\xe \v DIO_PB6\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB6}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB6{\bkmkstart AAAAAAAACT}
{\bkmkend AAAAAAAACT}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB6 \par
}\cell }{\row }
{\xe \v DIO_PB7\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB7}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB7{\bkmkstart AAAAAAAACU}
{\bkmkend AAAAAAAACU}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB7 \par
}\cell }{\row }
{\xe \v DIO_PB8\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB8}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB8{\bkmkstart AAAAAAAACV}
{\bkmkend AAAAAAAACV}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB8 \par
}\cell }{\row }
{\xe \v DIO_PB9\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB9}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB9{\bkmkstart AAAAAAAACW}
{\bkmkend AAAAAAAACW}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB9 \par
}\cell }{\row }
{\xe \v DIO_PB10\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB10}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB10{\bkmkstart AAAAAAAACX}
{\bkmkend AAAAAAAACX}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB10 \par
}\cell }{\row }
{\xe \v DIO_PB12\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB12}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB12{\bkmkstart AAAAAAAACY}
{\bkmkend AAAAAAAACY}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB12 \par
}\cell }{\row }
{\xe \v DIO_PB13\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB13}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB13{\bkmkstart AAAAAAAACZ}
{\bkmkend AAAAAAAACZ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB13 \par
}\cell }{\row }
{\xe \v DIO_PB14\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB14}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB14{\bkmkstart AAAAAAAADA}
{\bkmkend AAAAAAAADA}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB14 \par
}\cell }{\row }
{\xe \v DIO_PB15\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB15}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB15{\bkmkstart AAAAAAAADB}
{\bkmkend AAAAAAAADB}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB15 \par
}\cell }{\row }
{\xe \v DIO_PC0\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC0}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC0{\bkmkstart AAAAAAAADC}
{\bkmkend AAAAAAAADC}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC0 \par
}\cell }{\row }
{\xe \v DIO_PC1\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC1}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC1{\bkmkstart AAAAAAAADD}
{\bkmkend AAAAAAAADD}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC1 \par
}\cell }{\row }
{\xe \v DIO_PC2\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC2}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC2{\bkmkstart AAAAAAAADE}
{\bkmkend AAAAAAAADE}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC2 \par
}\cell }{\row }
{\xe \v DIO_PC3\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC3}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC3{\bkmkstart AAAAAAAADF}
{\bkmkend AAAAAAAADF}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC3 \par
}\cell }{\row }
{\xe \v DIO_PC4\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC4}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC4{\bkmkstart AAAAAAAADG}
{\bkmkend AAAAAAAADG}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC4 \par
}\cell }{\row }
{\xe \v DIO_PC5\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC5}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC5{\bkmkstart AAAAAAAADH}
{\bkmkend AAAAAAAADH}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC5 \par
}\cell }{\row }
{\xe \v DIO_PC6\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC6}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC6{\bkmkstart AAAAAAAADI}
{\bkmkend AAAAAAAADI}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC6 \par
}\cell }{\row }
{\xe \v DIO_PC7\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC7}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC7{\bkmkstart AAAAAAAADJ}
{\bkmkend AAAAAAAADJ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC7 \par
}\cell }{\row }
{\xe \v DIO_PC8\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC8}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC8{\bkmkstart AAAAAAAADK}
{\bkmkend AAAAAAAADK}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC8 \par
}\cell }{\row }
{\xe \v DIO_PC9\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC9}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC9{\bkmkstart AAAAAAAADL}
{\bkmkend AAAAAAAADL}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC9 \par
}\cell }{\row }
{\xe \v DIO_PC10\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC10}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC10{\bkmkstart AAAAAAAADM}
{\bkmkend AAAAAAAADM}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC10 \par
}\cell }{\row }
{\xe \v DIO_PC11\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC11}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC11{\bkmkstart AAAAAAAADN}
{\bkmkend AAAAAAAADN}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC11 \par
}\cell }{\row }
{\xe \v DIO_PC12\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC12}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC12{\bkmkstart AAAAAAAADO}
{\bkmkend AAAAAAAADO}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC12 \par
}\cell }{\row }
{\xe \v DIO_PC13\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC13}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC13{\bkmkstart AAAAAAAADP}
{\bkmkend AAAAAAAADP}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC13 Push button \par
}\cell }{\row }
{\xe \v DIO_PC14\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC14}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC14{\bkmkstart AAAAAAAADQ}
{\bkmkend AAAAAAAADQ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC14 OSC32_IN \par
}\cell }{\row }
{\xe \v DIO_PC15\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC15}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC15{\bkmkstart AAAAAAAADR}
{\bkmkend AAAAAAAADR}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC15 OSC32_OUT \par
}\cell }{\row }
{\xe \v DIO_PD2\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PD2}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PD2{\bkmkstart AAAAAAAADS}
{\bkmkend AAAAAAAADS}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PD2 \par
}\cell }{\row }
{\xe \v DIO_PH0\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PH0}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PH0{\bkmkstart AAAAAAAADT}
{\bkmkend AAAAAAAADT}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PH0 OSC_IN \par
}\cell }{\row }
{\xe \v DIO_PH1\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PH1}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PH1{\bkmkstart AAAAAAAADU}
{\bkmkend AAAAAAAADU}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PH1 OSC_OUT \par
}\cell }{\row }
{\xe \v DIO_MAX_PIN\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_MAX_PIN}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_MAX_PIN{\bkmkstart AAAAAAAADV}
{\bkmkend AAAAAAAADV}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the maximum pin value \par
}\cell }{\row }
}
}
{\xe \v DioPinState_t\:dio_cfg.h}
{\xe \v dio_cfg.h\:DioPinState_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b DioPinState_t}}}
\par
{\bkmkstart AAAAAAAADW}
{\bkmkend AAAAAAAADW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the possible states for a digital output pin. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v DIO_LOW\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_LOW}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_LOW{\bkmkstart AAAAAAAADX}
{\bkmkend AAAAAAAADX}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines digital state ground \par
}\cell }{\row }
{\xe \v DIO_HIGH\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_HIGH}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_HIGH{\bkmkstart AAAAAAAADY}
{\bkmkend AAAAAAAADY}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines digital state power \par
}\cell }{\row }
{\xe \v DIO_PIN_STATE_MAX\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PIN_STATE_MAX}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PIN_STATE_MAX{\bkmkstart AAAAAAAADZ}
{\bkmkend AAAAAAAADZ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the maximum digital state \par
}\cell }{\row }
}
}
{\xe \v DioPort_t\:dio_cfg.h}
{\xe \v dio_cfg.h\:DioPort_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b DioPort_t}}}
\par
{\bkmkstart AAAAAAAAEA}
{\bkmkend AAAAAAAAEA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Define the ports contained on the MCU device. It is used to identify the specific port GPIO to configure the register map. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v DIO_PA\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA{\bkmkstart AAAAAAAAEB}
{\bkmkend AAAAAAAAEB}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port A \par
}\cell }{\row }
{\xe \v DIO_PB\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB{\bkmkstart AAAAAAAAEC}
{\bkmkend AAAAAAAAEC}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port B \par
}\cell }{\row }
{\xe \v DIO_PC\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC{\bkmkstart AAAAAAAAED}
{\bkmkend AAAAAAAAED}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port C \par
}\cell }{\row }
{\xe \v DIO_PD\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PD}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PD{\bkmkstart AAAAAAAAEE}
{\bkmkend AAAAAAAAEE}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port D \par
}\cell }{\row }
{\xe \v DIO_PH\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PH}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PH{\bkmkstart AAAAAAAAEF}
{\bkmkend AAAAAAAAEF}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port H \par
}\cell }{\row }
{\xe \v DIO_MAX_PORT\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_MAX_PORT}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_MAX_PORT{\bkmkstart AAAAAAAAEG}
{\bkmkend AAAAAAAAEG}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the maximum Port \par
}\cell }{\row }
}
}
{\xe \v DioResistor_t\:dio_cfg.h}
{\xe \v dio_cfg.h\:DioResistor_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b DioResistor_t}}}
\par
{\bkmkstart AAAAAAAAEH}
{\bkmkend AAAAAAAAEH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the possible states of the channel pull-ups. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v DIO_NO_RESISTOR\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_NO_RESISTOR}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_NO_RESISTOR{\bkmkstart AAAAAAAAEI}
{\bkmkend AAAAAAAAEI}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Used to disable the internal resistor \par
}\cell }{\row }
{\xe \v DIO_PULLUP\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PULLUP}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PULLUP{\bkmkstart AAAAAAAAEJ}
{\bkmkend AAAAAAAAEJ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Used to enable the internal pull-up \par
}\cell }{\row }
{\xe \v DIO_PULLDOWN\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PULLDOWN}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PULLDOWN{\bkmkstart AAAAAAAAEK}
{\bkmkend AAAAAAAAEK}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Used to enable the internal pull-down \par
}\cell }{\row }
{\xe \v DIO_MAX_RESISTOR\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_MAX_RESISTOR}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_MAX_RESISTOR{\bkmkstart AAAAAAAAEL}
{\bkmkend AAAAAAAAEL}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the maximum resistor value \par
}\cell }{\row }
}
}
{\xe \v DioSpeed_t\:dio_cfg.h}
{\xe \v dio_cfg.h\:DioSpeed_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b DioSpeed_t}}}
\par
{\bkmkstart AAAAAAAAEM}
{\bkmkend AAAAAAAAEM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the output speed settings available \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v DIO_LOW_SPEED\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_LOW_SPEED}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_LOW_SPEED{\bkmkstart AAAAAAAAEN}
{\bkmkend AAAAAAAAEN}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Low speed is configured on the pin \par
}\cell }{\row }
{\xe \v DIO_MEDIUM_SPEED\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_MEDIUM_SPEED}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_MEDIUM_SPEED{\bkmkstart AAAAAAAAEO}
{\bkmkend AAAAAAAAEO}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Medium speed is configured on the pin \par
}\cell }{\row }
{\xe \v DIO_HIGH_SPEED\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_HIGH_SPEED}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_HIGH_SPEED{\bkmkstart AAAAAAAAEP}
{\bkmkend AAAAAAAAEP}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
High speed is configured on the pin \par
}\cell }{\row }
{\xe \v DIO_VERY_SPEED\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_VERY_SPEED}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_VERY_SPEED{\bkmkstart AAAAAAAAEQ}
{\bkmkend AAAAAAAAEQ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Very speed is configured on the pin \par
}\cell }{\row }
{\xe \v DIO_MAX_SPEED\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_MAX_SPEED}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_MAX_SPEED{\bkmkstart AAAAAAAAER}
{\bkmkend AAAAAAAAER}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the maximum output speed \par
}\cell }{\row }
}
}
{\xe \v DioType_t\:dio_cfg.h}
{\xe \v dio_cfg.h\:DioType_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b DioType_t}}}
\par
{\bkmkstart AAAAAAAAES}
{\bkmkend AAAAAAAAES}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Define the output type of the Input/output port. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v DIO_PUSH_PULL\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PUSH_PULL}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PUSH_PULL{\bkmkstart AAAAAAAAET}
{\bkmkend AAAAAAAAET}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Enable output push-pull \par
}\cell }{\row }
{\xe \v DIO_OPEN_DRAIN\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_OPEN_DRAIN}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_OPEN_DRAIN{\bkmkstart AAAAAAAAEU}
{\bkmkend AAAAAAAAEU}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Enable output open-drain \par
}\cell }{\row }
{\xe \v DIO_MAX_TYPE\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_MAX_TYPE}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_MAX_TYPE{\bkmkstart AAAAAAAAEV}
{\bkmkend AAAAAAAAEV}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the maximum output type \par
}\cell }{\row }
}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Function Documentation\par
\pard\plain 
{\xe \v DIO_configGet\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_configGet}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const {\b DioConfig_t} *const DIO_configGet (void )}}
\par
{\bkmkstart AAAAAAAAEW}
{\bkmkend AAAAAAAAEW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to initialize the DIO based on the configuration table defined in dio_cfg module.\par
PRE-CONDITION: configuration table needs to be populated (sizeof > 0) \par
POST-CONDITION: A constant pointer to the first member of the \par
 configuration table will be returned.\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
A pointer to the configuration table. \par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} Dio_Config_t * {\cf17 const} DioConfig = DIO_configGet();\par
{\cf18 size_t} configSize = DIO_configSizeGet();\par
\par
DIO_Init(DioConfig, configSize);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
{\b DIO_configGet} \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
DIO_channelRead \par
DIO_channelWrite \par
DIO_channelToggle \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\xe \v DIO_configSizeGet\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_configSizeGet}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
size_t DIO_configSizeGet (void )}}
\par
{\bkmkstart AAAAAAAAEX}
{\bkmkend AAAAAAAAEX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to get the size of the configuration table.\par
PRE-CONDITION: configuration table needs to be populated (sizeof > 0) \par
POST-CONDITION: The size of the configuration table will be returned. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
The size of the configuration table.\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} Dio_Config_t * {\cf17 const} DioConfig = DIO_configGet();\par
{\cf18 size_t} configSize = DIO_configSizeGet();\par
\par
DIO_Init(DioConfig, configSize);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
{\b DIO_configGet} \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
DIO_channelRead \par
DIO_channelWrite \par
DIO_channelToggle \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
dio_cfg.h\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/dio_cfg.h}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/dio_cfg.h}
{\bkmkstart AAAAAAAAAC}
{\bkmkend AAAAAAAAAC}
Go to the documentation of this file.\par
{
\par
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 1 \par
13 {\cf21 #ifndef DIO_CFG_H_}\par
14 {\cf21 #define DIO_CFG_H_}\par
15 \par
16 {\cf20 /*****************************************************************************}\par
17 {\cf20 * Includes}\par
18 {\cf20 *****************************************************************************/}\par
19 {\cf21 #include <stdio.h>}\par
20 \par
21 {\cf20 /*****************************************************************************}\par
22 {\cf20 * Preprocessor Constants}\par
23 {\cf20 *****************************************************************************/}\par
27 {\cf21 #define NUMBER_OF_PORTS 5U}\par
28 \par
29 {\cf20 /*****************************************************************************}\par
30 {\cf20 * Typedefs}\par
31 {\cf20 *****************************************************************************/}\par
35 {\cf17 typedef} {\cf17 enum}\par
36 \{\par
37     DIO_LOW,            \par
38     DIO_HIGH,           \par
39     DIO_PIN_STATE_MAX   \par
40 \}DioPinState_t;\par
41 \par
46 {\cf17 typedef} {\cf17 enum}\par
47 \{\par
48     DIO_PA,         \par
49     DIO_PB,         \par
50     DIO_PC,         \par
51     DIO_PD,         \par
52     DIO_PH,         \par
53     DIO_MAX_PORT    \par
54 \}DioPort_t;\par
55 \par
56 \par
61 {\cf17 typedef} {\cf17 enum}\par
62 \{\par
63     DIO_PA0,        \par
64     DIO_PA1,        \par
65     DIO_PA2,        \par
66     DIO_PA3,        \par
67     DIO_PA4,        \par
68     DIO_PA5,        \par
69     DIO_PA6,        \par
70     DIO_PA7,        \par
71     DIO_PA8,        \par
72     DIO_PA9,        \par
73     DIO_PA10,       \par
74     DIO_PA11,       \par
75     DIO_PA12,       \par
76     DIO_PA13,       \par
77     DIO_PA14,       \par
78     DIO_PA15,       \par
79     DIO_PB0 = 0,    \par
80     DIO_PB1,        \par
81     DIO_PB2,        \par
82     DIO_PB3,        \par
83     DIO_PB4,        \par
84     DIO_PB5,        \par
85     DIO_PB6,        \par
86     DIO_PB7,        \par
87     DIO_PB8,        \par
88     DIO_PB9,        \par
89     DIO_PB10,       \par
90     DIO_PB12 = 12,   \par
91     DIO_PB13,       \par
92     DIO_PB14,       \par
93     DIO_PB15,       \par
94     DIO_PC0 = 0,    \par
95     DIO_PC1,        \par
96     DIO_PC2,        \par
97     DIO_PC3,        \par
98     DIO_PC4,        \par
99     DIO_PC5,        \par
100     DIO_PC6,        \par
101     DIO_PC7,        \par
102     DIO_PC8,        \par
103     DIO_PC9,        \par
104     DIO_PC10,       \par
105     DIO_PC11,       \par
106     DIO_PC12,       \par
107     DIO_PC13,       \par
108     DIO_PC14,       \par
109     DIO_PC15,       \par
110     DIO_PD2 = 2,    \par
111     DIO_PH0 = 0,    \par
112     DIO_PH1,        \par
113     DIO_MAX_PIN = 16\par
114 \}DioPin_t;\par
115 \par
120 {\cf17 typedef} {\cf17 enum}\par
121 \{\par
122     DIO_INPUT,      \par
123     DIO_OUTPUT,     \par
124     DIO_FUNCTION,   \par
125     DIO_ANALOG,     \par
126     DIO_MAX_MODE    \par
127 \}DioMode_t;\par
128 \par
132 {\cf17 typedef} {\cf17 enum}\par
133 \{\par
134     DIO_PUSH_PULL,              \par
135     DIO_OPEN_DRAIN,     \par
136     DIO_MAX_TYPE        \par
137 \}DioType_t;\par
138 \par
142 {\cf17 typedef} {\cf17 enum}\par
143 \{\par
144     DIO_LOW_SPEED,      \par
145     DIO_MEDIUM_SPEED,   \par
146     DIO_HIGH_SPEED,     \par
147     DIO_VERY_SPEED,     \par
148     DIO_MAX_SPEED       \par
149 \}DioSpeed_t;\par
150 \par
154 {\cf17 typedef} {\cf17 enum}\par
155 \{\par
156     DIO_NO_RESISTOR,    \par
157     DIO_PULLUP,         \par
158     DIO_PULLDOWN,       \par
159     DIO_MAX_RESISTOR    \par
160 \}DioResistor_t;\par
161 \par
166 {\cf17 typedef} {\cf17 enum}\par
167 \{\par
168     DIO_AF0,        \par
169     DIO_AF1,        \par
170     DIO_AF2,        \par
171     DIO_AF3,        \par
172     DIO_AF4,        \par
173     DIO_AF5,        \par
174     DIO_AF6,        \par
175     DIO_AF7,        \par
176     DIO_AF8,        \par
177     DIO_AF9,        \par
178     DIO_AF10,       \par
179     DIO_AF11,       \par
180     DIO_AF12,       \par
181     DIO_AF13,       \par
182     DIO_AF14,       \par
183     DIO_AF15,       \par
184     DIO_MAX_FUNCTION\par
185 \}DioFunction_t;\par
186 \par
191 {\cf17 typedef} {\cf17 struct }\par
192 \{\par
193     DioPort_t Port;             \par
194     DioPin_t Pin;               \par
195     DioMode_t Mode;             \par
196     DioType_t Type;             \par
197     DioSpeed_t Speed;           \par
198     DioResistor_t Resistor;     \par
199     DioFunction_t Function;     \par
200 \}DioConfig_t;\par
201 \par
202 \par
203 {\cf20 /*****************************************************************************}\par
204 {\cf20 * Function Prototypes}\par
205 {\cf20 *****************************************************************************/}\par
206 {\cf21 #ifdef __cplusplus}\par
207 {\cf17 extern} {\cf22 "C"}\{\par
208 {\cf21 #endif}\par
209 \par
210 {\cf17 const} DioConfig_t * {\cf17 const} DIO_configGet({\cf18 void});\par
211 {\cf18 size_t} DIO_configSizeGet({\cf18 void});\par
212 \par
213 {\cf21 #ifdef __cplusplus}\par
214 \} {\cf20 //extern "C"}\par
215 {\cf21 #endif}\par
216 \par
217 {\cf21 #endif }{\cf20 /*DIO_H_*/}{\cf21 }\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/dio_cfg.h File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/dio_cfg.h}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/dio_cfg.h}
{\bkmkstart AAAAAAAAEY}
{\bkmkend AAAAAAAAEY}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This module contains interface definitions for the Dio configuration. This is the header file for the definition of the interface for retrieving the digital input/output configuration table. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include <stdio.h>}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Include dependency graph for dio_cfg.h:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "_s_p_i___master_2include_2dio__cfg_8h__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid This graph shows which files directly or indirectly include this file:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "_s_p_i___master_2include_2dio__cfg_8h__dep__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Structures\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b DioConfig_t}}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macros\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b NUMBER_OF_PORTS}\~ 5U\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Enumerations\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b DioPinState_t} \{ {\b DIO_LOW}
, {\b DIO_HIGH}
, {\b DIO_PIN_STATE_MAX}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b DioPort_t} \{ {\b DIO_PA}
, {\b DIO_PB}
, {\b DIO_PC}
, {\b DIO_PD}
, {\b DIO_PH}
, {\b DIO_MAX_PORT}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b DioPin_t} \{ {\b DIO_PA0}
, {\b DIO_PA1}
, {\b DIO_PA2}
, {\b DIO_PA3}
, {\b DIO_PA4}
, {\b DIO_PA5}
, {\b DIO_PA6}
, {\b DIO_PA7}
, {\b DIO_PA8}
, {\b DIO_PA9}
, {\b DIO_PA10}
, {\b DIO_PA11}
, {\b DIO_PA12}
, {\b DIO_PA13}
, {\b DIO_PA14}
, {\b DIO_PA15}
, {\b DIO_PB0} = 0
, {\b DIO_PB1}
, {\b DIO_PB2}
, {\b DIO_PB3}
, {\b DIO_PB4}
, {\b DIO_PB5}
, {\b DIO_PB6}
, {\b DIO_PB7}
, {\b DIO_PB8}
, {\b DIO_PB9}
, {\b DIO_PB10}
, {\b DIO_PB12} = 12
, {\b DIO_PB13}
, {\b DIO_PB14}
, {\b DIO_PB15}
, {\b DIO_PC0} = 0
, {\b DIO_PC1}
, {\b DIO_PC2}
, {\b DIO_PC3}
, {\b DIO_PC4}
, {\b DIO_PC5}
, {\b DIO_PC6}
, {\b DIO_PC7}
, {\b DIO_PC8}
, {\b DIO_PC9}
, {\b DIO_PC10}
, {\b DIO_PC11}
, {\b DIO_PC12}
, {\b DIO_PC13}
, {\b DIO_PC14}
, {\b DIO_PC15}
, {\b DIO_PD2} = 2
, {\b DIO_PH0} = 0
, {\b DIO_PH1}
, {\b DIO_MAX_PIN} = 16
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b DioMode_t} \{ {\b DIO_INPUT}
, {\b DIO_OUTPUT}
, {\b DIO_FUNCTION}
, {\b DIO_ANALOG}
, {\b DIO_MAX_MODE}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b DioType_t} \{ {\b DIO_PUSH_PULL}
, {\b DIO_OPEN_DRAIN}
, {\b DIO_MAX_TYPE}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b DioSpeed_t} \{ {\b DIO_LOW_SPEED}
, {\b DIO_MEDIUM_SPEED}
, {\b DIO_HIGH_SPEED}
, {\b DIO_VERY_SPEED}
, {\b DIO_MAX_SPEED}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b DioResistor_t} \{ {\b DIO_NO_RESISTOR}
, {\b DIO_PULLUP}
, {\b DIO_PULLDOWN}
, {\b DIO_MAX_RESISTOR}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b DioFunction_t} \{ {\b DIO_AF0}
, {\b DIO_AF1}
, {\b DIO_AF2}
, {\b DIO_AF3}
, {\b DIO_AF4}
, {\b DIO_AF5}
, {\b DIO_AF6}
, {\b DIO_AF7}
, {\b DIO_AF8}
, {\b DIO_AF9}
, {\b DIO_AF10}
, {\b DIO_AF11}
, {\b DIO_AF12}
, {\b DIO_AF13}
, {\b DIO_AF14}
, {\b DIO_AF15}
, {\b DIO_MAX_FUNCTION}
 \}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
const {\b DioConfig_t} *const {\b DIO_configGet} (void)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
size_t {\b DIO_configSizeGet} (void)\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This module contains interface definitions for the Dio configuration. This is the header file for the definition of the interface for retrieving the digital input/output configuration table. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Author\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Jose Luis Figueroa \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Version\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
1.1 \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Date\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
2025-03-04\par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Copyright\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Copyright (c) 2025 Jose Luis Figueroa. MIT License. \par
}}}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macro Definition Documentation\par
\pard\plain 
{\xe \v NUMBER_OF_PORTS\:dio_cfg.h}
{\xe \v dio_cfg.h\:NUMBER_OF_PORTS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define NUMBER_OF_PORTS\~ 5U}}
\par
{\bkmkstart AAAAAAAAEZ}
{\bkmkend AAAAAAAAEZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the number of ports on the processor. \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Enumeration Type Documentation\par
\pard\plain 
{\xe \v DioFunction_t\:dio_cfg.h}
{\xe \v dio_cfg.h\:DioFunction_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b DioFunction_t}}}
\par
{\bkmkstart AAAAAAAAFA}
{\bkmkend AAAAAAAAFA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the possible DIO alternate function. A multiplexer is used to select the alternate function \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v DIO_AF0\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF0}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF0{\bkmkstart AAAAAAAAFB}
{\bkmkend AAAAAAAAFB}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 0 \par
}\cell }{\row }
{\xe \v DIO_AF1\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF1}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF1{\bkmkstart AAAAAAAAFC}
{\bkmkend AAAAAAAAFC}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 1 \par
}\cell }{\row }
{\xe \v DIO_AF2\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF2}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF2{\bkmkstart AAAAAAAAFD}
{\bkmkend AAAAAAAAFD}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 2 \par
}\cell }{\row }
{\xe \v DIO_AF3\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF3}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF3{\bkmkstart AAAAAAAAFE}
{\bkmkend AAAAAAAAFE}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 3 \par
}\cell }{\row }
{\xe \v DIO_AF4\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF4}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF4{\bkmkstart AAAAAAAAFF}
{\bkmkend AAAAAAAAFF}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 4 \par
}\cell }{\row }
{\xe \v DIO_AF5\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF5}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF5{\bkmkstart AAAAAAAAFG}
{\bkmkend AAAAAAAAFG}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 5 \par
}\cell }{\row }
{\xe \v DIO_AF6\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF6}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF6{\bkmkstart AAAAAAAAFH}
{\bkmkend AAAAAAAAFH}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 6 \par
}\cell }{\row }
{\xe \v DIO_AF7\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF7}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF7{\bkmkstart AAAAAAAAFI}
{\bkmkend AAAAAAAAFI}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 7 \par
}\cell }{\row }
{\xe \v DIO_AF8\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF8}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF8{\bkmkstart AAAAAAAAFJ}
{\bkmkend AAAAAAAAFJ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 8 \par
}\cell }{\row }
{\xe \v DIO_AF9\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF9}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF9{\bkmkstart AAAAAAAAFK}
{\bkmkend AAAAAAAAFK}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 9 \par
}\cell }{\row }
{\xe \v DIO_AF10\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF10}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF10{\bkmkstart AAAAAAAAFL}
{\bkmkend AAAAAAAAFL}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 10 \par
}\cell }{\row }
{\xe \v DIO_AF11\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF11}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF11{\bkmkstart AAAAAAAAFM}
{\bkmkend AAAAAAAAFM}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 11 \par
}\cell }{\row }
{\xe \v DIO_AF12\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF12}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF12{\bkmkstart AAAAAAAAFN}
{\bkmkend AAAAAAAAFN}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 12 \par
}\cell }{\row }
{\xe \v DIO_AF13\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF13}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF13{\bkmkstart AAAAAAAAFO}
{\bkmkend AAAAAAAAFO}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 13 \par
}\cell }{\row }
{\xe \v DIO_AF14\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF14}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF14{\bkmkstart AAAAAAAAFP}
{\bkmkend AAAAAAAAFP}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 14 \par
}\cell }{\row }
{\xe \v DIO_AF15\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_AF15}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_AF15{\bkmkstart AAAAAAAAFQ}
{\bkmkend AAAAAAAAFQ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function 15 \par
}\cell }{\row }
{\xe \v DIO_MAX_FUNCTION\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_MAX_FUNCTION}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_MAX_FUNCTION{\bkmkstart AAAAAAAAFR}
{\bkmkend AAAAAAAAFR}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the maximum function value \par
}\cell }{\row }
}
}
{\xe \v DioMode_t\:dio_cfg.h}
{\xe \v dio_cfg.h\:DioMode_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b DioMode_t}}}
\par
{\bkmkstart AAAAAAAAFS}
{\bkmkend AAAAAAAAFS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the mode of the Dio pin as an input, output, alternate function and analog. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v DIO_INPUT\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_INPUT}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_INPUT{\bkmkstart AAAAAAAAFT}
{\bkmkend AAAAAAAAFT}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Input mode \par
}\cell }{\row }
{\xe \v DIO_OUTPUT\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_OUTPUT}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_OUTPUT{\bkmkstart AAAAAAAAFU}
{\bkmkend AAAAAAAAFU}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
General purpose Output mode \par
}\cell }{\row }
{\xe \v DIO_FUNCTION\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_FUNCTION}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_FUNCTION{\bkmkstart AAAAAAAAFV}
{\bkmkend AAAAAAAAFV}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Alternate function mode \par
}\cell }{\row }
{\xe \v DIO_ANALOG\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_ANALOG}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_ANALOG{\bkmkstart AAAAAAAAFW}
{\bkmkend AAAAAAAAFW}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Analog mode \par
}\cell }{\row }
{\xe \v DIO_MAX_MODE\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_MAX_MODE}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_MAX_MODE{\bkmkstart AAAAAAAAFX}
{\bkmkend AAAAAAAAFX}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the maximum mode \par
}\cell }{\row }
}
}
{\xe \v DioPin_t\:dio_cfg.h}
{\xe \v dio_cfg.h\:DioPin_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b DioPin_t}}}
\par
{\bkmkstart AAAAAAAAFY}
{\bkmkend AAAAAAAAFY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines all the pins contained on the MCU device. It is used to set a specific bit on the ports. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v DIO_PA0\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA0}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA0{\bkmkstart AAAAAAAAFZ}
{\bkmkend AAAAAAAAFZ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA0 \par
}\cell }{\row }
{\xe \v DIO_PA1\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA1}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA1{\bkmkstart AAAAAAAAGA}
{\bkmkend AAAAAAAAGA}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA1 \par
}\cell }{\row }
{\xe \v DIO_PA2\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA2}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA2{\bkmkstart AAAAAAAAGB}
{\bkmkend AAAAAAAAGB}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA2 \par
}\cell }{\row }
{\xe \v DIO_PA3\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA3}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA3{\bkmkstart AAAAAAAAGC}
{\bkmkend AAAAAAAAGC}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA3 \par
}\cell }{\row }
{\xe \v DIO_PA4\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA4}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA4{\bkmkstart AAAAAAAAGD}
{\bkmkend AAAAAAAAGD}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA4 \par
}\cell }{\row }
{\xe \v DIO_PA5\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA5}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA5{\bkmkstart AAAAAAAAGE}
{\bkmkend AAAAAAAAGE}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA5 \par
}\cell }{\row }
{\xe \v DIO_PA6\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA6}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA6{\bkmkstart AAAAAAAAGF}
{\bkmkend AAAAAAAAGF}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA6 \par
}\cell }{\row }
{\xe \v DIO_PA7\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA7}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA7{\bkmkstart AAAAAAAAGG}
{\bkmkend AAAAAAAAGG}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA7 \par
}\cell }{\row }
{\xe \v DIO_PA8\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA8}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA8{\bkmkstart AAAAAAAAGH}
{\bkmkend AAAAAAAAGH}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA8 \par
}\cell }{\row }
{\xe \v DIO_PA9\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA9}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA9{\bkmkstart AAAAAAAAGI}
{\bkmkend AAAAAAAAGI}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA9 \par
}\cell }{\row }
{\xe \v DIO_PA10\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA10}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA10{\bkmkstart AAAAAAAAGJ}
{\bkmkend AAAAAAAAGJ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA10 \par
}\cell }{\row }
{\xe \v DIO_PA11\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA11}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA11{\bkmkstart AAAAAAAAGK}
{\bkmkend AAAAAAAAGK}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA11 \par
}\cell }{\row }
{\xe \v DIO_PA12\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA12}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA12{\bkmkstart AAAAAAAAGL}
{\bkmkend AAAAAAAAGL}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA12 \par
}\cell }{\row }
{\xe \v DIO_PA13\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA13}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA13{\bkmkstart AAAAAAAAGM}
{\bkmkend AAAAAAAAGM}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA13 SWD (NC) \par
}\cell }{\row }
{\xe \v DIO_PA14\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA14}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA14{\bkmkstart AAAAAAAAGN}
{\bkmkend AAAAAAAAGN}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA14 SWD (NC) \par
}\cell }{\row }
{\xe \v DIO_PA15\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA15}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA15{\bkmkstart AAAAAAAAGO}
{\bkmkend AAAAAAAAGO}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PA15 \par
}\cell }{\row }
{\xe \v DIO_PB0\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB0}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB0{\bkmkstart AAAAAAAAGP}
{\bkmkend AAAAAAAAGP}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB0 \par
}\cell }{\row }
{\xe \v DIO_PB1\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB1}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB1{\bkmkstart AAAAAAAAGQ}
{\bkmkend AAAAAAAAGQ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB1 \par
}\cell }{\row }
{\xe \v DIO_PB2\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB2}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB2{\bkmkstart AAAAAAAAGR}
{\bkmkend AAAAAAAAGR}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB2 \par
}\cell }{\row }
{\xe \v DIO_PB3\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB3}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB3{\bkmkstart AAAAAAAAGS}
{\bkmkend AAAAAAAAGS}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB3 \par
}\cell }{\row }
{\xe \v DIO_PB4\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB4}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB4{\bkmkstart AAAAAAAAGT}
{\bkmkend AAAAAAAAGT}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB4 \par
}\cell }{\row }
{\xe \v DIO_PB5\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB5}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB5{\bkmkstart AAAAAAAAGU}
{\bkmkend AAAAAAAAGU}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB5 \par
}\cell }{\row }
{\xe \v DIO_PB6\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB6}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB6{\bkmkstart AAAAAAAAGV}
{\bkmkend AAAAAAAAGV}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB6 \par
}\cell }{\row }
{\xe \v DIO_PB7\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB7}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB7{\bkmkstart AAAAAAAAGW}
{\bkmkend AAAAAAAAGW}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB7 \par
}\cell }{\row }
{\xe \v DIO_PB8\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB8}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB8{\bkmkstart AAAAAAAAGX}
{\bkmkend AAAAAAAAGX}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB8 \par
}\cell }{\row }
{\xe \v DIO_PB9\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB9}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB9{\bkmkstart AAAAAAAAGY}
{\bkmkend AAAAAAAAGY}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB9 \par
}\cell }{\row }
{\xe \v DIO_PB10\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB10}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB10{\bkmkstart AAAAAAAAGZ}
{\bkmkend AAAAAAAAGZ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB10 \par
}\cell }{\row }
{\xe \v DIO_PB12\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB12}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB12{\bkmkstart AAAAAAAAHA}
{\bkmkend AAAAAAAAHA}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB12 \par
}\cell }{\row }
{\xe \v DIO_PB13\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB13}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB13{\bkmkstart AAAAAAAAHB}
{\bkmkend AAAAAAAAHB}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB13 \par
}\cell }{\row }
{\xe \v DIO_PB14\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB14}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB14{\bkmkstart AAAAAAAAHC}
{\bkmkend AAAAAAAAHC}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB14 \par
}\cell }{\row }
{\xe \v DIO_PB15\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB15}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB15{\bkmkstart AAAAAAAAHD}
{\bkmkend AAAAAAAAHD}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PB15 \par
}\cell }{\row }
{\xe \v DIO_PC0\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC0}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC0{\bkmkstart AAAAAAAAHE}
{\bkmkend AAAAAAAAHE}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC0 \par
}\cell }{\row }
{\xe \v DIO_PC1\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC1}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC1{\bkmkstart AAAAAAAAHF}
{\bkmkend AAAAAAAAHF}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC1 \par
}\cell }{\row }
{\xe \v DIO_PC2\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC2}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC2{\bkmkstart AAAAAAAAHG}
{\bkmkend AAAAAAAAHG}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC2 \par
}\cell }{\row }
{\xe \v DIO_PC3\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC3}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC3{\bkmkstart AAAAAAAAHH}
{\bkmkend AAAAAAAAHH}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC3 \par
}\cell }{\row }
{\xe \v DIO_PC4\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC4}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC4{\bkmkstart AAAAAAAAHI}
{\bkmkend AAAAAAAAHI}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC4 \par
}\cell }{\row }
{\xe \v DIO_PC5\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC5}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC5{\bkmkstart AAAAAAAAHJ}
{\bkmkend AAAAAAAAHJ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC5 \par
}\cell }{\row }
{\xe \v DIO_PC6\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC6}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC6{\bkmkstart AAAAAAAAHK}
{\bkmkend AAAAAAAAHK}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC6 \par
}\cell }{\row }
{\xe \v DIO_PC7\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC7}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC7{\bkmkstart AAAAAAAAHL}
{\bkmkend AAAAAAAAHL}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC7 \par
}\cell }{\row }
{\xe \v DIO_PC8\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC8}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC8{\bkmkstart AAAAAAAAHM}
{\bkmkend AAAAAAAAHM}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC8 \par
}\cell }{\row }
{\xe \v DIO_PC9\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC9}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC9{\bkmkstart AAAAAAAAHN}
{\bkmkend AAAAAAAAHN}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC9 \par
}\cell }{\row }
{\xe \v DIO_PC10\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC10}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC10{\bkmkstart AAAAAAAAHO}
{\bkmkend AAAAAAAAHO}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC10 \par
}\cell }{\row }
{\xe \v DIO_PC11\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC11}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC11{\bkmkstart AAAAAAAAHP}
{\bkmkend AAAAAAAAHP}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC11 \par
}\cell }{\row }
{\xe \v DIO_PC12\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC12}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC12{\bkmkstart AAAAAAAAHQ}
{\bkmkend AAAAAAAAHQ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC12 \par
}\cell }{\row }
{\xe \v DIO_PC13\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC13}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC13{\bkmkstart AAAAAAAAHR}
{\bkmkend AAAAAAAAHR}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC13 Push button \par
}\cell }{\row }
{\xe \v DIO_PC14\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC14}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC14{\bkmkstart AAAAAAAAHS}
{\bkmkend AAAAAAAAHS}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC14 OSC32_IN \par
}\cell }{\row }
{\xe \v DIO_PC15\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC15}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC15{\bkmkstart AAAAAAAAHT}
{\bkmkend AAAAAAAAHT}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PC15 OSC32_OUT \par
}\cell }{\row }
{\xe \v DIO_PD2\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PD2}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PD2{\bkmkstart AAAAAAAAHU}
{\bkmkend AAAAAAAAHU}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PD2 \par
}\cell }{\row }
{\xe \v DIO_PH0\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PH0}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PH0{\bkmkstart AAAAAAAAHV}
{\bkmkend AAAAAAAAHV}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PH0 OSC_IN \par
}\cell }{\row }
{\xe \v DIO_PH1\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PH1}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PH1{\bkmkstart AAAAAAAAHW}
{\bkmkend AAAAAAAAHW}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PH1 OSC_OUT \par
}\cell }{\row }
{\xe \v DIO_MAX_PIN\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_MAX_PIN}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_MAX_PIN{\bkmkstart AAAAAAAAHX}
{\bkmkend AAAAAAAAHX}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the maximum pin value \par
}\cell }{\row }
}
}
{\xe \v DioPinState_t\:dio_cfg.h}
{\xe \v dio_cfg.h\:DioPinState_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b DioPinState_t}}}
\par
{\bkmkstart AAAAAAAAHY}
{\bkmkend AAAAAAAAHY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the possible states for a digital output pin. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v DIO_LOW\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_LOW}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_LOW{\bkmkstart AAAAAAAAHZ}
{\bkmkend AAAAAAAAHZ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines digital state ground \par
}\cell }{\row }
{\xe \v DIO_HIGH\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_HIGH}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_HIGH{\bkmkstart AAAAAAAAIA}
{\bkmkend AAAAAAAAIA}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines digital state power \par
}\cell }{\row }
{\xe \v DIO_PIN_STATE_MAX\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PIN_STATE_MAX}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PIN_STATE_MAX{\bkmkstart AAAAAAAAIB}
{\bkmkend AAAAAAAAIB}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the maximum digital state \par
}\cell }{\row }
}
}
{\xe \v DioPort_t\:dio_cfg.h}
{\xe \v dio_cfg.h\:DioPort_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b DioPort_t}}}
\par
{\bkmkstart AAAAAAAAIC}
{\bkmkend AAAAAAAAIC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Define the ports contained on the MCU device. It is used to identify the specific port GPIO to configure the register map. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v DIO_PA\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PA}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PA{\bkmkstart AAAAAAAAID}
{\bkmkend AAAAAAAAID}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port A \par
}\cell }{\row }
{\xe \v DIO_PB\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PB}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PB{\bkmkstart AAAAAAAAIE}
{\bkmkend AAAAAAAAIE}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port B \par
}\cell }{\row }
{\xe \v DIO_PC\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PC}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PC{\bkmkstart AAAAAAAAIF}
{\bkmkend AAAAAAAAIF}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port C \par
}\cell }{\row }
{\xe \v DIO_PD\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PD}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PD{\bkmkstart AAAAAAAAIG}
{\bkmkend AAAAAAAAIG}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port D \par
}\cell }{\row }
{\xe \v DIO_PH\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PH}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PH{\bkmkstart AAAAAAAAIH}
{\bkmkend AAAAAAAAIH}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Port H \par
}\cell }{\row }
{\xe \v DIO_MAX_PORT\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_MAX_PORT}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_MAX_PORT{\bkmkstart AAAAAAAAII}
{\bkmkend AAAAAAAAII}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the maximum Port \par
}\cell }{\row }
}
}
{\xe \v DioResistor_t\:dio_cfg.h}
{\xe \v dio_cfg.h\:DioResistor_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b DioResistor_t}}}
\par
{\bkmkstart AAAAAAAAIJ}
{\bkmkend AAAAAAAAIJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the possible states of the channel pull-ups. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v DIO_NO_RESISTOR\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_NO_RESISTOR}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_NO_RESISTOR{\bkmkstart AAAAAAAAIK}
{\bkmkend AAAAAAAAIK}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Used to disable the internal resistor \par
}\cell }{\row }
{\xe \v DIO_PULLUP\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PULLUP}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PULLUP{\bkmkstart AAAAAAAAIL}
{\bkmkend AAAAAAAAIL}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Used to enable the internal pull-up \par
}\cell }{\row }
{\xe \v DIO_PULLDOWN\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PULLDOWN}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PULLDOWN{\bkmkstart AAAAAAAAIM}
{\bkmkend AAAAAAAAIM}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Used to enable the internal pull-down \par
}\cell }{\row }
{\xe \v DIO_MAX_RESISTOR\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_MAX_RESISTOR}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_MAX_RESISTOR{\bkmkstart AAAAAAAAIN}
{\bkmkend AAAAAAAAIN}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the maximum resistor value \par
}\cell }{\row }
}
}
{\xe \v DioSpeed_t\:dio_cfg.h}
{\xe \v dio_cfg.h\:DioSpeed_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b DioSpeed_t}}}
\par
{\bkmkstart AAAAAAAAIO}
{\bkmkend AAAAAAAAIO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the output speed settings available \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v DIO_LOW_SPEED\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_LOW_SPEED}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_LOW_SPEED{\bkmkstart AAAAAAAAIP}
{\bkmkend AAAAAAAAIP}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Low speed is configured on the pin \par
}\cell }{\row }
{\xe \v DIO_MEDIUM_SPEED\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_MEDIUM_SPEED}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_MEDIUM_SPEED{\bkmkstart AAAAAAAAIQ}
{\bkmkend AAAAAAAAIQ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Medium speed is configured on the pin \par
}\cell }{\row }
{\xe \v DIO_HIGH_SPEED\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_HIGH_SPEED}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_HIGH_SPEED{\bkmkstart AAAAAAAAIR}
{\bkmkend AAAAAAAAIR}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
High speed is configured on the pin \par
}\cell }{\row }
{\xe \v DIO_VERY_SPEED\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_VERY_SPEED}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_VERY_SPEED{\bkmkstart AAAAAAAAIS}
{\bkmkend AAAAAAAAIS}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Very speed is configured on the pin \par
}\cell }{\row }
{\xe \v DIO_MAX_SPEED\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_MAX_SPEED}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_MAX_SPEED{\bkmkstart AAAAAAAAIT}
{\bkmkend AAAAAAAAIT}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the maximum output speed \par
}\cell }{\row }
}
}
{\xe \v DioType_t\:dio_cfg.h}
{\xe \v dio_cfg.h\:DioType_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b DioType_t}}}
\par
{\bkmkstart AAAAAAAAIU}
{\bkmkend AAAAAAAAIU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Define the output type of the Input/output port. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v DIO_PUSH_PULL\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_PUSH_PULL}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_PUSH_PULL{\bkmkstart AAAAAAAAIV}
{\bkmkend AAAAAAAAIV}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Enable output push-pull \par
}\cell }{\row }
{\xe \v DIO_OPEN_DRAIN\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_OPEN_DRAIN}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_OPEN_DRAIN{\bkmkstart AAAAAAAAIW}
{\bkmkend AAAAAAAAIW}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Enable output open-drain \par
}\cell }{\row }
{\xe \v DIO_MAX_TYPE\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_MAX_TYPE}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid DIO_MAX_TYPE{\bkmkstart AAAAAAAAIX}
{\bkmkend AAAAAAAAIX}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the maximum output type \par
}\cell }{\row }
}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Function Documentation\par
\pard\plain 
{\xe \v DIO_configGet\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_configGet}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const {\b DioConfig_t} *const DIO_configGet (void )}}
\par
{\bkmkstart AAAAAAAAIY}
{\bkmkend AAAAAAAAIY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to initialize the DIO based on the configuration table defined in dio_cfg module.\par
PRE-CONDITION: configuration table needs to be populated (sizeof > 0) \par
POST-CONDITION: A constant pointer to the first member of the \par
 configuration table will be returned.\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
A pointer to the configuration table. \par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} Dio_Config_t * {\cf17 const} DioConfig = DIO_configGet();\par
{\cf18 size_t} configSize = DIO_configSizeGet();\par
\par
DIO_Init(DioConfig, configSize);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
{\b DIO_configGet} \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
DIO_channelRead \par
DIO_channelWrite \par
DIO_channelToggle \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\xe \v DIO_configSizeGet\:dio_cfg.h}
{\xe \v dio_cfg.h\:DIO_configSizeGet}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
size_t DIO_configSizeGet (void )}}
\par
{\bkmkstart AAAAAAAAIZ}
{\bkmkend AAAAAAAAIZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to get the size of the configuration table.\par
PRE-CONDITION: configuration table needs to be populated (sizeof > 0) \par
POST-CONDITION: The size of the configuration table will be returned. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
The size of the configuration table.\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} Dio_Config_t * {\cf17 const} DioConfig = DIO_configGet();\par
{\cf18 size_t} configSize = DIO_configSizeGet();\par
\par
DIO_Init(DioConfig, configSize);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
{\b DIO_configGet} \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
DIO_channelRead \par
DIO_channelWrite \par
DIO_channelToggle \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
dio_cfg.h\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/dio_cfg.h}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/dio_cfg.h}
{\bkmkstart AAAAAAAAAD}
{\bkmkend AAAAAAAAAD}
Go to the documentation of this file.\par
{
\par
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 1 \par
13 {\cf21 #ifndef DIO_CFG_H_}\par
14 {\cf21 #define DIO_CFG_H_}\par
15 \par
16 {\cf20 /*****************************************************************************}\par
17 {\cf20 * Includes}\par
18 {\cf20 *****************************************************************************/}\par
19 {\cf21 #include <stdio.h>}\par
20 \par
21 {\cf20 /*****************************************************************************}\par
22 {\cf20 * Preprocessor Constants}\par
23 {\cf20 *****************************************************************************/}\par
27 {\cf21 #define NUMBER_OF_PORTS 5U}\par
28 \par
29 {\cf20 /*****************************************************************************}\par
30 {\cf20 * Typedefs}\par
31 {\cf20 *****************************************************************************/}\par
35 {\cf17 typedef} {\cf17 enum}\par
36 \{\par
37     DIO_LOW,            \par
38     DIO_HIGH,           \par
39     DIO_PIN_STATE_MAX   \par
40 \}DioPinState_t;\par
41 \par
46 {\cf17 typedef} {\cf17 enum}\par
47 \{\par
48     DIO_PA,         \par
49     DIO_PB,         \par
50     DIO_PC,         \par
51     DIO_PD,         \par
52     DIO_PH,         \par
53     DIO_MAX_PORT    \par
54 \}DioPort_t;\par
55 \par
56 \par
61 {\cf17 typedef} {\cf17 enum}\par
62 \{\par
63     DIO_PA0,        \par
64     DIO_PA1,        \par
65     DIO_PA2,        \par
66     DIO_PA3,        \par
67     DIO_PA4,        \par
68     DIO_PA5,        \par
69     DIO_PA6,        \par
70     DIO_PA7,        \par
71     DIO_PA8,        \par
72     DIO_PA9,        \par
73     DIO_PA10,       \par
74     DIO_PA11,       \par
75     DIO_PA12,       \par
76     DIO_PA13,       \par
77     DIO_PA14,       \par
78     DIO_PA15,       \par
79     DIO_PB0 = 0,    \par
80     DIO_PB1,        \par
81     DIO_PB2,        \par
82     DIO_PB3,        \par
83     DIO_PB4,        \par
84     DIO_PB5,        \par
85     DIO_PB6,        \par
86     DIO_PB7,        \par
87     DIO_PB8,        \par
88     DIO_PB9,        \par
89     DIO_PB10,       \par
90     DIO_PB12 = 12,   \par
91     DIO_PB13,       \par
92     DIO_PB14,       \par
93     DIO_PB15,       \par
94     DIO_PC0 = 0,    \par
95     DIO_PC1,        \par
96     DIO_PC2,        \par
97     DIO_PC3,        \par
98     DIO_PC4,        \par
99     DIO_PC5,        \par
100     DIO_PC6,        \par
101     DIO_PC7,        \par
102     DIO_PC8,        \par
103     DIO_PC9,        \par
104     DIO_PC10,       \par
105     DIO_PC11,       \par
106     DIO_PC12,       \par
107     DIO_PC13,       \par
108     DIO_PC14,       \par
109     DIO_PC15,       \par
110     DIO_PD2 = 2,    \par
111     DIO_PH0 = 0,    \par
112     DIO_PH1,        \par
113     DIO_MAX_PIN = 16\par
114 \}DioPin_t;\par
115 \par
120 {\cf17 typedef} {\cf17 enum}\par
121 \{\par
122     DIO_INPUT,      \par
123     DIO_OUTPUT,     \par
124     DIO_FUNCTION,   \par
125     DIO_ANALOG,     \par
126     DIO_MAX_MODE    \par
127 \}DioMode_t;\par
128 \par
132 {\cf17 typedef} {\cf17 enum}\par
133 \{\par
134     DIO_PUSH_PULL,              \par
135     DIO_OPEN_DRAIN,     \par
136     DIO_MAX_TYPE        \par
137 \}DioType_t;\par
138 \par
142 {\cf17 typedef} {\cf17 enum}\par
143 \{\par
144     DIO_LOW_SPEED,      \par
145     DIO_MEDIUM_SPEED,   \par
146     DIO_HIGH_SPEED,     \par
147     DIO_VERY_SPEED,     \par
148     DIO_MAX_SPEED       \par
149 \}DioSpeed_t;\par
150 \par
154 {\cf17 typedef} {\cf17 enum}\par
155 \{\par
156     DIO_NO_RESISTOR,    \par
157     DIO_PULLUP,         \par
158     DIO_PULLDOWN,       \par
159     DIO_MAX_RESISTOR    \par
160 \}DioResistor_t;\par
161 \par
166 {\cf17 typedef} {\cf17 enum}\par
167 \{\par
168     DIO_AF0,        \par
169     DIO_AF1,        \par
170     DIO_AF2,        \par
171     DIO_AF3,        \par
172     DIO_AF4,        \par
173     DIO_AF5,        \par
174     DIO_AF6,        \par
175     DIO_AF7,        \par
176     DIO_AF8,        \par
177     DIO_AF9,        \par
178     DIO_AF10,       \par
179     DIO_AF11,       \par
180     DIO_AF12,       \par
181     DIO_AF13,       \par
182     DIO_AF14,       \par
183     DIO_AF15,       \par
184     DIO_MAX_FUNCTION\par
185 \}DioFunction_t;\par
186 \par
191 {\cf17 typedef} {\cf17 struct }\par
192 \{\par
193     DioPort_t Port;             \par
194     DioPin_t Pin;               \par
195     DioMode_t Mode;             \par
196     DioType_t Type;             \par
197     DioSpeed_t Speed;           \par
198     DioResistor_t Resistor;     \par
199     DioFunction_t Function;     \par
200 \}DioConfig_t;\par
201 \par
202 \par
203 {\cf20 /*****************************************************************************}\par
204 {\cf20 * Function Prototypes}\par
205 {\cf20 *****************************************************************************/}\par
206 {\cf21 #ifdef __cplusplus}\par
207 {\cf17 extern} {\cf22 "C"}\{\par
208 {\cf21 #endif}\par
209 \par
210 {\cf17 const} DioConfig_t * {\cf17 const} DIO_configGet({\cf18 void});\par
211 {\cf18 size_t} DIO_configSizeGet({\cf18 void});\par
212 \par
213 {\cf21 #ifdef __cplusplus}\par
214 \} {\cf20 //extern "C"}\par
215 {\cf21 #endif}\par
216 \par
217 {\cf21 #endif }{\cf20 /*DIO_H_*/}{\cf21 }\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/spi.h File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/spi.h}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/spi.h}
{\bkmkstart AAAAAAAAJA}
{\bkmkend AAAAAAAAJA}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The interface definition for the SPI. This is the header file for the definition of the interface for a Serial Peripheral Serial (SPI) on a standard microcontroller. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include <stdint.h>}\par
{\f2 #include <stdio.h>}\par
{\f2 #include <assert.h>}\par
{\f2 #include "spi_cfg.h"}\par
{\f2 #include "stm32f4xx.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Include dependency graph for spi.h:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "_s_p_i_01slave_2include_2spi_8h__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Structures\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b SpiTransferConfig_t}}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b SPI_init} (const {\b SpiConfig_t} *const Config, size_t configSize)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b SPI_transfer} (const {\b SpiTransferConfig_t} *const TransferConfig)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b SPI_receive} (const {\b SpiTransferConfig_t} *const TransferConfig)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b SPI_registerWrite} (uint32_t address, uint32_t value)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b SPI_registerRead} (uint32_t address)\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The interface definition for the SPI. This is the header file for the definition of the interface for a Serial Peripheral Serial (SPI) on a standard microcontroller. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Author\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Jose Luis Figueroa \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Version\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
1.1 \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Date\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
2025-03-11\par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Copyright\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Copyright (c) 2025 Jose Luis Figueroa. All rights reserved. \par
}}}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Function Documentation\par
\pard\plain 
{\xe \v SPI_init\:spi.h}
{\xe \v spi.h\:SPI_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void SPI_init (const {\b SpiConfig_t} *const Config, size_t configSize)}}
\par
{\bkmkstart AAAAAAAAJB}
{\bkmkend AAAAAAAAJB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to initialize the SPI based on the configuration \par
 table defined in spi_cfg module.\par
PRE-CONDITION: The MCU clocks must be configured and enabled. \par
 PRE-CONDITION: SPI pins should be configured using GPIO driver. \par
 PRE-CONDITION: Configuration table needs to be populated (sizeof > 0) \par
 PRE-CONDITION: The setting is within the maximum values (SPI_MAX). \par
POST-CONDITION: The peripheral is set up with the configuration settings. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i Config} \cell }{is a pointer to the configuration table that contains the initialization for the peripheral. \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i configSize} \cell }{is the size of the configuration table.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} SpiConfig_t * {\cf17 const} SpiConfig = SPI_configGet();\par
{\cf18 size_t} configSize = SPI_configSizeGet();\par
\par
SPI_Init(DioConfig, configSize);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
SPI_getConfigSize \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Loop through all the elements of the configuration table.\par
Set the configuration of the SPI on the control register 1\par
Set the Clock phase and polarity modes\par
Set the hierarchy of the device\par
Set the baud rate of the device\par
Set the slave select pin management for the device\par
Set the frame format of the device\par
Set the data transfer type of the device\par
Set the data frame format (size) of the device\par
Enable the SPI module\par
}}
{\xe \v SPI_receive\:spi.h}
{\xe \v spi.h\:SPI_receive}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void SPI_receive (const {\b SpiTransferConfig_t} *const TransferConfig)}}
\par
{\bkmkstart AAAAAAAAJC}
{\bkmkend AAAAAAAAJC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to initialize a data reception on the SPI bus. This function is used to receive data specified by the {\b SpiTransferConfig_t} structure, which contains the channel, size, and data.\par
PRE-CONDITION: The MCU clocks must be configured and enabled. \par
 PRE-CONDITION: SPI_Init must be called with valid configuration data. \par
 PRE-CONDITION: {\b SpiTransferConfig_t} needs to be populated. \par
 PRE-CONDITION: The Channel is within the maximum {\b SpiChannel_t}. \par
 PRE-CONDITION: The size is greater than 0. \par
 PRE-CONDITION: The data is not NULL. \par
POST-CONDITION: Data transferred based on configuration.\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i SpiTransferConfig} \cell }{A pointer to a structure containing the channel, size, and data to be read.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid uint16_t rxdata[1];\par
 SpiTransferConfig_t ReceiveConfig =\par
 \{\par
     .Channel = SPI_CHANNEL1,\par
     .size = {\cf17 sizeof}(rxdata)/{\cf17 sizeof}(rxdata[0]),\par
     .data = rxdata\par
 \};\par
 SPI_receive(&ReceiveConfig);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
SPI_getConfigSize \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}}
{\xe \v SPI_registerRead\:spi.h}
{\xe \v spi.h\:SPI_registerRead}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t SPI_registerRead (uint32_t address)}}
\par
{\bkmkstart AAAAAAAAJD}
{\bkmkend AAAAAAAAJD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to directly address a SPI register. The function should be used to access specialized functionality in the SPI peripheral that is not exposed by any other function of the interface.\par
PRE-CONDITION: Address is within the boundaries of the SPI register address space. \par
POST-CONDITION: The value stored in the register is returned to the caller. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i address} \cell }{is the address of the SPI register to read.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
The current value of the SPI register.\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid type spiValue = SPI_registerRead(0x1000);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
{\b SPI_configSizeGet} \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}}
{\xe \v SPI_registerWrite\:spi.h}
{\xe \v spi.h\:SPI_registerWrite}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void SPI_registerWrite (uint32_t address, uint32_t value)}}
\par
{\bkmkstart AAAAAAAAJE}
{\bkmkend AAAAAAAAJE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to directly address and modify a SPI register. The function should be used to access specialized functionality in the SPI peripheral that is not exposed by any other function of the interface.\par
PRE-CONDITION: Address is within the boundaries of the SPI register address space. \par
POST-CONDITION: The register located at address with be updated with value. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i address} \cell }{is a register address within the SPI peripheral map. \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i value} \cell }{is the value to set the SPI register.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid SPI_registerWrite(0x1000, 0x15);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
{\b SPI_configSizeGet} \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}}
{\xe \v SPI_transfer\:spi.h}
{\xe \v spi.h\:SPI_transfer}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void SPI_transfer (const {\b SpiTransferConfig_t} *const TransferConfig)}}
\par
{\bkmkstart AAAAAAAAJF}
{\bkmkend AAAAAAAAJF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to initialize a data transfer on the SPI bus. This function is used to send data to a slave device specified by the {\b SpiTransferConfig_t} structure, which contains the channel, size, and data.\par
PRE-CONDITION: The MCU clocks must be configured and enabled. \par
 PRE-CONDITION: SPI_Init must be called with valid configuration data. \par
 PRE-CONDITION: {\b SpiTransferConfig_t} needs to be populated. \par
 PRE-CONDITION: The Channel is within the maximum {\b SpiChannel_t}. \par
 PRE-CONDITION: The size is greater than 0. \par
 PRE-CONDITION: The data is not NULL. \par
POST-CONDITION: Data transferred based on configuration. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i SpiTransferConfig} \cell }{A pointer to a structure containing the channel, size, and data to be read.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid uint16_t data[] = \{0x56\};\par
SpiTransferConfig_t TransferConfig =\par
\{\par
    .Channel = SPI_CHANNEL1,\par
    .size = {\cf17 sizeof}(data)/{\cf17 sizeof}(data[0]),\par
    .data = data\par
\};\par
SPI_Transfer(&TransferConfig);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
SPI_getConfigSize \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
spi.h\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/spi.h}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/spi.h}
{\bkmkstart AAAAAAAAAE}
{\bkmkend AAAAAAAAAE}
Go to the documentation of this file.\par
{
\par
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 1 \par
13 {\cf21 #ifndef SPI_H_}\par
14 {\cf21 #define SPI_H_}\par
15 \par
16 {\cf20 /*****************************************************************************}\par
17 {\cf20 * Includes}\par
18 {\cf20 *****************************************************************************/}\par
19 {\cf21 #include <stdint.h>}\par
20 {\cf21 #include <stdio.h>}\par
21 {\cf20 //#define NDEBUG          /*To disable assert function*/  }\par
22 {\cf21 #include <assert.h>}\par
23 {\cf21 #include "spi_cfg.h"}\par
24 {\cf21 #include "stm32f4xx.h"}   \par
25 \par
26 {\cf20 /*****************************************************************************}\par
27 {\cf20 * Preprocessor Constants}\par
28 {\cf20 *****************************************************************************/}\par
29 \par
30 {\cf20 /*****************************************************************************}\par
31 {\cf20 * Configuration Constants}\par
32 {\cf20 *****************************************************************************/}\par
33 \par
34 {\cf20 /*****************************************************************************}\par
35 {\cf20 * Macros}\par
36 {\cf20 *****************************************************************************/}\par
37 \par
38 {\cf20 /*****************************************************************************}\par
39 {\cf20 * Typedefs}\par
40 {\cf20 *****************************************************************************/}\par
41 {\cf17 typedef} {\cf17 struct}\par
42 \{\par
43     SpiChannel_t Channel;           \par
44     uint16_t size;                  \par
45     uint16_t *data;                 \par
46 \}SpiTransferConfig_t;\par
47 \par
48 {\cf20 /*****************************************************************************}\par
49 {\cf20 * Variables}\par
50 {\cf20 *****************************************************************************/}\par
51 \par
52 {\cf20 /*****************************************************************************}\par
53 {\cf20 * Function Prototypes}\par
54 {\cf20 *****************************************************************************/}\par
55 {\cf21 #ifdef __cplusplus}\par
56 {\cf17 extern} {\cf22 "C"}\{\par
57 {\cf21 #endif}\par
58 \par
59 {\cf18 void} SPI_init({\cf17 const} SpiConfig_t * {\cf17 const} Config, {\cf18 size_t} configSize);\par
60 {\cf18 void} SPI_transfer({\cf17 const} SpiTransferConfig_t * {\cf17 const} TransferConfig);\par
61 {\cf18 void} SPI_receive({\cf17 const} SpiTransferConfig_t * {\cf17 const} TransferConfig);\par
62 {\cf18 void} SPI_registerWrite(uint32_t address, uint32_t value);\par
63 uint16_t SPI_registerRead(uint32_t address);\par
64 \par
65 {\cf21 #ifdef __cplusplus}\par
66 \} {\cf20 // extern C}\par
67 {\cf21 #endif}\par
68 \par
69 {\cf21 #endif }{\cf20 /*SPI_H_*/}{\cf21 }\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/spi.h File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/spi.h}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/spi.h}
{\bkmkstart AAAAAAAAJG}
{\bkmkend AAAAAAAAJG}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The interface definition for the SPI. This is the header file for the definition of the interface for a Serial Peripheral Serial (SPI) on a standard microcontroller. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include <stdint.h>}\par
{\f2 #include <stdio.h>}\par
{\f2 #include <assert.h>}\par
{\f2 #include "spi_cfg.h"}\par
{\f2 #include "stm32f4xx.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Include dependency graph for spi.h:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "_s_p_i___master_2include_2spi_8h__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Structures\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b SpiTransferConfig_t}}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b SPI_init} (const {\b SpiConfig_t} *const Config, size_t configSize)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b SPI_transfer} (const {\b SpiTransferConfig_t} *const TransferConfig)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b SPI_receive} (const {\b SpiTransferConfig_t} *const TransferConfig)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b SPI_registerWrite} (uint32_t address, uint32_t value)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b SPI_registerRead} (uint32_t address)\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The interface definition for the SPI. This is the header file for the definition of the interface for a Serial Peripheral Serial (SPI) on a standard microcontroller. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Author\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Jose Luis Figueroa \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Version\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
1.1 \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Date\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
2025-03-11\par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Copyright\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Copyright (c) 2025 Jose Luis Figueroa. All rights reserved. \par
}}}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Function Documentation\par
\pard\plain 
{\xe \v SPI_init\:spi.h}
{\xe \v spi.h\:SPI_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void SPI_init (const {\b SpiConfig_t} *const Config, size_t configSize)}}
\par
{\bkmkstart AAAAAAAAJH}
{\bkmkend AAAAAAAAJH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to initialize the SPI based on the configuration \par
 table defined in spi_cfg module.\par
PRE-CONDITION: The MCU clocks must be configured and enabled. \par
 PRE-CONDITION: SPI pins should be configured using GPIO driver. \par
 PRE-CONDITION: Configuration table needs to be populated (sizeof > 0) \par
 PRE-CONDITION: The setting is within the maximum values (SPI_MAX). \par
POST-CONDITION: The peripheral is set up with the configuration settings. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i Config} \cell }{is a pointer to the configuration table that contains the initialization for the peripheral. \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i configSize} \cell }{is the size of the configuration table.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} SpiConfig_t * {\cf17 const} SpiConfig = SPI_configGet();\par
{\cf18 size_t} configSize = SPI_configSizeGet();\par
\par
SPI_Init(DioConfig, configSize);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
SPI_getConfigSize \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Loop through all the elements of the configuration table.\par
Set the configuration of the SPI on the control register 1\par
Set the Clock phase and polarity modes\par
Set the hierarchy of the device\par
Set the baud rate of the device\par
Set the slave select pin management for the device\par
Set the frame format of the device\par
Set the data transfer type of the device\par
Set the data frame format (size) of the device\par
Enable the SPI module\par
}}
{\xe \v SPI_receive\:spi.h}
{\xe \v spi.h\:SPI_receive}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void SPI_receive (const {\b SpiTransferConfig_t} *const TransferConfig)}}
\par
{\bkmkstart AAAAAAAAJI}
{\bkmkend AAAAAAAAJI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to initialize a data reception on the SPI bus. This function is used to receive data specified by the {\b SpiTransferConfig_t} structure, which contains the channel, size, and data.\par
PRE-CONDITION: The MCU clocks must be configured and enabled. \par
 PRE-CONDITION: SPI_Init must be called with valid configuration data. \par
 PRE-CONDITION: {\b SpiTransferConfig_t} needs to be populated. \par
 PRE-CONDITION: The Channel is within the maximum {\b SpiChannel_t}. \par
 PRE-CONDITION: The size is greater than 0. \par
 PRE-CONDITION: The data is not NULL. \par
POST-CONDITION: Data transferred based on configuration.\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i SpiTransferConfig} \cell }{A pointer to a structure containing the channel, size, and data to be read.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid uint16_t rxdata[1];\par
 SpiTransferConfig_t ReceiveConfig =\par
 \{\par
     .Channel = SPI_CHANNEL1,\par
     .size = {\cf17 sizeof}(rxdata)/{\cf17 sizeof}(rxdata[0]),\par
     .data = rxdata\par
 \};\par
 SPI_receive(&ReceiveConfig);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
SPI_getConfigSize \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}}
{\xe \v SPI_registerRead\:spi.h}
{\xe \v spi.h\:SPI_registerRead}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t SPI_registerRead (uint32_t address)}}
\par
{\bkmkstart AAAAAAAAJJ}
{\bkmkend AAAAAAAAJJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to directly address a SPI register. The function should be used to access specialized functionality in the SPI peripheral that is not exposed by any other function of the interface.\par
PRE-CONDITION: Address is within the boundaries of the SPI register address space. \par
POST-CONDITION: The value stored in the register is returned to the caller. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i address} \cell }{is the address of the SPI register to read.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
The current value of the SPI register.\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid type spiValue = SPI_registerRead(0x1000);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
{\b SPI_configSizeGet} \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}}
{\xe \v SPI_registerWrite\:spi.h}
{\xe \v spi.h\:SPI_registerWrite}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void SPI_registerWrite (uint32_t address, uint32_t value)}}
\par
{\bkmkstart AAAAAAAAJK}
{\bkmkend AAAAAAAAJK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to directly address and modify a SPI register. The function should be used to access specialized functionality in the SPI peripheral that is not exposed by any other function of the interface.\par
PRE-CONDITION: Address is within the boundaries of the SPI register address space. \par
POST-CONDITION: The register located at address with be updated with value. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i address} \cell }{is a register address within the SPI peripheral map. \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i value} \cell }{is the value to set the SPI register.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid SPI_registerWrite(0x1000, 0x15);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
{\b SPI_configSizeGet} \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}}
{\xe \v SPI_transfer\:spi.h}
{\xe \v spi.h\:SPI_transfer}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void SPI_transfer (const {\b SpiTransferConfig_t} *const TransferConfig)}}
\par
{\bkmkstart AAAAAAAAJL}
{\bkmkend AAAAAAAAJL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to initialize a data transfer on the SPI bus. This function is used to send data to a slave device specified by the {\b SpiTransferConfig_t} structure, which contains the channel, size, and data.\par
PRE-CONDITION: The MCU clocks must be configured and enabled. \par
 PRE-CONDITION: SPI_Init must be called with valid configuration data. \par
 PRE-CONDITION: {\b SpiTransferConfig_t} needs to be populated. \par
 PRE-CONDITION: The Channel is within the maximum {\b SpiChannel_t}. \par
 PRE-CONDITION: The size is greater than 0. \par
 PRE-CONDITION: The data is not NULL. \par
POST-CONDITION: Data transferred based on configuration. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i SpiTransferConfig} \cell }{A pointer to a structure containing the channel, size, and data to be read.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid uint16_t data[] = \{0x56\};\par
SpiTransferConfig_t TransferConfig =\par
\{\par
    .Channel = SPI_CHANNEL1,\par
    .size = {\cf17 sizeof}(data)/{\cf17 sizeof}(data[0]),\par
    .data = data\par
\};\par
SPI_Transfer(&TransferConfig);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
SPI_getConfigSize \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
spi.h\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/spi.h}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/spi.h}
{\bkmkstart AAAAAAAAAF}
{\bkmkend AAAAAAAAAF}
Go to the documentation of this file.\par
{
\par
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 1 \par
13 {\cf21 #ifndef SPI_H_}\par
14 {\cf21 #define SPI_H_}\par
15 \par
16 {\cf20 /*****************************************************************************}\par
17 {\cf20 * Includes}\par
18 {\cf20 *****************************************************************************/}\par
19 {\cf21 #include <stdint.h>}\par
20 {\cf21 #include <stdio.h>}\par
21 {\cf20 //#define NDEBUG          /*To disable assert function*/  }\par
22 {\cf21 #include <assert.h>}\par
23 {\cf21 #include "spi_cfg.h"}\par
24 {\cf21 #include "stm32f4xx.h"}   \par
25 \par
26 {\cf20 /*****************************************************************************}\par
27 {\cf20 * Preprocessor Constants}\par
28 {\cf20 *****************************************************************************/}\par
29 \par
30 {\cf20 /*****************************************************************************}\par
31 {\cf20 * Configuration Constants}\par
32 {\cf20 *****************************************************************************/}\par
33 \par
34 {\cf20 /*****************************************************************************}\par
35 {\cf20 * Macros}\par
36 {\cf20 *****************************************************************************/}\par
37 \par
38 {\cf20 /*****************************************************************************}\par
39 {\cf20 * Typedefs}\par
40 {\cf20 *****************************************************************************/}\par
41 {\cf17 typedef} {\cf17 struct}\par
42 \{\par
43     SpiChannel_t Channel;           \par
44     uint16_t size;                  \par
45     uint16_t *data;                 \par
46 \}SpiTransferConfig_t;\par
47 \par
48 {\cf20 /*****************************************************************************}\par
49 {\cf20 * Variables}\par
50 {\cf20 *****************************************************************************/}\par
51 \par
52 {\cf20 /*****************************************************************************}\par
53 {\cf20 * Function Prototypes}\par
54 {\cf20 *****************************************************************************/}\par
55 {\cf21 #ifdef __cplusplus}\par
56 {\cf17 extern} {\cf22 "C"}\{\par
57 {\cf21 #endif}\par
58 \par
59 {\cf18 void} SPI_init({\cf17 const} SpiConfig_t * {\cf17 const} Config, {\cf18 size_t} configSize);\par
60 {\cf18 void} SPI_transfer({\cf17 const} SpiTransferConfig_t * {\cf17 const} TransferConfig);\par
61 {\cf18 void} SPI_receive({\cf17 const} SpiTransferConfig_t * {\cf17 const} TransferConfig);\par
62 {\cf18 void} SPI_registerWrite(uint32_t address, uint32_t value);\par
63 uint16_t SPI_registerRead(uint32_t address);\par
64 \par
65 {\cf21 #ifdef __cplusplus}\par
66 \} {\cf20 // extern C}\par
67 {\cf21 #endif}\par
68 \par
69 {\cf21 #endif }{\cf20 /*SPI_H_*/}{\cf21 }\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/spi_cfg.h File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/spi_cfg.h}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/spi_cfg.h}
{\bkmkstart AAAAAAAAJM}
{\bkmkend AAAAAAAAJM}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This module contains interface definitions for the SPI configuration. This is the header file for the definition of the interface for retrieving the Serial Peripheral interface configuration table. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include <stdio.h>}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Include dependency graph for spi_cfg.h:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "_s_p_i_01slave_2include_2spi__cfg_8h__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid This graph shows which files directly or indirectly include this file:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "_s_p_i_01slave_2include_2spi__cfg_8h__dep__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Structures\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b SpiConfig_t}}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macros\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b SPI_PORTS_NUMBER}\~ 4U\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Enumerations\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b SpiChannel_t} \{ {\b SPI_CHANNEL1}
, {\b SPI_CHANNEL2}
, {\b SPI_CHANNEL3}
, {\b SPI_CHANNEL4}
, {\b SPI_MAX_CHANNEL}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b SpiMode_t} \{ {\b SPI_MODE0}
, {\b SPI_MODE1}
, {\b SPI_MODE2}
, {\b SPI_MODE3}
, {\b SPI_MAX_MODE}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b SpiHierarchy_t} \{ {\b SPI_SLAVE}
, {\b SPI_MASTER}
, {\b SPI_MAX_HIERARCHY}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b SpiBaudRate_t} \{ {\b SPI_FPCLK2}
, {\b SPI_FPCLK4}
, {\b SPI_FPCLK8}
, {\b SPI_FPCLK16}
, {\b SPI_FPCLK32}
, {\b SPI_FPCLK64}
, {\b SPI_FPCLK128}
, {\b SPI_FPCLK256}
, {\b SPI_MAX_FPCLK}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b SpiSlaveSelect_t} \{ {\b SPI_SOFTWARE_NSS}
, {\b SPI_HARDWARE_NSS_ENABLED}
, {\b SPI_HARDWARE_NSS_DISABLED}
, {\b SPI_MAX_NSS}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b SpiFrameFormat_t} \{ {\b SPI_MSB}
, {\b SPI_LSB}
, {\b SPI_MAX_FF}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b SpiTypeTransfer_t} \{ {\b SPI_FULL_DUPLEX}
, {\b SPI_RECEIVE_MODE}
, {\b SPI_MAX_DF}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b SpiDataSize_t} \{ {\b SPI_8BITS}
, {\b SPI_16BITS}
, {\b SPI_MAX_BITS}
 \}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
const {\b SpiConfig_t} *const {\b SPI_ConfigGet} (void)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
size_t {\b SPI_configSizeGet} (void)\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This module contains interface definitions for the SPI configuration. This is the header file for the definition of the interface for retrieving the Serial Peripheral interface configuration table. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Author\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Jose Luis Figueroa \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Version\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
1.1 \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Date\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
2025-03-11\par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Copyright\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Copyright (c) 2025 Jose Luis Figueroa. MIT License. \par
}}}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macro Definition Documentation\par
\pard\plain 
{\xe \v SPI_PORTS_NUMBER\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_PORTS_NUMBER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define SPI_PORTS_NUMBER\~ 4U}}
\par
{\bkmkstart AAAAAAAAJN}
{\bkmkend AAAAAAAAJN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the number of ports on the processor. \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Enumeration Type Documentation\par
\pard\plain 
{\xe \v SpiBaudRate_t\:spi_cfg.h}
{\xe \v spi_cfg.h\:SpiBaudRate_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b SpiBaudRate_t}}}
\par
{\bkmkstart AAAAAAAAJO}
{\bkmkend AAAAAAAAJO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Define the baud rate control. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v SPI_FPCLK2\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_FPCLK2}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_FPCLK2{\bkmkstart AAAAAAAAJP}
{\bkmkend AAAAAAAAJP}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Baud rate divided by 2 \par
}\cell }{\row }
{\xe \v SPI_FPCLK4\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_FPCLK4}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_FPCLK4{\bkmkstart AAAAAAAAJQ}
{\bkmkend AAAAAAAAJQ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Baud rate divided by 4 \par
}\cell }{\row }
{\xe \v SPI_FPCLK8\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_FPCLK8}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_FPCLK8{\bkmkstart AAAAAAAAJR}
{\bkmkend AAAAAAAAJR}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Baud rate divided by 8 \par
}\cell }{\row }
{\xe \v SPI_FPCLK16\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_FPCLK16}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_FPCLK16{\bkmkstart AAAAAAAAJS}
{\bkmkend AAAAAAAAJS}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Baud rate divided by 16 \par
}\cell }{\row }
{\xe \v SPI_FPCLK32\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_FPCLK32}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_FPCLK32{\bkmkstart AAAAAAAAJT}
{\bkmkend AAAAAAAAJT}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Baud rate divided by 32 \par
}\cell }{\row }
{\xe \v SPI_FPCLK64\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_FPCLK64}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_FPCLK64{\bkmkstart AAAAAAAAJU}
{\bkmkend AAAAAAAAJU}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Baud rate divided by 64 \par
}\cell }{\row }
{\xe \v SPI_FPCLK128\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_FPCLK128}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_FPCLK128{\bkmkstart AAAAAAAAJV}
{\bkmkend AAAAAAAAJV}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Baud rate divided by 128 \par
}\cell }{\row }
{\xe \v SPI_FPCLK256\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_FPCLK256}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_FPCLK256{\bkmkstart AAAAAAAAJW}
{\bkmkend AAAAAAAAJW}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Baud rate divided by 256 \par
}\cell }{\row }
{\xe \v SPI_MAX_FPCLK\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MAX_FPCLK}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MAX_FPCLK{\bkmkstart AAAAAAAAJX}
{\bkmkend AAAAAAAAJX}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Maximum baud rate \par
}\cell }{\row }
}
}
{\xe \v SpiChannel_t\:spi_cfg.h}
{\xe \v spi_cfg.h\:SpiChannel_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b SpiChannel_t}}}
\par
{\bkmkstart AAAAAAAAJY}
{\bkmkend AAAAAAAAJY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Define the SPI channels on the MCU device. It is used to specify SPI channel to configure the register map. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v SPI_CHANNEL1\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_CHANNEL1}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_CHANNEL1{\bkmkstart AAAAAAAAJZ}
{\bkmkend AAAAAAAAJZ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SPI Channel 1 \par
}\cell }{\row }
{\xe \v SPI_CHANNEL2\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_CHANNEL2}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_CHANNEL2{\bkmkstart AAAAAAAAKA}
{\bkmkend AAAAAAAAKA}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SPI Channel 2 \par
}\cell }{\row }
{\xe \v SPI_CHANNEL3\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_CHANNEL3}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_CHANNEL3{\bkmkstart AAAAAAAAKB}
{\bkmkend AAAAAAAAKB}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SPI Channel 3 \par
}\cell }{\row }
{\xe \v SPI_CHANNEL4\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_CHANNEL4}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_CHANNEL4{\bkmkstart AAAAAAAAKC}
{\bkmkend AAAAAAAAKC}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SPI Channel 4 \par
}\cell }{\row }
{\xe \v SPI_MAX_CHANNEL\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MAX_CHANNEL}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MAX_CHANNEL{\bkmkstart AAAAAAAAKD}
{\bkmkend AAAAAAAAKD}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Maximum SPI Channel \par
}\cell }{\row }
}
}
{\xe \v SpiDataSize_t\:spi_cfg.h}
{\xe \v spi_cfg.h\:SpiDataSize_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b SpiDataSize_t}}}
\par
{\bkmkstart AAAAAAAAKE}
{\bkmkend AAAAAAAAKE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Define the data frame format. Set bits number of data. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v SPI_8BITS\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_8BITS}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_8BITS{\bkmkstart AAAAAAAAKF}
{\bkmkend AAAAAAAAKF}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
8 bits data is selected for communication \par
}\cell }{\row }
{\xe \v SPI_16BITS\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_16BITS}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_16BITS{\bkmkstart AAAAAAAAKG}
{\bkmkend AAAAAAAAKG}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
16 bits data is selected for communication \par
}\cell }{\row }
{\xe \v SPI_MAX_BITS\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MAX_BITS}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MAX_BITS{\bkmkstart AAAAAAAAKH}
{\bkmkend AAAAAAAAKH}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Maximum number of bits \par
}\cell }{\row }
}
}
{\xe \v SpiFrameFormat_t\:spi_cfg.h}
{\xe \v spi_cfg.h\:SpiFrameFormat_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b SpiFrameFormat_t}}}
\par
{\bkmkstart AAAAAAAAKI}
{\bkmkend AAAAAAAAKI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Define the frame format. Choose the direction of the data frame to be sent. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v SPI_MSB\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MSB}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MSB{\bkmkstart AAAAAAAAKJ}
{\bkmkend AAAAAAAAKJ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Most significant bit transmitted first \par
}\cell }{\row }
{\xe \v SPI_LSB\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_LSB}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_LSB{\bkmkstart AAAAAAAAKK}
{\bkmkend AAAAAAAAKK}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Less significant bit transmitted first \par
}\cell }{\row }
{\xe \v SPI_MAX_FF\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MAX_FF}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MAX_FF{\bkmkstart AAAAAAAAKL}
{\bkmkend AAAAAAAAKL}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Maximum frame format \par
}\cell }{\row }
}
}
{\xe \v SpiHierarchy_t\:spi_cfg.h}
{\xe \v spi_cfg.h\:SpiHierarchy_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b SpiHierarchy_t}}}
\par
{\bkmkstart AAAAAAAAKM}
{\bkmkend AAAAAAAAKM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Define the hierarchy of the device. Set the device as slave or master. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v SPI_SLAVE\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_SLAVE}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_SLAVE{\bkmkstart AAAAAAAAKN}
{\bkmkend AAAAAAAAKN}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Slave configuration \par
}\cell }{\row }
{\xe \v SPI_MASTER\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MASTER}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MASTER{\bkmkstart AAAAAAAAKO}
{\bkmkend AAAAAAAAKO}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Master configuration \par
}\cell }{\row }
{\xe \v SPI_MAX_HIERARCHY\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MAX_HIERARCHY}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MAX_HIERARCHY{\bkmkstart AAAAAAAAKP}
{\bkmkend AAAAAAAAKP}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Maximum hierarchy \par
}\cell }{\row }
}
}
{\xe \v SpiMode_t\:spi_cfg.h}
{\xe \v spi_cfg.h\:SpiMode_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b SpiMode_t}}}
\par
{\bkmkstart AAAAAAAAKQ}
{\bkmkend AAAAAAAAKQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Define the bus mode according to clock polarity and clock phase. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v SPI_MODE0\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MODE0}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MODE0{\bkmkstart AAAAAAAAKR}
{\bkmkend AAAAAAAAKR}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mode 0 (CPOL=0 and CPHA=0) \par
}\cell }{\row }
{\xe \v SPI_MODE1\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MODE1}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MODE1{\bkmkstart AAAAAAAAKS}
{\bkmkend AAAAAAAAKS}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mode 1 (CPOL=0 and CPHA=1) \par
}\cell }{\row }
{\xe \v SPI_MODE2\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MODE2}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MODE2{\bkmkstart AAAAAAAAKT}
{\bkmkend AAAAAAAAKT}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mode 2 (CPOL=1 and CPHA=0) \par
}\cell }{\row }
{\xe \v SPI_MODE3\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MODE3}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MODE3{\bkmkstart AAAAAAAAKU}
{\bkmkend AAAAAAAAKU}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mode 3 (CPOL=1 and CPHA=1) \par
}\cell }{\row }
{\xe \v SPI_MAX_MODE\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MAX_MODE}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MAX_MODE{\bkmkstart AAAAAAAAKV}
{\bkmkend AAAAAAAAKV}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Maximum mode \par
}\cell }{\row }
}
}
{\xe \v SpiSlaveSelect_t\:spi_cfg.h}
{\xe \v spi_cfg.h\:SpiSlaveSelect_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b SpiSlaveSelect_t}}}
\par
{\bkmkstart AAAAAAAAKW}
{\bkmkend AAAAAAAAKW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Define the slave select pin management (NSS input). The slave \par
 selector could be configured by software or hardware. SW_NSS: Slave select is driven internally. NSS pin remains free. HW_NSS_ENABLED: Device operates in master mode (NSS pin is used). HW_NSS_DISABLED: Device operates in slave mode (NSS pin is used). \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v SPI_SOFTWARE_NSS\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_SOFTWARE_NSS}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_SOFTWARE_NSS{\bkmkstart AAAAAAAAKX}
{\bkmkend AAAAAAAAKX}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Software NSS pin management \par
}\cell }{\row }
{\xe \v SPI_HARDWARE_NSS_ENABLED\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_HARDWARE_NSS_ENABLED}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_HARDWARE_NSS_ENABLED{\bkmkstart AAAAAAAAKY}
{\bkmkend AAAAAAAAKY}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Hardware NSS pin management (Master) \par
}\cell }{\row }
{\xe \v SPI_HARDWARE_NSS_DISABLED\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_HARDWARE_NSS_DISABLED}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_HARDWARE_NSS_DISABLED{\bkmkstart AAAAAAAAKZ}
{\bkmkend AAAAAAAAKZ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Hardware NSS pin management (slave) \par
}\cell }{\row }
{\xe \v SPI_MAX_NSS\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MAX_NSS}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MAX_NSS{\bkmkstart AAAAAAAALA}
{\bkmkend AAAAAAAALA}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Maximum NSS input \par
}\cell }{\row }
}
}
{\xe \v SpiTypeTransfer_t\:spi_cfg.h}
{\xe \v spi_cfg.h\:SpiTypeTransfer_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b SpiTypeTransfer_t}}}
\par
{\bkmkstart AAAAAAAALB}
{\bkmkend AAAAAAAALB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Define the type of data transfer. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v SPI_FULL_DUPLEX\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_FULL_DUPLEX}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_FULL_DUPLEX{\bkmkstart AAAAAAAALC}
{\bkmkend AAAAAAAALC}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Set full duplex communication \par
}\cell }{\row }
{\xe \v SPI_RECEIVE_MODE\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_RECEIVE_MODE}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_RECEIVE_MODE{\bkmkstart AAAAAAAALD}
{\bkmkend AAAAAAAALD}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Set Receive only communication \par
}\cell }{\row }
{\xe \v SPI_MAX_DF\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MAX_DF}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MAX_DF{\bkmkstart AAAAAAAALE}
{\bkmkend AAAAAAAALE}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Set the maximum data transfer \par
}\cell }{\row }
}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Function Documentation\par
\pard\plain 
{\xe \v SPI_ConfigGet\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_ConfigGet}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const {\b SpiConfig_t} *const SPI_ConfigGet (void )}}
\par
{\bkmkstart AAAAAAAALF}
{\bkmkend AAAAAAAALF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to initialize the SPI based on the configuration table defined in spi_cfg module.\par
PRE-CONDITION: configuration table needs to be populated (sizeof > 0). \par
 POST-CONDITION: A constant pointer to the first member of the configuration table will be returned. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
A pointer to the configuration table. \par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} SpiConfig_t * {\cf17 const} SpiConfig = SPI_ConfigGet();\par
{\cf18 size_t} configSize = DIO_configSizeGet();\par
\par
SPI_Init(SpiConfig, configSize);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
{\b SPI_configSizeGet} \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}}
{\xe \v SPI_configSizeGet\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_configSizeGet}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
size_t SPI_configSizeGet (void )}}
\par
{\bkmkstart AAAAAAAALG}
{\bkmkend AAAAAAAALG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to get the size of the configuration table.\par
PRE-CONDITION: configuration table needs to be populated (sizeof > 0) \par
POST-CONDITION: The size of the configuration table will be returned. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
The size of the configuration table. \par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} SpiConfig_t * {\cf17 const} SpiConfig = SPI_ConfigGet();\par
{\cf18 size_t} configSize = DIO_configSizeGet();\par
\par
SPI_Init(SpiConfig, configSize);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
{\b SPI_configSizeGet} \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
spi_cfg.h\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/spi_cfg.h}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/include/spi_cfg.h}
{\bkmkstart AAAAAAAAAG}
{\bkmkend AAAAAAAAAG}
Go to the documentation of this file.\par
{
\par
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 1 \par
13 {\cf21 #ifndef SPI_CFG_H_}\par
14 {\cf21 #define SPI_CFG_H_}\par
15 \par
16 {\cf20 /*****************************************************************************}\par
17 {\cf20 * Includes}\par
18 {\cf20 *****************************************************************************/}\par
19 {\cf21 #include <stdio.h>}\par
20 \par
21 {\cf20 /****************************************************************************}\par
22 {\cf20 * Preprocessor Constants}\par
23 {\cf20 *****************************************************************************/}\par
27 {\cf21 #define SPI_PORTS_NUMBER 4U}\par
28 \par
29 {\cf20 /****************************************************************************}\par
30 {\cf20 * Typedefs}\par
31 {\cf20 *****************************************************************************/}\par
36 {\cf17 typedef} {\cf17 enum}\par
37 \{\par
38     SPI_CHANNEL1,   \par
39     SPI_CHANNEL2,   \par
40     SPI_CHANNEL3,   \par
41     SPI_CHANNEL4,   \par
42     SPI_MAX_CHANNEL \par
43 \}SpiChannel_t;\par
44 \par
48 {\cf17 typedef} {\cf17 enum}\par
49 \{\par
50     SPI_MODE0,            \par
51     SPI_MODE1,       \par
52     SPI_MODE2,       \par
53     SPI_MODE3,       \par
54     SPI_MAX_MODE    \par
55 \}SpiMode_t;\par
56 \par
61 {\cf17 typedef} {\cf17 enum}\par
62 \{\par
63     SPI_SLAVE,          \par
64     SPI_MASTER,         \par
65     SPI_MAX_HIERARCHY   \par
66 \}SpiHierarchy_t;\par
67 \par
71 {\cf17 typedef} {\cf17 enum}\par
72 \{\par
73     SPI_FPCLK2,     \par
74     SPI_FPCLK4,     \par
75     SPI_FPCLK8,     \par
76     SPI_FPCLK16,    \par
77     SPI_FPCLK32,    \par
78     SPI_FPCLK64,    \par
79     SPI_FPCLK128,   \par
80     SPI_FPCLK256,   \par
81     SPI_MAX_FPCLK   \par
82 \}SpiBaudRate_t;\par
83 \par
91 {\cf17 typedef} {\cf17 enum}\par
92 \{\par
93     SPI_SOFTWARE_NSS,           \par
94     SPI_HARDWARE_NSS_ENABLED,   \par
95     SPI_HARDWARE_NSS_DISABLED,  \par
96     SPI_MAX_NSS                 \par
97 \}SpiSlaveSelect_t;\par
98 \par
103 {\cf17 typedef} {\cf17 enum}\par
104 \{\par
105     SPI_MSB,    \par
106     SPI_LSB,    \par
107     SPI_MAX_FF  \par
108 \}SpiFrameFormat_t;\par
109 \par
113 {\cf17 typedef} {\cf17 enum}\par
114 \{\par
115     SPI_FULL_DUPLEX,    \par
116     SPI_RECEIVE_MODE,   \par
117     SPI_MAX_DF          \par
118 \}SpiTypeTransfer_t;\par
119 \par
123 {\cf17 typedef} {\cf17 enum}\par
124 \{\par
125     SPI_8BITS,      \par
126     SPI_16BITS,     \par
127     SPI_MAX_BITS    \par
128 \}SpiDataSize_t;\par
129 \par
134 {\cf17 typedef} {\cf17 struct}\par
135 \{\par
136     SpiChannel_t Channel;           \par
137     SpiMode_t Mode;                 \par
138     SpiHierarchy_t Hierarchy;       \par
139     SpiBaudRate_t BaudRate;         \par
140     SpiSlaveSelect_t SlaveSelect;   \par
141     SpiFrameFormat_t FrameFormat;   \par
142     SpiTypeTransfer_t TypeTransfer; \par
143     SpiDataSize_t DataSize;         \par
144 \}SpiConfig_t;\par
145 \par
146 \par
147 {\cf20 /**********************************************************************}\par
148 {\cf20 * Function Prototypes}\par
149 {\cf20 **********************************************************************/}\par
150 {\cf21 #ifdef __cplusplus}\par
151 {\cf17 extern} {\cf22 "C"}\{\par
152 {\cf21 #endif}\par
153 \par
154 {\cf17 const} SpiConfig_t * {\cf17 const} SPI_ConfigGet({\cf18 void});\par
155 {\cf18 size_t} SPI_configSizeGet({\cf18 void});\par
156 \par
157 {\cf21 #ifdef __cplusplus}\par
158 \} {\cf20 //extern "C"}\par
159 {\cf21 #endif}\par
160 \par
161 {\cf21 #endif  }{\cf20 /*SPI_H_*/}{\cf21 }\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/spi_cfg.h File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/spi_cfg.h}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/spi_cfg.h}
{\bkmkstart AAAAAAAALH}
{\bkmkend AAAAAAAALH}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This module contains interface definitions for the SPI configuration. This is the header file for the definition of the interface for retrieving the Serial Peripheral interface configuration table. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include <stdio.h>}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Include dependency graph for spi_cfg.h:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "_s_p_i___master_2include_2spi__cfg_8h__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid This graph shows which files directly or indirectly include this file:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "_s_p_i___master_2include_2spi__cfg_8h__dep__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Structures\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b SpiConfig_t}}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macros\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b SPI_PORTS_NUMBER}\~ 4U\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Enumerations\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b SpiChannel_t} \{ {\b SPI_CHANNEL1}
, {\b SPI_CHANNEL2}
, {\b SPI_CHANNEL3}
, {\b SPI_CHANNEL4}
, {\b SPI_MAX_CHANNEL}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b SpiMode_t} \{ {\b SPI_MODE0}
, {\b SPI_MODE1}
, {\b SPI_MODE2}
, {\b SPI_MODE3}
, {\b SPI_MAX_MODE}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b SpiHierarchy_t} \{ {\b SPI_SLAVE}
, {\b SPI_MASTER}
, {\b SPI_MAX_HIERARCHY}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b SpiBaudRate_t} \{ {\b SPI_FPCLK2}
, {\b SPI_FPCLK4}
, {\b SPI_FPCLK8}
, {\b SPI_FPCLK16}
, {\b SPI_FPCLK32}
, {\b SPI_FPCLK64}
, {\b SPI_FPCLK128}
, {\b SPI_FPCLK256}
, {\b SPI_MAX_FPCLK}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b SpiSlaveSelect_t} \{ {\b SPI_SOFTWARE_NSS}
, {\b SPI_HARDWARE_NSS_ENABLED}
, {\b SPI_HARDWARE_NSS_DISABLED}
, {\b SPI_MAX_NSS}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b SpiFrameFormat_t} \{ {\b SPI_MSB}
, {\b SPI_LSB}
, {\b SPI_MAX_FF}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b SpiTypeTransfer_t} \{ {\b SPI_FULL_DUPLEX}
, {\b SPI_RECEIVE_MODE}
, {\b SPI_MAX_DF}
 \}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b SpiDataSize_t} \{ {\b SPI_8BITS}
, {\b SPI_16BITS}
, {\b SPI_MAX_BITS}
 \}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
const {\b SpiConfig_t} *const {\b SPI_ConfigGet} (void)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
size_t {\b SPI_configSizeGet} (void)\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This module contains interface definitions for the SPI configuration. This is the header file for the definition of the interface for retrieving the Serial Peripheral interface configuration table. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Author\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Jose Luis Figueroa \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Version\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
1.1 \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Date\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
2025-03-11\par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Copyright\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Copyright (c) 2025 Jose Luis Figueroa. MIT License. \par
}}}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macro Definition Documentation\par
\pard\plain 
{\xe \v SPI_PORTS_NUMBER\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_PORTS_NUMBER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define SPI_PORTS_NUMBER\~ 4U}}
\par
{\bkmkstart AAAAAAAALI}
{\bkmkend AAAAAAAALI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Defines the number of ports on the processor. \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Enumeration Type Documentation\par
\pard\plain 
{\xe \v SpiBaudRate_t\:spi_cfg.h}
{\xe \v spi_cfg.h\:SpiBaudRate_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b SpiBaudRate_t}}}
\par
{\bkmkstart AAAAAAAALJ}
{\bkmkend AAAAAAAALJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Define the baud rate control. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v SPI_FPCLK2\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_FPCLK2}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_FPCLK2{\bkmkstart AAAAAAAALK}
{\bkmkend AAAAAAAALK}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Baud rate divided by 2 \par
}\cell }{\row }
{\xe \v SPI_FPCLK4\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_FPCLK4}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_FPCLK4{\bkmkstart AAAAAAAALL}
{\bkmkend AAAAAAAALL}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Baud rate divided by 4 \par
}\cell }{\row }
{\xe \v SPI_FPCLK8\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_FPCLK8}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_FPCLK8{\bkmkstart AAAAAAAALM}
{\bkmkend AAAAAAAALM}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Baud rate divided by 8 \par
}\cell }{\row }
{\xe \v SPI_FPCLK16\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_FPCLK16}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_FPCLK16{\bkmkstart AAAAAAAALN}
{\bkmkend AAAAAAAALN}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Baud rate divided by 16 \par
}\cell }{\row }
{\xe \v SPI_FPCLK32\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_FPCLK32}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_FPCLK32{\bkmkstart AAAAAAAALO}
{\bkmkend AAAAAAAALO}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Baud rate divided by 32 \par
}\cell }{\row }
{\xe \v SPI_FPCLK64\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_FPCLK64}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_FPCLK64{\bkmkstart AAAAAAAALP}
{\bkmkend AAAAAAAALP}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Baud rate divided by 64 \par
}\cell }{\row }
{\xe \v SPI_FPCLK128\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_FPCLK128}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_FPCLK128{\bkmkstart AAAAAAAALQ}
{\bkmkend AAAAAAAALQ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Baud rate divided by 128 \par
}\cell }{\row }
{\xe \v SPI_FPCLK256\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_FPCLK256}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_FPCLK256{\bkmkstart AAAAAAAALR}
{\bkmkend AAAAAAAALR}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Baud rate divided by 256 \par
}\cell }{\row }
{\xe \v SPI_MAX_FPCLK\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MAX_FPCLK}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MAX_FPCLK{\bkmkstart AAAAAAAALS}
{\bkmkend AAAAAAAALS}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Maximum baud rate \par
}\cell }{\row }
}
}
{\xe \v SpiChannel_t\:spi_cfg.h}
{\xe \v spi_cfg.h\:SpiChannel_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b SpiChannel_t}}}
\par
{\bkmkstart AAAAAAAALT}
{\bkmkend AAAAAAAALT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Define the SPI channels on the MCU device. It is used to specify SPI channel to configure the register map. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v SPI_CHANNEL1\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_CHANNEL1}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_CHANNEL1{\bkmkstart AAAAAAAALU}
{\bkmkend AAAAAAAALU}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SPI Channel 1 \par
}\cell }{\row }
{\xe \v SPI_CHANNEL2\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_CHANNEL2}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_CHANNEL2{\bkmkstart AAAAAAAALV}
{\bkmkend AAAAAAAALV}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SPI Channel 2 \par
}\cell }{\row }
{\xe \v SPI_CHANNEL3\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_CHANNEL3}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_CHANNEL3{\bkmkstart AAAAAAAALW}
{\bkmkend AAAAAAAALW}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SPI Channel 3 \par
}\cell }{\row }
{\xe \v SPI_CHANNEL4\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_CHANNEL4}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_CHANNEL4{\bkmkstart AAAAAAAALX}
{\bkmkend AAAAAAAALX}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SPI Channel 4 \par
}\cell }{\row }
{\xe \v SPI_MAX_CHANNEL\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MAX_CHANNEL}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MAX_CHANNEL{\bkmkstart AAAAAAAALY}
{\bkmkend AAAAAAAALY}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Maximum SPI Channel \par
}\cell }{\row }
}
}
{\xe \v SpiDataSize_t\:spi_cfg.h}
{\xe \v spi_cfg.h\:SpiDataSize_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b SpiDataSize_t}}}
\par
{\bkmkstart AAAAAAAALZ}
{\bkmkend AAAAAAAALZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Define the data frame format. Set bits number of data. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v SPI_8BITS\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_8BITS}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_8BITS{\bkmkstart AAAAAAAAMA}
{\bkmkend AAAAAAAAMA}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
8 bits data is selected for communication \par
}\cell }{\row }
{\xe \v SPI_16BITS\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_16BITS}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_16BITS{\bkmkstart AAAAAAAAMB}
{\bkmkend AAAAAAAAMB}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
16 bits data is selected for communication \par
}\cell }{\row }
{\xe \v SPI_MAX_BITS\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MAX_BITS}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MAX_BITS{\bkmkstart AAAAAAAAMC}
{\bkmkend AAAAAAAAMC}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Maximum number of bits \par
}\cell }{\row }
}
}
{\xe \v SpiFrameFormat_t\:spi_cfg.h}
{\xe \v spi_cfg.h\:SpiFrameFormat_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b SpiFrameFormat_t}}}
\par
{\bkmkstart AAAAAAAAMD}
{\bkmkend AAAAAAAAMD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Define the frame format. Choose the direction of the data frame to be sent. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v SPI_MSB\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MSB}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MSB{\bkmkstart AAAAAAAAME}
{\bkmkend AAAAAAAAME}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Most significant bit transmitted first \par
}\cell }{\row }
{\xe \v SPI_LSB\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_LSB}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_LSB{\bkmkstart AAAAAAAAMF}
{\bkmkend AAAAAAAAMF}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Less significant bit transmitted first \par
}\cell }{\row }
{\xe \v SPI_MAX_FF\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MAX_FF}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MAX_FF{\bkmkstart AAAAAAAAMG}
{\bkmkend AAAAAAAAMG}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Maximum frame format \par
}\cell }{\row }
}
}
{\xe \v SpiHierarchy_t\:spi_cfg.h}
{\xe \v spi_cfg.h\:SpiHierarchy_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b SpiHierarchy_t}}}
\par
{\bkmkstart AAAAAAAAMH}
{\bkmkend AAAAAAAAMH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Define the hierarchy of the device. Set the device as slave or master. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v SPI_SLAVE\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_SLAVE}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_SLAVE{\bkmkstart AAAAAAAAMI}
{\bkmkend AAAAAAAAMI}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Slave configuration \par
}\cell }{\row }
{\xe \v SPI_MASTER\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MASTER}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MASTER{\bkmkstart AAAAAAAAMJ}
{\bkmkend AAAAAAAAMJ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Master configuration \par
}\cell }{\row }
{\xe \v SPI_MAX_HIERARCHY\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MAX_HIERARCHY}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MAX_HIERARCHY{\bkmkstart AAAAAAAAMK}
{\bkmkend AAAAAAAAMK}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Maximum hierarchy \par
}\cell }{\row }
}
}
{\xe \v SpiMode_t\:spi_cfg.h}
{\xe \v spi_cfg.h\:SpiMode_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b SpiMode_t}}}
\par
{\bkmkstart AAAAAAAAML}
{\bkmkend AAAAAAAAML}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Define the bus mode according to clock polarity and clock phase. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v SPI_MODE0\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MODE0}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MODE0{\bkmkstart AAAAAAAAMM}
{\bkmkend AAAAAAAAMM}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mode 0 (CPOL=0 and CPHA=0) \par
}\cell }{\row }
{\xe \v SPI_MODE1\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MODE1}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MODE1{\bkmkstart AAAAAAAAMN}
{\bkmkend AAAAAAAAMN}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mode 1 (CPOL=0 and CPHA=1) \par
}\cell }{\row }
{\xe \v SPI_MODE2\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MODE2}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MODE2{\bkmkstart AAAAAAAAMO}
{\bkmkend AAAAAAAAMO}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mode 2 (CPOL=1 and CPHA=0) \par
}\cell }{\row }
{\xe \v SPI_MODE3\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MODE3}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MODE3{\bkmkstart AAAAAAAAMP}
{\bkmkend AAAAAAAAMP}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Mode 3 (CPOL=1 and CPHA=1) \par
}\cell }{\row }
{\xe \v SPI_MAX_MODE\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MAX_MODE}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MAX_MODE{\bkmkstart AAAAAAAAMQ}
{\bkmkend AAAAAAAAMQ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Maximum mode \par
}\cell }{\row }
}
}
{\xe \v SpiSlaveSelect_t\:spi_cfg.h}
{\xe \v spi_cfg.h\:SpiSlaveSelect_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b SpiSlaveSelect_t}}}
\par
{\bkmkstart AAAAAAAAMR}
{\bkmkend AAAAAAAAMR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Define the slave select pin management (NSS input). The slave \par
 selector could be configured by software or hardware. SW_NSS: Slave select is driven internally. NSS pin remains free. HW_NSS_ENABLED: Device operates in master mode (NSS pin is used). HW_NSS_DISABLED: Device operates in slave mode (NSS pin is used). \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v SPI_SOFTWARE_NSS\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_SOFTWARE_NSS}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_SOFTWARE_NSS{\bkmkstart AAAAAAAAMS}
{\bkmkend AAAAAAAAMS}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Software NSS pin management \par
}\cell }{\row }
{\xe \v SPI_HARDWARE_NSS_ENABLED\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_HARDWARE_NSS_ENABLED}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_HARDWARE_NSS_ENABLED{\bkmkstart AAAAAAAAMT}
{\bkmkend AAAAAAAAMT}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Hardware NSS pin management (Master) \par
}\cell }{\row }
{\xe \v SPI_HARDWARE_NSS_DISABLED\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_HARDWARE_NSS_DISABLED}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_HARDWARE_NSS_DISABLED{\bkmkstart AAAAAAAAMU}
{\bkmkend AAAAAAAAMU}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Hardware NSS pin management (slave) \par
}\cell }{\row }
{\xe \v SPI_MAX_NSS\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MAX_NSS}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MAX_NSS{\bkmkstart AAAAAAAAMV}
{\bkmkend AAAAAAAAMV}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Maximum NSS input \par
}\cell }{\row }
}
}
{\xe \v SpiTypeTransfer_t\:spi_cfg.h}
{\xe \v spi_cfg.h\:SpiTypeTransfer_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b SpiTypeTransfer_t}}}
\par
{\bkmkstart AAAAAAAAMW}
{\bkmkend AAAAAAAAMW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Define the type of data transfer. \par
}{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Enumerator:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v SPI_FULL_DUPLEX\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_FULL_DUPLEX}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_FULL_DUPLEX{\bkmkstart AAAAAAAAMX}
{\bkmkend AAAAAAAAMX}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Set full duplex communication \par
}\cell }{\row }
{\xe \v SPI_RECEIVE_MODE\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_RECEIVE_MODE}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_RECEIVE_MODE{\bkmkstart AAAAAAAAMY}
{\bkmkend AAAAAAAAMY}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Set Receive only communication \par
}\cell }{\row }
{\xe \v SPI_MAX_DF\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_MAX_DF}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid SPI_MAX_DF{\bkmkstart AAAAAAAAMZ}
{\bkmkend AAAAAAAAMZ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Set the maximum data transfer \par
}\cell }{\row }
}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Function Documentation\par
\pard\plain 
{\xe \v SPI_ConfigGet\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_ConfigGet}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const {\b SpiConfig_t} *const SPI_ConfigGet (void )}}
\par
{\bkmkstart AAAAAAAANA}
{\bkmkend AAAAAAAANA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to initialize the SPI based on the configuration table defined in spi_cfg module.\par
PRE-CONDITION: configuration table needs to be populated (sizeof > 0). \par
 POST-CONDITION: A constant pointer to the first member of the configuration table will be returned. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
A pointer to the configuration table. \par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} SpiConfig_t * {\cf17 const} SpiConfig = SPI_ConfigGet();\par
{\cf18 size_t} configSize = DIO_configSizeGet();\par
\par
SPI_Init(SpiConfig, configSize);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
{\b SPI_configSizeGet} \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}}
{\xe \v SPI_configSizeGet\:spi_cfg.h}
{\xe \v spi_cfg.h\:SPI_configSizeGet}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
size_t SPI_configSizeGet (void )}}
\par
{\bkmkstart AAAAAAAANB}
{\bkmkend AAAAAAAANB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to get the size of the configuration table.\par
PRE-CONDITION: configuration table needs to be populated (sizeof > 0) \par
POST-CONDITION: The size of the configuration table will be returned. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
The size of the configuration table. \par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} SpiConfig_t * {\cf17 const} SpiConfig = SPI_ConfigGet();\par
{\cf18 size_t} configSize = DIO_configSizeGet();\par
\par
SPI_Init(SpiConfig, configSize);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
{\b SPI_configSizeGet} \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
spi_cfg.h\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/spi_cfg.h}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/include/spi_cfg.h}
{\bkmkstart AAAAAAAAAH}
{\bkmkend AAAAAAAAAH}
Go to the documentation of this file.\par
{
\par
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 1 \par
13 {\cf21 #ifndef SPI_CFG_H_}\par
14 {\cf21 #define SPI_CFG_H_}\par
15 \par
16 {\cf20 /*****************************************************************************}\par
17 {\cf20 * Includes}\par
18 {\cf20 *****************************************************************************/}\par
19 {\cf21 #include <stdio.h>}\par
20 \par
21 {\cf20 /****************************************************************************}\par
22 {\cf20 * Preprocessor Constants}\par
23 {\cf20 *****************************************************************************/}\par
27 {\cf21 #define SPI_PORTS_NUMBER 4U}\par
28 \par
29 {\cf20 /****************************************************************************}\par
30 {\cf20 * Typedefs}\par
31 {\cf20 *****************************************************************************/}\par
36 {\cf17 typedef} {\cf17 enum}\par
37 \{\par
38     SPI_CHANNEL1,   \par
39     SPI_CHANNEL2,   \par
40     SPI_CHANNEL3,   \par
41     SPI_CHANNEL4,   \par
42     SPI_MAX_CHANNEL \par
43 \}SpiChannel_t;\par
44 \par
48 {\cf17 typedef} {\cf17 enum}\par
49 \{\par
50     SPI_MODE0,            \par
51     SPI_MODE1,       \par
52     SPI_MODE2,       \par
53     SPI_MODE3,       \par
54     SPI_MAX_MODE    \par
55 \}SpiMode_t;\par
56 \par
61 {\cf17 typedef} {\cf17 enum}\par
62 \{\par
63     SPI_SLAVE,          \par
64     SPI_MASTER,         \par
65     SPI_MAX_HIERARCHY   \par
66 \}SpiHierarchy_t;\par
67 \par
71 {\cf17 typedef} {\cf17 enum}\par
72 \{\par
73     SPI_FPCLK2,     \par
74     SPI_FPCLK4,     \par
75     SPI_FPCLK8,     \par
76     SPI_FPCLK16,    \par
77     SPI_FPCLK32,    \par
78     SPI_FPCLK64,    \par
79     SPI_FPCLK128,   \par
80     SPI_FPCLK256,   \par
81     SPI_MAX_FPCLK   \par
82 \}SpiBaudRate_t;\par
83 \par
91 {\cf17 typedef} {\cf17 enum}\par
92 \{\par
93     SPI_SOFTWARE_NSS,           \par
94     SPI_HARDWARE_NSS_ENABLED,   \par
95     SPI_HARDWARE_NSS_DISABLED,  \par
96     SPI_MAX_NSS                 \par
97 \}SpiSlaveSelect_t;\par
98 \par
103 {\cf17 typedef} {\cf17 enum}\par
104 \{\par
105     SPI_MSB,    \par
106     SPI_LSB,    \par
107     SPI_MAX_FF  \par
108 \}SpiFrameFormat_t;\par
109 \par
113 {\cf17 typedef} {\cf17 enum}\par
114 \{\par
115     SPI_FULL_DUPLEX,    \par
116     SPI_RECEIVE_MODE,   \par
117     SPI_MAX_DF          \par
118 \}SpiTypeTransfer_t;\par
119 \par
123 {\cf17 typedef} {\cf17 enum}\par
124 \{\par
125     SPI_8BITS,      \par
126     SPI_16BITS,     \par
127     SPI_MAX_BITS    \par
128 \}SpiDataSize_t;\par
129 \par
134 {\cf17 typedef} {\cf17 struct}\par
135 \{\par
136     SpiChannel_t Channel;           \par
137     SpiMode_t Mode;                 \par
138     SpiHierarchy_t Hierarchy;       \par
139     SpiBaudRate_t BaudRate;         \par
140     SpiSlaveSelect_t SlaveSelect;   \par
141     SpiFrameFormat_t FrameFormat;   \par
142     SpiTypeTransfer_t TypeTransfer; \par
143     SpiDataSize_t DataSize;         \par
144 \}SpiConfig_t;\par
145 \par
146 \par
147 {\cf20 /**********************************************************************}\par
148 {\cf20 * Function Prototypes}\par
149 {\cf20 **********************************************************************/}\par
150 {\cf21 #ifdef __cplusplus}\par
151 {\cf17 extern} {\cf22 "C"}\{\par
152 {\cf21 #endif}\par
153 \par
154 {\cf17 const} SpiConfig_t * {\cf17 const} SPI_ConfigGet({\cf18 void});\par
155 {\cf18 size_t} SPI_configSizeGet({\cf18 void});\par
156 \par
157 {\cf21 #ifdef __cplusplus}\par
158 \} {\cf20 //extern "C"}\par
159 {\cf21 #endif}\par
160 \par
161 {\cf21 #endif  }{\cf20 /*SPI_H_*/}{\cf21 }\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/src/dio.c File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/src/dio.c}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/src/dio.c}
{\bkmkstart AAAAAAAANC}
{\bkmkend AAAAAAAANC}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The implementation for the DIO driver. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "dio.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Include dependency graph for dio.c:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "_s_p_i_01slave_2src_2dio_8c__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b DIO_init} (const {\b DioConfig_t} *const Config, size_t configSize)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b DioPinState_t} {\b DIO_pinRead} (const {\b DioPinConfig_t} *const PinConfig)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b DIO_pinWrite} (const {\b DioPinConfig_t} *const PinConfig, {\b DioPinState_t} State)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b DIO_pinToggle} (const {\b DioPinConfig_t} *const PinConfig)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b DIO_registerWrite} (uint32_t address, uint32_t value)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b DIO_registerRead} (uint32_t address)\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The implementation for the DIO driver. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Author\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Jose Luis Figueroa \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Version\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
1.1 \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Date\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
2025-03-11\par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Copyright\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Copyright (c) 2025 Jose Luis Figueroa. MIT License. \par
}}}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Function Documentation\par
\pard\plain 
{\xe \v DIO_init\:dio.c}
{\xe \v dio.c\:DIO_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void DIO_init (const {\b DioConfig_t} *const Config, size_t configSize)}}
\par
{\bkmkstart AAAAAAAAND}
{\bkmkend AAAAAAAAND}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to initialize the DIO based on the configuration \par
 table defined in dio_cfg module.\par
PRE-CONDITION: The MCU clocks must be configured and enabled. \par
 PRE-CONDITION: Configuration table needs to be populated (sizeof > 0) \par
 PRE-CONDITION: NUMBER_OF_PORTS > 0 \par
 PRE-CONDITION: The setting is within the maximum values (DIO_MAX). \par
POST-CONDITION: The DIO peripheral is set up with the configuration settings.\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i Config} \cell }{is a pointer to the configuration table that contains the initialization for the peripheral. \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i configSize} \cell }{is the size of the configuration table.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} Dio_ConfigType_t * {\cf17 const} DioConfig = DIO_configGet();\par
{\cf18 size_t} configSize = DIO_configSizeGet();\par
\par
DIO_Init(DioConfig, configSize);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
{\b DIO_configGet} \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
{\b DIO_pinRead} \par
{\b DIO_pinWrite} \par
{\b DIO_pinToggle} \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\xe \v DIO_pinRead\:dio.c}
{\xe \v dio.c\:DIO_pinRead}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b DioPinState_t} DIO_pinRead (const {\b DioPinConfig_t} *const PinConfig)}}
\par
{\bkmkstart AAAAAAAANE}
{\bkmkend AAAAAAAANE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to reads the state of a specified pin. This function reads the state of a digital input/output pin specified by the {\b DioPinConfig_t} structure, which contains the port and pin information.\par
PRE-CONDITION: The pin is configured as INPUT \par
 PRE-CONDITION: The pin is configured as GPIO \par
 PRE-CONDITION: {\b DioPinConfig_t} needs to be populated (sizeof > 0) \par
 PRE-CONDITION: The Port is within the maximum {\b DioPort_t}. \par
 PRE-CONDITION: The Pin is within the maximum {\b DioPin_t}. definition. \par
POST-CONDITION: The channel state is returned. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i PinConfig} \cell }{A pointer to a structure containing the port and pin to be read.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
{\b DioPinState_t} The state of the pin (high or low).\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} DioPinConfig_t  UserButton1= \par
\{\par
     .Port = DIO_PC, \par
     .Pin = DIO_PC13\par
\};\par
 {\cf18 bool} pin = DIO_pinRead(&UserButton1);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
DIO_ConfigGet \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
{\b DIO_pinRead} \par
{\b DIO_pinWrite} \par
{\b DIO_pinToggle} \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\xe \v DIO_pinToggle\:dio.c}
{\xe \v dio.c\:DIO_pinToggle}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void DIO_pinToggle (const {\b DioPinConfig_t} *const PinConfig)}}
\par
{\bkmkstart AAAAAAAANF}
{\bkmkend AAAAAAAANF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to toggle the current state of a pin. This function reads the state of a digital input/output pin specified by the {\b DioPinConfig_t} structure, which contains the port and pin information.\par
PRE-CONDITION: The channel is configured as output \par
 PRE-CONDITION: The channel is configured as GPIO \par
 PRE-CONDITION: {\b DioPinConfig_t} needs to be populated (sizeof > 0) \par
 PRE-CONDITION: The Port is within the maximum {\b DioPort_t}. \par
 PRE-CONDITION: The Pin is within the maximum {\b DioPin_t}. \par
POST-CONDITION: The channel state is toggled. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i pinConfig} \cell }{A pointer to a structure containing the port and pin to be toggled.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} DioPinConfig_t  UserLED1= \par
\{\par
     .Port = DIO_PA, \par
     .Pin = DIO_PA5\par
\};\par
DIO_pinToggle(&UserLED1);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
DIO_ConfigGet \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
{\b DIO_pinRead} \par
{\b DIO_pinWrite} \par
{\b DIO_pinToggle} \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\xe \v DIO_pinWrite\:dio.c}
{\xe \v dio.c\:DIO_pinWrite}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void DIO_pinWrite (const {\b DioPinConfig_t} *const PinConfig, {\b DioPinState_t} State)}}
\par
{\bkmkstart AAAAAAAANG}
{\bkmkend AAAAAAAANG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to write the state of a pin as either logic high or low. it reads the state of a digital input/output pin specified by the {\b DioPinConfig_t} structure and the {\b DioPinState_t} to define the desired state, which contains the port and pin information.\par
PRE-CONDITION: The pin is configured as OUTPUT \par
 PRE-CONDITION: The pin is configured as GPIO \par
 PRE-CONDITION: {\b DioPinConfig_t} needs to be populated (sizeof > 0) \par
 PRE-CONDITION: The Port is within the maximum {\b DioPort_t}. \par
 PRE-CONDITION: The Pin is within the maximum {\b DioPin_t}. \par
 PRE-CONDITION: The State is within the maximum {\b DioPinState_t}. \par
POST-CONDITION: The channel state is Stated. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i pinConfig} \cell }{A pointer to a structure containing the port and pin to be written. \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i State} \cell }{is HIGH or LOW as defined in the {\b DioPinState_t} enum.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} DioPinConfig_t  UserLED1= \par
\{\par
     .Port = DIO_PA, \par
     .Pin = DIO_PA5\par
\};\par
{\cf17 const} DioPinConfig_t  UserLED2= \par
\{\par
     .Port = DIO_PA, \par
     .Pin = DIO_PA6\par
\};\par
DIO_pinWrite(&UserLED1, LOW);    {\cf20 //Set the pin low}\par
DIO_pinWrite(&UserLED2, HIGH);   {\cf20 //Set the pin high}\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
DIO_ConfigGet \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
{\b DIO_pinRead} \par
{\b DIO_pinWrite} \par
{\b DIO_pinToggle} \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\xe \v DIO_registerRead\:dio.c}
{\xe \v dio.c\:DIO_registerRead}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t DIO_registerRead (uint32_t address)}}
\par
{\bkmkstart AAAAAAAANH}
{\bkmkend AAAAAAAANH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to directly address a Dio register. The function should be used to access specialized functionality in the Dio peripheral that is not exposed by any other function of the interface.\par
PRE-CONDITION: Address is within the boundaries of the Dio register address space. \par
POST-CONDITION: The value stored in the register is returned to the caller. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i address} \cell }{is the address of the Dio register to read.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
The current value of the Dio register.\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid type dioValue = DIO_registerRead(0x1000);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
DIO_ConfigGet \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
{\b DIO_pinRead} \par
{\b DIO_pinWrite} \par
{\b DIO_pinToggle} \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\xe \v DIO_registerWrite\:dio.c}
{\xe \v dio.c\:DIO_registerWrite}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void DIO_registerWrite (uint32_t address, uint32_t value)}}
\par
{\bkmkstart AAAAAAAANI}
{\bkmkend AAAAAAAANI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to directly address and modify a GPIO register. The function should be used to access specialized functionality in the DIO peripheral that is not exposed by any other function of the interface.\par
PRE-CONDITION: Address is within the boundaries of the DIO register address space. \par
POST-CONDITION: The register located at address with be updated with value. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i address} \cell }{is a register address within the DIO peripheral map. \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i value} \cell }{is the value to set the DIO register.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid DIO_registerWrite(0x1000, 0x15);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
DIO_ConfigGet \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
{\b DIO_pinRead} \par
{\b DIO_pinWrite} \par
{\b DIO_pinToggle} \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/src/dio.c File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/src/dio.c}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/src/dio.c}
{\bkmkstart AAAAAAAANJ}
{\bkmkend AAAAAAAANJ}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The implementation for the DIO driver. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "dio.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Include dependency graph for dio.c:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "_s_p_i___master_2src_2dio_8c__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b DIO_init} (const {\b DioConfig_t} *const Config, size_t configSize)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b DioPinState_t} {\b DIO_pinRead} (const {\b DioPinConfig_t} *const PinConfig)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b DIO_pinWrite} (const {\b DioPinConfig_t} *const PinConfig, {\b DioPinState_t} State)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b DIO_pinToggle} (const {\b DioPinConfig_t} *const PinConfig)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b DIO_registerWrite} (uint32_t address, uint32_t value)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b DIO_registerRead} (uint32_t address)\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The implementation for the DIO driver. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Author\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Jose Luis Figueroa \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Version\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
1.1 \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Date\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
2025-03-11\par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Copyright\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Copyright (c) 2025 Jose Luis Figueroa. MIT License. \par
}}}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Function Documentation\par
\pard\plain 
{\xe \v DIO_init\:dio.c}
{\xe \v dio.c\:DIO_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void DIO_init (const {\b DioConfig_t} *const Config, size_t configSize)}}
\par
{\bkmkstart AAAAAAAANK}
{\bkmkend AAAAAAAANK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to initialize the DIO based on the configuration \par
 table defined in dio_cfg module.\par
PRE-CONDITION: The MCU clocks must be configured and enabled. \par
 PRE-CONDITION: Configuration table needs to be populated (sizeof > 0) \par
 PRE-CONDITION: NUMBER_OF_PORTS > 0 \par
 PRE-CONDITION: The setting is within the maximum values (DIO_MAX). \par
POST-CONDITION: The DIO peripheral is set up with the configuration settings.\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i Config} \cell }{is a pointer to the configuration table that contains the initialization for the peripheral. \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i configSize} \cell }{is the size of the configuration table.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} Dio_ConfigType_t * {\cf17 const} DioConfig = DIO_configGet();\par
{\cf18 size_t} configSize = DIO_configSizeGet();\par
\par
DIO_Init(DioConfig, configSize);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
{\b DIO_configGet} \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
{\b DIO_pinRead} \par
{\b DIO_pinWrite} \par
{\b DIO_pinToggle} \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\xe \v DIO_pinRead\:dio.c}
{\xe \v dio.c\:DIO_pinRead}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b DioPinState_t} DIO_pinRead (const {\b DioPinConfig_t} *const PinConfig)}}
\par
{\bkmkstart AAAAAAAANL}
{\bkmkend AAAAAAAANL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to reads the state of a specified pin. This function reads the state of a digital input/output pin specified by the {\b DioPinConfig_t} structure, which contains the port and pin information.\par
PRE-CONDITION: The pin is configured as INPUT \par
 PRE-CONDITION: The pin is configured as GPIO \par
 PRE-CONDITION: {\b DioPinConfig_t} needs to be populated (sizeof > 0) \par
 PRE-CONDITION: The Port is within the maximum {\b DioPort_t}. \par
 PRE-CONDITION: The Pin is within the maximum {\b DioPin_t}. definition. \par
POST-CONDITION: The channel state is returned. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i PinConfig} \cell }{A pointer to a structure containing the port and pin to be read.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
{\b DioPinState_t} The state of the pin (high or low).\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} DioPinConfig_t  UserButton1= \par
\{\par
     .Port = DIO_PC, \par
     .Pin = DIO_PC13\par
\};\par
 {\cf18 bool} pin = DIO_pinRead(&UserButton1);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
DIO_ConfigGet \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
{\b DIO_pinRead} \par
{\b DIO_pinWrite} \par
{\b DIO_pinToggle} \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\xe \v DIO_pinToggle\:dio.c}
{\xe \v dio.c\:DIO_pinToggle}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void DIO_pinToggle (const {\b DioPinConfig_t} *const PinConfig)}}
\par
{\bkmkstart AAAAAAAANM}
{\bkmkend AAAAAAAANM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to toggle the current state of a pin. This function reads the state of a digital input/output pin specified by the {\b DioPinConfig_t} structure, which contains the port and pin information.\par
PRE-CONDITION: The channel is configured as output \par
 PRE-CONDITION: The channel is configured as GPIO \par
 PRE-CONDITION: {\b DioPinConfig_t} needs to be populated (sizeof > 0) \par
 PRE-CONDITION: The Port is within the maximum {\b DioPort_t}. \par
 PRE-CONDITION: The Pin is within the maximum {\b DioPin_t}. \par
POST-CONDITION: The channel state is toggled. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i pinConfig} \cell }{A pointer to a structure containing the port and pin to be toggled.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} DioPinConfig_t  UserLED1= \par
\{\par
     .Port = DIO_PA, \par
     .Pin = DIO_PA5\par
\};\par
DIO_pinToggle(&UserLED1);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
DIO_ConfigGet \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
{\b DIO_pinRead} \par
{\b DIO_pinWrite} \par
{\b DIO_pinToggle} \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\xe \v DIO_pinWrite\:dio.c}
{\xe \v dio.c\:DIO_pinWrite}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void DIO_pinWrite (const {\b DioPinConfig_t} *const PinConfig, {\b DioPinState_t} State)}}
\par
{\bkmkstart AAAAAAAANN}
{\bkmkend AAAAAAAANN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to write the state of a pin as either logic high or low. it reads the state of a digital input/output pin specified by the {\b DioPinConfig_t} structure and the {\b DioPinState_t} to define the desired state, which contains the port and pin information.\par
PRE-CONDITION: The pin is configured as OUTPUT \par
 PRE-CONDITION: The pin is configured as GPIO \par
 PRE-CONDITION: {\b DioPinConfig_t} needs to be populated (sizeof > 0) \par
 PRE-CONDITION: The Port is within the maximum {\b DioPort_t}. \par
 PRE-CONDITION: The Pin is within the maximum {\b DioPin_t}. \par
 PRE-CONDITION: The State is within the maximum {\b DioPinState_t}. \par
POST-CONDITION: The channel state is Stated. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i pinConfig} \cell }{A pointer to a structure containing the port and pin to be written. \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i State} \cell }{is HIGH or LOW as defined in the {\b DioPinState_t} enum.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} DioPinConfig_t  UserLED1= \par
\{\par
     .Port = DIO_PA, \par
     .Pin = DIO_PA5\par
\};\par
{\cf17 const} DioPinConfig_t  UserLED2= \par
\{\par
     .Port = DIO_PA, \par
     .Pin = DIO_PA6\par
\};\par
DIO_pinWrite(&UserLED1, LOW);    {\cf20 //Set the pin low}\par
DIO_pinWrite(&UserLED2, HIGH);   {\cf20 //Set the pin high}\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
DIO_ConfigGet \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
{\b DIO_pinRead} \par
{\b DIO_pinWrite} \par
{\b DIO_pinToggle} \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\xe \v DIO_registerRead\:dio.c}
{\xe \v dio.c\:DIO_registerRead}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t DIO_registerRead (uint32_t address)}}
\par
{\bkmkstart AAAAAAAANO}
{\bkmkend AAAAAAAANO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to directly address a Dio register. The function should be used to access specialized functionality in the Dio peripheral that is not exposed by any other function of the interface.\par
PRE-CONDITION: Address is within the boundaries of the Dio register address space. \par
POST-CONDITION: The value stored in the register is returned to the caller. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i address} \cell }{is the address of the Dio register to read.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
The current value of the Dio register.\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid type dioValue = DIO_registerRead(0x1000);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
DIO_ConfigGet \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
{\b DIO_pinRead} \par
{\b DIO_pinWrite} \par
{\b DIO_pinToggle} \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\xe \v DIO_registerWrite\:dio.c}
{\xe \v dio.c\:DIO_registerWrite}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void DIO_registerWrite (uint32_t address, uint32_t value)}}
\par
{\bkmkstart AAAAAAAANP}
{\bkmkend AAAAAAAANP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to directly address and modify a GPIO register. The function should be used to access specialized functionality in the DIO peripheral that is not exposed by any other function of the interface.\par
PRE-CONDITION: Address is within the boundaries of the DIO register address space. \par
POST-CONDITION: The register located at address with be updated with value. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i address} \cell }{is a register address within the DIO peripheral map. \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i value} \cell }{is the value to set the DIO register.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid DIO_registerWrite(0x1000, 0x15);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
DIO_ConfigGet \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
{\b DIO_pinRead} \par
{\b DIO_pinWrite} \par
{\b DIO_pinToggle} \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/src/dio_cfg.c File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/src/dio_cfg.c}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/src/dio_cfg.c}
{\bkmkstart AAAAAAAANQ}
{\bkmkend AAAAAAAANQ}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This module contains the implementation for the digital input/output peripheral configuration. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "dio_cfg.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Include dependency graph for dio_cfg.c:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "_s_p_i_01slave_2src_2dio__cfg_8c__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
const {\b DioConfig_t} *const {\b DIO_configGet} (void)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
size_t {\b DIO_configSizeGet} (void)\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variables\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
const {\b DioConfig_t} {\b DioConfig} []\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This module contains the implementation for the digital input/output peripheral configuration. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Author\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Jose Luis Figueroa \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Version\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
1.1 \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Date\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
2025-03-11\par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Copyright\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Copyright (c) 2025 Jose Luis Figueroa. MIT License. \par
}}}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Function Documentation\par
\pard\plain 
{\xe \v DIO_configGet\:dio_cfg.c}
{\xe \v dio_cfg.c\:DIO_configGet}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const {\b DioConfig_t} *const DIO_configGet (void )}}
\par
{\bkmkstart AAAAAAAANR}
{\bkmkend AAAAAAAANR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to initialize the DIO based on the configuration table defined in dio_cfg module.\par
PRE-CONDITION: configuration table needs to be populated (sizeof > 0) \par
POST-CONDITION: A constant pointer to the first member of the \par
 configuration table will be returned.\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
A pointer to the configuration table. \par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} Dio_Config_t * {\cf17 const} DioConfig = DIO_configGet();\par
{\cf18 size_t} configSize = DIO_configSizeGet();\par
\par
DIO_Init(DioConfig, configSize);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
{\b DIO_configGet} \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
DIO_channelRead \par
DIO_channelWrite \par
DIO_channelToggle \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\xe \v DIO_configSizeGet\:dio_cfg.c}
{\xe \v dio_cfg.c\:DIO_configSizeGet}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
size_t DIO_configSizeGet (void )}}
\par
{\bkmkstart AAAAAAAANS}
{\bkmkend AAAAAAAANS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to get the size of the configuration table.\par
PRE-CONDITION: configuration table needs to be populated (sizeof > 0) \par
POST-CONDITION: The size of the configuration table will be returned. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
The size of the configuration table.\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} Dio_Config_t * {\cf17 const} DioConfig = DIO_configGet();\par
{\cf18 size_t} configSize = DIO_configSizeGet();\par
\par
DIO_Init(DioConfig, configSize);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
{\b DIO_configGet} \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
DIO_channelRead \par
DIO_channelWrite \par
DIO_channelToggle \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variable Documentation\par
\pard\plain 
{\xe \v DioConfig\:dio_cfg.c}
{\xe \v dio_cfg.c\:DioConfig}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const {\b DioConfig_t} DioConfig[]}}
\par
{\bkmkstart AAAAAAAANT}
{\bkmkend AAAAAAAANT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Initial value:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid = \par
\{\par
 \par
   \{DIO_PA, DIO_PA4, DIO_INPUT,    DIO_PUSH_PULL, DIO_LOW_SPEED, DIO_NO_RESISTOR, DIO_AF5\},\par
   \{DIO_PA, DIO_PA5, DIO_FUNCTION, DIO_PUSH_PULL, DIO_LOW_SPEED, DIO_NO_RESISTOR, DIO_AF5\},\par
   \{DIO_PA, DIO_PA6, DIO_FUNCTION, DIO_PUSH_PULL, DIO_LOW_SPEED, DIO_NO_RESISTOR, DIO_AF5\},\par
   \{DIO_PA, DIO_PA7, DIO_FUNCTION, DIO_PUSH_PULL, DIO_LOW_SPEED, DIO_NO_RESISTOR, DIO_AF5\},\par
\}\par
}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The following array contains the configuration data for each digital input/output peripheral channel (pin). Each row represent a single pin. Each column is representing a member of the {\b DioConfig_t} structure. This table is read in by Dio_Init, where each channel is then set up based on this table. The NUMBER_DIGITAL_PINS constant should be accorded with the number of rows. \par
}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/src/dio_cfg.c File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/src/dio_cfg.c}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/src/dio_cfg.c}
{\bkmkstart AAAAAAAANU}
{\bkmkend AAAAAAAANU}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This module contains the implementation for the digital input/output peripheral configuration. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "dio_cfg.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Include dependency graph for dio_cfg.c:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "_s_p_i___master_2src_2dio__cfg_8c__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
const {\b DioConfig_t} *const {\b DIO_configGet} (void)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
size_t {\b DIO_configSizeGet} (void)\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variables\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
const {\b DioConfig_t} {\b DioConfig} []\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This module contains the implementation for the digital input/output peripheral configuration. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Author\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Jose Luis Figueroa \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Version\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
1.1 \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Date\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
2025-03-11\par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Copyright\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Copyright (c) 2025 Jose Luis Figueroa. MIT License. \par
}}}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Function Documentation\par
\pard\plain 
{\xe \v DIO_configGet\:dio_cfg.c}
{\xe \v dio_cfg.c\:DIO_configGet}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const {\b DioConfig_t} *const DIO_configGet (void )}}
\par
{\bkmkstart AAAAAAAANV}
{\bkmkend AAAAAAAANV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to initialize the DIO based on the configuration table defined in dio_cfg module.\par
PRE-CONDITION: configuration table needs to be populated (sizeof > 0) \par
POST-CONDITION: A constant pointer to the first member of the \par
 configuration table will be returned.\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
A pointer to the configuration table. \par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} Dio_Config_t * {\cf17 const} DioConfig = DIO_configGet();\par
{\cf18 size_t} configSize = DIO_configSizeGet();\par
\par
DIO_Init(DioConfig, configSize);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
{\b DIO_configGet} \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
DIO_channelRead \par
DIO_channelWrite \par
DIO_channelToggle \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\xe \v DIO_configSizeGet\:dio_cfg.c}
{\xe \v dio_cfg.c\:DIO_configSizeGet}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
size_t DIO_configSizeGet (void )}}
\par
{\bkmkstart AAAAAAAANW}
{\bkmkend AAAAAAAANW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to get the size of the configuration table.\par
PRE-CONDITION: configuration table needs to be populated (sizeof > 0) \par
POST-CONDITION: The size of the configuration table will be returned. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
The size of the configuration table.\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} Dio_Config_t * {\cf17 const} DioConfig = DIO_configGet();\par
{\cf18 size_t} configSize = DIO_configSizeGet();\par
\par
DIO_Init(DioConfig, configSize);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
{\b DIO_configGet} \par
{\b DIO_configSizeGet} \par
{\b DIO_init} \par
DIO_channelRead \par
DIO_channelWrite \par
DIO_channelToggle \par
{\b DIO_registerWrite} \par
{\b DIO_registerRead} \par
}}}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variable Documentation\par
\pard\plain 
{\xe \v DioConfig\:dio_cfg.c}
{\xe \v dio_cfg.c\:DioConfig}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const {\b DioConfig_t} DioConfig[]}}
\par
{\bkmkstart AAAAAAAANX}
{\bkmkend AAAAAAAANX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Initial value:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid = \par
\{\par
\par
   \{DIO_PA, DIO_PA4, DIO_OUTPUT,   DIO_PUSH_PULL, DIO_LOW_SPEED, DIO_NO_RESISTOR, DIO_AF5\},\par
   \{DIO_PA, DIO_PA5, DIO_FUNCTION, DIO_PUSH_PULL, DIO_LOW_SPEED, DIO_NO_RESISTOR, DIO_AF5\},\par
   \{DIO_PA, DIO_PA6, DIO_FUNCTION, DIO_PUSH_PULL, DIO_LOW_SPEED, DIO_NO_RESISTOR, DIO_AF5\},\par
   \{DIO_PA, DIO_PA7, DIO_FUNCTION, DIO_PUSH_PULL, DIO_LOW_SPEED, DIO_NO_RESISTOR, DIO_AF5\},\par
\}\par
}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The following array contains the configuration data for each digital input/output peripheral channel (pin). Each row represent a single pin. Each column is representing a member of the {\b DioConfig_t} structure. This table is read in by Dio_Init, where each channel is then set up based on this table. The NUMBER_DIGITAL_PINS constant should be accorded with the number of rows. \par
}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/src/main.c File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/src/main.c}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/src/main.c}
{\bkmkstart AAAAAAAANY}
{\bkmkend AAAAAAAANY}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Implement a slave SPI driver using Nucleo-F401RE. Send a value to the master continuously. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "spi.h"}\par
{\f2 #include "dio.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Include dependency graph for main.c:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "_s_p_i_01slave_2src_2main_8c__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

int {\b main} (void){\bkmkstart AAAAAAAANZ}
{\bkmkend AAAAAAAANZ}
\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Implement a slave SPI driver using Nucleo-F401RE. Send a value to the master continuously. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Author\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Jose Luis Figueroa \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Version\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
1.0 \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Date\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
2023-08-30 \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Note\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Take into account the following considerations:{
\par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u9702\tab}\ilvl1\ls1 \li0\ri0\lin0\rin0\fi-360\tx720\li720\ri0\lin720\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
The microcontroller internal system clock is 16MHz. The baud rate is divided by 4, then, baud rate = 4MHz.\par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u9702\tab}\ilvl1\ls1 \li0\ri0\lin0\rin0\fi-360\tx720\li720\ri0\lin720\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
It is necessary to connect the Logic Analyzer to the SPI1 pins to debug or test the SPI communication.\par}
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Copyright\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Copyright (c) 2023 Jose Luis Figueroa. MIT License. \par
}}}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/src/main.c File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/src/main.c}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/src/main.c}
{\bkmkstart AAAAAAAAOA}
{\bkmkend AAAAAAAAOA}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Implement a master SPI driver using Nucleo-F401RE. Receive a a value and send back to the receiver. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "spi.h"}\par
{\f2 #include "dio.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Include dependency graph for main.c:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "_s_p_i___master_2src_2main_8c__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

int {\b main} (void){\bkmkstart AAAAAAAAOB}
{\bkmkend AAAAAAAAOB}
\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Implement a master SPI driver using Nucleo-F401RE. Receive a a value and send back to the receiver. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Author\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Jose Luis Figueroa \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Version\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
1.0 \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Date\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
2023-07-24 \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Note\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Take into account the following considerations:{
\par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u9702\tab}\ilvl1\ls1 \li0\ri0\lin0\rin0\fi-360\tx720\li720\ri0\lin720\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
The microcontroller internal system clock is 16MHz. The baud rate is divided by 4, then, baud rate = 4MHz.\par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u9702\tab}\ilvl1\ls1 \li0\ri0\lin0\rin0\fi-360\tx720\li720\ri0\lin720\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
It is necessary to connect the Logic Analyzer to the SPI1 pins to debug or test the SPI communication.\par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u9702\tab}\ilvl1\ls1 \li0\ri0\lin0\rin0\fi-360\tx720\li720\ri0\lin720\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
The NSS pin is enabled.\par}
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Copyright\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Copyright (c) 2023 Jose Luis Figueroa. MIT License. \par
}}}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/src/spi.c File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/src/spi.c}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/src/spi.c}
{\bkmkstart AAAAAAAAOC}
{\bkmkend AAAAAAAAOC}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The implementation for the SPI Driver. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "spi.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Include dependency graph for spi.c:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "_s_p_i_01slave_2src_2spi_8c__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b SPI_init} (const {\b SpiConfig_t} *const Config, size_t configSize)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b SPI_transfer} (const {\b SpiTransferConfig_t} *const TransferConfig)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b SPI_receive} (const {\b SpiTransferConfig_t} *const TransferConfig)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b SPI_registerWrite} (uint32_t address, uint32_t value)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b SPI_registerRead} (uint32_t address)\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The implementation for the SPI Driver. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Author\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Jose Luis Figueroa \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Version\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
1.1 \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Date\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
2025-03-11\par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Copyright\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Copyright (c) 2025 Jose Luis Figueroa. MIT License. \par
}}}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Function Documentation\par
\pard\plain 
{\xe \v SPI_init\:spi.c}
{\xe \v spi.c\:SPI_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void SPI_init (const {\b SpiConfig_t} *const Config, size_t configSize)}}
\par
{\bkmkstart AAAAAAAAOD}
{\bkmkend AAAAAAAAOD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to initialize the SPI based on the configuration \par
 table defined in spi_cfg module.\par
PRE-CONDITION: The MCU clocks must be configured and enabled. \par
 PRE-CONDITION: SPI pins should be configured using GPIO driver. \par
 PRE-CONDITION: Configuration table needs to be populated (sizeof > 0) \par
 PRE-CONDITION: The setting is within the maximum values (SPI_MAX). \par
POST-CONDITION: The peripheral is set up with the configuration settings. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i Config} \cell }{is a pointer to the configuration table that contains the initialization for the peripheral. \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i configSize} \cell }{is the size of the configuration table.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} SpiConfig_t * {\cf17 const} SpiConfig = SPI_configGet();\par
{\cf18 size_t} configSize = SPI_configSizeGet();\par
\par
SPI_Init(DioConfig, configSize);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
SPI_getConfigSize \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Loop through all the elements of the configuration table.\par
Set the configuration of the SPI on the control register 1\par
Set the Clock phase and polarity modes\par
Set the hierarchy of the device\par
Set the baud rate of the device\par
Set the slave select pin management for the device\par
Set the frame format of the device\par
Set the data transfer type of the device\par
Set the data frame format (size) of the device\par
Enable the SPI module\par
}}
{\xe \v SPI_receive\:spi.c}
{\xe \v spi.c\:SPI_receive}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void SPI_receive (const {\b SpiTransferConfig_t} *const TransferConfig)}}
\par
{\bkmkstart AAAAAAAAOE}
{\bkmkend AAAAAAAAOE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to initialize a data reception on the SPI bus. This function is used to receive data specified by the {\b SpiTransferConfig_t} structure, which contains the channel, size, and data.\par
PRE-CONDITION: The MCU clocks must be configured and enabled. \par
 PRE-CONDITION: SPI_Init must be called with valid configuration data. \par
 PRE-CONDITION: {\b SpiTransferConfig_t} needs to be populated. \par
 PRE-CONDITION: The Channel is within the maximum {\b SpiChannel_t}. \par
 PRE-CONDITION: The size is greater than 0. \par
 PRE-CONDITION: The data is not NULL. \par
POST-CONDITION: Data transferred based on configuration.\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i SpiTransferConfig} \cell }{A pointer to a structure containing the channel, size, and data to be read.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid uint16_t rxdata[1];\par
 SpiTransferConfig_t ReceiveConfig =\par
 \{\par
     .Channel = SPI_CHANNEL1,\par
     .size = {\cf17 sizeof}(rxdata)/{\cf17 sizeof}(rxdata[0]),\par
     .data = rxdata\par
 \};\par
 SPI_receive(&ReceiveConfig);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
SPI_getConfigSize \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}}
{\xe \v SPI_registerRead\:spi.c}
{\xe \v spi.c\:SPI_registerRead}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t SPI_registerRead (uint32_t address)}}
\par
{\bkmkstart AAAAAAAAOF}
{\bkmkend AAAAAAAAOF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to directly address a SPI register. The function should be used to access specialized functionality in the SPI peripheral that is not exposed by any other function of the interface.\par
PRE-CONDITION: Address is within the boundaries of the SPI register address space. \par
POST-CONDITION: The value stored in the register is returned to the caller. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i address} \cell }{is the address of the SPI register to read.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
The current value of the SPI register.\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid type spiValue = SPI_registerRead(0x1000);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
{\b SPI_configSizeGet} \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}}
{\xe \v SPI_registerWrite\:spi.c}
{\xe \v spi.c\:SPI_registerWrite}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void SPI_registerWrite (uint32_t address, uint32_t value)}}
\par
{\bkmkstart AAAAAAAAOG}
{\bkmkend AAAAAAAAOG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to directly address and modify a SPI register. The function should be used to access specialized functionality in the SPI peripheral that is not exposed by any other function of the interface.\par
PRE-CONDITION: Address is within the boundaries of the SPI register address space. \par
POST-CONDITION: The register located at address with be updated with value. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i address} \cell }{is a register address within the SPI peripheral map. \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i value} \cell }{is the value to set the SPI register.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid SPI_registerWrite(0x1000, 0x15);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
{\b SPI_configSizeGet} \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}}
{\xe \v SPI_transfer\:spi.c}
{\xe \v spi.c\:SPI_transfer}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void SPI_transfer (const {\b SpiTransferConfig_t} *const TransferConfig)}}
\par
{\bkmkstart AAAAAAAAOH}
{\bkmkend AAAAAAAAOH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to initialize a data transfer on the SPI bus. This function is used to send data to a slave device specified by the {\b SpiTransferConfig_t} structure, which contains the channel, size, and data.\par
PRE-CONDITION: The MCU clocks must be configured and enabled. \par
 PRE-CONDITION: SPI_Init must be called with valid configuration data. \par
 PRE-CONDITION: {\b SpiTransferConfig_t} needs to be populated. \par
 PRE-CONDITION: The Channel is within the maximum {\b SpiChannel_t}. \par
 PRE-CONDITION: The size is greater than 0. \par
 PRE-CONDITION: The data is not NULL. \par
POST-CONDITION: Data transferred based on configuration. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i SpiTransferConfig} \cell }{A pointer to a structure containing the channel, size, and data to be read.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid uint16_t data[] = \{0x56\};\par
SpiTransferConfig_t TransferConfig =\par
\{\par
    .Channel = SPI_CHANNEL1,\par
    .size = {\cf17 sizeof}(data)/{\cf17 sizeof}(data[0]),\par
    .data = data\par
\};\par
SPI_Transfer(&TransferConfig);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
SPI_getConfigSize \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/src/spi.c File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/src/spi.c}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/src/spi.c}
{\bkmkstart AAAAAAAAOI}
{\bkmkend AAAAAAAAOI}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The implementation for the SPI Driver. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "spi.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Include dependency graph for spi.c:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "_s_p_i___master_2src_2spi_8c__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b SPI_init} (const {\b SpiConfig_t} *const Config, size_t configSize)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b SPI_transfer} (const {\b SpiTransferConfig_t} *const TransferConfig)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b SPI_receive} (const {\b SpiTransferConfig_t} *const TransferConfig)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b SPI_registerWrite} (uint32_t address, uint32_t value)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b SPI_registerRead} (uint32_t address)\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The implementation for the SPI Driver. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Author\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Jose Luis Figueroa \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Version\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
1.1 \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Date\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
2025-03-11\par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Copyright\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Copyright (c) 2025 Jose Luis Figueroa. MIT License. \par
}}}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Function Documentation\par
\pard\plain 
{\xe \v SPI_init\:spi.c}
{\xe \v spi.c\:SPI_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void SPI_init (const {\b SpiConfig_t} *const Config, size_t configSize)}}
\par
{\bkmkstart AAAAAAAAOJ}
{\bkmkend AAAAAAAAOJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to initialize the SPI based on the configuration \par
 table defined in spi_cfg module.\par
PRE-CONDITION: The MCU clocks must be configured and enabled. \par
 PRE-CONDITION: SPI pins should be configured using GPIO driver. \par
 PRE-CONDITION: Configuration table needs to be populated (sizeof > 0) \par
 PRE-CONDITION: The setting is within the maximum values (SPI_MAX). \par
POST-CONDITION: The peripheral is set up with the configuration settings. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i Config} \cell }{is a pointer to the configuration table that contains the initialization for the peripheral. \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i configSize} \cell }{is the size of the configuration table.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} SpiConfig_t * {\cf17 const} SpiConfig = SPI_configGet();\par
{\cf18 size_t} configSize = SPI_configSizeGet();\par
\par
SPI_Init(DioConfig, configSize);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
SPI_getConfigSize \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Loop through all the elements of the configuration table.\par
Set the configuration of the SPI on the control register 1\par
Set the Clock phase and polarity modes\par
Set the hierarchy of the device\par
Set the baud rate of the device\par
Set the slave select pin management for the device\par
Set the frame format of the device\par
Set the data transfer type of the device\par
Set the data frame format (size) of the device\par
Enable the SPI module\par
}}
{\xe \v SPI_receive\:spi.c}
{\xe \v spi.c\:SPI_receive}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void SPI_receive (const {\b SpiTransferConfig_t} *const TransferConfig)}}
\par
{\bkmkstart AAAAAAAAOK}
{\bkmkend AAAAAAAAOK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to initialize a data reception on the SPI bus. This function is used to receive data specified by the {\b SpiTransferConfig_t} structure, which contains the channel, size, and data.\par
PRE-CONDITION: The MCU clocks must be configured and enabled. \par
 PRE-CONDITION: SPI_Init must be called with valid configuration data. \par
 PRE-CONDITION: {\b SpiTransferConfig_t} needs to be populated. \par
 PRE-CONDITION: The Channel is within the maximum {\b SpiChannel_t}. \par
 PRE-CONDITION: The size is greater than 0. \par
 PRE-CONDITION: The data is not NULL. \par
POST-CONDITION: Data transferred based on configuration.\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i SpiTransferConfig} \cell }{A pointer to a structure containing the channel, size, and data to be read.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid uint16_t rxdata[1];\par
 SpiTransferConfig_t ReceiveConfig =\par
 \{\par
     .Channel = SPI_CHANNEL1,\par
     .size = {\cf17 sizeof}(rxdata)/{\cf17 sizeof}(rxdata[0]),\par
     .data = rxdata\par
 \};\par
 SPI_receive(&ReceiveConfig);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
SPI_getConfigSize \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}}
{\xe \v SPI_registerRead\:spi.c}
{\xe \v spi.c\:SPI_registerRead}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t SPI_registerRead (uint32_t address)}}
\par
{\bkmkstart AAAAAAAAOL}
{\bkmkend AAAAAAAAOL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to directly address a SPI register. The function should be used to access specialized functionality in the SPI peripheral that is not exposed by any other function of the interface.\par
PRE-CONDITION: Address is within the boundaries of the SPI register address space. \par
POST-CONDITION: The value stored in the register is returned to the caller. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i address} \cell }{is the address of the SPI register to read.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
The current value of the SPI register.\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid type spiValue = SPI_registerRead(0x1000);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
{\b SPI_configSizeGet} \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}}
{\xe \v SPI_registerWrite\:spi.c}
{\xe \v spi.c\:SPI_registerWrite}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void SPI_registerWrite (uint32_t address, uint32_t value)}}
\par
{\bkmkstart AAAAAAAAOM}
{\bkmkend AAAAAAAAOM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to directly address and modify a SPI register. The function should be used to access specialized functionality in the SPI peripheral that is not exposed by any other function of the interface.\par
PRE-CONDITION: Address is within the boundaries of the SPI register address space. \par
POST-CONDITION: The register located at address with be updated with value. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i address} \cell }{is a register address within the SPI peripheral map. \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i value} \cell }{is the value to set the SPI register.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid SPI_registerWrite(0x1000, 0x15);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
{\b SPI_configSizeGet} \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}}
{\xe \v SPI_transfer\:spi.c}
{\xe \v spi.c\:SPI_transfer}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void SPI_transfer (const {\b SpiTransferConfig_t} *const TransferConfig)}}
\par
{\bkmkstart AAAAAAAAON}
{\bkmkend AAAAAAAAON}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to initialize a data transfer on the SPI bus. This function is used to send data to a slave device specified by the {\b SpiTransferConfig_t} structure, which contains the channel, size, and data.\par
PRE-CONDITION: The MCU clocks must be configured and enabled. \par
 PRE-CONDITION: SPI_Init must be called with valid configuration data. \par
 PRE-CONDITION: {\b SpiTransferConfig_t} needs to be populated. \par
 PRE-CONDITION: The Channel is within the maximum {\b SpiChannel_t}. \par
 PRE-CONDITION: The size is greater than 0. \par
 PRE-CONDITION: The data is not NULL. \par
POST-CONDITION: Data transferred based on configuration. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i SpiTransferConfig} \cell }{A pointer to a structure containing the channel, size, and data to be read.\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
void\par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid uint16_t data[] = \{0x56\};\par
SpiTransferConfig_t TransferConfig =\par
\{\par
    .Channel = SPI_CHANNEL1,\par
    .size = {\cf17 sizeof}(data)/{\cf17 sizeof}(data[0]),\par
    .data = data\par
\};\par
SPI_Transfer(&TransferConfig);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
SPI_getConfigSize \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/src/spi_cfg.c File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/src/spi_cfg.c}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI slave/src/spi_cfg.c}
{\bkmkstart AAAAAAAAOO}
{\bkmkend AAAAAAAAOO}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This module contains the implementation for the Serial Peripheral Interface (SPI). }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "spi_cfg.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Include dependency graph for spi_cfg.c:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "_s_p_i_01slave_2src_2spi__cfg_8c__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
const {\b SpiConfig_t} *const {\b SPI_ConfigGet} (void)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
size_t {\b SPI_configSizeGet} (void)\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variables\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
const {\b SpiConfig_t} {\b SpiConfig} []\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This module contains the implementation for the Serial Peripheral Interface (SPI). \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Author\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Jose Luis Figueroa. \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Version\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
1.1 \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Date\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
2025-03-11\par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Copyright\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Copyright (c) 2025 Jose Luis Figueroa. MIT License. \par
}}}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Function Documentation\par
\pard\plain 
{\xe \v SPI_ConfigGet\:spi_cfg.c}
{\xe \v spi_cfg.c\:SPI_ConfigGet}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const {\b SpiConfig_t} *const SPI_ConfigGet (void )}}
\par
{\bkmkstart AAAAAAAAOP}
{\bkmkend AAAAAAAAOP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to initialize the SPI based on the configuration table defined in spi_cfg module.\par
PRE-CONDITION: configuration table needs to be populated (sizeof > 0). \par
 POST-CONDITION: A constant pointer to the first member of the configuration table will be returned. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
A pointer to the configuration table. \par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} SpiConfig_t * {\cf17 const} SpiConfig = SPI_ConfigGet();\par
{\cf18 size_t} configSize = DIO_configSizeGet();\par
\par
SPI_Init(SpiConfig, configSize);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
{\b SPI_configSizeGet} \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}}
{\xe \v SPI_configSizeGet\:spi_cfg.c}
{\xe \v spi_cfg.c\:SPI_configSizeGet}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
size_t SPI_configSizeGet (void )}}
\par
{\bkmkstart AAAAAAAAOQ}
{\bkmkend AAAAAAAAOQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to get the size of the configuration table.\par
PRE-CONDITION: configuration table needs to be populated (sizeof > 0) \par
POST-CONDITION: The size of the configuration table will be returned. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
The size of the configuration table. \par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} SpiConfig_t * {\cf17 const} SpiConfig = SPI_ConfigGet();\par
{\cf18 size_t} configSize = DIO_configSizeGet();\par
\par
SPI_Init(SpiConfig, configSize);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
{\b SPI_configSizeGet} \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variable Documentation\par
\pard\plain 
{\xe \v SpiConfig\:spi_cfg.c}
{\xe \v spi_cfg.c\:SpiConfig}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const {\b SpiConfig_t} SpiConfig[]}}
\par
{\bkmkstart AAAAAAAAOR}
{\bkmkend AAAAAAAAOR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Initial value:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid = \par
\{\par
\par
   \{SPI_CHANNEL1, SPI_MODE3, SPI_SLAVE, SPI_FPCLK4, SPI_HARDWARE_NSS_DISABLED, \par
   SPI_MSB, SPI_FULL_DUPLEX, SPI_8BITS\},\par
\}\par
}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The following array contains the configuration data for each Serial Peripheral Interface. Each row represent a single SPI configuration. Each column is representing a member of the {\b SpiConfig_t} structure. This table is read in by SPI_Init, where each channel is then set up based on this table. The SPI_CHANNELS_NUMBER constant should be agreed with the number of row. \par
}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/src/spi_cfg.c File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/src/spi_cfg.c}
{\xe \v C:/Users/User/OneDrive/Documents/1.Repositories/EmbeddedSystems/STM32/Reusable-Drivers/SPI_Master/src/spi_cfg.c}
{\bkmkstart AAAAAAAAOS}
{\bkmkend AAAAAAAAOS}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This module contains the implementation for the Serial Peripheral Interface (SPI). }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "spi_cfg.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Include dependency graph for spi_cfg.c:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "_s_p_i___master_2src_2spi__cfg_8c__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
const {\b SpiConfig_t} *const {\b SPI_ConfigGet} (void)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
size_t {\b SPI_configSizeGet} (void)\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variables\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
const {\b SpiConfig_t} {\b SpiConfig} []\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This module contains the implementation for the Serial Peripheral Interface (SPI). \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Author\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Jose Luis Figueroa. \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Version\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
1.1 \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Date\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
2025-03-11\par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Copyright\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Copyright (c) 2025 Jose Luis Figueroa. MIT License. \par
}}}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Function Documentation\par
\pard\plain 
{\xe \v SPI_ConfigGet\:spi_cfg.c}
{\xe \v spi_cfg.c\:SPI_ConfigGet}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const {\b SpiConfig_t} *const SPI_ConfigGet (void )}}
\par
{\bkmkstart AAAAAAAAOT}
{\bkmkend AAAAAAAAOT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to initialize the SPI based on the configuration table defined in spi_cfg module.\par
PRE-CONDITION: configuration table needs to be populated (sizeof > 0). \par
 POST-CONDITION: A constant pointer to the first member of the configuration table will be returned. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
A pointer to the configuration table. \par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} SpiConfig_t * {\cf17 const} SpiConfig = SPI_ConfigGet();\par
{\cf18 size_t} configSize = DIO_configSizeGet();\par
\par
SPI_Init(SpiConfig, configSize);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
{\b SPI_configSizeGet} \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}}
{\xe \v SPI_configSizeGet\:spi_cfg.c}
{\xe \v spi_cfg.c\:SPI_configSizeGet}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
size_t SPI_configSizeGet (void )}}
\par
{\bkmkstart AAAAAAAAOU}
{\bkmkend AAAAAAAAOU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b Description:}  This function is used to get the size of the configuration table.\par
PRE-CONDITION: configuration table needs to be populated (sizeof > 0) \par
POST-CONDITION: The size of the configuration table will be returned. \par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
The size of the configuration table. \par
}}{\b Example:}  {
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf17 const} SpiConfig_t * {\cf17 const} SpiConfig = SPI_ConfigGet();\par
{\cf18 size_t} configSize = DIO_configSizeGet();\par
\par
SPI_Init(SpiConfig, configSize);\par
}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
See also\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
SPI_configGet \par
{\b SPI_configSizeGet} \par
SPI_Init \par
SPI_Transfer \par
SPI_RegisterWrite \par
SPI_RegisterRead \par
SPI_CallbackRegister \par
}}}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variable Documentation\par
\pard\plain 
{\xe \v SpiConfig\:spi_cfg.c}
{\xe \v spi_cfg.c\:SpiConfig}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const {\b SpiConfig_t} SpiConfig[]}}
\par
{\bkmkstart AAAAAAAAOV}
{\bkmkend AAAAAAAAOV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Initial value:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid = \par
\{\par
\par
   \{SPI_CHANNEL1, SPI_MODE3, SPI_MASTER, SPI_FPCLK4, SPI_HARDWARE_NSS_ENABLED, \par
   SPI_MSB, SPI_FULL_DUPLEX, SPI_8BITS\},\par
\}\par
}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The following array contains the configuration data for each Serial Peripheral Interface. Each row represent a single SPI configuration. Each column is representing a member of the {\b SpiConfig_t} structure. This table is read in by SPI_Init, where each channel is then set up based on this table. The SPI_CHANNELS_NUMBER constant should be agreed with the number of row. \par
}}

\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid Index\par 
\pard\plain 
{\tc \v Index}
{\field\fldedit {\*\fldinst INDEX \\c2 \\*MERGEFORMAT}{\fldrslt INDEX}}
}
