# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../project_2_2.srcs/sources_1/imports/lab_2/fsm.sv"
sv xil_defaultlib  "../../../project_2_2.srcs/sources_1/imports/lab_2/dp.sv"
sv xil_defaultlib  "../../../project_2_2.srcs/sources_1/imports/lab_2/gcd_core.sv"
sv xil_defaultlib  "../../../project_2_2.srcs/sim_1/imports/lab_2/gcd_core_tb.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
