/* Generated by Yosys 0.18+10 (git sha1 b6be8bb62, gcc 11.2.1 -fPIC -Os) */

module rams_sp_wf_rst_en_1024x16_post_synth(clk, we, en, rst, addr, di, dout);
  input [9:0] addr;
  input clk;
  input [15:0] di;
  output [15:0] dout;
  input en;
  input rst;
  input we;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [5:0] _000_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _001_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [5:0] _002_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _003_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [5:0] _004_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _005_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [5:0] _006_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _007_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [5:0] _008_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _009_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _010_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _011_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [5:0] _012_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _013_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [5:0] _014_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _015_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [5:0] _016_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _017_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [5:0] _018_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _019_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [5:0] _020_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _021_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [5:0] _022_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _023_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [5:0] _024_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _025_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [5:0] _026_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _027_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [5:0] _028_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _029_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [5:0] _030_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _031_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [5:0] _032_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _033_;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:14.1-27.8" *)
  wire [15:0] _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  (* keep = 32'h00000001 *)
  wire [15:0] _051_;
  (* keep = 32'h00000001 *)
  wire _052_;
  (* keep = 32'h00000001 *)
  wire _053_;
  (* keep = 32'h00000001 *)
  wire _054_;
  (* keep = 32'h00000001 *)
  wire [15:0] _055_;
  (* unused_bits = "16 17" *)
  wire [17:0] _056_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:461.28-461.34" *)
  (* unused_bits = "0" *)
  wire _057_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] _058_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] _059_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] _060_;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:7.13-7.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:7.13-7.17" *)
  wire [9:0] addr;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:3.7-3.10" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:3.7-3.10" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:8.14-8.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:8.14-8.16" *)
  wire [15:0] di;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:9.15-9.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:9.15-9.19" *)
  wire [15:0] dout;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:5.7-5.9" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:5.7-5.9" *)
  wire en;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:6.7-6.10" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:6.7-6.10" *)
  wire rst;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:4.7-4.9" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/.././rtl/rams_sp_wf_rst_en_1024x16.v:4.7-4.9" *)
  wire we;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00cc00aaf0f0f0f0)
  ) _061_ (
    .Y(dout[11]),
    .A({ _053_, _052_, _054_, _055_[11], _051_[11], _037_ })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _062_ (
    .C(clk),
    .D(di[1]),
    .E(1'h1),
    .Q(_051_[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _063_ (
    .C(clk),
    .D(di[2]),
    .E(1'h1),
    .Q(_051_[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _064_ (
    .C(clk),
    .D(di[3]),
    .E(1'h1),
    .Q(_051_[3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _065_ (
    .C(clk),
    .D(di[4]),
    .E(1'h1),
    .Q(_051_[4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _066_ (
    .C(clk),
    .D(di[5]),
    .E(1'h1),
    .Q(_051_[5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _067_ (
    .C(clk),
    .D(di[6]),
    .E(1'h1),
    .Q(_051_[6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _068_ (
    .C(clk),
    .D(di[7]),
    .E(1'h1),
    .Q(_051_[7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _069_ (
    .C(clk),
    .D(di[8]),
    .E(1'h1),
    .Q(_051_[8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _070_ (
    .C(clk),
    .D(di[9]),
    .E(1'h1),
    .Q(_051_[9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _071_ (
    .C(clk),
    .D(di[10]),
    .E(1'h1),
    .Q(_051_[10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _072_ (
    .C(clk),
    .D(di[11]),
    .E(1'h1),
    .Q(_051_[11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _073_ (
    .C(clk),
    .D(di[12]),
    .E(1'h1),
    .Q(_051_[12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _074_ (
    .C(clk),
    .D(di[13]),
    .E(1'h1),
    .Q(_051_[13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _075_ (
    .C(clk),
    .D(di[14]),
    .E(1'h1),
    .Q(_051_[14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _076_ (
    .C(clk),
    .D(di[15]),
    .E(1'h1),
    .Q(_051_[15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _077_ (
    .C(clk),
    .D(we),
    .E(1'h1),
    .Q(_052_),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _078_ (
    .C(clk),
    .D(en),
    .E(1'h1),
    .Q(_053_),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _079_ (
    .C(clk),
    .D(rst),
    .E(1'h1),
    .Q(_054_),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _080_ (
    .C(clk),
    .D(dout[0]),
    .E(1'h1),
    .Q(_055_[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _081_ (
    .C(clk),
    .D(dout[1]),
    .E(1'h1),
    .Q(_055_[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _082_ (
    .C(clk),
    .D(dout[2]),
    .E(1'h1),
    .Q(_055_[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _083_ (
    .C(clk),
    .D(dout[3]),
    .E(1'h1),
    .Q(_055_[3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _084_ (
    .C(clk),
    .D(dout[4]),
    .E(1'h1),
    .Q(_055_[4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _085_ (
    .C(clk),
    .D(dout[5]),
    .E(1'h1),
    .Q(_055_[5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _086_ (
    .C(clk),
    .D(dout[6]),
    .E(1'h1),
    .Q(_055_[6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _087_ (
    .C(clk),
    .D(dout[7]),
    .E(1'h1),
    .Q(_055_[7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _088_ (
    .C(clk),
    .D(dout[8]),
    .E(1'h1),
    .Q(_055_[8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _089_ (
    .C(clk),
    .D(dout[9]),
    .E(1'h1),
    .Q(_055_[9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _090_ (
    .C(clk),
    .D(dout[10]),
    .E(1'h1),
    .Q(_055_[10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _091_ (
    .C(clk),
    .D(dout[11]),
    .E(1'h1),
    .Q(_055_[11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _092_ (
    .C(clk),
    .D(dout[12]),
    .E(1'h1),
    .Q(_055_[12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _093_ (
    .C(clk),
    .D(dout[13]),
    .E(1'h1),
    .Q(_055_[13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _094_ (
    .C(clk),
    .D(dout[14]),
    .E(1'h1),
    .Q(_055_[14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _095_ (
    .C(clk),
    .D(dout[15]),
    .E(1'h1),
    .Q(_055_[15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00cc00aaf0f0f0f0)
  ) _096_ (
    .Y(dout[6]),
    .A({ _053_, _052_, _054_, _055_[6], _051_[6], _047_ })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00cc00aaf0f0f0f0)
  ) _097_ (
    .Y(dout[12]),
    .A({ _053_, _052_, _054_, _055_[12], _051_[12], _038_ })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) _098_ (
    .Y(_034_[15]),
    .A({ en, we, rst })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00cc00aaf0f0f0f0)
  ) _099_ (
    .Y(dout[9]),
    .A({ _053_, _052_, _054_, _055_[9], _051_[9], _050_ })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00aa00ccf0f0f0f0)
  ) _100_ (
    .Y(dout[15]),
    .A({ _053_, _052_, _054_, _055_[15], _041_, _051_[15] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00cc00aaf0f0f0f0)
  ) _101_ (
    .Y(dout[10]),
    .A({ _053_, _052_, _054_, _055_[10], _051_[10], _036_ })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00cc00aaf0f0f0f0)
  ) _102_ (
    .Y(dout[4]),
    .A({ _053_, _052_, _054_, _055_[4], _051_[4], _045_ })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00cc00aaf0f0f0f0)
  ) _103_ (
    .Y(dout[5]),
    .A({ _053_, _052_, _054_, _055_[5], _051_[5], _046_ })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00cc00aaf0f0f0f0)
  ) _104_ (
    .Y(dout[7]),
    .A({ _053_, _052_, _054_, _055_[7], _051_[7], _048_ })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00cc00aaf0f0f0f0)
  ) _105_ (
    .Y(dout[0]),
    .A({ _053_, _052_, _054_, _055_[0], _051_[0], _035_ })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00cc00aaf0f0f0f0)
  ) _106_ (
    .Y(dout[3]),
    .A({ _053_, _052_, _054_, _055_[3], _051_[3], _044_ })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00cc00aaf0f0f0f0)
  ) _107_ (
    .Y(dout[13]),
    .A({ _053_, _052_, _054_, _055_[13], _051_[13], _039_ })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00cc00aaf0f0f0f0)
  ) _108_ (
    .Y(dout[8]),
    .A({ _053_, _052_, _054_, _055_[8], _051_[8], _049_ })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00cc00aaf0f0f0f0)
  ) _109_ (
    .Y(dout[14]),
    .A({ _053_, _052_, _054_, _055_[14], _051_[14], _040_ })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00cc00aaf0f0f0f0)
  ) _110_ (
    .Y(dout[2]),
    .A({ _053_, _052_, _054_, _055_[2], _051_[2], _043_ })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00cc00aaf0f0f0f0)
  ) _111_ (
    .Y(dout[1]),
    .A({ _053_, _052_, _054_, _055_[1], _051_[1], _042_ })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _112_ (
    .C(clk),
    .D(di[0]),
    .E(1'h1),
    .Q(_051_[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2" *)
  TDP_RAM18KX2 #(
    .INIT1(16384'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT1_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2(16384'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A1(32'h00000012),
    .READ_WIDTH_A2(32'sh00000001),
    .READ_WIDTH_B1(32'h00000012),
    .READ_WIDTH_B2(32'sh00000001),
    .WRITE_WIDTH_A1(32'h00000012),
    .WRITE_WIDTH_A2(32'sh00000001),
    .WRITE_WIDTH_B1(32'h00000012),
    .WRITE_WIDTH_B2(32'sh00000001)
  ) \RAM.0.0  (
    .ADDR_A1({ addr, 4'h0 }),
    .ADDR_A2(14'hxxxx),
    .ADDR_B1({ addr, 4'h0 }),
    .ADDR_B2(14'hxxxx),
    .BE_A1(2'h0),
    .BE_A2(2'h0),
    .BE_B1({ _034_[15], _034_[15] }),
    .BE_B2(2'hx),
    .CLK_A1(clk),
    .CLK_A2(1'hx),
    .CLK_B1(clk),
    .CLK_B2(1'hx),
    .RDATA_A1({ _041_, _040_, _039_, _038_, _037_, _036_, _050_, _049_, _048_, _047_, _046_, _045_, _044_, _043_, _042_, _035_ }),
    .RDATA_A2({ _058_[15:1], _057_ }),
    .RDATA_B1(_059_[15:0]),
    .RDATA_B2(_060_[15:0]),
    .REN_A1(1'h1),
    .REN_A2(1'hx),
    .REN_B1(1'h0),
    .REN_B2(1'h0),
    .RPARITY_A1(_056_[17:16]),
    .RPARITY_A2(_058_[17:16]),
    .RPARITY_B1(_059_[17:16]),
    .RPARITY_B2(_060_[17:16]),
    .WDATA_A1(16'hxxxx),
    .WDATA_A2(16'hxxxx),
    .WDATA_B1(di),
    .WDATA_B2(16'hxxxx),
    .WEN_A1(1'h0),
    .WEN_A2(1'h0),
    .WEN_B1(_034_[15]),
    .WEN_B2(1'hx),
    .WPARITY_A1(2'hx),
    .WPARITY_A2(2'hx),
    .WPARITY_B1(2'hx),
    .WPARITY_B2(2'hx)
  );
  assign _034_[14:0] = { _034_[15], _034_[15], _034_[15], _034_[15], _034_[15], _034_[15], _034_[15], _034_[15], _034_[15], _034_[15], _034_[15], _034_[15], _034_[15], _034_[15], _034_[15] };
  assign _056_[15:0] = { _041_, _040_, _039_, _038_, _037_, _036_, _050_, _049_, _048_, _047_, _046_, _045_, _044_, _043_, _042_, _035_ };
  assign _058_[0] = _057_;
endmodule
