//
// Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
//
// On Sun Nov 24 23:30:16 IST 2024
//
//
// Ports:
// Name                         I/O  size props
// RDY_get_A                      O     1
// RDY_get_B                      O     1
// RDY_get_C                      O     1
// RDY_select_S1_or_S2            O     1 const
// start_MAC                      O    32
// RDY_start_MAC                  O     1
// get_MAC_result                 O    32
// RDY_get_MAC_result             O     1
// CLK                            I     1 clock
// RST_N                          I     1 reset
// get_A_input_A                  I    16
// get_B_input_B                  I    16
// get_C_input_C                  I    32
// select_S1_or_S2_mode           I     1
// EN_get_A                       I     1
// EN_get_B                       I     1
// EN_get_C                       I     1
// EN_select_S1_or_S2             I     1
// EN_start_MAC                   I     1
//
// Combinational paths from inputs to outputs:
//   (get_A_input_A,
//    get_B_input_B,
//    get_C_input_C,
//    select_S1_or_S2_mode,
//    EN_get_A,
//    EN_get_B,
//    EN_get_C,
//    EN_select_S1_or_S2) -> start_MAC
//   (select_S1_or_S2_mode,
//    EN_get_A,
//    EN_get_B,
//    EN_get_C,
//    EN_select_S1_or_S2) -> RDY_start_MAC
//   (select_S1_or_S2_mode, EN_select_S1_or_S2) -> get_MAC_result
//   EN_select_S1_or_S2 -> RDY_get_A
//   EN_select_S1_or_S2 -> RDY_get_B
//   EN_select_S1_or_S2 -> RDY_get_C
//   EN_select_S1_or_S2 -> RDY_get_MAC_result
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkMAC(CLK,
	     RST_N,

	     get_A_input_A,
	     EN_get_A,
	     RDY_get_A,

	     get_B_input_B,
	     EN_get_B,
	     RDY_get_B,

	     get_C_input_C,
	     EN_get_C,
	     RDY_get_C,

	     select_S1_or_S2_mode,
	     EN_select_S1_or_S2,
	     RDY_select_S1_or_S2,

	     EN_start_MAC,
	     start_MAC,
	     RDY_start_MAC,

	     get_MAC_result,
	     RDY_get_MAC_result);
  input  CLK;
  input  RST_N;

  // action method get_A
  input  [15 : 0] get_A_input_A;
  input  EN_get_A;
  output RDY_get_A;

  // action method get_B
  input  [15 : 0] get_B_input_B;
  input  EN_get_B;
  output RDY_get_B;

  // action method get_C
  input  [31 : 0] get_C_input_C;
  input  EN_get_C;
  output RDY_get_C;

  // action method select_S1_or_S2
  input  select_S1_or_S2_mode;
  input  EN_select_S1_or_S2;
  output RDY_select_S1_or_S2;

  // actionvalue method start_MAC
  input  EN_start_MAC;
  output [31 : 0] start_MAC;
  output RDY_start_MAC;

  // value method get_MAC_result
  output [31 : 0] get_MAC_result;
  output RDY_get_MAC_result;

  // signals for module outputs
  wire [31 : 0] get_MAC_result, start_MAC;
  wire RDY_get_A,
       RDY_get_B,
       RDY_get_C,
       RDY_get_MAC_result,
       RDY_select_S1_or_S2,
       RDY_start_MAC;

  // inlined wires
  wire reg_A_S1_whas,
       reg_A_S2_whas,
       reg_B_S1_whas,
       reg_B_S2_whas,
       reg_C_S1_whas,
       reg_C_S2_whas;

  // register mac_result_S1
  reg [31 : 0] mac_result_S1;
  wire [31 : 0] mac_result_S1_D_IN;
  wire mac_result_S1_EN;

  // register mac_result_S2
  reg [31 : 0] mac_result_S2;
  wire [31 : 0] mac_result_S2_D_IN;
  wire mac_result_S2_EN;

  // rule scheduling signals
  wire CAN_FIRE_get_A,
       CAN_FIRE_get_B,
       CAN_FIRE_get_C,
       CAN_FIRE_select_S1_or_S2,
       CAN_FIRE_start_MAC,
       WILL_FIRE_get_A,
       WILL_FIRE_get_B,
       WILL_FIRE_get_C,
       WILL_FIRE_select_S1_or_S2,
       WILL_FIRE_start_MAC;

  // remaining internal signals
  wire [31 : 0] IF_IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2__ETC__q14,
		IF_IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wg_ETC__q10,
		IF_IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wg_ETC__q11,
		IF_IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wg_ETC__q12,
		IF_IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wg_ETC__q6,
		IF_IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wg_ETC__q7,
		IF_IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wg_ETC__q8,
		IF_IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wg_ETC__q9,
		IF_IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__ETC__q13,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975,
		IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208,
		IF_abs_a622_BIT_0_THEN_1_ELSE_0__q4,
		_mac_result_S1__h790,
		_mac_result_S2__h799,
		_theResult____h1626,
		product__h1699,
		product__h1779,
		product__h2587,
		product__h3395,
		product__h4203,
		product__h5011,
		product__h5819,
		product__h6627,
		product__h7435;
  wire [30 : 0] IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67;
  wire [29 : 0] IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d299,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1090,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d471,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d602,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d973,
		IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1446;
  wire [27 : 0] IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d298,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1202,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d728,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d852,
		IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1445;
  wire [25 : 0] IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d297,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1088,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d469,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d600,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d971,
		IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1444;
  wire [23 : 0] IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d296,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1200,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d726,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d850,
		IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1443;
  wire [22 : 0] _theResult_____2_snd__h37443,
		final_mant__h37444,
		final_mant__h37561;
  wire [21 : 0] IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d295,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1086,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d467,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d598,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d969,
		IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1442;
  wire [19 : 0] IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d294,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1198,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d724,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d848,
		IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1441;
  wire [17 : 0] IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d293,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1084,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d465,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d596,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d967,
		IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1440;
  wire [15 : 0] IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d292,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1196,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d722,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d846,
		IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1439,
		IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d29,
		IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d32,
		IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d35,
		IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d38,
		IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d41,
		IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d44,
		IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d49,
		exp_sum___1__h37445,
		exp_sum__h37030,
		exp_sum__h37034,
		mant_product__h37222,
		mant_product__h37245,
		mant_product__h37268,
		mant_product__h37291,
		mant_product__h37314,
		mant_product__h37337,
		mant_product__h37360,
		x__h37463,
		x__h37465,
		y__h37466;
  wire [13 : 0] IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d291,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1082,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1195,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d463,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d594,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d965,
		IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1438;
  wire [11 : 0] IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d290,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1081,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1194,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d720,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d844,
		IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d964,
		IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1437;
  wire [9 : 0] IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d289,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1080,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1193,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d461,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d592,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d719,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d843,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d963,
	       IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1436;
  wire [7 : 0] IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d288,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1079,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d460,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d591,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d718,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d842,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d962,
	       IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1435,
	       IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__06_ETC___d316,
	       abs_a__h1622,
	       get_A_input_A_BITS_14_TO_7__q1,
	       get_A_input_A_BITS_7_TO_0__q2,
	       get_B_input_B_BITS_14_TO_7__q3,
	       get_B_input_B_BITS_7_TO_0__q5;
  wire [5 : 0] IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d287,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d459,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d590,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d717,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d841,
	       IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1434;
  wire [3 : 0] IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d286,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d458,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d589,
	       IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1433;
  wire [1 : 0] IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d285,
	       IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1432;
  wire a__h36534,
       reg_A_S2_whas_AND_reg_B_S2_whas__0_AND_reg_C_S_ETC___d1452,
       x__h11400,
       x__h11499,
       x__h11553,
       x__h11598,
       x__h11652,
       x__h11697,
       x__h11751,
       x__h11796,
       x__h11850,
       x__h11895,
       x__h11949,
       x__h11994,
       x__h12048,
       x__h12147,
       x__h14616,
       x__h14715,
       x__h14769,
       x__h14814,
       x__h14868,
       x__h14913,
       x__h14967,
       x__h15012,
       x__h15066,
       x__h15111,
       x__h15165,
       x__h15210,
       x__h15264,
       x__h15363,
       x__h17832,
       x__h17931,
       x__h17985,
       x__h18030,
       x__h18084,
       x__h18129,
       x__h18183,
       x__h18228,
       x__h18282,
       x__h18327,
       x__h18381,
       x__h18426,
       x__h18480,
       x__h18579,
       x__h21048,
       x__h21147,
       x__h21201,
       x__h21246,
       x__h21300,
       x__h21345,
       x__h21399,
       x__h21444,
       x__h21498,
       x__h21543,
       x__h21597,
       x__h21642,
       x__h21696,
       x__h21795,
       x__h24264,
       x__h24363,
       x__h24417,
       x__h24462,
       x__h24516,
       x__h24561,
       x__h24615,
       x__h24660,
       x__h24714,
       x__h24759,
       x__h24813,
       x__h24858,
       x__h24912,
       x__h25011,
       x__h27480,
       x__h27579,
       x__h27633,
       x__h27678,
       x__h27732,
       x__h27777,
       x__h27831,
       x__h27876,
       x__h27930,
       x__h27975,
       x__h28029,
       x__h28074,
       x__h28128,
       x__h28227,
       x__h30696,
       x__h30795,
       x__h30849,
       x__h30894,
       x__h30948,
       x__h30993,
       x__h31047,
       x__h31092,
       x__h31146,
       x__h31191,
       x__h31245,
       x__h31290,
       x__h31344,
       x__h31443,
       x__h33123,
       x__h33223,
       x__h33278,
       x__h33323,
       x__h33378,
       x__h33423,
       x__h33478,
       x__h33523,
       x__h33578,
       x__h33623,
       x__h33678,
       x__h33723,
       x__h33778,
       x__h33823,
       x__h33878,
       x__h33923,
       x__h33978,
       x__h34023,
       x__h34078,
       x__h34123,
       x__h34178,
       x__h34223,
       x__h34278,
       x__h34323,
       x__h34378,
       x__h34423,
       x__h34478,
       x__h34523,
       x__h34578,
       x__h34623,
       x__h34678,
       x__h34723,
       x__h34778,
       x__h34823,
       x__h34878,
       x__h34923,
       x__h34978,
       x__h35023,
       x__h35078,
       x__h35123,
       x__h35178,
       x__h35223,
       x__h35278,
       x__h35323,
       x__h35378,
       x__h35423,
       x__h35478,
       x__h35523,
       x__h35578,
       x__h35623,
       x__h35678,
       x__h35723,
       x__h35778,
       x__h35823,
       x__h35878,
       x__h35923,
       x__h35978,
       x__h36023,
       x__h36078,
       x__h36123,
       x__h36178,
       x__h37646,
       x__h37745,
       x__h37799,
       x__h37844,
       x__h37898,
       x__h37943,
       x__h37997,
       x__h38042,
       x__h38096,
       x__h38141,
       x__h38195,
       x__h38240,
       x__h38294,
       x__h38339,
       x__h38393,
       x__h38438,
       x__h38492,
       x__h38537,
       x__h38591,
       x__h38636,
       x__h38690,
       x__h38735,
       x__h38789,
       x__h38834,
       x__h38888,
       x__h38933,
       x__h38987,
       x__h39032,
       x__h39086,
       x__h39131,
       x__h39185,
       x__h39230,
       x__h39284,
       x__h39329,
       x__h39383,
       x__h39428,
       x__h39482,
       x__h39527,
       x__h39581,
       x__h39626,
       x__h39680,
       x__h39725,
       x__h39779,
       x__h39824,
       x__h39878,
       x__h39923,
       x__h39977,
       x__h40022,
       x__h40076,
       x__h40121,
       x__h40175,
       x__h40220,
       x__h40274,
       x__h40319,
       x__h40373,
       x__h40418,
       x__h40472,
       x__h40517,
       x__h40571,
       x__h40616,
       x__h40670,
       y__h11401,
       y__h11500,
       y__h11554,
       y__h11599,
       y__h11653,
       y__h11698,
       y__h11752,
       y__h11797,
       y__h11851,
       y__h11896,
       y__h11950,
       y__h11995,
       y__h12049,
       y__h12094,
       y__h12148,
       y__h12247,
       y__h12346,
       y__h12445,
       y__h12544,
       y__h12643,
       y__h12742,
       y__h12841,
       y__h12940,
       y__h13039,
       y__h13138,
       y__h13237,
       y__h13336,
       y__h13435,
       y__h13534,
       y__h13633,
       y__h13732,
       y__h13831,
       y__h13930,
       y__h14029,
       y__h14128,
       y__h14227,
       y__h14272,
       y__h14617,
       y__h14716,
       y__h14770,
       y__h14815,
       y__h14869,
       y__h14914,
       y__h14968,
       y__h15013,
       y__h15067,
       y__h15112,
       y__h15166,
       y__h15211,
       y__h15265,
       y__h15310,
       y__h15364,
       y__h15463,
       y__h15562,
       y__h15661,
       y__h15760,
       y__h15859,
       y__h15958,
       y__h16057,
       y__h16156,
       y__h16255,
       y__h16354,
       y__h16453,
       y__h16552,
       y__h16651,
       y__h16750,
       y__h16849,
       y__h16948,
       y__h17047,
       y__h17146,
       y__h17245,
       y__h17344,
       y__h17389,
       y__h17833,
       y__h17932,
       y__h17986,
       y__h18031,
       y__h18085,
       y__h18130,
       y__h18184,
       y__h18229,
       y__h18283,
       y__h18328,
       y__h18382,
       y__h18427,
       y__h18481,
       y__h18526,
       y__h18580,
       y__h18679,
       y__h18778,
       y__h18877,
       y__h18976,
       y__h19075,
       y__h19174,
       y__h19273,
       y__h19372,
       y__h19471,
       y__h19570,
       y__h19669,
       y__h19768,
       y__h19867,
       y__h19966,
       y__h20065,
       y__h20164,
       y__h20263,
       y__h20362,
       y__h20461,
       y__h20506,
       y__h21049,
       y__h21148,
       y__h21202,
       y__h21247,
       y__h21301,
       y__h21346,
       y__h21400,
       y__h21445,
       y__h21499,
       y__h21544,
       y__h21598,
       y__h21643,
       y__h21697,
       y__h21742,
       y__h21796,
       y__h21895,
       y__h21994,
       y__h22093,
       y__h22192,
       y__h22291,
       y__h22390,
       y__h22489,
       y__h22588,
       y__h22687,
       y__h22786,
       y__h22885,
       y__h22984,
       y__h23083,
       y__h23182,
       y__h23281,
       y__h23380,
       y__h23479,
       y__h23578,
       y__h23623,
       y__h24265,
       y__h24364,
       y__h24418,
       y__h24463,
       y__h24517,
       y__h24562,
       y__h24616,
       y__h24661,
       y__h24715,
       y__h24760,
       y__h24814,
       y__h24859,
       y__h24913,
       y__h24958,
       y__h25012,
       y__h25111,
       y__h25210,
       y__h25309,
       y__h25408,
       y__h25507,
       y__h25606,
       y__h25705,
       y__h25804,
       y__h25903,
       y__h26002,
       y__h26101,
       y__h26200,
       y__h26299,
       y__h26398,
       y__h26497,
       y__h26596,
       y__h26695,
       y__h26740,
       y__h27481,
       y__h27580,
       y__h27634,
       y__h27679,
       y__h27733,
       y__h27778,
       y__h27832,
       y__h27877,
       y__h27931,
       y__h27976,
       y__h28030,
       y__h28075,
       y__h28129,
       y__h28174,
       y__h28228,
       y__h28327,
       y__h28426,
       y__h28525,
       y__h28624,
       y__h28723,
       y__h28822,
       y__h28921,
       y__h29020,
       y__h29119,
       y__h29218,
       y__h29317,
       y__h29416,
       y__h29515,
       y__h29614,
       y__h29713,
       y__h29812,
       y__h29857,
       y__h30697,
       y__h30796,
       y__h30850,
       y__h30895,
       y__h30949,
       y__h30994,
       y__h31048,
       y__h31093,
       y__h31147,
       y__h31192,
       y__h31246,
       y__h31291,
       y__h31345,
       y__h31390,
       y__h31444,
       y__h31543,
       y__h31642,
       y__h31741,
       y__h31840,
       y__h31939,
       y__h32038,
       y__h32137,
       y__h32236,
       y__h32335,
       y__h32434,
       y__h32533,
       y__h32632,
       y__h32731,
       y__h32830,
       y__h32929,
       y__h32974,
       y__h33124,
       y__h33224,
       y__h33279,
       y__h33324,
       y__h33379,
       y__h33424,
       y__h33479,
       y__h33524,
       y__h33579,
       y__h33624,
       y__h33679,
       y__h33724,
       y__h33779,
       y__h33824,
       y__h33879,
       y__h33924,
       y__h33979,
       y__h34024,
       y__h34079,
       y__h34124,
       y__h34179,
       y__h34224,
       y__h34279,
       y__h34324,
       y__h34379,
       y__h34424,
       y__h34479,
       y__h34524,
       y__h34579,
       y__h34624,
       y__h34679,
       y__h34724,
       y__h34779,
       y__h34824,
       y__h34879,
       y__h34924,
       y__h34979,
       y__h35024,
       y__h35079,
       y__h35124,
       y__h35179,
       y__h35224,
       y__h35279,
       y__h35324,
       y__h35379,
       y__h35424,
       y__h35479,
       y__h35524,
       y__h35579,
       y__h35624,
       y__h35679,
       y__h35724,
       y__h35779,
       y__h35824,
       y__h35879,
       y__h35924,
       y__h35979,
       y__h36024,
       y__h36079,
       y__h36124,
       y__h36179,
       y__h37647,
       y__h37746,
       y__h37800,
       y__h37845,
       y__h37899,
       y__h37944,
       y__h37998,
       y__h38043,
       y__h38097,
       y__h38142,
       y__h38196,
       y__h38241,
       y__h38295,
       y__h38340,
       y__h38394,
       y__h38439,
       y__h38493,
       y__h38538,
       y__h38592,
       y__h38637,
       y__h38691,
       y__h38736,
       y__h38790,
       y__h38835,
       y__h38889,
       y__h38934,
       y__h38988,
       y__h39033,
       y__h39087,
       y__h39132,
       y__h39186,
       y__h39231,
       y__h39285,
       y__h39330,
       y__h39384,
       y__h39429,
       y__h39483,
       y__h39528,
       y__h39582,
       y__h39627,
       y__h39681,
       y__h39726,
       y__h39780,
       y__h39825,
       y__h39879,
       y__h39924,
       y__h39978,
       y__h40023,
       y__h40077,
       y__h40122,
       y__h40176,
       y__h40221,
       y__h40275,
       y__h40320,
       y__h40374,
       y__h40419,
       y__h40473,
       y__h40518,
       y__h40572,
       y__h40617,
       y__h40671;

  // action method get_A
  assign RDY_get_A = EN_select_S1_or_S2 ;
  assign CAN_FIRE_get_A = EN_select_S1_or_S2 ;
  assign WILL_FIRE_get_A = EN_get_A ;

  // action method get_B
  assign RDY_get_B = EN_select_S1_or_S2 ;
  assign CAN_FIRE_get_B = EN_select_S1_or_S2 ;
  assign WILL_FIRE_get_B = EN_get_B ;

  // action method get_C
  assign RDY_get_C = EN_select_S1_or_S2 ;
  assign CAN_FIRE_get_C = EN_select_S1_or_S2 ;
  assign WILL_FIRE_get_C = EN_get_C ;

  // action method select_S1_or_S2
  assign RDY_select_S1_or_S2 = 1'd1 ;
  assign CAN_FIRE_select_S1_or_S2 = 1'd1 ;
  assign WILL_FIRE_select_S1_or_S2 = EN_select_S1_or_S2 ;

  // actionvalue method start_MAC
  assign start_MAC =
	     select_S1_or_S2_mode ?
	       _mac_result_S2__h799 :
	       _mac_result_S1__h790 ;
  assign RDY_start_MAC =
	     EN_select_S1_or_S2 &&
	     reg_A_S2_whas_AND_reg_B_S2_whas__0_AND_reg_C_S_ETC___d1452 ;
  assign CAN_FIRE_start_MAC =
	     EN_select_S1_or_S2 &&
	     reg_A_S2_whas_AND_reg_B_S2_whas__0_AND_reg_C_S_ETC___d1452 ;
  assign WILL_FIRE_start_MAC = EN_start_MAC ;

  // value method get_MAC_result
  assign get_MAC_result =
	     select_S1_or_S2_mode ? mac_result_S2 : mac_result_S1 ;
  assign RDY_get_MAC_result = EN_select_S1_or_S2 ;

  // inlined wires
  assign reg_A_S1_whas = EN_get_A && !select_S1_or_S2_mode ;
  assign reg_B_S1_whas = EN_get_B && !select_S1_or_S2_mode ;
  assign reg_C_S1_whas = EN_get_C && !select_S1_or_S2_mode ;
  assign reg_A_S2_whas = EN_get_A && select_S1_or_S2_mode ;
  assign reg_B_S2_whas = EN_get_B && select_S1_or_S2_mode ;
  assign reg_C_S2_whas = EN_get_C && select_S1_or_S2_mode ;

  // register mac_result_S1
  assign mac_result_S1_D_IN = _mac_result_S1__h790 ;
  assign mac_result_S1_EN = EN_start_MAC && !select_S1_or_S2_mode ;

  // register mac_result_S2
  assign mac_result_S2_D_IN = _mac_result_S2__h799 ;
  assign mac_result_S2_EN = EN_start_MAC && select_S1_or_S2_mode ;

  // remaining internal signals
  assign IF_IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2__ETC__q14 =
	     (IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[0] ^
	      get_C_input_C[0]) ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wg_ETC__q10 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wg_ETC__q11 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wg_ETC__q12 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wg_ETC__q6 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wg_ETC__q7 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wg_ETC__q8 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wg_ETC__q9 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d285 =
	     { x__h37646 ^ y__h37647,
	       IF_IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2__ETC__q14[0] } ;
  assign IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d286 =
	     { x__h37844 ^ y__h37845,
	       x__h37745 ^ y__h37746,
	       IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d285 } ;
  assign IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d287 =
	     { x__h38042 ^ y__h38043,
	       x__h37943 ^ y__h37944,
	       IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d286 } ;
  assign IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d288 =
	     { x__h38240 ^ y__h38241,
	       x__h38141 ^ y__h38142,
	       IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d287 } ;
  assign IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d289 =
	     { x__h38438 ^ y__h38439,
	       x__h38339 ^ y__h38340,
	       IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d288 } ;
  assign IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d290 =
	     { x__h38636 ^ y__h38637,
	       x__h38537 ^ y__h38538,
	       IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d289 } ;
  assign IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d291 =
	     { x__h38834 ^ y__h38835,
	       x__h38735 ^ y__h38736,
	       IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d290 } ;
  assign IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d292 =
	     { x__h39032 ^ y__h39033,
	       x__h38933 ^ y__h38934,
	       IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d291 } ;
  assign IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d293 =
	     { x__h39230 ^ y__h39231,
	       x__h39131 ^ y__h39132,
	       IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d292 } ;
  assign IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d294 =
	     { x__h39428 ^ y__h39429,
	       x__h39329 ^ y__h39330,
	       IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d293 } ;
  assign IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d295 =
	     { x__h39626 ^ y__h39627,
	       x__h39527 ^ y__h39528,
	       IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d294 } ;
  assign IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d296 =
	     { x__h39824 ^ y__h39825,
	       x__h39725 ^ y__h39726,
	       IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d295 } ;
  assign IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d297 =
	     { x__h40022 ^ y__h40023,
	       x__h39923 ^ y__h39924,
	       IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d296 } ;
  assign IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d298 =
	     { x__h40220 ^ y__h40221,
	       x__h40121 ^ y__h40122,
	       IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d297 } ;
  assign IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d299 =
	     { x__h40418 ^ y__h40419,
	       x__h40319 ^ y__h40320,
	       IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d298 } ;
  assign IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67 =
	     (exp_sum__h37034 <= 16'd255) ?
	       { exp_sum__h37034[7:0], _theResult_____2_snd__h37443 } :
	       31'h7F800000 ;
  assign IF_IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__ETC__q13 =
	     (IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[0] ^
	      get_C_input_C[0]) ?
	       32'd1 :
	       32'd0 ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1079 =
	     { x__h27480 ^ y__h27481,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[6] ^
	       abs_a__h1622[0],
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[5:1],
	       IF_IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wg_ETC__q11[0] } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1080 =
	     { x__h27678 ^ y__h27679,
	       x__h27579 ^ y__h27580,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1079 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1081 =
	     { x__h27876 ^ y__h27877,
	       x__h27777 ^ y__h27778,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1080 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1082 =
	     { x__h28074 ^ y__h28075,
	       x__h27975 ^ y__h27976,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1081 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1084 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[17] ^
	       y__h28525,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[16] ^
	       y__h28426,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[15] ^
	       y__h28327,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[14] ^
	       y__h28174,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1082 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1086 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[21] ^
	       y__h28921,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[20] ^
	       y__h28822,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[19] ^
	       y__h28723,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[18] ^
	       y__h28624,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1084 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1088 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[25] ^
	       y__h29317,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[24] ^
	       y__h29218,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[23] ^
	       y__h29119,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[22] ^
	       y__h29020,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1086 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1090 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[29] ^
	       y__h29713,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[28] ^
	       y__h29614,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[27] ^
	       y__h29515,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[26] ^
	       y__h29416,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1088 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092 =
	     IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__06_ETC___d316[6] ?
	       product__h2587 :
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975 ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1193 =
	     { x__h30795 ^ y__h30796,
	       x__h30696 ^ y__h30697,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[7] ^
	       abs_a__h1622[0],
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[6:1],
	       IF_IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wg_ETC__q12[0] } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1194 =
	     { x__h30993 ^ y__h30994,
	       x__h30894 ^ y__h30895,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1193 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1195 =
	     { x__h31191 ^ y__h31192,
	       x__h31092 ^ y__h31093,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1194 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1196 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[15] ^
	       y__h31390,
	       x__h31290 ^ y__h31291,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1195 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1198 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[19] ^
	       y__h31840,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[18] ^
	       y__h31741,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[17] ^
	       y__h31642,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[16] ^
	       y__h31543,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1196 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1200 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[23] ^
	       y__h32236,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[22] ^
	       y__h32137,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[21] ^
	       y__h32038,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[20] ^
	       y__h31939,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1198 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1202 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[27] ^
	       y__h32632,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[26] ^
	       y__h32533,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[25] ^
	       y__h32434,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[24] ^
	       y__h32335,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1200 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333 =
	     IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__06_ETC___d316[0] ?
	       product__h7435 :
	       32'd0 ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d458 =
	     { x__h11499 ^ y__h11500,
	       x__h11400 ^ y__h11401,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[1] ^
	       abs_a__h1622[0],
	       IF_IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wg_ETC__q6[0] } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d459 =
	     { x__h11697 ^ y__h11698,
	       x__h11598 ^ y__h11599,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d458 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d460 =
	     { x__h11895 ^ y__h11896,
	       x__h11796 ^ y__h11797,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d459 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d461 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[9] ^
	       y__h12094,
	       x__h11994 ^ y__h11995,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d460 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d463 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[13] ^
	       y__h12544,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[12] ^
	       y__h12445,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[11] ^
	       y__h12346,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[10] ^
	       y__h12247,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d461 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d465 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[17] ^
	       y__h12940,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[16] ^
	       y__h12841,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[15] ^
	       y__h12742,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[14] ^
	       y__h12643,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d463 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d467 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[21] ^
	       y__h13336,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[20] ^
	       y__h13237,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[19] ^
	       y__h13138,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[18] ^
	       y__h13039,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d465 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d469 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[25] ^
	       y__h13732,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[24] ^
	       y__h13633,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[23] ^
	       y__h13534,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[22] ^
	       y__h13435,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d467 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d471 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[29] ^
	       y__h14128,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[28] ^
	       y__h14029,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[27] ^
	       y__h13930,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[26] ^
	       y__h13831,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d469 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473 =
	     IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__06_ETC___d316[1] ?
	       product__h6627 :
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333 ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d589 =
	     { x__h14616 ^ y__h14617,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[2] ^
	       abs_a__h1622[0],
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[1],
	       IF_IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wg_ETC__q7[0] } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d590 =
	     { x__h14814 ^ y__h14815,
	       x__h14715 ^ y__h14716,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d589 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d591 =
	     { x__h15012 ^ y__h15013,
	       x__h14913 ^ y__h14914,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d590 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d592 =
	     { x__h15210 ^ y__h15211,
	       x__h15111 ^ y__h15112,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d591 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d594 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[13] ^
	       y__h15661,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[12] ^
	       y__h15562,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[11] ^
	       y__h15463,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[10] ^
	       y__h15310,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d592 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d596 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[17] ^
	       y__h16057,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[16] ^
	       y__h15958,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[15] ^
	       y__h15859,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[14] ^
	       y__h15760,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d594 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d598 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[21] ^
	       y__h16453,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[20] ^
	       y__h16354,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[19] ^
	       y__h16255,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[18] ^
	       y__h16156,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d596 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d600 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[25] ^
	       y__h16849,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[24] ^
	       y__h16750,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[23] ^
	       y__h16651,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[22] ^
	       y__h16552,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d598 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d602 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[29] ^
	       y__h17245,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[28] ^
	       y__h17146,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[27] ^
	       y__h17047,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[26] ^
	       y__h16948,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d600 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604 =
	     IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__06_ETC___d316[2] ?
	       product__h5819 :
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473 ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d717 =
	     { x__h17931 ^ y__h17932,
	       x__h17832 ^ y__h17833,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[3] ^
	       abs_a__h1622[0],
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[2:1],
	       IF_IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wg_ETC__q8[0] } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d718 =
	     { x__h18129 ^ y__h18130,
	       x__h18030 ^ y__h18031,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d717 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d719 =
	     { x__h18327 ^ y__h18328,
	       x__h18228 ^ y__h18229,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d718 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d720 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[11] ^
	       y__h18526,
	       x__h18426 ^ y__h18427,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d719 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d722 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[15] ^
	       y__h18976,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[14] ^
	       y__h18877,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[13] ^
	       y__h18778,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[12] ^
	       y__h18679,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d720 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d724 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[19] ^
	       y__h19372,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[18] ^
	       y__h19273,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[17] ^
	       y__h19174,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[16] ^
	       y__h19075,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d722 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d726 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[23] ^
	       y__h19768,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[22] ^
	       y__h19669,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[21] ^
	       y__h19570,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[20] ^
	       y__h19471,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d724 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d728 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[27] ^
	       y__h20164,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[26] ^
	       y__h20065,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[25] ^
	       y__h19966,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[24] ^
	       y__h19867,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d726 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731 =
	     IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__06_ETC___d316[3] ?
	       product__h5011 :
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604 ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d841 =
	     { x__h21048 ^ y__h21049,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[4] ^
	       abs_a__h1622[0],
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[3:1],
	       IF_IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wg_ETC__q9[0] } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d842 =
	     { x__h21246 ^ y__h21247,
	       x__h21147 ^ y__h21148,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d841 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d843 =
	     { x__h21444 ^ y__h21445,
	       x__h21345 ^ y__h21346,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d842 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d844 =
	     { x__h21642 ^ y__h21643,
	       x__h21543 ^ y__h21544,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d843 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d846 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[15] ^
	       y__h22093,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[14] ^
	       y__h21994,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[13] ^
	       y__h21895,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[12] ^
	       y__h21742,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d844 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d848 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[19] ^
	       y__h22489,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[18] ^
	       y__h22390,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[17] ^
	       y__h22291,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[16] ^
	       y__h22192,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d846 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d850 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[23] ^
	       y__h22885,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[22] ^
	       y__h22786,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[21] ^
	       y__h22687,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[20] ^
	       y__h22588,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d848 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d852 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[27] ^
	       y__h23281,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[26] ^
	       y__h23182,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[25] ^
	       y__h23083,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[24] ^
	       y__h22984,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d850 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855 =
	     IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__06_ETC___d316[4] ?
	       product__h4203 :
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731 ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d962 =
	     { x__h24363 ^ y__h24364,
	       x__h24264 ^ y__h24265,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[5] ^
	       abs_a__h1622[0],
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[4:1],
	       IF_IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wg_ETC__q10[0] } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d963 =
	     { x__h24561 ^ y__h24562,
	       x__h24462 ^ y__h24463,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d962 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d964 =
	     { x__h24759 ^ y__h24760,
	       x__h24660 ^ y__h24661,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d963 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d965 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[13] ^
	       y__h24958,
	       x__h24858 ^ y__h24859,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d964 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d967 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[17] ^
	       y__h25408,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[16] ^
	       y__h25309,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[15] ^
	       y__h25210,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[14] ^
	       y__h25111,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d965 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d969 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[21] ^
	       y__h25804,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[20] ^
	       y__h25705,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[19] ^
	       y__h25606,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[18] ^
	       y__h25507,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d967 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d971 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[25] ^
	       y__h26200,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[24] ^
	       y__h26101,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[23] ^
	       y__h26002,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[22] ^
	       y__h25903,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d969 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d973 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[29] ^
	       y__h26596,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[28] ^
	       y__h26497,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[27] ^
	       y__h26398,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[26] ^
	       y__h26299,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d971 } ;
  assign IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975 =
	     IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__06_ETC___d316[5] ?
	       product__h3395 :
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855 ;
  assign IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208 =
	     (get_A_input_A_BITS_7_TO_0__q2[7] &&
	      !get_B_input_B_BITS_7_TO_0__q5[7] ||
	      !get_A_input_A_BITS_7_TO_0__q2[7] &&
	      get_B_input_B_BITS_7_TO_0__q5[7]) ?
	       product__h1699 :
	       _theResult____h1626 ;
  assign IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1432 =
	     { x__h33123 ^ y__h33124,
	       IF_IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__ETC__q13[0] } ;
  assign IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1433 =
	     { x__h33323 ^ y__h33324,
	       x__h33223 ^ y__h33224,
	       IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1432 } ;
  assign IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1434 =
	     { x__h33523 ^ y__h33524,
	       x__h33423 ^ y__h33424,
	       IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1433 } ;
  assign IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1435 =
	     { x__h33723 ^ y__h33724,
	       x__h33623 ^ y__h33624,
	       IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1434 } ;
  assign IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1436 =
	     { x__h33923 ^ y__h33924,
	       x__h33823 ^ y__h33824,
	       IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1435 } ;
  assign IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1437 =
	     { x__h34123 ^ y__h34124,
	       x__h34023 ^ y__h34024,
	       IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1436 } ;
  assign IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1438 =
	     { x__h34323 ^ y__h34324,
	       x__h34223 ^ y__h34224,
	       IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1437 } ;
  assign IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1439 =
	     { x__h34523 ^ y__h34524,
	       x__h34423 ^ y__h34424,
	       IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1438 } ;
  assign IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1440 =
	     { x__h34723 ^ y__h34724,
	       x__h34623 ^ y__h34624,
	       IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1439 } ;
  assign IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1441 =
	     { x__h34923 ^ y__h34924,
	       x__h34823 ^ y__h34824,
	       IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1440 } ;
  assign IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1442 =
	     { x__h35123 ^ y__h35124,
	       x__h35023 ^ y__h35024,
	       IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1441 } ;
  assign IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1443 =
	     { x__h35323 ^ y__h35324,
	       x__h35223 ^ y__h35224,
	       IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1442 } ;
  assign IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1444 =
	     { x__h35523 ^ y__h35524,
	       x__h35423 ^ y__h35424,
	       IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1443 } ;
  assign IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1445 =
	     { x__h35723 ^ y__h35724,
	       x__h35623 ^ y__h35624,
	       IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1444 } ;
  assign IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1446 =
	     { x__h35923 ^ y__h35924,
	       x__h35823 ^ y__h35824,
	       IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1445 } ;
  assign IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__06_ETC___d316 =
	     get_B_input_B_BITS_7_TO_0__q5[7] ?
	       ~get_B_input_B[7:0] + 8'd1 :
	       get_B_input_B[7:0] ;
  assign IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d29 =
	     get_B_input_B[0] ? mant_product__h37360 : 16'd0 ;
  assign IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d32 =
	     get_B_input_B[1] ?
	       mant_product__h37337 :
	       IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d29 ;
  assign IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d35 =
	     get_B_input_B[2] ?
	       mant_product__h37314 :
	       IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d32 ;
  assign IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d38 =
	     get_B_input_B[3] ?
	       mant_product__h37291 :
	       IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d35 ;
  assign IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d41 =
	     get_B_input_B[4] ?
	       mant_product__h37268 :
	       IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d38 ;
  assign IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d44 =
	     get_B_input_B[5] ?
	       mant_product__h37245 :
	       IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d41 ;
  assign IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d49 =
	     (get_B_input_B[6] ?
		mant_product__h37222 :
		IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d44) +
	     { 2'd1, get_A_input_A[6:0], 7'd0 } ;
  assign IF_abs_a622_BIT_0_THEN_1_ELSE_0__q4 =
	     abs_a__h1622[0] ? 32'd1 : 32'd0 ;
  assign _mac_result_S1__h790 =
	     { x__h36123 ^ y__h36124,
	       x__h36023 ^ y__h36024,
	       IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1446 } ;
  assign _mac_result_S2__h799 =
	     { x__h40616 ^ y__h40617,
	       x__h40517 ^ y__h40518,
	       IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d299 } ;
  assign _theResult_____2_snd__h37443 =
	     IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d49[15] ?
	       final_mant__h37444 :
	       final_mant__h37561 ;
  assign _theResult____h1626 =
	     IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__06_ETC___d316[7] ?
	       product__h1779 :
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092 ;
  assign a__h36534 = get_A_input_A[15] ^ get_B_input_B[15] ;
  assign abs_a__h1622 =
	     get_A_input_A_BITS_7_TO_0__q2[7] ?
	       ~get_A_input_A[7:0] + 8'd1 :
	       get_A_input_A[7:0] ;
  assign exp_sum___1__h37445 = exp_sum__h37030 + 16'd1 ;
  assign exp_sum__h37030 = x__h37463 - 16'd127 ;
  assign exp_sum__h37034 =
	     IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d49[15] ?
	       exp_sum___1__h37445 :
	       exp_sum__h37030 ;
  assign final_mant__h37444 =
	     { IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d49[14:0],
	       8'b0 } ;
  assign final_mant__h37561 =
	     { IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d49[13:0],
	       9'b0 } ;
  assign get_A_input_A_BITS_14_TO_7__q1 = get_A_input_A[14:7] ;
  assign get_A_input_A_BITS_7_TO_0__q2 = get_A_input_A[7:0] ;
  assign get_B_input_B_BITS_14_TO_7__q3 = get_B_input_B[14:7] ;
  assign get_B_input_B_BITS_7_TO_0__q5 = get_B_input_B[7:0] ;
  assign mant_product__h37222 =
	     IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d44 +
	     { 3'd1, get_A_input_A[6:0], 6'd0 } ;
  assign mant_product__h37245 =
	     IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d41 +
	     { 4'd1, get_A_input_A[6:0], 5'd0 } ;
  assign mant_product__h37268 =
	     IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d38 +
	     { 5'd1, get_A_input_A[6:0], 4'd0 } ;
  assign mant_product__h37291 =
	     IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d35 +
	     { 6'd1, get_A_input_A[6:0], 3'd0 } ;
  assign mant_product__h37314 =
	     IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d32 +
	     { 7'd1, get_A_input_A[6:0], 2'd0 } ;
  assign mant_product__h37337 =
	     IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wget__1_E_ETC___d29 +
	     { 8'd1, get_A_input_A[6:0], 1'd0 } ;
  assign mant_product__h37360 = { 9'd1, get_A_input_A[6:0] } ;
  assign product__h1699 = ~_theResult____h1626 + 32'd1 ;
  assign product__h1779 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[31] ^
	       y__h32974,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[30] ^
	       y__h32929,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[29] ^
	       y__h32830,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[28] ^
	       y__h32731,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1202 } ;
  assign product__h2587 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[31] ^
	       y__h29857,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[30] ^
	       y__h29812,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1090 } ;
  assign product__h3395 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[31] ^
	       y__h26740,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[30] ^
	       y__h26695,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d973 } ;
  assign product__h4203 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[31] ^
	       y__h23623,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[30] ^
	       y__h23578,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[29] ^
	       y__h23479,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[28] ^
	       y__h23380,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d852 } ;
  assign product__h5011 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[31] ^
	       y__h20506,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[30] ^
	       y__h20461,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[29] ^
	       y__h20362,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[28] ^
	       y__h20263,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d728 } ;
  assign product__h5819 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[31] ^
	       y__h17389,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[30] ^
	       y__h17344,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d602 } ;
  assign product__h6627 =
	     { IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[31] ^
	       y__h14272,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[30] ^
	       y__h14227,
	       IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d471 } ;
  assign product__h7435 =
	     { 24'd0,
	       abs_a__h1622[7:1],
	       IF_abs_a622_BIT_0_THEN_1_ELSE_0__q4[0] } ;
  assign reg_A_S2_whas_AND_reg_B_S2_whas__0_AND_reg_C_S_ETC___d1452 =
	     reg_A_S2_whas && reg_B_S2_whas && reg_C_S2_whas &&
	     reg_A_S1_whas &&
	     reg_B_S1_whas &&
	     reg_C_S1_whas ;
  assign x__h11400 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[2] ^
	     abs_a__h1622[1] ;
  assign x__h11499 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[3] ^
	     abs_a__h1622[2] ;
  assign x__h11553 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[2] &
	     abs_a__h1622[1] ;
  assign x__h11598 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[4] ^
	     abs_a__h1622[3] ;
  assign x__h11652 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[3] &
	     abs_a__h1622[2] ;
  assign x__h11697 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[5] ^
	     abs_a__h1622[4] ;
  assign x__h11751 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[4] &
	     abs_a__h1622[3] ;
  assign x__h11796 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[6] ^
	     abs_a__h1622[5] ;
  assign x__h11850 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[5] &
	     abs_a__h1622[4] ;
  assign x__h11895 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[7] ^
	     abs_a__h1622[6] ;
  assign x__h11949 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[6] &
	     abs_a__h1622[5] ;
  assign x__h11994 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[8] ^
	     abs_a__h1622[7] ;
  assign x__h12048 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[7] &
	     abs_a__h1622[6] ;
  assign x__h12147 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[8] &
	     abs_a__h1622[7] ;
  assign x__h14616 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[3] ^
	     abs_a__h1622[1] ;
  assign x__h14715 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[4] ^
	     abs_a__h1622[2] ;
  assign x__h14769 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[3] &
	     abs_a__h1622[1] ;
  assign x__h14814 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[5] ^
	     abs_a__h1622[3] ;
  assign x__h14868 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[4] &
	     abs_a__h1622[2] ;
  assign x__h14913 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[6] ^
	     abs_a__h1622[4] ;
  assign x__h14967 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[5] &
	     abs_a__h1622[3] ;
  assign x__h15012 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[7] ^
	     abs_a__h1622[5] ;
  assign x__h15066 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[6] &
	     abs_a__h1622[4] ;
  assign x__h15111 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[8] ^
	     abs_a__h1622[6] ;
  assign x__h15165 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[7] &
	     abs_a__h1622[5] ;
  assign x__h15210 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[9] ^
	     abs_a__h1622[7] ;
  assign x__h15264 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[8] &
	     abs_a__h1622[6] ;
  assign x__h15363 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[9] &
	     abs_a__h1622[7] ;
  assign x__h17832 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[4] ^
	     abs_a__h1622[1] ;
  assign x__h17931 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[5] ^
	     abs_a__h1622[2] ;
  assign x__h17985 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[4] &
	     abs_a__h1622[1] ;
  assign x__h18030 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[6] ^
	     abs_a__h1622[3] ;
  assign x__h18084 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[5] &
	     abs_a__h1622[2] ;
  assign x__h18129 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[7] ^
	     abs_a__h1622[4] ;
  assign x__h18183 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[6] &
	     abs_a__h1622[3] ;
  assign x__h18228 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[8] ^
	     abs_a__h1622[5] ;
  assign x__h18282 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[7] &
	     abs_a__h1622[4] ;
  assign x__h18327 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[9] ^
	     abs_a__h1622[6] ;
  assign x__h18381 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[8] &
	     abs_a__h1622[5] ;
  assign x__h18426 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[10] ^
	     abs_a__h1622[7] ;
  assign x__h18480 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[9] &
	     abs_a__h1622[6] ;
  assign x__h18579 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[10] &
	     abs_a__h1622[7] ;
  assign x__h21048 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[5] ^
	     abs_a__h1622[1] ;
  assign x__h21147 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[6] ^
	     abs_a__h1622[2] ;
  assign x__h21201 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[5] &
	     abs_a__h1622[1] ;
  assign x__h21246 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[7] ^
	     abs_a__h1622[3] ;
  assign x__h21300 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[6] &
	     abs_a__h1622[2] ;
  assign x__h21345 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[8] ^
	     abs_a__h1622[4] ;
  assign x__h21399 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[7] &
	     abs_a__h1622[3] ;
  assign x__h21444 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[9] ^
	     abs_a__h1622[5] ;
  assign x__h21498 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[8] &
	     abs_a__h1622[4] ;
  assign x__h21543 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[10] ^
	     abs_a__h1622[6] ;
  assign x__h21597 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[9] &
	     abs_a__h1622[5] ;
  assign x__h21642 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[11] ^
	     abs_a__h1622[7] ;
  assign x__h21696 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[10] &
	     abs_a__h1622[6] ;
  assign x__h21795 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[11] &
	     abs_a__h1622[7] ;
  assign x__h24264 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[6] ^
	     abs_a__h1622[1] ;
  assign x__h24363 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[7] ^
	     abs_a__h1622[2] ;
  assign x__h24417 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[6] &
	     abs_a__h1622[1] ;
  assign x__h24462 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[8] ^
	     abs_a__h1622[3] ;
  assign x__h24516 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[7] &
	     abs_a__h1622[2] ;
  assign x__h24561 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[9] ^
	     abs_a__h1622[4] ;
  assign x__h24615 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[8] &
	     abs_a__h1622[3] ;
  assign x__h24660 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[10] ^
	     abs_a__h1622[5] ;
  assign x__h24714 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[9] &
	     abs_a__h1622[4] ;
  assign x__h24759 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[11] ^
	     abs_a__h1622[6] ;
  assign x__h24813 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[10] &
	     abs_a__h1622[5] ;
  assign x__h24858 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[12] ^
	     abs_a__h1622[7] ;
  assign x__h24912 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[11] &
	     abs_a__h1622[6] ;
  assign x__h25011 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[12] &
	     abs_a__h1622[7] ;
  assign x__h27480 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[7] ^
	     abs_a__h1622[1] ;
  assign x__h27579 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[8] ^
	     abs_a__h1622[2] ;
  assign x__h27633 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[7] &
	     abs_a__h1622[1] ;
  assign x__h27678 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[9] ^
	     abs_a__h1622[3] ;
  assign x__h27732 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[8] &
	     abs_a__h1622[2] ;
  assign x__h27777 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[10] ^
	     abs_a__h1622[4] ;
  assign x__h27831 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[9] &
	     abs_a__h1622[3] ;
  assign x__h27876 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[11] ^
	     abs_a__h1622[5] ;
  assign x__h27930 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[10] &
	     abs_a__h1622[4] ;
  assign x__h27975 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[12] ^
	     abs_a__h1622[6] ;
  assign x__h28029 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[11] &
	     abs_a__h1622[5] ;
  assign x__h28074 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[13] ^
	     abs_a__h1622[7] ;
  assign x__h28128 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[12] &
	     abs_a__h1622[6] ;
  assign x__h28227 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[13] &
	     abs_a__h1622[7] ;
  assign x__h30696 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[8] ^
	     abs_a__h1622[1] ;
  assign x__h30795 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[9] ^
	     abs_a__h1622[2] ;
  assign x__h30849 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[8] &
	     abs_a__h1622[1] ;
  assign x__h30894 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[10] ^
	     abs_a__h1622[3] ;
  assign x__h30948 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[9] &
	     abs_a__h1622[2] ;
  assign x__h30993 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[11] ^
	     abs_a__h1622[4] ;
  assign x__h31047 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[10] &
	     abs_a__h1622[3] ;
  assign x__h31092 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[12] ^
	     abs_a__h1622[5] ;
  assign x__h31146 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[11] &
	     abs_a__h1622[4] ;
  assign x__h31191 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[13] ^
	     abs_a__h1622[6] ;
  assign x__h31245 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[12] &
	     abs_a__h1622[5] ;
  assign x__h31290 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[14] ^
	     abs_a__h1622[7] ;
  assign x__h31344 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[13] &
	     abs_a__h1622[6] ;
  assign x__h31443 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[14] &
	     abs_a__h1622[7] ;
  assign x__h33123 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[1] ^
	     get_C_input_C[1] ;
  assign x__h33223 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[2] ^
	     get_C_input_C[2] ;
  assign x__h33278 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[1] &
	     get_C_input_C[1] ;
  assign x__h33323 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[3] ^
	     get_C_input_C[3] ;
  assign x__h33378 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[2] &
	     get_C_input_C[2] ;
  assign x__h33423 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[4] ^
	     get_C_input_C[4] ;
  assign x__h33478 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[3] &
	     get_C_input_C[3] ;
  assign x__h33523 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[5] ^
	     get_C_input_C[5] ;
  assign x__h33578 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[4] &
	     get_C_input_C[4] ;
  assign x__h33623 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[6] ^
	     get_C_input_C[6] ;
  assign x__h33678 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[5] &
	     get_C_input_C[5] ;
  assign x__h33723 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[7] ^
	     get_C_input_C[7] ;
  assign x__h33778 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[6] &
	     get_C_input_C[6] ;
  assign x__h33823 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[8] ^
	     get_C_input_C[8] ;
  assign x__h33878 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[7] &
	     get_C_input_C[7] ;
  assign x__h33923 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[9] ^
	     get_C_input_C[9] ;
  assign x__h33978 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[8] &
	     get_C_input_C[8] ;
  assign x__h34023 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[10] ^
	     get_C_input_C[10] ;
  assign x__h34078 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[9] &
	     get_C_input_C[9] ;
  assign x__h34123 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[11] ^
	     get_C_input_C[11] ;
  assign x__h34178 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[10] &
	     get_C_input_C[10] ;
  assign x__h34223 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[12] ^
	     get_C_input_C[12] ;
  assign x__h34278 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[11] &
	     get_C_input_C[11] ;
  assign x__h34323 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[13] ^
	     get_C_input_C[13] ;
  assign x__h34378 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[12] &
	     get_C_input_C[12] ;
  assign x__h34423 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[14] ^
	     get_C_input_C[14] ;
  assign x__h34478 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[13] &
	     get_C_input_C[13] ;
  assign x__h34523 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[15] ^
	     get_C_input_C[15] ;
  assign x__h34578 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[14] &
	     get_C_input_C[14] ;
  assign x__h34623 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[16] ^
	     get_C_input_C[16] ;
  assign x__h34678 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[15] &
	     get_C_input_C[15] ;
  assign x__h34723 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[17] ^
	     get_C_input_C[17] ;
  assign x__h34778 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[16] &
	     get_C_input_C[16] ;
  assign x__h34823 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[18] ^
	     get_C_input_C[18] ;
  assign x__h34878 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[17] &
	     get_C_input_C[17] ;
  assign x__h34923 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[19] ^
	     get_C_input_C[19] ;
  assign x__h34978 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[18] &
	     get_C_input_C[18] ;
  assign x__h35023 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[20] ^
	     get_C_input_C[20] ;
  assign x__h35078 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[19] &
	     get_C_input_C[19] ;
  assign x__h35123 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[21] ^
	     get_C_input_C[21] ;
  assign x__h35178 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[20] &
	     get_C_input_C[20] ;
  assign x__h35223 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[22] ^
	     get_C_input_C[22] ;
  assign x__h35278 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[21] &
	     get_C_input_C[21] ;
  assign x__h35323 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[23] ^
	     get_C_input_C[23] ;
  assign x__h35378 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[22] &
	     get_C_input_C[22] ;
  assign x__h35423 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[24] ^
	     get_C_input_C[24] ;
  assign x__h35478 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[23] &
	     get_C_input_C[23] ;
  assign x__h35523 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[25] ^
	     get_C_input_C[25] ;
  assign x__h35578 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[24] &
	     get_C_input_C[24] ;
  assign x__h35623 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[26] ^
	     get_C_input_C[26] ;
  assign x__h35678 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[25] &
	     get_C_input_C[25] ;
  assign x__h35723 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[27] ^
	     get_C_input_C[27] ;
  assign x__h35778 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[26] &
	     get_C_input_C[26] ;
  assign x__h35823 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[28] ^
	     get_C_input_C[28] ;
  assign x__h35878 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[27] &
	     get_C_input_C[27] ;
  assign x__h35923 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[29] ^
	     get_C_input_C[29] ;
  assign x__h35978 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[28] &
	     get_C_input_C[28] ;
  assign x__h36023 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[30] ^
	     get_C_input_C[30] ;
  assign x__h36078 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[29] &
	     get_C_input_C[29] ;
  assign x__h36123 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[31] ^
	     get_C_input_C[31] ;
  assign x__h36178 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[30] &
	     get_C_input_C[30] ;
  assign x__h37463 = x__h37465 + y__h37466 ;
  assign x__h37465 =
	     { {8{get_A_input_A_BITS_14_TO_7__q1[7]}},
	       get_A_input_A_BITS_14_TO_7__q1 } ;
  assign x__h37646 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[1] ^
	     get_C_input_C[1] ;
  assign x__h37745 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[2] ^
	     get_C_input_C[2] ;
  assign x__h37799 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[1] &
	     get_C_input_C[1] ;
  assign x__h37844 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[3] ^
	     get_C_input_C[3] ;
  assign x__h37898 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[2] &
	     get_C_input_C[2] ;
  assign x__h37943 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[4] ^
	     get_C_input_C[4] ;
  assign x__h37997 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[3] &
	     get_C_input_C[3] ;
  assign x__h38042 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[5] ^
	     get_C_input_C[5] ;
  assign x__h38096 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[4] &
	     get_C_input_C[4] ;
  assign x__h38141 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[6] ^
	     get_C_input_C[6] ;
  assign x__h38195 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[5] &
	     get_C_input_C[5] ;
  assign x__h38240 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[7] ^
	     get_C_input_C[7] ;
  assign x__h38294 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[6] &
	     get_C_input_C[6] ;
  assign x__h38339 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[8] ^
	     get_C_input_C[8] ;
  assign x__h38393 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[7] &
	     get_C_input_C[7] ;
  assign x__h38438 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[9] ^
	     get_C_input_C[9] ;
  assign x__h38492 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[8] &
	     get_C_input_C[8] ;
  assign x__h38537 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[10] ^
	     get_C_input_C[10] ;
  assign x__h38591 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[9] &
	     get_C_input_C[9] ;
  assign x__h38636 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[11] ^
	     get_C_input_C[11] ;
  assign x__h38690 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[10] &
	     get_C_input_C[10] ;
  assign x__h38735 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[12] ^
	     get_C_input_C[12] ;
  assign x__h38789 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[11] &
	     get_C_input_C[11] ;
  assign x__h38834 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[13] ^
	     get_C_input_C[13] ;
  assign x__h38888 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[12] &
	     get_C_input_C[12] ;
  assign x__h38933 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[14] ^
	     get_C_input_C[14] ;
  assign x__h38987 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[13] &
	     get_C_input_C[13] ;
  assign x__h39032 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[15] ^
	     get_C_input_C[15] ;
  assign x__h39086 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[14] &
	     get_C_input_C[14] ;
  assign x__h39131 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[16] ^
	     get_C_input_C[16] ;
  assign x__h39185 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[15] &
	     get_C_input_C[15] ;
  assign x__h39230 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[17] ^
	     get_C_input_C[17] ;
  assign x__h39284 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[16] &
	     get_C_input_C[16] ;
  assign x__h39329 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[18] ^
	     get_C_input_C[18] ;
  assign x__h39383 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[17] &
	     get_C_input_C[17] ;
  assign x__h39428 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[19] ^
	     get_C_input_C[19] ;
  assign x__h39482 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[18] &
	     get_C_input_C[18] ;
  assign x__h39527 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[20] ^
	     get_C_input_C[20] ;
  assign x__h39581 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[19] &
	     get_C_input_C[19] ;
  assign x__h39626 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[21] ^
	     get_C_input_C[21] ;
  assign x__h39680 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[20] &
	     get_C_input_C[20] ;
  assign x__h39725 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[22] ^
	     get_C_input_C[22] ;
  assign x__h39779 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[21] &
	     get_C_input_C[21] ;
  assign x__h39824 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[23] ^
	     get_C_input_C[23] ;
  assign x__h39878 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[22] &
	     get_C_input_C[22] ;
  assign x__h39923 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[24] ^
	     get_C_input_C[24] ;
  assign x__h39977 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[23] &
	     get_C_input_C[23] ;
  assign x__h40022 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[25] ^
	     get_C_input_C[25] ;
  assign x__h40076 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[24] &
	     get_C_input_C[24] ;
  assign x__h40121 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[26] ^
	     get_C_input_C[26] ;
  assign x__h40175 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[25] &
	     get_C_input_C[25] ;
  assign x__h40220 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[27] ^
	     get_C_input_C[27] ;
  assign x__h40274 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[26] &
	     get_C_input_C[26] ;
  assign x__h40319 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[28] ^
	     get_C_input_C[28] ;
  assign x__h40373 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[27] &
	     get_C_input_C[27] ;
  assign x__h40418 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[29] ^
	     get_C_input_C[29] ;
  assign x__h40472 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[28] &
	     get_C_input_C[28] ;
  assign x__h40517 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[30] ^
	     get_C_input_C[30] ;
  assign x__h40571 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[29] &
	     get_C_input_C[29] ;
  assign x__h40616 = a__h36534 ^ get_C_input_C[31] ;
  assign x__h40670 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[30] &
	     get_C_input_C[30] ;
  assign y__h11401 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[1] &
	     abs_a__h1622[0] ;
  assign y__h11500 = x__h11553 | y__h11554 ;
  assign y__h11554 = y__h11401 & x__h11400 ;
  assign y__h11599 = x__h11652 | y__h11653 ;
  assign y__h11653 = y__h11500 & x__h11499 ;
  assign y__h11698 = x__h11751 | y__h11752 ;
  assign y__h11752 = y__h11599 & x__h11598 ;
  assign y__h11797 = x__h11850 | y__h11851 ;
  assign y__h11851 = y__h11698 & x__h11697 ;
  assign y__h11896 = x__h11949 | y__h11950 ;
  assign y__h11950 = y__h11797 & x__h11796 ;
  assign y__h11995 = x__h12048 | y__h12049 ;
  assign y__h12049 = y__h11896 & x__h11895 ;
  assign y__h12094 = x__h12147 | y__h12148 ;
  assign y__h12148 = y__h11995 & x__h11994 ;
  assign y__h12247 =
	     y__h12094 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[9] ;
  assign y__h12346 =
	     y__h12247 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[10] ;
  assign y__h12445 =
	     y__h12346 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[11] ;
  assign y__h12544 =
	     y__h12445 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[12] ;
  assign y__h12643 =
	     y__h12544 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[13] ;
  assign y__h12742 =
	     y__h12643 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[14] ;
  assign y__h12841 =
	     y__h12742 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[15] ;
  assign y__h12940 =
	     y__h12841 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[16] ;
  assign y__h13039 =
	     y__h12940 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[17] ;
  assign y__h13138 =
	     y__h13039 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[18] ;
  assign y__h13237 =
	     y__h13138 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[19] ;
  assign y__h13336 =
	     y__h13237 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[20] ;
  assign y__h13435 =
	     y__h13336 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[21] ;
  assign y__h13534 =
	     y__h13435 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[22] ;
  assign y__h13633 =
	     y__h13534 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[23] ;
  assign y__h13732 =
	     y__h13633 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[24] ;
  assign y__h13831 =
	     y__h13732 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[25] ;
  assign y__h13930 =
	     y__h13831 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[26] ;
  assign y__h14029 =
	     y__h13930 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[27] ;
  assign y__h14128 =
	     y__h14029 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[28] ;
  assign y__h14227 =
	     y__h14128 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[29] ;
  assign y__h14272 =
	     y__h14227 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d333[30] ;
  assign y__h14617 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[2] &
	     abs_a__h1622[0] ;
  assign y__h14716 = x__h14769 | y__h14770 ;
  assign y__h14770 = y__h14617 & x__h14616 ;
  assign y__h14815 = x__h14868 | y__h14869 ;
  assign y__h14869 = y__h14716 & x__h14715 ;
  assign y__h14914 = x__h14967 | y__h14968 ;
  assign y__h14968 = y__h14815 & x__h14814 ;
  assign y__h15013 = x__h15066 | y__h15067 ;
  assign y__h15067 = y__h14914 & x__h14913 ;
  assign y__h15112 = x__h15165 | y__h15166 ;
  assign y__h15166 = y__h15013 & x__h15012 ;
  assign y__h15211 = x__h15264 | y__h15265 ;
  assign y__h15265 = y__h15112 & x__h15111 ;
  assign y__h15310 = x__h15363 | y__h15364 ;
  assign y__h15364 = y__h15211 & x__h15210 ;
  assign y__h15463 =
	     y__h15310 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[10] ;
  assign y__h15562 =
	     y__h15463 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[11] ;
  assign y__h15661 =
	     y__h15562 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[12] ;
  assign y__h15760 =
	     y__h15661 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[13] ;
  assign y__h15859 =
	     y__h15760 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[14] ;
  assign y__h15958 =
	     y__h15859 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[15] ;
  assign y__h16057 =
	     y__h15958 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[16] ;
  assign y__h16156 =
	     y__h16057 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[17] ;
  assign y__h16255 =
	     y__h16156 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[18] ;
  assign y__h16354 =
	     y__h16255 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[19] ;
  assign y__h16453 =
	     y__h16354 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[20] ;
  assign y__h16552 =
	     y__h16453 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[21] ;
  assign y__h16651 =
	     y__h16552 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[22] ;
  assign y__h16750 =
	     y__h16651 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[23] ;
  assign y__h16849 =
	     y__h16750 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[24] ;
  assign y__h16948 =
	     y__h16849 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[25] ;
  assign y__h17047 =
	     y__h16948 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[26] ;
  assign y__h17146 =
	     y__h17047 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[27] ;
  assign y__h17245 =
	     y__h17146 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[28] ;
  assign y__h17344 =
	     y__h17245 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[29] ;
  assign y__h17389 =
	     y__h17344 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d473[30] ;
  assign y__h17833 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[3] &
	     abs_a__h1622[0] ;
  assign y__h17932 = x__h17985 | y__h17986 ;
  assign y__h17986 = y__h17833 & x__h17832 ;
  assign y__h18031 = x__h18084 | y__h18085 ;
  assign y__h18085 = y__h17932 & x__h17931 ;
  assign y__h18130 = x__h18183 | y__h18184 ;
  assign y__h18184 = y__h18031 & x__h18030 ;
  assign y__h18229 = x__h18282 | y__h18283 ;
  assign y__h18283 = y__h18130 & x__h18129 ;
  assign y__h18328 = x__h18381 | y__h18382 ;
  assign y__h18382 = y__h18229 & x__h18228 ;
  assign y__h18427 = x__h18480 | y__h18481 ;
  assign y__h18481 = y__h18328 & x__h18327 ;
  assign y__h18526 = x__h18579 | y__h18580 ;
  assign y__h18580 = y__h18427 & x__h18426 ;
  assign y__h18679 =
	     y__h18526 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[11] ;
  assign y__h18778 =
	     y__h18679 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[12] ;
  assign y__h18877 =
	     y__h18778 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[13] ;
  assign y__h18976 =
	     y__h18877 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[14] ;
  assign y__h19075 =
	     y__h18976 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[15] ;
  assign y__h19174 =
	     y__h19075 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[16] ;
  assign y__h19273 =
	     y__h19174 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[17] ;
  assign y__h19372 =
	     y__h19273 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[18] ;
  assign y__h19471 =
	     y__h19372 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[19] ;
  assign y__h19570 =
	     y__h19471 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[20] ;
  assign y__h19669 =
	     y__h19570 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[21] ;
  assign y__h19768 =
	     y__h19669 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[22] ;
  assign y__h19867 =
	     y__h19768 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[23] ;
  assign y__h19966 =
	     y__h19867 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[24] ;
  assign y__h20065 =
	     y__h19966 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[25] ;
  assign y__h20164 =
	     y__h20065 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[26] ;
  assign y__h20263 =
	     y__h20164 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[27] ;
  assign y__h20362 =
	     y__h20263 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[28] ;
  assign y__h20461 =
	     y__h20362 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[29] ;
  assign y__h20506 =
	     y__h20461 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d604[30] ;
  assign y__h21049 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[4] &
	     abs_a__h1622[0] ;
  assign y__h21148 = x__h21201 | y__h21202 ;
  assign y__h21202 = y__h21049 & x__h21048 ;
  assign y__h21247 = x__h21300 | y__h21301 ;
  assign y__h21301 = y__h21148 & x__h21147 ;
  assign y__h21346 = x__h21399 | y__h21400 ;
  assign y__h21400 = y__h21247 & x__h21246 ;
  assign y__h21445 = x__h21498 | y__h21499 ;
  assign y__h21499 = y__h21346 & x__h21345 ;
  assign y__h21544 = x__h21597 | y__h21598 ;
  assign y__h21598 = y__h21445 & x__h21444 ;
  assign y__h21643 = x__h21696 | y__h21697 ;
  assign y__h21697 = y__h21544 & x__h21543 ;
  assign y__h21742 = x__h21795 | y__h21796 ;
  assign y__h21796 = y__h21643 & x__h21642 ;
  assign y__h21895 =
	     y__h21742 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[12] ;
  assign y__h21994 =
	     y__h21895 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[13] ;
  assign y__h22093 =
	     y__h21994 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[14] ;
  assign y__h22192 =
	     y__h22093 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[15] ;
  assign y__h22291 =
	     y__h22192 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[16] ;
  assign y__h22390 =
	     y__h22291 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[17] ;
  assign y__h22489 =
	     y__h22390 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[18] ;
  assign y__h22588 =
	     y__h22489 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[19] ;
  assign y__h22687 =
	     y__h22588 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[20] ;
  assign y__h22786 =
	     y__h22687 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[21] ;
  assign y__h22885 =
	     y__h22786 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[22] ;
  assign y__h22984 =
	     y__h22885 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[23] ;
  assign y__h23083 =
	     y__h22984 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[24] ;
  assign y__h23182 =
	     y__h23083 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[25] ;
  assign y__h23281 =
	     y__h23182 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[26] ;
  assign y__h23380 =
	     y__h23281 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[27] ;
  assign y__h23479 =
	     y__h23380 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[28] ;
  assign y__h23578 =
	     y__h23479 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[29] ;
  assign y__h23623 =
	     y__h23578 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d731[30] ;
  assign y__h24265 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[5] &
	     abs_a__h1622[0] ;
  assign y__h24364 = x__h24417 | y__h24418 ;
  assign y__h24418 = y__h24265 & x__h24264 ;
  assign y__h24463 = x__h24516 | y__h24517 ;
  assign y__h24517 = y__h24364 & x__h24363 ;
  assign y__h24562 = x__h24615 | y__h24616 ;
  assign y__h24616 = y__h24463 & x__h24462 ;
  assign y__h24661 = x__h24714 | y__h24715 ;
  assign y__h24715 = y__h24562 & x__h24561 ;
  assign y__h24760 = x__h24813 | y__h24814 ;
  assign y__h24814 = y__h24661 & x__h24660 ;
  assign y__h24859 = x__h24912 | y__h24913 ;
  assign y__h24913 = y__h24760 & x__h24759 ;
  assign y__h24958 = x__h25011 | y__h25012 ;
  assign y__h25012 = y__h24859 & x__h24858 ;
  assign y__h25111 =
	     y__h24958 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[13] ;
  assign y__h25210 =
	     y__h25111 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[14] ;
  assign y__h25309 =
	     y__h25210 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[15] ;
  assign y__h25408 =
	     y__h25309 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[16] ;
  assign y__h25507 =
	     y__h25408 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[17] ;
  assign y__h25606 =
	     y__h25507 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[18] ;
  assign y__h25705 =
	     y__h25606 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[19] ;
  assign y__h25804 =
	     y__h25705 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[20] ;
  assign y__h25903 =
	     y__h25804 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[21] ;
  assign y__h26002 =
	     y__h25903 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[22] ;
  assign y__h26101 =
	     y__h26002 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[23] ;
  assign y__h26200 =
	     y__h26101 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[24] ;
  assign y__h26299 =
	     y__h26200 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[25] ;
  assign y__h26398 =
	     y__h26299 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[26] ;
  assign y__h26497 =
	     y__h26398 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[27] ;
  assign y__h26596 =
	     y__h26497 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[28] ;
  assign y__h26695 =
	     y__h26596 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[29] ;
  assign y__h26740 =
	     y__h26695 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d855[30] ;
  assign y__h27481 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[6] &
	     abs_a__h1622[0] ;
  assign y__h27580 = x__h27633 | y__h27634 ;
  assign y__h27634 = y__h27481 & x__h27480 ;
  assign y__h27679 = x__h27732 | y__h27733 ;
  assign y__h27733 = y__h27580 & x__h27579 ;
  assign y__h27778 = x__h27831 | y__h27832 ;
  assign y__h27832 = y__h27679 & x__h27678 ;
  assign y__h27877 = x__h27930 | y__h27931 ;
  assign y__h27931 = y__h27778 & x__h27777 ;
  assign y__h27976 = x__h28029 | y__h28030 ;
  assign y__h28030 = y__h27877 & x__h27876 ;
  assign y__h28075 = x__h28128 | y__h28129 ;
  assign y__h28129 = y__h27976 & x__h27975 ;
  assign y__h28174 = x__h28227 | y__h28228 ;
  assign y__h28228 = y__h28075 & x__h28074 ;
  assign y__h28327 =
	     y__h28174 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[14] ;
  assign y__h28426 =
	     y__h28327 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[15] ;
  assign y__h28525 =
	     y__h28426 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[16] ;
  assign y__h28624 =
	     y__h28525 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[17] ;
  assign y__h28723 =
	     y__h28624 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[18] ;
  assign y__h28822 =
	     y__h28723 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[19] ;
  assign y__h28921 =
	     y__h28822 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[20] ;
  assign y__h29020 =
	     y__h28921 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[21] ;
  assign y__h29119 =
	     y__h29020 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[22] ;
  assign y__h29218 =
	     y__h29119 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[23] ;
  assign y__h29317 =
	     y__h29218 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[24] ;
  assign y__h29416 =
	     y__h29317 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[25] ;
  assign y__h29515 =
	     y__h29416 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[26] ;
  assign y__h29614 =
	     y__h29515 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[27] ;
  assign y__h29713 =
	     y__h29614 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[28] ;
  assign y__h29812 =
	     y__h29713 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[29] ;
  assign y__h29857 =
	     y__h29812 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d975[30] ;
  assign y__h30697 =
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[7] &
	     abs_a__h1622[0] ;
  assign y__h30796 = x__h30849 | y__h30850 ;
  assign y__h30850 = y__h30697 & x__h30696 ;
  assign y__h30895 = x__h30948 | y__h30949 ;
  assign y__h30949 = y__h30796 & x__h30795 ;
  assign y__h30994 = x__h31047 | y__h31048 ;
  assign y__h31048 = y__h30895 & x__h30894 ;
  assign y__h31093 = x__h31146 | y__h31147 ;
  assign y__h31147 = y__h30994 & x__h30993 ;
  assign y__h31192 = x__h31245 | y__h31246 ;
  assign y__h31246 = y__h31093 & x__h31092 ;
  assign y__h31291 = x__h31344 | y__h31345 ;
  assign y__h31345 = y__h31192 & x__h31191 ;
  assign y__h31390 = x__h31443 | y__h31444 ;
  assign y__h31444 = y__h31291 & x__h31290 ;
  assign y__h31543 =
	     y__h31390 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[15] ;
  assign y__h31642 =
	     y__h31543 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[16] ;
  assign y__h31741 =
	     y__h31642 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[17] ;
  assign y__h31840 =
	     y__h31741 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[18] ;
  assign y__h31939 =
	     y__h31840 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[19] ;
  assign y__h32038 =
	     y__h31939 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[20] ;
  assign y__h32137 =
	     y__h32038 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[21] ;
  assign y__h32236 =
	     y__h32137 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[22] ;
  assign y__h32335 =
	     y__h32236 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[23] ;
  assign y__h32434 =
	     y__h32335 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[24] ;
  assign y__h32533 =
	     y__h32434 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[25] ;
  assign y__h32632 =
	     y__h32533 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[26] ;
  assign y__h32731 =
	     y__h32632 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[27] ;
  assign y__h32830 =
	     y__h32731 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[28] ;
  assign y__h32929 =
	     y__h32830 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[29] ;
  assign y__h32974 =
	     y__h32929 &
	     IF_IF_IF_reg_B_S1_whas__05_THEN_reg_B_S1_wget__ETC___d1092[30] ;
  assign y__h33124 =
	     IF_IF_reg_A_S1_whas__01_THEN_reg_A_S1_wget__02_ETC___d1208[0] &
	     get_C_input_C[0] ;
  assign y__h33224 = x__h33278 | y__h33279 ;
  assign y__h33279 = y__h33124 & x__h33123 ;
  assign y__h33324 = x__h33378 | y__h33379 ;
  assign y__h33379 = y__h33224 & x__h33223 ;
  assign y__h33424 = x__h33478 | y__h33479 ;
  assign y__h33479 = y__h33324 & x__h33323 ;
  assign y__h33524 = x__h33578 | y__h33579 ;
  assign y__h33579 = y__h33424 & x__h33423 ;
  assign y__h33624 = x__h33678 | y__h33679 ;
  assign y__h33679 = y__h33524 & x__h33523 ;
  assign y__h33724 = x__h33778 | y__h33779 ;
  assign y__h33779 = y__h33624 & x__h33623 ;
  assign y__h33824 = x__h33878 | y__h33879 ;
  assign y__h33879 = y__h33724 & x__h33723 ;
  assign y__h33924 = x__h33978 | y__h33979 ;
  assign y__h33979 = y__h33824 & x__h33823 ;
  assign y__h34024 = x__h34078 | y__h34079 ;
  assign y__h34079 = y__h33924 & x__h33923 ;
  assign y__h34124 = x__h34178 | y__h34179 ;
  assign y__h34179 = y__h34024 & x__h34023 ;
  assign y__h34224 = x__h34278 | y__h34279 ;
  assign y__h34279 = y__h34124 & x__h34123 ;
  assign y__h34324 = x__h34378 | y__h34379 ;
  assign y__h34379 = y__h34224 & x__h34223 ;
  assign y__h34424 = x__h34478 | y__h34479 ;
  assign y__h34479 = y__h34324 & x__h34323 ;
  assign y__h34524 = x__h34578 | y__h34579 ;
  assign y__h34579 = y__h34424 & x__h34423 ;
  assign y__h34624 = x__h34678 | y__h34679 ;
  assign y__h34679 = y__h34524 & x__h34523 ;
  assign y__h34724 = x__h34778 | y__h34779 ;
  assign y__h34779 = y__h34624 & x__h34623 ;
  assign y__h34824 = x__h34878 | y__h34879 ;
  assign y__h34879 = y__h34724 & x__h34723 ;
  assign y__h34924 = x__h34978 | y__h34979 ;
  assign y__h34979 = y__h34824 & x__h34823 ;
  assign y__h35024 = x__h35078 | y__h35079 ;
  assign y__h35079 = y__h34924 & x__h34923 ;
  assign y__h35124 = x__h35178 | y__h35179 ;
  assign y__h35179 = y__h35024 & x__h35023 ;
  assign y__h35224 = x__h35278 | y__h35279 ;
  assign y__h35279 = y__h35124 & x__h35123 ;
  assign y__h35324 = x__h35378 | y__h35379 ;
  assign y__h35379 = y__h35224 & x__h35223 ;
  assign y__h35424 = x__h35478 | y__h35479 ;
  assign y__h35479 = y__h35324 & x__h35323 ;
  assign y__h35524 = x__h35578 | y__h35579 ;
  assign y__h35579 = y__h35424 & x__h35423 ;
  assign y__h35624 = x__h35678 | y__h35679 ;
  assign y__h35679 = y__h35524 & x__h35523 ;
  assign y__h35724 = x__h35778 | y__h35779 ;
  assign y__h35779 = y__h35624 & x__h35623 ;
  assign y__h35824 = x__h35878 | y__h35879 ;
  assign y__h35879 = y__h35724 & x__h35723 ;
  assign y__h35924 = x__h35978 | y__h35979 ;
  assign y__h35979 = y__h35824 & x__h35823 ;
  assign y__h36024 = x__h36078 | y__h36079 ;
  assign y__h36079 = y__h35924 & x__h35923 ;
  assign y__h36124 = x__h36178 | y__h36179 ;
  assign y__h36179 = y__h36024 & x__h36023 ;
  assign y__h37466 =
	     { {8{get_B_input_B_BITS_14_TO_7__q3[7]}},
	       get_B_input_B_BITS_14_TO_7__q3 } ;
  assign y__h37647 =
	     IF_IF_IF_IF_reg_B_S2_whas__0_THEN_reg_B_S2_wge_ETC___d67[0] &
	     get_C_input_C[0] ;
  assign y__h37746 = x__h37799 | y__h37800 ;
  assign y__h37800 = y__h37647 & x__h37646 ;
  assign y__h37845 = x__h37898 | y__h37899 ;
  assign y__h37899 = y__h37746 & x__h37745 ;
  assign y__h37944 = x__h37997 | y__h37998 ;
  assign y__h37998 = y__h37845 & x__h37844 ;
  assign y__h38043 = x__h38096 | y__h38097 ;
  assign y__h38097 = y__h37944 & x__h37943 ;
  assign y__h38142 = x__h38195 | y__h38196 ;
  assign y__h38196 = y__h38043 & x__h38042 ;
  assign y__h38241 = x__h38294 | y__h38295 ;
  assign y__h38295 = y__h38142 & x__h38141 ;
  assign y__h38340 = x__h38393 | y__h38394 ;
  assign y__h38394 = y__h38241 & x__h38240 ;
  assign y__h38439 = x__h38492 | y__h38493 ;
  assign y__h38493 = y__h38340 & x__h38339 ;
  assign y__h38538 = x__h38591 | y__h38592 ;
  assign y__h38592 = y__h38439 & x__h38438 ;
  assign y__h38637 = x__h38690 | y__h38691 ;
  assign y__h38691 = y__h38538 & x__h38537 ;
  assign y__h38736 = x__h38789 | y__h38790 ;
  assign y__h38790 = y__h38637 & x__h38636 ;
  assign y__h38835 = x__h38888 | y__h38889 ;
  assign y__h38889 = y__h38736 & x__h38735 ;
  assign y__h38934 = x__h38987 | y__h38988 ;
  assign y__h38988 = y__h38835 & x__h38834 ;
  assign y__h39033 = x__h39086 | y__h39087 ;
  assign y__h39087 = y__h38934 & x__h38933 ;
  assign y__h39132 = x__h39185 | y__h39186 ;
  assign y__h39186 = y__h39033 & x__h39032 ;
  assign y__h39231 = x__h39284 | y__h39285 ;
  assign y__h39285 = y__h39132 & x__h39131 ;
  assign y__h39330 = x__h39383 | y__h39384 ;
  assign y__h39384 = y__h39231 & x__h39230 ;
  assign y__h39429 = x__h39482 | y__h39483 ;
  assign y__h39483 = y__h39330 & x__h39329 ;
  assign y__h39528 = x__h39581 | y__h39582 ;
  assign y__h39582 = y__h39429 & x__h39428 ;
  assign y__h39627 = x__h39680 | y__h39681 ;
  assign y__h39681 = y__h39528 & x__h39527 ;
  assign y__h39726 = x__h39779 | y__h39780 ;
  assign y__h39780 = y__h39627 & x__h39626 ;
  assign y__h39825 = x__h39878 | y__h39879 ;
  assign y__h39879 = y__h39726 & x__h39725 ;
  assign y__h39924 = x__h39977 | y__h39978 ;
  assign y__h39978 = y__h39825 & x__h39824 ;
  assign y__h40023 = x__h40076 | y__h40077 ;
  assign y__h40077 = y__h39924 & x__h39923 ;
  assign y__h40122 = x__h40175 | y__h40176 ;
  assign y__h40176 = y__h40023 & x__h40022 ;
  assign y__h40221 = x__h40274 | y__h40275 ;
  assign y__h40275 = y__h40122 & x__h40121 ;
  assign y__h40320 = x__h40373 | y__h40374 ;
  assign y__h40374 = y__h40221 & x__h40220 ;
  assign y__h40419 = x__h40472 | y__h40473 ;
  assign y__h40473 = y__h40320 & x__h40319 ;
  assign y__h40518 = x__h40571 | y__h40572 ;
  assign y__h40572 = y__h40419 & x__h40418 ;
  assign y__h40617 = x__h40670 | y__h40671 ;
  assign y__h40671 = y__h40518 & x__h40517 ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        mac_result_S1 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	mac_result_S2 <= `BSV_ASSIGNMENT_DELAY 32'd0;
      end
    else
      begin
        if (mac_result_S1_EN)
	  mac_result_S1 <= `BSV_ASSIGNMENT_DELAY mac_result_S1_D_IN;
	if (mac_result_S2_EN)
	  mac_result_S2 <= `BSV_ASSIGNMENT_DELAY mac_result_S2_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    mac_result_S1 = 32'hAAAAAAAA;
    mac_result_S2 = 32'hAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkMAC

