INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:50:24 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/out_reg_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            buffer13/dataReg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 1.429ns (22.561%)  route 4.905ns (77.439%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT5=9 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1658, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
    SLICE_X12Y121        FDRE                                         r  mem_controller4/read_arbiter/data/out_reg_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mem_controller4/read_arbiter/data/out_reg_reg[0][17]/Q
                         net (fo=2, routed)           0.503     1.265    mem_controller4/read_arbiter/data/out_reg_reg[0]_0[17]
    SLICE_X12Y118        LUT5 (Prop_lut5_I1_O)        0.043     1.308 r  mem_controller4/read_arbiter/data/data_tehb/Memory[0][17]_i_1/O
                         net (fo=10, routed)          0.429     1.737    buffer0/fifo/load0_dataOut[17]
    SLICE_X12Y122        LUT5 (Prop_lut5_I1_O)        0.043     1.780 r  buffer0/fifo/Memory[0][17]_i_1/O
                         net (fo=5, routed)           0.337     2.116    buffer83/fifo/D[17]
    SLICE_X11Y122        LUT5 (Prop_lut5_I0_O)        0.043     2.159 r  buffer83/fifo/dataReg[17]_i_1__1/O
                         net (fo=2, routed)           0.098     2.257    init16/control/D[17]
    SLICE_X11Y122        LUT3 (Prop_lut3_I0_O)        0.043     2.300 r  init16/control/Memory[0][17]_i_1__0/O
                         net (fo=4, routed)           0.250     2.551    buffer84/fifo/init16_outs[17]
    SLICE_X10Y121        LUT5 (Prop_lut5_I1_O)        0.043     2.594 r  buffer84/fifo/Memory[0][17]_i_1__1/O
                         net (fo=4, routed)           0.178     2.772    buffer85/fifo/init17_outs[17]
    SLICE_X8Y121         LUT5 (Prop_lut5_I1_O)        0.043     2.815 r  buffer85/fifo/Memory[0][17]_i_1__2/O
                         net (fo=4, routed)           0.237     3.052    buffer86/fifo/init18_outs[17]
    SLICE_X9Y121         LUT5 (Prop_lut5_I1_O)        0.043     3.095 r  buffer86/fifo/Memory[0][17]_i_1__3/O
                         net (fo=3, routed)           0.355     3.451    cmpi6/init19_outs[17]
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.043     3.494 r  cmpi6/Memory[1][0]_i_20/O
                         net (fo=1, routed)           0.183     3.677    cmpi6/Memory[1][0]_i_20_n_0
    SLICE_X3Y123         LUT5 (Prop_lut5_I4_O)        0.043     3.720 r  cmpi6/Memory[1][0]_i_10/O
                         net (fo=1, routed)           0.000     3.720    cmpi6/Memory[1][0]_i_10_n_0
    SLICE_X3Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     3.977 r  cmpi6/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.977    cmpi6/Memory_reg[1][0]_i_3_n_0
    SLICE_X3Y124         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.084 f  cmpi6/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=6, routed)           0.268     4.351    buffer71/fifo/result[0]
    SLICE_X2Y124         LUT5 (Prop_lut5_I0_O)        0.123     4.474 f  buffer71/fifo/Head[0]_i_6/O
                         net (fo=3, routed)           0.259     4.734    buffer71/fifo/buffer71_outs
    SLICE_X1Y126         LUT5 (Prop_lut5_I4_O)        0.043     4.777 r  buffer71/fifo/transmitValue_i_8__4/O
                         net (fo=1, routed)           0.259     5.035    buffer51/fifo/transmitValue_reg
    SLICE_X4Y125         LUT6 (Prop_lut6_I1_O)        0.043     5.078 r  buffer51/fifo/transmitValue_i_3__30/O
                         net (fo=3, routed)           0.224     5.303    buffer3/Head_reg[0]
    SLICE_X7Y126         LUT3 (Prop_lut3_I2_O)        0.043     5.346 f  buffer3/Head[1]_i_2__3/O
                         net (fo=11, routed)          0.226     5.572    fork6/control/generateBlocks[3].regblock/buffer51_outs_ready
    SLICE_X7Y128         LUT6 (Prop_lut6_I0_O)        0.043     5.615 r  fork6/control/generateBlocks[3].regblock/transmitValue_i_16/O
                         net (fo=1, routed)           0.219     5.834    fork6/control/generateBlocks[3].regblock/transmitValue_i_16_n_0
    SLICE_X7Y128         LUT6 (Prop_lut6_I3_O)        0.043     5.877 f  fork6/control/generateBlocks[3].regblock/transmitValue_i_6__1/O
                         net (fo=2, routed)           0.406     6.283    fork6/control/generateBlocks[8].regblock/transmitValue_reg_4
    SLICE_X5Y130         LUT6 (Prop_lut6_I4_O)        0.043     6.326 f  fork6/control/generateBlocks[8].regblock/fullReg_i_3__15/O
                         net (fo=28, routed)          0.195     6.521    buffer12/control/cmpi0_result_ready
    SLICE_X4Y129         LUT6 (Prop_lut6_I1_O)        0.043     6.564 r  buffer12/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.278     6.842    buffer13/E[0]
    SLICE_X6Y131         FDRE                                         r  buffer13/dataReg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=1658, unset)         0.483     5.183    buffer13/clk
    SLICE_X6Y131         FDRE                                         r  buffer13/dataReg_reg[19]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X6Y131         FDRE (Setup_fdre_C_CE)      -0.169     4.978    buffer13/dataReg_reg[19]
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                 -1.864    




