 <template>
<div id="table-of-contents" role="doc-toc">
<h2>Table of Contents</h2>
<div id="text-table-of-contents" role="doc-toc">
<ul>
<li><a href="#orga8ab133">1. INSTRUCTION SET ARCHITECTURE ( ISA )</a>
<ul>
<li><a href="#org6892e2f">1.1. RISC (Reduced Instruction Set Computing)</a>
<ul>
<li><a href="#org678a340">Origins</a></li>
<li><a href="#orgfc08864">Distribution</a></li>
</ul>
</li>
<li><a href="#orgb0d4183">1.2. CISC (complex instrustion set computing)</a>
<ul>
<li><a href="#orgcbfbe10">ARM (closed source ISA)</a></li>
</ul>
</li>
<li><a href="#orge753b9b">1.3. x86-64 (closed source ISA)</a></li>
<li><a href="#org3482bcb">1.4. RISC-V market players</a></li>
</ul>
</li>
</ul>
</div>
</div>

<section id="outline-container-orga8ab133" class="outline-2">
<h2 id="orga8ab133"><span class="section-number-2">1.</span> INSTRUCTION SET ARCHITECTURE ( ISA )</h2>
<div class="outline-text-2" id="text-1">
</div>
<div id="outline-container-org6892e2f" class="outline-3">
<h3 id="org6892e2f"><span class="section-number-3">1.1.</span> RISC (Reduced Instruction Set Computing)</h3>
<div class="outline-text-3" id="text-1-1">
<p>
executes a large number of simple instruction to complete a task
</p>
</div>
<div id="outline-container-org678a340" class="outline-4">
<h4 id="org678a340">Origins</h4>
<div class="outline-text-4" id="text-org678a340">
<ul class="org-ul">
<li>developed in Parallel Computing Laboratory at University of California Berkeley</li>
<li>first ever RISC architecture was created in 1980 1984</li>
<li>RISC-V is the 5 gen of Berkeley RISC</li>
</ul>
</div>
</div>

<div id="outline-container-orgfc08864" class="outline-4">
<h4 id="orgfc08864">Distribution</h4>
<div class="outline-text-4" id="text-orgfc08864">
<ul class="org-ul">
<li>distributing is free</li>
<li>chip designer using RISC-V can choose not to disclose their IP(intellectual property) in public domain
<ul class="org-ul">
<li>so not all processor will be open hardware</li>
</ul></li>
<li>frelly extented HOW:
<ul class="org-ul">
<li>gives flexibility when creating custom processor</li>
</ul></li>
</ul>
</div>
</div>
</div>

<div id="outline-container-orgb0d4183" class="outline-3">
<h3 id="orgb0d4183"><span class="section-number-3">1.2.</span> CISC (complex instrustion set computing)</h3>
<div class="outline-text-3" id="text-1-2">
<p>
executes a smaller number of complex instrustion to complete a task
</p>
</div>
<div id="outline-container-orgcbfbe10" class="outline-4">
<h4 id="orgcbfbe10">ARM (closed source ISA)</h4>
<div class="outline-text-4" id="text-orgcbfbe10">
<ul class="org-ul">
<li>used in android, iOS, apple M series chip&#x2026; distributed using paid licence fee.</li>
</ul>
</div>
</div>
</div>

<div id="outline-container-orge753b9b" class="outline-3">
<h3 id="orge753b9b"><span class="section-number-3">1.3.</span> x86-64 (closed source ISA)</h3>
<div class="outline-text-3" id="text-1-3">
<ul class="org-ul">
<li>used in desktop, laptops, servers&#x2026; created by Intel &amp; extented x86-64 by AMD&#x2026; both have the licence to distribute it.</li>
</ul>
</div>
</div>

<div id="outline-container-org3482bcb" class="outline-3">
<h3 id="org3482bcb"><span class="section-number-3">1.4.</span> RISC-V market players</h3>
<div class="outline-text-3" id="text-1-4">
<p>
risc-v international is a nonprofit association created for making it accessable
</p>
<ul class="org-ul">
<li>2000 members - google,intel, nvidia,arduino, qualcomm,samsung</li>
<li>SiFive- dev RISC-V processor</li>
<li>t-head - from alibaba</li>
</ul>
</div>
</div>
</section>
 </template>
