// Seed: 1639279315
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input supply0 id_9
);
  supply1 id_11 = 1;
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    input supply0 id_2,
    input wand id_3
);
  for (id_5 = id_2; 1'b0; id_1 = id_0) begin : LABEL_0
    wire id_6;
  end
  assign {id_3, 1} = 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_3,
      id_0,
      id_3,
      id_5,
      id_5,
      id_2,
      id_3
  );
  assign {id_0, 1 - 1} = 1;
  assign id_5 = id_2 != 1;
endmodule
