
---------- Begin Simulation Statistics ----------
final_tick                               47147595921871536                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 508369                       # Simulator instruction rate (inst/s)
host_mem_usage                                6329644                       # Number of bytes of host memory used
host_op_rate                                   623490                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    83.41                       # Real time elapsed on the host
host_tick_rate                              578231007                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    42403510                       # Number of instructions simulated
sim_ops                                      52005899                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.048231                       # Number of seconds simulated
sim_ticks                                 48230823522                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            17.603210                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  25315                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups              143809                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect              4721                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            29328                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted            83119                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              2463                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups           3664                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            1201                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 199731                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                  54429                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted          157                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                     476477                       # Number of instructions committed
system.cpu0.committedOps                       634705                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.254837                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            3                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            3                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage           33                       # number of prefetches that crossed the page
system.cpu0.discardedOps                        96784                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                       239863                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                           238821                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                           1042                       # DTB misses
system.cpu0.dtb.perms_faults                        9                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     9                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                  128075                       # DTB read accesses
system.cpu0.dtb.read_hits                      127292                       # DTB read hits
system.cpu0.dtb.read_misses                       783                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkCompletionTime::samples            1                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::mean        27132                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::gmean 27132.000000                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::26624-28671            1    100.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::total            1                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkPageSizes::4K            1    100.00%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total            1                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data         1042                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total         1042                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            1                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total         1043                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkWaitTime::samples         1042                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0           1042    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total         1042                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walks                     1042                       # Table walker walks requested
system.cpu0.dtb.walker.walksLong                 1042                       # Table walker walks initiated with long descriptors
system.cpu0.dtb.walker.walksLongTerminationLevel::Level3            1                       # Level at which table walker walks with long descriptors terminate
system.cpu0.dtb.write_accesses                 111788                       # DTB write accesses
system.cpu0.dtb.write_hits                     111529                       # DTB write hits
system.cpu0.dtb.write_misses                      259                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions            521278                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions           135359                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions           38963                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                         188114                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.443491                       # IPC: instructions per cycle
system.cpu0.itb.accesses                       300198                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                           300197                       # DTB hits
system.cpu0.itb.inst_accesses                  300198                       # ITB inst accesses
system.cpu0.itb.inst_hits                      300197                       # ITB inst hits
system.cpu0.itb.inst_misses                         1                       # ITB inst misses
system.cpu0.itb.misses                              1                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkCompletionTime::samples            1                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::mean        24276                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::gmean 24276.000000                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::22528-24575            1    100.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::total            1                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkPageSizes::4K            1    100.00%    100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total            1                       # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            2                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0              1    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walks                        1                       # Table walker walks requested
system.cpu0.itb.walker.walksLong                    1                       # Table walker walks initiated with long descriptors
system.cpu0.itb.walker.walksLongTerminationLevel::Level3            1                       # Level at which table walker walks with long descriptors terminate
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     107                       # number of quiesce instructions executed
system.cpu0.numCycles                         1074378                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                      107                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                 410357     64.65%     64.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   429      0.07%     64.72% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                     76      0.01%     64.73% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     64.73% # Class of committed instruction
system.cpu0.op_class_0::MemRead                113667     17.91%     82.64% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               110176     17.36%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                  634705                       # Class of committed instruction
system.cpu0.quiesceCycles                    64429163                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.tickCycles                         886264                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            17.178483                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                   7591                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups               44189                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect               841                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect             8514                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted            27882                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               607                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups            960                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             353                       # Number of indirect misses.
system.cpu1.branchPred.lookups                  57867                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                  12430                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          123                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                     135677                       # Number of instructions committed
system.cpu1.committedOps                       172518                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              1.807587                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued           10                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified           10                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage           10                       # number of prefetches that crossed the page
system.cpu1.discardedOps                        27209                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                        66289                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                            65881                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                            408                       # DTB misses
system.cpu1.dtb.perms_faults                        9                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                    10                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                   36985                       # DTB read accesses
system.cpu1.dtb.read_hits                       36637                       # DTB read hits
system.cpu1.dtb.read_misses                       348                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkCompletionTime::samples            3                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::mean        20706                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::gmean 19178.566203                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::stdev  8773.778889                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::10240-12287            1     33.33%     33.33% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::22528-24575            1     33.33%     66.67% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::26624-28671            1     33.33%    100.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::total            3                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkPageSizes::4K            3    100.00%    100.00% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::total            3                       # Table walker page sizes translated
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data          408                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total          408                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            3                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            3                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total          411                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkWaitTime::samples          408                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::0            408    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::total          408                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walks                      408                       # Table walker walks requested
system.cpu1.dtb.walker.walksLong                  408                       # Table walker walks initiated with long descriptors
system.cpu1.dtb.walker.walksLongTerminationLevel::Level3            3                       # Level at which table walker walks with long descriptors terminate
system.cpu1.dtb.write_accesses                  29304                       # DTB write accesses
system.cpu1.dtb.write_hits                      29244                       # DTB write hits
system.cpu1.dtb.write_misses                       60                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions            147646                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions            43551                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions           14326                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                           3658                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.553224                       # IPC: instructions per cycle
system.cpu1.itb.accesses                        79978                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                            79973                       # DTB hits
system.cpu1.itb.inst_accesses                   79978                       # ITB inst accesses
system.cpu1.itb.inst_hits                       79973                       # ITB inst hits
system.cpu1.itb.inst_misses                         5                       # ITB inst misses
system.cpu1.itb.misses                              5                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkCompletionTime::samples            5                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::mean 16707.600000                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::gmean 15191.668322                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::stdev  8274.394407                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::10240-12287            3     60.00%     60.00% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::22528-24575            1     20.00%     80.00% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::26624-28671            1     20.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::total            5                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkPageSizes::4K            5    100.00%    100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total            5                       # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            5                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            5                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            5                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            5                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total           10                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkWaitTime::samples            5                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0              5    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total            5                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walks                        5                       # Table walker walks requested
system.cpu1.itb.walker.walksLong                    5                       # Table walker walks initiated with long descriptors
system.cpu1.itb.walker.walksLongTerminationLevel::Level3            5                       # Level at which table walker walks with long descriptors terminate
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      13                       # number of quiesce instructions executed
system.cpu1.numCycles                          245248                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                       13                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                 111451     64.60%     64.60% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   344      0.20%     64.80% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                    120      0.07%     64.87% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     64.87% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 31794     18.43%     83.30% # Class of committed instruction
system.cpu1.op_class_0::MemWrite                28809     16.70%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                  172518                       # Class of committed instruction
system.cpu1.quiesceCycles                    50180068                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.tickCycles                         241590                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            28.037045                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                1949815                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             6954424                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect             48349                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1051194                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          5019845                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             27917                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          39751                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           11834                       # Number of indirect misses.
system.cpu2.branchPred.lookups                8576989                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                1393167                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1912                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                   24268824                       # Number of instructions committed
system.cpu2.committedOps                     30037658                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              2.783414                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued          450                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit          540                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified         1675                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull          117                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage           85                       # number of prefetches that crossed the page
system.cpu2.discardedOps                      6178937                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                      7773602                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                          7758828                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                          14774                       # DTB misses
system.cpu2.dtb.perms_faults                      192                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                   104                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                 3962272                       # DTB read accesses
system.cpu2.dtb.read_hits                     3949113                       # DTB read hits
system.cpu2.dtb.read_misses                     13159                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          917                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 13704.595420                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 13180.625712                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  5177.048195                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::0-8191            1      0.11%      0.11% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-16383          888     96.84%     96.95% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::16384-24575            7      0.76%     97.71% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-32767            8      0.87%     98.58% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::32768-40959            9      0.98%     99.56% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::49152-57343            2      0.22%     99.78% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::57344-65535            1      0.11%     99.89% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::90112-98303            1      0.11%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          917                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          906     98.80%     98.80% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M           11      1.20%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          917                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data        14774                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total        14774                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          917                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          917                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total        15691                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples        14774                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0          14774    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total        14774                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                    14774                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                14774                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2           11                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          906                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                3811330                       # DTB write accesses
system.cpu2.dtb.write_hits                    3809715                       # DTB write hits
system.cpu2.dtb.write_misses                     1615                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions          38227229                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions          2917246                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions         1175564                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                       23835758                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.359271                       # IPC: instructions per cycle
system.cpu2.itb.accesses                     13915947                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                         13910947                       # DTB hits
system.cpu2.itb.inst_accesses                13915947                       # ITB inst accesses
system.cpu2.itb.inst_hits                    13910947                       # ITB inst hits
system.cpu2.itb.inst_misses                      5000                       # ITB inst misses
system.cpu2.itb.misses                           5000                       # DTB misses
system.cpu2.itb.perms_faults                      553                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples         3253                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 12363.854903                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 11893.998940                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  4682.203679                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287         2609     80.20%     80.20% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383          479     14.72%     94.93% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::20480-24575           39      1.20%     96.13% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::24576-28671          113      3.47%     99.60% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::57344-61439           13      0.40%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total         3253                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K         3253    100.00%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total         3253                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         5000                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         5000                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst         3253                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total         3253                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         8253                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         5000                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           5000    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         5000                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     5000                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 5000                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level3         3253                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     200                       # number of quiesce instructions executed
system.cpu2.numCycles                        67550173                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                      200                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu               22451138     74.74%     74.74% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 97903      0.33%     75.07% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                    871      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              17      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     75.07% # Class of committed instruction
system.cpu2.op_class_0::MemRead               3700224     12.32%     87.39% # Class of committed instruction
system.cpu2.op_class_0::MemWrite              3787505     12.61%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                30037658                       # Class of committed instruction
system.cpu2.quiesceCycles                     1276524                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.tickCycles                       43714415                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            15.405238                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                   1494                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                9698                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect               235                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect             1912                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted             5809                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits               109                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups            199                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses              90                       # Number of indirect misses.
system.cpu3.branchPred.lookups                  12761                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                   2948                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                      30617                       # Number of instructions committed
system.cpu3.committedOps                        39841                       # Number of ops (including micro ops) committed
system.cpu3.cpi                              1.869092                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage           12                       # number of prefetches that crossed the page
system.cpu3.discardedOps                         6195                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                        15493                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                            15401                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                             92                       # DTB misses
system.cpu3.dtb.perms_faults                        3                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                    8517                       # DTB read accesses
system.cpu3.dtb.read_hits                        8440                       # DTB read hits
system.cpu3.dtb.read_misses                        77                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkCompletionTime::samples            2                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::mean        24276                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::gmean 24276.000000                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::22528-24575            2    100.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::total            2                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkPageSizes::4K            2    100.00%    100.00% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::total            2                       # Table walker page sizes translated
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data           92                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total           92                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            2                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            2                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total           94                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkWaitTime::samples           92                       # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::0             92    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::total           92                       # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walks                       92                       # Table walker walks requested
system.cpu3.dtb.walker.walksLong                   92                       # Table walker walks initiated with long descriptors
system.cpu3.dtb.walker.walksLongTerminationLevel::Level3            2                       # Level at which table walker walks with long descriptors terminate
system.cpu3.dtb.write_accesses                   6976                       # DTB write accesses
system.cpu3.dtb.write_hits                       6961                       # DTB write hits
system.cpu3.dtb.write_misses                       15                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions             33204                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions             9403                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions            2932                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                           1627                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                              0.535019                       # IPC: instructions per cycle
system.cpu3.itb.accesses                        18116                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                            18111                       # DTB hits
system.cpu3.itb.inst_accesses                   18116                       # ITB inst accesses
system.cpu3.itb.inst_hits                       18111                       # ITB inst hits
system.cpu3.itb.inst_misses                         5                       # ITB inst misses
system.cpu3.itb.misses                              5                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkCompletionTime::samples            5                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::mean        19992                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::gmean 18295.485449                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::stdev  8553.112065                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::10240-12287            2     40.00%     40.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::22528-24575            1     20.00%     60.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::26624-28671            2     40.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::total            5                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkPageSizes::4K            5    100.00%    100.00% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::total            5                       # Table walker page sizes translated
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            5                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            5                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            5                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            5                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total           10                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkWaitTime::samples            5                       # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::0              5    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::total            5                       # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walks                        5                       # Table walker walks requested
system.cpu3.itb.walker.walksLong                    5                       # Table walker walks initiated with long descriptors
system.cpu3.itb.walker.walksLongTerminationLevel::Level3            5                       # Level at which table walker walks with long descriptors terminate
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu3.numCycles                           57226                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        3                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu3.op_class_0::IntAlu                  25541     64.11%     64.11% # Class of committed instruction
system.cpu3.op_class_0::IntMult                    64      0.16%     64.27% # Class of committed instruction
system.cpu3.op_class_0::IntDiv                     16      0.04%     64.31% # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0      0.00%     64.31% # Class of committed instruction
system.cpu3.op_class_0::MemRead                  7375     18.51%     82.82% # Class of committed instruction
system.cpu3.op_class_0::MemWrite                 6845     17.18%    100.00% # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::total                   39841                       # Class of committed instruction
system.cpu3.quiesceCycles                    16750630                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.tickCycles                          55599                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          323                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       556935                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        941136                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes        12021760                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages         2935                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs              2935                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests         7199                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4838                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          307                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       398424                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            307                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               1757                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            201217                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1619                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1619                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean              64                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1776                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3224                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3224                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3666                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3666                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       199459                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedReq       190272                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          334                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          333                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side           44                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         5530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side            3                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side            3                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           88                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       385960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       209107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         1611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         2164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side           76                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                605238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         1408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          828                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     12340992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       300187                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side        11264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side        20800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         2432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side          424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side          192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side          192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12685375                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7298                       # Total snoops (count)
system.tol2bus.snoopTraffic                    344448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           400331                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.033924                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.267305                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 390098     97.44%     97.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8530      2.13%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    938      0.23%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    580      0.14%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::6                     64      0.02%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::7                     30      0.01%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::9                     69      0.02%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::10                    22      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             400331                       # Request fanout histogram
system.tol2bus.respLayer6.occupancy              4284                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.reqLayer0.occupancy          288398556                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy         413043993                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          2105586                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1786428                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           142800                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            81396                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6789426                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             47124                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy              2142                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy             6426                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            614755                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           797937                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             94248                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          15932252                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy              2142                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy              8568                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy             6426                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1593                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1593                       # Transaction distribution
system.iobus.trans_dist::WriteReq              189127                       # Transaction distribution
system.iobus.trans_dist::WriteResp             189127                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio         5148                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5148                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side       376292                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total       376292                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  381440                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio         2871                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2871                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side     12024208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total     12024208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 12027079                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.respLayer1.occupancy           134554728                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4563702                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer10.occupancy             2756754                       # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer11.occupancy           720055753                       # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization               1.5                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.pci_ide         188146                       # number of demand (read+write) misses
system.iocache.demand_misses::total            188146                       # number of demand (read+write) misses
system.iocache.overall_misses::.pci_ide        188146                       # number of overall misses
system.iocache.overall_misses::total           188146                       # number of overall misses
system.iocache.demand_miss_latency::.pci_ide  22060567561                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  22060567561                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.pci_ide  22060567561                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  22060567561                       # number of overall miss cycles
system.iocache.demand_accesses::.pci_ide       188146                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          188146                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pci_ide       188146                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         188146                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.pci_ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pci_ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.pci_ide 117252.386769                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117252.386769                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.pci_ide 117252.386769                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117252.386769                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         21758                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  546                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    39.849817                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         187840                       # number of writebacks
system.iocache.writebacks::total               187840                       # number of writebacks
system.iocache.demand_mshr_misses::.pci_ide       188146                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       188146                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.pci_ide       188146                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       188146                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.pci_ide  15341301218                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  15341301218                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.pci_ide  15341301218                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  15341301218                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.pci_ide 81539.342946                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 81539.342946                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.pci_ide 81539.342946                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 81539.342946                       # average overall mshr miss latency
system.iocache.replacements                    188146                       # number of replacements
system.iocache.ReadReq_misses::.pci_ide           306                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              306                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.pci_ide     29059093                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     29059093                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.pci_ide          306                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            306                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.pci_ide 94964.356209                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 94964.356209                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.pci_ide          306                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          306                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.pci_ide     18134893                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     18134893                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.pci_ide 59264.356209                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 59264.356209                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.pci_ide       187840                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       187840                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.pci_ide  22031508468                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  22031508468                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.pci_ide       187840                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       187840                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.pci_ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.pci_ide 117288.694996                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117288.694996                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.pci_ide       187840                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       187840                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.pci_ide  15323166325                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  15323166325                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.pci_ide 81575.629924                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 81575.629924                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 188146                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               188146                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1693314                       # Number of tag accesses
system.iocache.tags.data_accesses             1693314                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1757                       # Transaction distribution
system.membus.trans_dist::ReadResp             195149                       # Transaction distribution
system.membus.trans_dist::WriteReq               1619                       # Transaction distribution
system.membus.trans_dist::WriteResp              1619                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       187840                       # Transaction distribution
system.membus.trans_dist::CleanEvict              306                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2011                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2874                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2869                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        193392                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        188117                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       376292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       376292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         5148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         1604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       394171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       400923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 777215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     12021760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     12021760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2871                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         3208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     12539072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     12545151                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24566911                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1899                       # Total snoops (count)
system.membus.snoopTraffic                      21632                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            389770                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000870                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029479                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  389431     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                     339      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              389770                       # Request fanout histogram
system.membus.reqLayer7.occupancy          1336767998                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               2.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             2756754                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              809676                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy          834092823                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1166991                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions                400                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          200                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean             715                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::underflows          200    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value          715                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            200                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    48442146615                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED       143000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13714794                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13714794                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13714794                       # number of overall hits
system.cpu2.icache.overall_hits::total       13714794                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       192827                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        192827                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       192827                       # number of overall misses
system.cpu2.icache.overall_misses::total       192827                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst  17236276302                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  17236276302                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst  17236276302                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  17236276302                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     13907621                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13907621                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     13907621                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13907621                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.013865                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.013865                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.013865                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.013865                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 89387.255426                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 89387.255426                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 89387.255426                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 89387.255426                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst       192827                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       192827                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst       192827                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       192827                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst  17098597110                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  17098597110                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst  17098597110                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  17098597110                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.013865                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.013865                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.013865                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.013865                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 88673.251723                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 88673.251723                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 88673.251723                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 88673.251723                       # average overall mshr miss latency
system.cpu2.icache.replacements                   305                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13714794                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13714794                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       192827                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       192827                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst  17236276302                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  17236276302                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     13907621                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13907621                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.013865                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.013865                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 89387.255426                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 89387.255426                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst       192827                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       192827                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst  17098597110                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  17098597110                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.013865                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.013865                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 88673.251723                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 88673.251723                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse        108587.817846                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              24884                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              305                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            81.586885                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst 108587.817846                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.051779                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.051779                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024       205390                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2         2840                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3        37202                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4       165259                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.097938                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         28008070                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        28008070                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker        14142                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total        14142                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker        14142                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total        14142                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          834                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          834                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          834                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          834                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      8477322                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      8477322                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      8477322                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      8477322                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker        14976                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total        14976                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker        14976                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total        14976                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.055689                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.055689                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.055689                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.055689                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker 10164.654676                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 10164.654676                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker 10164.654676                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 10164.654676                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          834                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          834                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          834                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          834                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      6095418                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      6095418                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      6095418                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      6095418                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.055689                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.055689                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.055689                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.055689                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker  7308.654676                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  7308.654676                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker  7308.654676                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  7308.654676                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          601                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker        14142                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total        14142                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          834                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          834                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      8477322                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      8477322                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker        14976                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total        14976                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.055689                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.055689                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker 10164.654676                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 10164.654676                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          834                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          834                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      6095418                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      6095418                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.055689                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.055689                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker  7308.654676                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7308.654676                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse    15.941253                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs        15665                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          834                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    18.782974                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker    15.941253                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker     0.996328                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.996328                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses       120642                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses       120642                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker        40652                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total        40652                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker        40652                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total        40652                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          983                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          983                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          983                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          983                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker     11305476                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total     11305476                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker     11305476                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total     11305476                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker        41635                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total        41635                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker        41635                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total        41635                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.023610                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.023610                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.023610                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.023610                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker 11500.992879                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 11500.992879                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker 11500.992879                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 11500.992879                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          983                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          983                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          983                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          983                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      8498028                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      8498028                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      8498028                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      8498028                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.023610                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.023610                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.023610                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.023610                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker  8644.992879                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8644.992879                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker  8644.992879                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8644.992879                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          856                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker        40652                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total        40652                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          983                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          983                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker     11305476                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total     11305476                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker        41635                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total        41635                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.023610                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.023610                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker 11500.992879                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 11500.992879                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          983                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          983                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      8498028                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      8498028                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.023610                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.023610                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker  8644.992879                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8644.992879                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.951414                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs        13592                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          983                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs    13.827060                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker    15.951414                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker     0.996963                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.996963                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           13                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::4            3                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses       334063                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses       334063                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7269640                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7269640                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7341717                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7341717                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data        11277                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11277                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data        11725                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11725                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data    616108458                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    616108458                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data    616108458                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    616108458                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7280917                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7280917                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7353442                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7353442                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.001549                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.001549                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.001594                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.001594                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 54634.074488                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 54634.074488                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 52546.563582                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 52546.563582                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.demand_mshr_hits::.cpu2.data         3856                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3856                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data         3856                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3856                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data         7421                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7421                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data         7768                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.dcache.prefetcher          332                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         8100                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data         2117                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         2117                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data    373678326                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    373678326                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data    376029528                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.dcache.prefetcher     18456554                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    394486082                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data    117826422                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    117826422                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.001019                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001019                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.001056                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001102                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 50354.174101                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 50354.174101                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 48407.508754                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 55592.030120                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 48701.985432                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data 55657.261219                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 55657.261219                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3742696                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3742696                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data         2057                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2057                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data    115283154                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    115283154                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      3744753                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3744753                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.000549                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000549                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 56044.314050                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 56044.314050                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data          172                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          172                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data         1885                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         1885                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data          916                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          916                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data    112426440                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    112426440                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data    117826422                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    117826422                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 59642.673740                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 59642.673740                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data 128631.465066                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 128631.465066                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      3525214                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3525214                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data         8749                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         8749                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data    488492382                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    488492382                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3533963                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3533963                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.002476                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002476                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 55834.081838                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 55834.081838                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data         3476                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3476                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data         5273                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         5273                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data         1201                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         1201                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data    257120682                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    257120682                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.001492                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.001492                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 48761.745117                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 48761.745117                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.cpu2.data          533                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          533                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.cpu2.data            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.cpu2.data          536                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          536                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.cpu2.data     0.005597                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.005597                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.cpu2.data            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.cpu2.data       263466                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       263466                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.cpu2.data     0.005597                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.005597                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu2.data        87822                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        87822                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data        71544                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total        71544                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_misses::.cpu2.data          445                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_misses::total          445                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data        71989                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total        71989                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_miss_rate::.cpu2.data     0.006181                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_miss_rate::total     0.006181                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_misses::.cpu2.data          344                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_misses::total          344                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::.cpu2.data      2087736                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::total      2087736                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::.cpu2.data     0.004779                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::total     0.004779                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu2.data         6069                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::total         6069                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.HardPFReq_mshr_misses::.cpu2.dcache.prefetcher          332                       # number of HardPFReq MSHR misses
system.cpu2.dcache.HardPFReq_mshr_misses::total          332                       # number of HardPFReq MSHR misses
system.cpu2.dcache.HardPFReq_mshr_miss_latency::.cpu2.dcache.prefetcher     18456554                       # number of HardPFReq MSHR miss cycles
system.cpu2.dcache.HardPFReq_mshr_miss_latency::total     18456554                       # number of HardPFReq MSHR miss cycles
system.cpu2.dcache.HardPFReq_mshr_miss_rate::.cpu2.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.dcache.HardPFReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 55592.030120                       # average HardPFReq mshr miss latency
system.cpu2.dcache.HardPFReq_avg_mshr_miss_latency::total 55592.030120                       # average HardPFReq mshr miss latency
system.cpu2.dcache.WriteLineReq_hits::.cpu2.data         1730                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_hits::total         1730                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_misses::.cpu2.data          471                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_misses::total          471                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_miss_latency::.cpu2.data     12332922                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_miss_latency::total     12332922                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_accesses::.cpu2.data         2201                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_accesses::total         2201                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_miss_rate::.cpu2.data     0.213994                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_miss_rate::total     0.213994                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_miss_latency::.cpu2.data 26184.547771                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_avg_miss_latency::total 26184.547771                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_mshr_hits::.cpu2.data          208                       # number of WriteLineReq MSHR hits
system.cpu2.dcache.WriteLineReq_mshr_hits::total          208                       # number of WriteLineReq MSHR hits
system.cpu2.dcache.WriteLineReq_mshr_misses::.cpu2.data          263                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_misses::total          263                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::.cpu2.data      4131204                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::total      4131204                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::.cpu2.data     0.119491                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::total     0.119491                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu2.data        15708                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::total        15708                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        59732                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        59732                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          118                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          118                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data       349860                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       349860                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        59850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        59850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.001972                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.001972                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data  2964.915254                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  2964.915254                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          118                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        59849                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        59849                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        59849                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        59849                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.CleanSharedReq_miss_latency::.cpu2.data       182784                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_miss_latency::total       182784                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::.cpu2.data          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_mshr_misses::.cpu2.data       190272                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_misses::total       190272                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::.cpu2.data    271709908                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::total    271709908                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::.cpu2.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::.cpu2.data  1428.007841                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::total  1428.007841                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse        15621.348742                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              64862                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             1134                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            57.197531                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data 12008.271557                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher  3613.077185                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.005726                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001723                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.007449                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3745                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        14211                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         3745                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          197                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          717                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4        13282                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001786                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.006776                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15332542                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15332542                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu3.numPwrStateTransitions                  6                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean     12119621015                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   16265940021.620125                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value   3985853856                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  36518531028                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON       40856152                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  48478484060                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst        18073                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           18073                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst        18073                       # number of overall hits
system.cpu3.icache.overall_hits::total          18073                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst           38                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst           38                       # number of overall misses
system.cpu3.icache.overall_misses::total           38                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst       488376                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       488376                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst       488376                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       488376                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst        18111                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        18111                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst        18111                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        18111                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002098                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002098                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002098                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002098                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst        12852                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total        12852                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst        12852                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total        12852                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_misses::.cpu3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst       461244                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       461244                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst       461244                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       461244                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002098                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002098                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002098                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002098                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst        12138                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total        12138                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst        12138                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total        12138                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst        18073                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          18073                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst           38                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst       488376                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       488376                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst        18111                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        18111                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002098                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002098                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst        12852                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total        12852                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst       461244                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       461244                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002098                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002098                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst        12138                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total        12138                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse         8426.776283                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst  8426.776283                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.004018                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.004018                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         8436                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         8436                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.004023                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            36260                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           36260                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.demand_hits::.cpu3.itb.walker           12                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total           12                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::.cpu3.itb.walker           12                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total           12                       # number of overall hits
system.cpu3.itb_walker_cache.demand_misses::.cpu3.itb.walker            3                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::.cpu3.itb.walker            3                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total            3                       # number of overall misses
system.cpu3.itb_walker_cache.demand_miss_latency::.cpu3.itb.walker        54978                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total        54978                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::.cpu3.itb.walker        54978                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total        54978                       # number of overall miss cycles
system.cpu3.itb_walker_cache.demand_accesses::.cpu3.itb.walker           15                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total           15                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::.cpu3.itb.walker           15                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total           15                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.demand_miss_rate::.cpu3.itb.walker     0.200000                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.200000                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::.cpu3.itb.walker     0.200000                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.200000                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.demand_avg_miss_latency::.cpu3.itb.walker        18326                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total        18326                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::.cpu3.itb.walker        18326                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total        18326                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.demand_mshr_misses::.cpu3.itb.walker            3                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::.cpu3.itb.walker            3                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::.cpu3.itb.walker        46410                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total        46410                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::.cpu3.itb.walker        46410                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total        46410                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::.cpu3.itb.walker     0.200000                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.200000                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::.cpu3.itb.walker     0.200000                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.200000                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu3.itb.walker        15470                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total        15470                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu3.itb.walker        15470                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total        15470                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.replacements            3                       # number of replacements
system.cpu3.itb_walker_cache.ReadReq_hits::.cpu3.itb.walker           12                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total           12                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_misses::.cpu3.itb.walker            3                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::.cpu3.itb.walker        54978                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total        54978                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::.cpu3.itb.walker           15                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total           15                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_miss_rate::.cpu3.itb.walker     0.200000                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.200000                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::.cpu3.itb.walker        18326                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total        18326                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::.cpu3.itb.walker            3                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu3.itb.walker        46410                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total        46410                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu3.itb.walker     0.200000                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu3.itb.walker        15470                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total        15470                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs           32                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            3                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs    10.666667                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses          123                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses          123                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.demand_hits::.cpu3.dtb.walker          149                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total          149                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::.cpu3.dtb.walker          149                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total          149                       # number of overall hits
system.cpu3.dtb_walker_cache.demand_misses::.cpu3.dtb.walker            3                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::.cpu3.dtb.walker            3                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total            3                       # number of overall misses
system.cpu3.dtb_walker_cache.demand_miss_latency::.cpu3.dtb.walker        49266                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total        49266                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::.cpu3.dtb.walker        49266                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total        49266                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.demand_accesses::.cpu3.dtb.walker          152                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total          152                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::.cpu3.dtb.walker          152                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total          152                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::.cpu3.dtb.walker     0.019737                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.019737                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::.cpu3.dtb.walker     0.019737                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.019737                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::.cpu3.dtb.walker        16422                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total        16422                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::.cpu3.dtb.walker        16422                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total        16422                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.demand_mshr_misses::.cpu3.dtb.walker            3                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::.cpu3.dtb.walker            3                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::.cpu3.dtb.walker        40698                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total        40698                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::.cpu3.dtb.walker        40698                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total        40698                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::.cpu3.dtb.walker     0.019737                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.019737                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::.cpu3.dtb.walker     0.019737                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.019737                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu3.dtb.walker        13566                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total        13566                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu3.dtb.walker        13566                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total        13566                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.replacements            3                       # number of replacements
system.cpu3.dtb_walker_cache.ReadReq_hits::.cpu3.dtb.walker          149                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total          149                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_misses::.cpu3.dtb.walker            3                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::.cpu3.dtb.walker        49266                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total        49266                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::.cpu3.dtb.walker          152                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total          152                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::.cpu3.dtb.walker     0.019737                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.019737                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu3.dtb.walker        16422                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total        16422                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::.cpu3.dtb.walker            3                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu3.dtb.walker        40698                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total        40698                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu3.dtb.walker     0.019737                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.019737                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu3.dtb.walker        13566                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total        13566                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            8                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            3                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs     2.666667                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses         1219                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses         1219                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data        14704                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           14704                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data        14832                       # number of overall hits
system.cpu3.dcache.overall_hits::total          14832                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data           72                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data           91                       # number of overall misses
system.cpu3.dcache.overall_misses::total           91                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data       960330                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total       960330                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data       960330                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total       960330                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data        14776                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        14776                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data        14923                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        14923                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.004873                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004873                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.006098                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006098                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 13337.916667                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 13337.916667                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 10553.076923                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 10553.076923                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.unused_prefetches              116                       # number of HardPF blocks evicted w/o reference
system.cpu3.dcache.demand_mshr_hits::.cpu3.data            4                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data            4                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data           68                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           68                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data           87                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           87                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.cpu3.data           10                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           10                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data       862512                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total       862512                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data       953904                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total       953904                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.cpu3.data       237048                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       237048                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.004602                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004602                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.005830                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.005830                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data        12684                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total        12684                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 10964.413793                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 10964.413793                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.cpu3.data 23704.800000                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 23704.800000                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data         7994                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           7994                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data           44                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data       639030                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total       639030                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data         8038                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         8038                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.005474                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.005474                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 14523.409091                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 14523.409091                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data            1                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data           43                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.cpu3.data            7                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            7                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data       595476                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       595476                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.cpu3.data       237048                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       237048                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.005350                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005350                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 13848.279070                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13848.279070                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu3.data        33864                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total        33864                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data         6710                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          6710                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data           28                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data       321300                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       321300                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data         6738                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         6738                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.004156                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.004156                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data        11475                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total        11475                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data            3                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data           25                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           25                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.cpu3.data            3                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data       267036                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       267036                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.003710                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003710                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 10681.440000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 10681.440000                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFExReq_hits::.cpu3.data          128                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_hits::total          128                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_misses::.cpu3.data           19                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_misses::total           19                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_accesses::.cpu3.data          147                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_accesses::total          147                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_miss_rate::.cpu3.data     0.129252                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_miss_rate::total     0.129252                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_mshr_misses::.cpu3.data           19                       # number of SoftPFExReq MSHR misses
system.cpu3.dcache.SoftPFExReq_mshr_misses::total           19                       # number of SoftPFExReq MSHR misses
system.cpu3.dcache.SoftPFExReq_mshr_miss_latency::.cpu3.data        91392                       # number of SoftPFExReq MSHR miss cycles
system.cpu3.dcache.SoftPFExReq_mshr_miss_latency::total        91392                       # number of SoftPFExReq MSHR miss cycles
system.cpu3.dcache.SoftPFExReq_mshr_miss_rate::.cpu3.data     0.129252                       # mshr miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_mshr_miss_rate::total     0.129252                       # mshr miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu3.data  4810.105263                       # average SoftPFExReq mshr miss latency
system.cpu3.dcache.SoftPFExReq_avg_mshr_miss_latency::total  4810.105263                       # average SoftPFExReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data           94                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           94                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           10                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data        24276                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        24276                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.096154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.096154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data  2427.600000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  2427.600000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           10                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          104                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          104                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          104                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          104                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse         9945.424421                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4242                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              303                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                   14                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data  8046.582872                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher  1898.841549                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003837                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.000905                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004742                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         1852                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024         8005                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         1852                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         8005                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.000883                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.003817                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            30310                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           30310                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu0.numPwrStateTransitions                214                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          108                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    440713294.796296                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   182094378.170211                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          108    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value     14706976                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1594533360                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            108                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON      767025796                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  47597035838                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       300175                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          300175                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       300175                       # number of overall hits
system.cpu0.icache.overall_hits::total         300175                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst           22                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst           22                       # number of overall misses
system.cpu0.icache.overall_misses::total           22                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst       781830                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       781830                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst       781830                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       781830                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       300197                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       300197                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       300197                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       300197                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000073                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000073                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000073                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000073                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 35537.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 35537.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 35537.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 35537.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_misses::.cpu0.inst           22                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst           22                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst       766122                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       766122                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst       766122                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       766122                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000073                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000073                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000073                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000073                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 34823.727273                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 34823.727273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 34823.727273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 34823.727273                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       300175                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         300175                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst           22                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst       781830                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       781830                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       300197                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       300197                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000073                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000073                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 35537.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 35537.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst           22                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst       766122                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       766122                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 34823.727273                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 34823.727273                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse         5644.073548                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst  5644.073548                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002691                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.002691                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         5650                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         5650                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.002694                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           600416                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          600416                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.demand_hits::.cpu0.itb.walker            2                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total            2                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::.cpu0.itb.walker            2                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total            2                       # number of overall hits
system.cpu0.itb_walker_cache.demand_misses::.cpu0.itb.walker            1                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total            1                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::.cpu0.itb.walker            1                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total            1                       # number of overall misses
system.cpu0.itb_walker_cache.demand_miss_latency::.cpu0.itb.walker        16422                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total        16422                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::.cpu0.itb.walker        16422                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total        16422                       # number of overall miss cycles
system.cpu0.itb_walker_cache.demand_accesses::.cpu0.itb.walker            3                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total            3                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::.cpu0.itb.walker            3                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total            3                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.demand_miss_rate::.cpu0.itb.walker     0.333333                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.333333                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::.cpu0.itb.walker     0.333333                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.333333                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.demand_avg_miss_latency::.cpu0.itb.walker        16422                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total        16422                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::.cpu0.itb.walker        16422                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total        16422                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.demand_mshr_misses::.cpu0.itb.walker            1                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::.cpu0.itb.walker            1                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::.cpu0.itb.walker        13566                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total        13566                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::.cpu0.itb.walker        13566                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total        13566                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::.cpu0.itb.walker     0.333333                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.333333                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::.cpu0.itb.walker     0.333333                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.333333                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu0.itb.walker        13566                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total        13566                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu0.itb.walker        13566                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total        13566                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.replacements            1                       # number of replacements
system.cpu0.itb_walker_cache.ReadReq_hits::.cpu0.itb.walker            2                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total            2                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_misses::.cpu0.itb.walker            1                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::.cpu0.itb.walker        16422                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total        16422                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::.cpu0.itb.walker            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_miss_rate::.cpu0.itb.walker     0.333333                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.333333                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::.cpu0.itb.walker        16422                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total        16422                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::.cpu0.itb.walker            1                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu0.itb.walker        13566                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total        13566                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu0.itb.walker     0.333333                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu0.itb.walker        13566                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total        13566                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            1                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs            1                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses           25                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses           25                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.demand_hits::.cpu0.dtb.walker         1948                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total         1948                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::.cpu0.dtb.walker         1948                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total         1948                       # number of overall hits
system.cpu0.dtb_walker_cache.demand_misses::.cpu0.dtb.walker            1                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total            1                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::.cpu0.dtb.walker            1                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total            1                       # number of overall misses
system.cpu0.dtb_walker_cache.demand_miss_latency::.cpu0.dtb.walker        19278                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total        19278                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::.cpu0.dtb.walker        19278                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total        19278                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.demand_accesses::.cpu0.dtb.walker         1949                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total         1949                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::.cpu0.dtb.walker         1949                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total         1949                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::.cpu0.dtb.walker     0.000513                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.000513                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::.cpu0.dtb.walker     0.000513                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.000513                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::.cpu0.dtb.walker        19278                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total        19278                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::.cpu0.dtb.walker        19278                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total        19278                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.demand_mshr_misses::.cpu0.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::.cpu0.dtb.walker            1                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::.cpu0.dtb.walker        16422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total        16422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::.cpu0.dtb.walker        16422                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total        16422                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::.cpu0.dtb.walker     0.000513                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.000513                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::.cpu0.dtb.walker     0.000513                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.000513                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu0.dtb.walker        16422                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total        16422                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu0.dtb.walker        16422                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total        16422                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.replacements            1                       # number of replacements
system.cpu0.dtb_walker_cache.ReadReq_hits::.cpu0.dtb.walker         1948                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total         1948                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_misses::.cpu0.dtb.walker            1                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::.cpu0.dtb.walker        19278                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total        19278                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::.cpu0.dtb.walker         1949                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total         1949                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::.cpu0.dtb.walker     0.000513                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.000513                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu0.dtb.walker        19278                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total        19278                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::.cpu0.dtb.walker            1                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu0.dtb.walker        16422                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total        16422                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu0.dtb.walker     0.000513                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.000513                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu0.dtb.walker        16422                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total        16422                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            1                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs            1                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses        15593                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses        15593                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       227849                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          227849                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       229315                       # number of overall hits
system.cpu0.dcache.overall_hits::total         229315                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data         2879                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2879                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data         3222                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3222                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data     11802420                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     11802420                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data     11802420                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     11802420                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       230728                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       230728                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       232537                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       232537                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.012478                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012478                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.013856                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.013856                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data  4099.485933                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  4099.485933                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data  3663.072626                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  3663.072626                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.demand_mshr_hits::.cpu0.data          206                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          206                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data          206                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          206                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data         2673                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         2673                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data         3012                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.dcache.prefetcher            2                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3014                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.cpu0.data         1218                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         1218                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data      8952846                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total      8952846                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data     10097388                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.dcache.prefetcher        91390                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     10188778                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.cpu0.data    101951346                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    101951346                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.011585                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.011585                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.012953                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.012961                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data  3349.362514                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  3349.362514                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data  3352.386454                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher        45695                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  3380.483743                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.cpu0.data 83703.896552                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 83703.896552                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       119889                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         119889                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         2026                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2026                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data      8230278                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      8230278                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       121915                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       121915                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.016618                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016618                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data  4062.328727                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  4062.328727                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          106                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          106                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         1920                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1920                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.cpu0.data          813                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          813                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data      6345318                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6345318                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.cpu0.data    101951346                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    101951346                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.015749                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.015749                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data  3304.853125                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  3304.853125                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu0.data 125401.409594                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 125401.409594                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       107960                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        107960                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          853                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          853                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data      3572142                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3572142                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       108813                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       108813                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.007839                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.007839                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data  4187.739742                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4187.739742                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          753                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          753                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.cpu0.data          405                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          405                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data      2607528                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2607528                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.006920                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006920                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data  3462.852590                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  3462.852590                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_hits::.cpu0.data         1466                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_hits::total         1466                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_misses::.cpu0.data          343                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_misses::total          343                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_accesses::.cpu0.data         1809                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_accesses::total         1809                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_miss_rate::.cpu0.data     0.189608                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_miss_rate::total     0.189608                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_misses::.cpu0.data          339                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_misses::total          339                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::.cpu0.data      1144542                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::total      1144542                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::.cpu0.data     0.187396                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::total     0.187396                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu0.data  3376.230088                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::total  3376.230088                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.HardPFReq_mshr_misses::.cpu0.dcache.prefetcher            2                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_miss_latency::.cpu0.dcache.prefetcher        91390                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_latency::total        91390                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher        45695                       # average HardPFReq mshr miss latency
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::total        45695                       # average HardPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          844                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          844                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          215                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          215                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       483378                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       483378                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1059                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1059                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.203022                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.203022                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  2248.269767                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  2248.269767                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          215                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          215                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1057                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1057                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1057                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1057                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         3700.519554                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              20187                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             2214                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.117886                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  3162.095002                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher   538.424552                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001508                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000257                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.001765                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         3160                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         3149                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.000257                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.001507                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           471538                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          471538                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                  16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                   3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.dtb.walker             1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.itb.walker             1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                  37                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                   3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.dtb.walker             4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.itb.walker             2                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 950                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                 195                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker           324                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker           176                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                  38                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.dtb.walker             3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.itb.walker             3                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1757                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                 16                       # number of overall hits
system.l2.overall_hits::.cpu0.data                  3                       # number of overall hits
system.l2.overall_hits::.cpu0.dtb.walker            1                       # number of overall hits
system.l2.overall_hits::.cpu0.itb.walker            1                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                 37                       # number of overall hits
system.l2.overall_hits::.cpu1.data                  3                       # number of overall hits
system.l2.overall_hits::.cpu1.dtb.walker            4                       # number of overall hits
system.l2.overall_hits::.cpu1.itb.walker            2                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                950                       # number of overall hits
system.l2.overall_hits::.cpu2.data                195                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker          324                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker          176                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                 38                       # number of overall hits
system.l2.overall_hits::.cpu3.data                  1                       # number of overall hits
system.l2.overall_hits::.cpu3.dtb.walker            3                       # number of overall hits
system.l2.overall_hits::.cpu3.itb.walker            3                       # number of overall hits
system.l2.overall_hits::total                    1757                       # number of overall hits
system.l2.demand_misses::.cpu0.inst                 6                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data                 9                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.dcache.prefetcher            1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                 7                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data                 8                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst            191877                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data              3842                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.dcache.prefetcher          230                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::total                 195986                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst                6                       # number of overall misses
system.l2.overall_misses::.cpu0.data                9                       # number of overall misses
system.l2.overall_misses::.cpu0.dcache.prefetcher            1                       # number of overall misses
system.l2.overall_misses::.cpu1.inst                7                       # number of overall misses
system.l2.overall_misses::.cpu1.data                8                       # number of overall misses
system.l2.overall_misses::.cpu2.inst           191877                       # number of overall misses
system.l2.overall_misses::.cpu2.data             3842                       # number of overall misses
system.l2.overall_misses::.cpu2.dcache.prefetcher          230                       # number of overall misses
system.l2.overall_misses::.cpu2.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::.cpu3.data                5                       # number of overall misses
system.l2.overall_misses::total                195986                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst       563346                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data       732564                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.dcache.prefetcher        85680                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst       559776                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data       722568                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst  16813051374                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data    332669736                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.dcache.prefetcher     17909038                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.dtb.walker        86394                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data       470526                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17166851002                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst       563346                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data       732564                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.dcache.prefetcher        85680                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst       559776                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data       722568                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst  16813051374                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data    332669736                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.dcache.prefetcher     17909038                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.dtb.walker        86394                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data       470526                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17166851002                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst              22                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data              12                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.dcache.prefetcher            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.dtb.walker            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.itb.walker            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst              44                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data              11                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.dtb.walker            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst          192827                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data            4037                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dcache.prefetcher          230                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker          325                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker          176                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst              38                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data               6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.dtb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.itb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               197743                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst             22                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data             12                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.dcache.prefetcher            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.dtb.walker            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.itb.walker            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst             44                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data             11                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.dtb.walker            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst         192827                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data           4037                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dcache.prefetcher          230                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker          325                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker          176                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst             38                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data              6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.dtb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.itb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              197743                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.272727                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.750000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.dcache.prefetcher            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.159091                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.727273                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.995073                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.951697                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.dcache.prefetcher            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.dtb.walker     0.003077                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.833333                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.991115                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.272727                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.750000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.dcache.prefetcher            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.159091                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.727273                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.995073                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.951697                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.dcache.prefetcher            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.dtb.walker     0.003077                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.833333                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.991115                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst        93891                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data        81396                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.dcache.prefetcher        85680                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst        79968                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data        90321                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 87624.110102                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 86587.646018                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.dcache.prefetcher 77865.382609                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.dtb.walker        86394                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 94105.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87592.231088                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst        93891                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data        81396                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.dcache.prefetcher        85680                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst        79968                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data        90321                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 87624.110102                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 86587.646018                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.dcache.prefetcher 77865.382609                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.dtb.walker        86394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 94105.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87592.231088                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 12                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             12                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu2.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  32                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 32                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.dcache.prefetcher            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst       191868                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data         3819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.dcache.prefetcher          230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            195954                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.dcache.prefetcher            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst       191868                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data         3819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.dcache.prefetcher          230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           195954                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu0.data         1218                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu1.data           31                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data         2117                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu3.data           10                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3376                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.inst       541926                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data       700434                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.dcache.prefetcher        82110                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst       534786                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data       694008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst  16127673492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data    317299458                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.dcache.prefetcher     17087225                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.dtb.walker        82824                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data       452676                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16465148939                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst       541926                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data       700434                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.dcache.prefetcher        82110                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst       534786                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data       694008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst  16127673492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data    317299458                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.dcache.prefetcher     17087225                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.dtb.walker        82824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data       452676                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16465148939                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu0.data     97305348                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu1.data       586194                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data    112592802                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu3.data       197064                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    210681408                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.272727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.159091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.727273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.995027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.946000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.dtb.walker     0.003077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.833333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.990953                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.272727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.159091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.727273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.995027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.946000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.dtb.walker     0.003077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.833333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.990953                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst        90321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data        77826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.dcache.prefetcher        82110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst        76398                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data        86751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84056.087998                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 83084.435192                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 74292.282609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.dtb.walker        82824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 90535.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84025.582223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst        90321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data        77826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher        82110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst        76398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data        86751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84056.087998                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 83084.435192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 74292.282609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.dtb.walker        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 90535.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84025.582223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu0.data 79889.448276                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu1.data 18909.483871                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data 53185.074162                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu3.data 19706.400000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 62405.630332                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu0.data          813                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu1.data           21                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu2.data          916                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu3.data            7                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1757                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu0.data     97305348                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu1.data       586194                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data    112592802                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu3.data       197064                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    210681408                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu0.data 119686.774908                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu1.data        27914                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data 122917.906114                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu3.data        28152                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 119909.737052                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu0.data          405                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu1.data           10                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu2.data         1201                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu3.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1619                       # number of WriteReq MSHR uncacheable
system.l2.WriteClean_hits::.writebacks             64                       # number of WriteClean hits
system.l2.WriteClean_hits::total                   64                       # number of WriteClean hits
system.l2.WriteClean_accesses::.writebacks           64                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total               64                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              67                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              62                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1059                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1213                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu2.data           580                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                580                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu2.data      3026646                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3026646                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1639                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1793                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.353874                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.323480                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  5218.355172                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5218.355172                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu2.data          580                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           580                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     10053834                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     10053834                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.353874                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.323480                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 17334.196552                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17334.196552                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data                6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu2.data           2869                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2869                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu2.data    225769656                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     225769656                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data         2875                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2876                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu2.data     0.997913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997566                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 78692.804461                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78692.804461                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu2.data         2869                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2869                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data    215527326                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    215527326                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.997913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997566                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 75122.804461                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75122.804461                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.inst           16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.data            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.dtb.walker            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.itb.walker            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.inst           37                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.dtb.walker            4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.itb.walker            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.inst          950                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data          189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker          324                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker          176                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.inst           38                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.dtb.walker            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.itb.walker            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1750                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.inst            6                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu0.data            9                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu0.dcache.prefetcher            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.inst            7                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data            8                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.inst       191877                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data          973                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.dcache.prefetcher          230                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.dtb.walker            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          193117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.inst       563346                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu0.data       732564                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu0.dcache.prefetcher        85680                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.inst       559776                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data       722568                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.inst  16813051374                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data    106900080                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.dcache.prefetcher     17909038                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.dtb.walker        86394                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data       470526                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16941081346                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.inst           22                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.dcache.prefetcher            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.dtb.walker            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.itb.walker            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.inst           44                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.dtb.walker            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.itb.walker            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.inst       192827                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data         1162                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dcache.prefetcher          230                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker          325                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker          176                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.inst           38                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.dtb.walker            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        194867                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.inst     0.272727                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.818182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.inst     0.159091                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.727273                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.inst     0.995073                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.837349                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.dtb.walker     0.003077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.833333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.991020                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.inst        93891                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data        81396                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.dcache.prefetcher        85680                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.inst        79968                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data        90321                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.inst 87624.110102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 109866.474820                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.dcache.prefetcher 77865.382609                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.dtb.walker        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 94105.200000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87724.443451                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu2.inst            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           23                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           32                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.inst            6                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu0.data            9                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu0.dcache.prefetcher            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.inst            7                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data            8                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.inst       191868                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data          950                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.dcache.prefetcher          230                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.dtb.walker            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data            5                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       193085                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.inst       541926                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data       700434                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.dcache.prefetcher        82110                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.inst       534786                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data       694008                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.inst  16127673492                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data    101772132                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.dcache.prefetcher     17087225                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.dtb.walker        82824                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data       452676                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16249621613                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.inst     0.272727                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.818182                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.inst     0.159091                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.727273                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.inst     0.995027                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.817556                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.dtb.walker     0.003077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.833333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.990855                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.inst        90321                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data        77826                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher        82110                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.inst        76398                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data        86751                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.inst 84056.087998                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 107128.560000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 74292.282609                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.dtb.walker        82824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 90535.200000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84157.866292                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu2.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu2.data          152                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             152                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu2.data          155                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           155                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.980645                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.980645                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          152                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          152                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      2428314                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2428314                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.980645                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.980645                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 15975.750000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 15975.750000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 151286.561818                       # Cycle average of tags in use
system.l2.tags.total_refs                          11                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         4                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.750000                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1763.995527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     4495.619559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     4128.144218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher   924.425658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           51                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst     7905.212350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     9022.145525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher         2637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           36                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst    100915.653416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     5836.611926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher  1985.200323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker    16.435181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst            3024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     6096.118135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker            9                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.001257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.048120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.002783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.072139                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8379                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           226                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        241117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8379                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2844                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        37734                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       200450                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.003995                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000108                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.114974                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1796450                       # Number of tag accesses
system.l2.tags.data_accesses                  1796450                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.dcache.prefetcher           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst      12278592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data        243904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.dcache.prefetcher        14208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12539072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst     12278592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12279424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12021760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12021760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.dcache.prefetcher            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst         191853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data           3811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.dcache.prefetcher          222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              195923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       187840                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             187840                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst             7962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data            11943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.dcache.prefetcher         1327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst             9289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data            10616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst        254579771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data          5057015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.dcache.prefetcher       294583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.dtb.walker         1327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data             6635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             259980467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst         7962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst         9289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst    254579771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        254597021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      249254711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            249254711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      249254711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst            7962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data           11943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.dcache.prefetcher         1327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst            9289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data           10616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst       254579771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data         5057015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.dcache.prefetcher       294583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.dtb.walker         1327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data            6635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            509235178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    375680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.dcache.prefetcher::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples        16.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples    383681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples      7615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.dcache.prefetcher::samples       436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.dtb.walker::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022496                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000990809616                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17346                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17346                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              575715                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             359314                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      195923                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     187840                       # Number of write requests accepted
system.mem_ctrls.readBursts                    391846                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   375680                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             48990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             49088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             48917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             48978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             48809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             48880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             46944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             46944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             46944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             46967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             46976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             46975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46976                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      63.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6244516426                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2938545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15060151426                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15937.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38437.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                    366596                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   354075                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  348660                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                391846                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               375680                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  195021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  195051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 178579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 177995                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        64739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    379.354639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   305.364441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   175.956551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63          2094      3.23%      3.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127         7340     11.34%     14.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191         3458      5.34%     19.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255         3434      5.30%     25.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319         3626      5.60%     30.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383         2735      4.22%     35.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447         2743      4.24%     39.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511         2879      4.45%     43.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575        36430     56.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        64739                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17346                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.933068                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    286.008933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         17254     99.47%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           90      0.52%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17346                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17346                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      21.657443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.164731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     16.416172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         16675     96.13%     96.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           572      3.30%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             1      0.01%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           29      0.17%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            3      0.02%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223           11      0.06%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239           14      0.08%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255           35      0.20%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::592-607            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17346                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12537792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12021440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12539072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12021760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       259.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       249.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    259.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    249.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   48230536494                       # Total gap between requests
system.mem_ctrls.avgGap                     125677.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst          384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data          576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.dcache.prefetcher           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data          512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst     12277792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data       243680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.dcache.prefetcher        13952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.dtb.walker           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data          320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12021440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7961.713525891639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 11942.570288837458                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.dcache.prefetcher 1326.952254315273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 9288.665780206913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 10615.618034522186                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 254563183.943969160318                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 5052370.708305402659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.dcache.prefetcher 289275.591440729564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.dtb.walker 1326.952254315273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 6634.761271576366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 249248076.689309328794                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data           18                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.dcache.prefetcher            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst           14                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data           16                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst       383706                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data         7622                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.dcache.prefetcher          444                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.dtb.walker            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data           10                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       375680                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst       585000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data       652500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.dcache.prefetcher        81072                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst       487500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data       722868                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst  14740282746                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data    302422328                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.dcache.prefetcher     14344112                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.dtb.walker        82500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data       490800                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1174959046874                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     48750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     36250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.dcache.prefetcher     40536.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34821.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     45179.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     38415.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     39677.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.dcache.prefetcher     32306.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.dtb.walker     41250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     49080.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3127552.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         196940891.027997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         69372447.916801                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        673001994.067205                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       579310188.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     344788670.520071                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1411190299.259924                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     530148935.131174                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3804753426.163054                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         78.886346                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12960186630                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1613820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  33657796484                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 26                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3452811080.142857                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3189400373.047642                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::underflows            2     14.29%     14.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           12     85.71%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  12510862938                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             14                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON      175092762                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  48339355122                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst        79928                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           79928                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst        79928                       # number of overall hits
system.cpu1.icache.overall_hits::total          79928                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst           44                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst           44                       # number of overall misses
system.cpu1.icache.overall_misses::total           44                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst      1050294                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1050294                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst      1050294                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1050294                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst        79972                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        79972                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst        79972                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        79972                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000550                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000550                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000550                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000550                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 23870.318182                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23870.318182                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 23870.318182                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23870.318182                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_misses::.cpu1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst      1018878                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1018878                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst      1018878                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1018878                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000550                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000550                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000550                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000550                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23156.318182                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23156.318182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23156.318182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23156.318182                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst        79928                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          79928                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst           44                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst      1050294                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1050294                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst        79972                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        79972                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000550                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000550                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 23870.318182                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23870.318182                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst      1018878                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1018878                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000550                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000550                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23156.318182                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23156.318182                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse        13703.733583                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst 13703.733583                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.006534                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006534                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024        13715                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4        13715                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.006540                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           159988                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          159988                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.demand_hits::.cpu1.itb.walker           13                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total           13                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::.cpu1.itb.walker           13                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total           13                       # number of overall hits
system.cpu1.itb_walker_cache.demand_misses::.cpu1.itb.walker            2                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::.cpu1.itb.walker            2                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total            2                       # number of overall misses
system.cpu1.itb_walker_cache.demand_miss_latency::.cpu1.itb.walker        35700                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total        35700                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::.cpu1.itb.walker        35700                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total        35700                       # number of overall miss cycles
system.cpu1.itb_walker_cache.demand_accesses::.cpu1.itb.walker           15                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total           15                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::.cpu1.itb.walker           15                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total           15                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.demand_miss_rate::.cpu1.itb.walker     0.133333                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.133333                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::.cpu1.itb.walker     0.133333                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.133333                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.demand_avg_miss_latency::.cpu1.itb.walker        17850                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total        17850                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::.cpu1.itb.walker        17850                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total        17850                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.demand_mshr_misses::.cpu1.itb.walker            2                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::.cpu1.itb.walker            2                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::.cpu1.itb.walker        29988                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total        29988                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::.cpu1.itb.walker        29988                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total        29988                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::.cpu1.itb.walker     0.133333                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.133333                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::.cpu1.itb.walker     0.133333                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.133333                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu1.itb.walker        14994                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total        14994                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu1.itb.walker        14994                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total        14994                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.replacements            2                       # number of replacements
system.cpu1.itb_walker_cache.ReadReq_hits::.cpu1.itb.walker           13                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total           13                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_misses::.cpu1.itb.walker            2                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::.cpu1.itb.walker        35700                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total        35700                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::.cpu1.itb.walker           15                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total           15                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_miss_rate::.cpu1.itb.walker     0.133333                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.133333                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::.cpu1.itb.walker        17850                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total        17850                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::.cpu1.itb.walker            2                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu1.itb.walker        29988                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total        29988                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu1.itb.walker     0.133333                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.133333                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu1.itb.walker        14994                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total        14994                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            2                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            2                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs            1                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses          122                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses          122                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.demand_hits::.cpu1.dtb.walker          442                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total          442                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::.cpu1.dtb.walker          442                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total          442                       # number of overall hits
system.cpu1.dtb_walker_cache.demand_misses::.cpu1.dtb.walker            4                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::.cpu1.dtb.walker            4                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total            4                       # number of overall misses
system.cpu1.dtb_walker_cache.demand_miss_latency::.cpu1.dtb.walker        74256                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total        74256                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::.cpu1.dtb.walker        74256                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total        74256                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.demand_accesses::.cpu1.dtb.walker          446                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total          446                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::.cpu1.dtb.walker          446                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total          446                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::.cpu1.dtb.walker     0.008969                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.008969                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::.cpu1.dtb.walker     0.008969                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.008969                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::.cpu1.dtb.walker        18564                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total        18564                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::.cpu1.dtb.walker        18564                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total        18564                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.demand_mshr_misses::.cpu1.dtb.walker            4                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::.cpu1.dtb.walker            4                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::.cpu1.dtb.walker        62832                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total        62832                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::.cpu1.dtb.walker        62832                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total        62832                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::.cpu1.dtb.walker     0.008969                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.008969                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::.cpu1.dtb.walker     0.008969                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.008969                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu1.dtb.walker        15708                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total        15708                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu1.dtb.walker        15708                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total        15708                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.replacements            4                       # number of replacements
system.cpu1.dtb_walker_cache.ReadReq_hits::.cpu1.dtb.walker          442                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total          442                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_misses::.cpu1.dtb.walker            4                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::.cpu1.dtb.walker        74256                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total        74256                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::.cpu1.dtb.walker          446                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total          446                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::.cpu1.dtb.walker     0.008969                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.008969                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu1.dtb.walker        18564                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total        18564                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::.cpu1.dtb.walker            4                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu1.dtb.walker        62832                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total        62832                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu1.dtb.walker     0.008969                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.008969                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu1.dtb.walker        15708                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total        15708                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            5                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            4                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     1.250000                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses         3572                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses         3572                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data        62816                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           62816                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data        63462                       # number of overall hits
system.cpu1.dcache.overall_hits::total          63462                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data          303                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           303                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data          372                       # number of overall misses
system.cpu1.dcache.overall_misses::total          372                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data      2361912                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      2361912                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data      2361912                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      2361912                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data        63119                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        63119                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data        63834                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        63834                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.004800                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004800                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.005828                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005828                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data  7795.089109                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7795.089109                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data  6349.225806                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  6349.225806                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.unused_prefetches                3                       # number of HardPF blocks evicted w/o reference
system.cpu1.dcache.demand_mshr_hits::.cpu1.data           25                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data           25                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data          278                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          278                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data          341                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          341                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.cpu1.data           31                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           31                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data      1948506                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1948506                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data      2304792                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      2304792                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.cpu1.data       706146                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       706146                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.004404                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004404                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.005342                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005342                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data  7009.014388                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  7009.014388                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data  6758.920821                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  6758.920821                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.cpu1.data 22778.903226                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 22778.903226                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data        34584                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          34584                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data          215                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          215                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data      1577226                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      1577226                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data        34799                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        34799                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.006178                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006178                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data  7335.934884                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7335.934884                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data           11                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data          204                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          204                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.cpu1.data           21                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           21                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data      1334466                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1334466                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.cpu1.data       706146                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       706146                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.005862                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005862                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data  6541.500000                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  6541.500000                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu1.data        33626                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total        33626                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data        28232                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         28232                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data           88                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data       784686                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total       784686                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data        28320                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        28320                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.003107                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.003107                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data  8916.886364                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  8916.886364                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data           14                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data           74                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           74                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.cpu1.data           10                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           10                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data       614040                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       614040                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.002613                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.002613                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data  8297.837838                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  8297.837838                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_hits::.cpu1.data          646                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_hits::total          646                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_misses::.cpu1.data           69                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_misses::total           69                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_accesses::.cpu1.data          715                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_accesses::total          715                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_miss_rate::.cpu1.data     0.096503                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_miss_rate::total     0.096503                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_misses::.cpu1.data           63                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_misses::total           63                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::.cpu1.data       356286                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::total       356286                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::.cpu1.data     0.088112                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::total     0.088112                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu1.data  5655.333333                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::total  5655.333333                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          444                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          444                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           39                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       184212                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       184212                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.080745                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.080745                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data  4723.384615                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  4723.384615                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           37                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           37                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         5712                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         5712                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004141                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004141                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         2856                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2856                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          479                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          479                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          479                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          479                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse        16989.227485                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              15354                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              208                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            73.817308                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data 13135.953745                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher  3853.273740                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.006264                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001837                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008101                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3853                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        13140                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         3853                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4        13140                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001837                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.006266                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           129825                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          129825                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 47147595921871536                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               47147613652958408                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1293187                       # Simulator instruction rate (inst/s)
host_mem_usage                                6334764                       # Number of bytes of host memory used
host_op_rate                                  1600937                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    42.79                       # Real time elapsed on the host
host_tick_rate                              410691707                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    55336398                       # Number of instructions simulated
sim_ops                                      68505415                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017574                       # Number of seconds simulated
sim_ticks                                 17573847648                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu0.branchPred.lookups                      0                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu0.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu0.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu0.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu0.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu0.op_class_0::total                       0                       # Class of committed instruction
system.cpu0.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu1.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu1.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu1.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu1.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu1.op_class_0::total                       0                       # Class of committed instruction
system.cpu1.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            16.035967                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 554140                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3455607                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect               233                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           630301                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          2310820                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               156                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups            893                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             737                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4364322                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 770247                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           70                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                   12803637                       # Number of instructions committed
system.cpu2.committedOps                     16347231                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              1.922363                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.discardedOps                      4186260                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                      3309706                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                          3308675                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           1031                       # DTB misses
system.cpu2.dtb.perms_faults                        3                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                 1541446                       # DTB read accesses
system.cpu2.dtb.read_hits                     1540446                       # DTB read hits
system.cpu2.dtb.read_misses                      1000                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          894                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 12702.651007                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 12418.705163                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  3103.885973                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-12287          562     62.86%     62.86% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::12288-16383          323     36.13%     98.99% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::20480-24575            5      0.56%     99.55% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-28671            2      0.22%     99.78% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::32768-36863            1      0.11%     99.89% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::53248-57343            1      0.11%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          894                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          893     99.89%     99.89% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M            1      0.11%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          894                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         1031                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         1031                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          894                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          894                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         1925                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         1031                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           1031    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         1031                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     1031                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 1031                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2            1                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          893                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                1768260                       # DTB write accesses
system.cpu2.dtb.write_hits                    1768229                       # DTB write hits
system.cpu2.dtb.write_misses                       31                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions          26747642                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           387697                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions          112333                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                          50361                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.520193                       # IPC: instructions per cycle
system.cpu2.itb.accesses                      7569042                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                          7565718                       # DTB hits
system.cpu2.itb.inst_accesses                 7569042                       # ITB inst accesses
system.cpu2.itb.inst_hits                     7565718                       # ITB inst hits
system.cpu2.itb.inst_misses                      3324                       # ITB inst misses
system.cpu2.itb.misses                           3324                       # DTB misses
system.cpu2.itb.perms_faults                       10                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples         3244                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 11863.536991                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 11548.159324                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  3642.160159                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-8191            8      0.25%      0.25% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287         2745     84.62%     84.86% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383          384     11.84%     96.70% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::16384-20479            1      0.03%     96.73% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::20480-24575           17      0.52%     97.26% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::24576-28671           84      2.59%     99.85% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::57344-61439            5      0.15%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total         3244                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K         3236     99.75%     99.75% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M            8      0.25%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total         3244                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         3324                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         3324                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst         3244                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total         3244                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         6568                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         3324                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           3324    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         3324                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     3324                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 3324                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2            8                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3         3236                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCycles                        24613232                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu               12963272     79.30%     79.30% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 91082      0.56%     79.86% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                     50      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              17      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::MemRead               1525847      9.33%     89.19% # Class of committed instruction
system.cpu2.op_class_0::MemWrite              1766963     10.81%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                16347231                       # Class of committed instruction
system.cpu2.tickCycles                       24562871                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu3.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu3.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu3.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu3.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu3.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu3.op_class_0::total                       0                       # Class of committed instruction
system.cpu3.tickCycles                              0                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            23                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                 0                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests         1357                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          578                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2188                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                 10                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1114                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 5                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                5                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1082                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1104                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           36                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         1134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        14336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          124                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         7040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         2048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  23548                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             737                       # Total snoops (count)
system.tol2bus.snoopTraffic                     47168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1121                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.245317                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.220925                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    270     24.09%     24.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    442     39.43%     63.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    373     33.27%     96.79% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     16      1.43%     98.22% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     98.22% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     98.22% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      5      0.45%     98.66% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      5      0.45%     99.11% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.11% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      5      0.45%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     5      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1121                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1576512                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            479808                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           786114                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1096704                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy             21420                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                  10                       # Transaction distribution
system.membus.trans_dist::ReadResp                 32                       # Transaction distribution
system.membus.trans_dist::WriteReq                  5                       # Transaction distribution
system.membus.trans_dist::WriteResp                 5                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            22                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port           45                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total           75                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     75                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total         1468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    1468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                38                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      38    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  38                       # Request fanout histogram
system.membus.reqLayer7.occupancy               16422                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               14280                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy             122218                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON    17731086870                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7562499                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7562499                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7562499                       # number of overall hits
system.cpu2.icache.overall_hits::total        7562499                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          224                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           224                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          224                       # number of overall misses
system.cpu2.icache.overall_misses::total          224                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst      4218312                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4218312                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst      4218312                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4218312                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7562723                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7562723                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7562723                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7562723                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000030                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000030                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 18831.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18831.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 18831.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18831.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst          224                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          224                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst          224                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          224                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst      4058376                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4058376                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst      4058376                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4058376                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 18117.750000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 18117.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 18117.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18117.750000                       # average overall mshr miss latency
system.cpu2.icache.replacements                   203                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7562499                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7562499                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          224                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          224                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst      4218312                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4218312                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7562723                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7562723                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 18831.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18831.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst          224                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          224                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst      4058376                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4058376                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 18117.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 18117.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse        205522.456806                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             125378                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              203                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           617.625616                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst 205522.456806                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.098001                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.098001                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024       205532                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4       205431                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.098005                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15125670                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15125670                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         9452                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         9452                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         9452                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         9452                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          512                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          512                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          512                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          512                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      5232906                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      5232906                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      5232906                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      5232906                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker         9964                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         9964                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker         9964                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         9964                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.051385                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.051385                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.051385                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.051385                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker 10220.519531                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 10220.519531                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker 10220.519531                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 10220.519531                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          512                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          512                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          512                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          512                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      3770634                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      3770634                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      3770634                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      3770634                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.051385                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.051385                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.051385                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.051385                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker  7364.519531                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  7364.519531                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker  7364.519531                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  7364.519531                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          512                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         9452                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         9452                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          512                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          512                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      5232906                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      5232906                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker         9964                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         9964                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.051385                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.051385                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker 10220.519531                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 10220.519531                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          512                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          512                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      3770634                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      3770634                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.051385                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.051385                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker  7364.519531                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7364.519531                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         9595                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          512                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    18.740234                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker           16                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        80224                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        80224                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         2643                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         2643                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         2643                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         2643                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          367                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          367                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          367                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          367                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      3213714                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      3213714                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      3213714                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      3213714                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         3010                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         3010                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         3010                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         3010                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.121927                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.121927                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.121927                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.121927                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker  8756.713896                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total  8756.713896                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker  8756.713896                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total  8756.713896                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          367                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          367                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          367                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          367                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      2165562                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      2165562                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      2165562                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      2165562                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.121927                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.121927                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.121927                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.121927                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker  5900.713896                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  5900.713896                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker  5900.713896                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  5900.713896                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          367                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         2643                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         2643                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          367                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          367                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      3213714                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      3213714                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         3010                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         3010                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.121927                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.121927                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker  8756.713896                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total  8756.713896                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          367                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          367                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      2165562                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2165562                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.121927                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.121927                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker  5900.713896                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  5900.713896                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs        22961                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          367                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs    62.564033                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::4            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        24447                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        24447                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      3269630                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3269630                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      3269700                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3269700                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             4                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.dcache.overall_misses::total            4                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data       142800                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total       142800                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data       142800                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total       142800                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      3269634                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3269634                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      3269704                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3269704                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.000001                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.000001                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data        35700                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total        35700                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data        35700                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total        35700                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.demand_mshr_hits::.cpu2.data            1                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data            1                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data            3                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data            3                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data           15                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total           15                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data       119952                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total       119952                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data       119952                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total       119952                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data       335580                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       335580                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.000001                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.000001                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data        39984                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total        39984                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data        39984                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total        39984                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1502735                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1502735                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data        88536                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total        88536                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1502736                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1502736                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.000001                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data        88536                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total        88536                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data            1                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data           10                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           10                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data        87822                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total        87822                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data       335580                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       335580                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data        87822                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total        87822                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1766895                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1766895                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            3                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data        54264                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total        54264                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1766898                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1766898                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.000002                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data        18088                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total        18088                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data            2                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data            5                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data        32130                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total        32130                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data        16065                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        16065                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data           70                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total           70                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data           70                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total           70                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           33                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           33                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           33                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           33                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           33                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           33                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           33                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse        17977.128399                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data 14232.128399                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher         3745                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.006786                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001786                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.008572                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3745                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        14233                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         3745                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4        14232                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001786                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.006787                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6539541                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6539541                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean     17731086870                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value  17731086870                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  17731086870                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::CLK_GATED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                8436                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst         8436                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.004023                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.004023                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         8436                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         8436                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.004023                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                9857                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data         8005                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher         1852                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003817                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.000883                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004700                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         1852                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024         8005                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         1852                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         8005                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.000883                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.003817                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean     17731086870                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value  17731086870                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  17731086870                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::CLK_GATED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                5650                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst         5650                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002694                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.002694                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         5650                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         5650                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.002694                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                3699                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data         3160                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher          539                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001507                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000257                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.001764                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         3160                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         3160                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.000257                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.001507                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu2.inst                 203                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker            32                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker           110                       # number of demand (read+write) hits
system.l2.demand_hits::total                      345                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu2.inst                203                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker           32                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker          110                       # number of overall hits
system.l2.overall_hits::total                     345                       # number of overall hits
system.l2.demand_misses::.cpu2.inst                21                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data                 1                       # number of demand (read+write) misses
system.l2.demand_misses::total                     22                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu2.inst               21                       # number of overall misses
system.l2.overall_misses::.cpu2.data                1                       # number of overall misses
system.l2.overall_misses::total                    22                       # number of overall misses
system.l2.demand_miss_latency::.cpu2.inst      1709316                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data        86394                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          1795710                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu2.inst      1709316                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data        86394                       # number of overall miss cycles
system.l2.overall_miss_latency::total         1795710                       # number of overall miss cycles
system.l2.demand_accesses::.cpu2.inst             224                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data               1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker          110                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  367                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu2.inst            224                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data              1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker          110                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 367                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu2.inst       0.093750                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059946                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu2.inst      0.093750                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059946                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu2.inst        81396                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data        86394                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81623.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst        81396                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data        86394                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81623.181818                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu2.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                22                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               22                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data           15                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           15                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu2.inst      1634346                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data        82824                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      1717170                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst      1634346                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data        82824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      1717170                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data       278460                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       278460                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.093750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059946                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.093750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059946                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst        77826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data        82824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78053.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst        77826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78053.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data        18564                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total        18564                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu2.data           10                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           10                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data       278460                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total       278460                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        27846                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total        27846                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu2.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.l2.UpgradeReq_hits::.cpu2.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu2.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu2.data        19278                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        19278                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data        19278                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        19278                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu2.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        15708                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        15708                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        15708                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        15708                       # average UpgradeReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu2.inst          203                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker           32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker          110                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               345                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu2.inst           21                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              22                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu2.inst      1709316                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data        86394                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      1795710                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu2.inst          224                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker          110                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           367                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu2.inst     0.093750                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.059946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.inst        81396                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81623.181818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu2.inst           21                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           22                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.inst      1634346                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data        82824                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      1717170                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.inst     0.093750                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.059946                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.inst        77826                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data        82824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78053.181818                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 249862.585210                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks           1764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst            4497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            4132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher          925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           51                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst            7906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            9025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher         2637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           36                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst    197444.456812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     7782.128399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher         2076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker           17                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst            3024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data            6097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker            9                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.001257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.094149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.119144                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8379                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           226                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        241268                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8379                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       241258                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.003995                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000108                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.115046                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      4070                       # Number of tag accesses
system.l2.tags.data_accesses                     4070                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu2.inst          1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu2.inst             21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  22                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu2.inst            76477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data             3642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 80119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        76477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            76477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           76477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data            3642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                80119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu2.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022496                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000067504                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4589                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          22                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        44                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       615000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1605000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13977.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36477.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       30                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    44                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           14                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    100.571429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    81.198574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   102.628317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-95           11     78.57%     78.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-159            2     14.29%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-479            1      7.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           14                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   1408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    1408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17498305020                       # Total gap between requests
system.mem_ctrls.avgGap                  795377500.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu2.inst         1344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu2.inst 76477.276173095452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 3641.775055861688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu2.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu2.inst      1522500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data        82500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     36250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     41250.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    68.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         42587.076000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         15001.996800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        75577.286400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     125622616.140014                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     22364200.278000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     674057176.531156                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       822177159.308436                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.784129                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16960926282                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    587990000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     26313702                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     17731086870                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value  17731086870                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  17731086870                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse               13715                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst        13715                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.006540                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006540                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024        13715                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4        13715                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.006540                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse               16993                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data        13140                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher         3853                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.006266                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001837                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008103                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3853                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        13140                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         3853                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4        13140                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001837                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.006266                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  17731086870                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               47147631343630016                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1616925                       # Simulator instruction rate (inst/s)
host_mem_usage                                6334764                       # Number of bytes of host memory used
host_op_rate                                  2013342                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    42.21                       # Real time elapsed on the host
host_tick_rate                              416225662                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    68246020                       # Number of instructions simulated
sim_ops                                      84978001                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017568                       # Number of seconds simulated
sim_ticks                                 17567832912                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu0.branchPred.lookups                      0                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu0.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu0.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu0.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu0.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu0.op_class_0::total                       0                       # Class of committed instruction
system.cpu0.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu1.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu1.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu1.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu1.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu1.op_class_0::total                       0                       # Class of committed instruction
system.cpu1.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            16.221119                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 552618                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3406781                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect               202                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           629998                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          2318560                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               176                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups            855                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             679                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4371919                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 762031                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           34                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                   12801494                       # Number of instructions committed
system.cpu2.committedOps                     16344399                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              1.922026                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.discardedOps                      4186468                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                      3308463                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                          3307435                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           1028                       # DTB misses
system.cpu2.dtb.perms_faults                        2                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                 1540784                       # DTB read accesses
system.cpu2.dtb.read_hits                     1539780                       # DTB read hits
system.cpu2.dtb.read_misses                      1004                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          908                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 12741.125551                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 12434.647793                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  3234.650101                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::4096-8191            2      0.22%      0.22% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-12287          570     62.78%     63.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::12288-16383          321     35.35%     98.35% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::20480-24575            9      0.99%     99.34% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-28671            4      0.44%     99.78% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::32768-36863            1      0.11%     99.89% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::53248-57343            1      0.11%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          908                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          903     99.45%     99.45% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M            5      0.55%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          908                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         1028                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         1028                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          908                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          908                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         1936                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         1028                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           1028    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         1028                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     1028                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 1028                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2            5                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          903                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                1767679                       # DTB write accesses
system.cpu2.dtb.write_hits                    1767655                       # DTB write hits
system.cpu2.dtb.write_misses                       24                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions          26783052                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           386802                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions          111874                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                          45895                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.520284                       # IPC: instructions per cycle
system.cpu2.itb.accesses                      7550468                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                          7547138                       # DTB hits
system.cpu2.itb.inst_accesses                 7550468                       # ITB inst accesses
system.cpu2.itb.inst_hits                     7547138                       # ITB inst hits
system.cpu2.itb.inst_misses                      3330                       # ITB inst misses
system.cpu2.itb.misses                           3330                       # DTB misses
system.cpu2.itb.perms_faults                        8                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples         3251                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 11832.282375                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 11532.603022                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  3502.979427                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-8191            8      0.25%      0.25% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287         2753     84.68%     84.93% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383          388     11.93%     96.86% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::16384-20479            1      0.03%     96.89% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::20480-24575           17      0.52%     97.42% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::24576-28671           80      2.46%     99.88% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::57344-61439            4      0.12%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total         3251                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K         3243     99.75%     99.75% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M            8      0.25%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total         3251                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         3330                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         3330                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst         3251                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total         3251                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         6581                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         3330                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           3330    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         3330                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     3330                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 3330                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2            8                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3         3243                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCycles                        24604808                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu               12961507     79.30%     79.30% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 91076      0.56%     79.86% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                     48      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              17      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::MemRead               1525295      9.33%     89.19% # Class of committed instruction
system.cpu2.op_class_0::MemWrite              1766456     10.81%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                16344399                       # Class of committed instruction
system.cpu2.tickCycles                       24558913                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu3.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu3.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu3.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu3.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu3.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu3.op_class_0::total                       0                       # Class of committed instruction
system.cpu3.tickCycles                              0                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             1                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                 0                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests         1228                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          495                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1761                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                  8                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               889                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 4                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                4                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             879                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          881                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           26                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         1118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side           48                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         6656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         2240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   9456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             734                       # Total snoops (count)
system.tol2bus.snoopTraffic                     46976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              894                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.506711                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.094351                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     51      5.70%      5.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    451     50.45%     56.15% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    360     40.27%     96.42% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     16      1.79%     98.21% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     98.21% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     98.21% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      4      0.45%     98.66% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      4      0.45%     99.11% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.11% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      4      0.45%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     4      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                894                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1268778                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             17136                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           783972                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1085994                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy             14994                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                   8                       # Transaction distribution
system.membus.trans_dist::ReadResp                  9                       # Transaction distribution
system.membus.trans_dist::WriteReq                  4                       # Transaction distribution
system.membus.trans_dist::WriteResp                 4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                13                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      13    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  13                       # Request fanout histogram
system.membus.reqLayer7.occupancy                 714                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               11424                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy              27058                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON    17690671614                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7544134                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7544134                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7544134                       # number of overall hits
system.cpu2.icache.overall_hits::total        7544134                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            8                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total             8                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            8                       # number of overall misses
system.cpu2.icache.overall_misses::total            8                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst       174216                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       174216                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst       174216                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       174216                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7544142                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7544142                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7544142                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7544142                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst        21777                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        21777                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst        21777                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        21777                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst            8                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total            8                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst            8                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total            8                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst       168504                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       168504                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst       168504                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       168504                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst        21063                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        21063                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst        21063                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        21063                       # average overall mshr miss latency
system.cpu2.icache.replacements                     6                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7544134                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7544134                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            8                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total            8                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst       174216                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       174216                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7544142                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7544142                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst        21777                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        21777                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst            8                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total            8                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst       168504                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       168504                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst        21063                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        21063                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse        205538.452554                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                 75                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                6                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            12.500000                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst 205538.452554                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.098008                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.098008                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024       205539                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4       205535                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.098009                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15088292                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15088292                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         9475                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         9475                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         9475                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         9475                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          507                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          507                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          507                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          507                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      5125092                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      5125092                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      5125092                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      5125092                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker         9982                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         9982                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker         9982                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         9982                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.050791                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.050791                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.050791                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.050791                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker 10108.662722                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 10108.662722                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker 10108.662722                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 10108.662722                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          507                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          507                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          507                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          507                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      3677100                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      3677100                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      3677100                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      3677100                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.050791                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.050791                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.050791                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.050791                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker  7252.662722                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  7252.662722                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker  7252.662722                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  7252.662722                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          507                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         9475                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         9475                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          507                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          507                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      5125092                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      5125092                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker         9982                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         9982                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.050791                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.050791                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker 10108.662722                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 10108.662722                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          507                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          507                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      3677100                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      3677100                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.050791                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.050791                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker  7252.662722                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7252.662722                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         8687                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          507                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    17.134122                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker           16                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        80363                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        80363                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         2634                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         2634                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         2634                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         2634                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          366                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          366                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          366                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          366                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      3231564                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      3231564                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      3231564                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      3231564                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         3000                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         3000                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         3000                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         3000                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.122000                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.122000                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.122000                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.122000                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker  8829.409836                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total  8829.409836                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker  8829.409836                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total  8829.409836                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          366                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          366                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          366                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          366                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      2186268                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      2186268                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      2186268                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      2186268                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.122000                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.122000                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.122000                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.122000                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker  5973.409836                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  5973.409836                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker  5973.409836                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  5973.409836                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          366                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         2634                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         2634                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          366                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          366                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      3231564                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      3231564                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         3000                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         3000                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.122000                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.122000                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker  8829.409836                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total  8829.409836                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          366                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          366                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      2186268                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2186268                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.122000                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.122000                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker  5973.409836                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  5973.409836                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs         2056                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          366                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     5.617486                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        24366                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        24366                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      3268504                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3268504                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      3268563                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3268563                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             1                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::total            1                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data        12138                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total        12138                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data        12138                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total        12138                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      3268505                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3268505                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      3268564                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3268564                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.000000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.000000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data        12138                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total        12138                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data        12138                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total        12138                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.demand_mshr_misses::.cpu2.data            1                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data            1                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data           12                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total           12                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data        11424                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total        11424                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data        11424                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total        11424                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data       268464                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       268464                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.000000                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.000000                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data        11424                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total        11424                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data        11424                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total        11424                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1502110                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1502110                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1502110                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1502110                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data            8                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data       268464                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       268464                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1766394                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1766394                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data        12138                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total        12138                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1766395                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1766395                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.000001                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000001                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data        12138                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total        12138                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data            4                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data        11424                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total        11424                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data        11424                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        11424                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data           59                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total           59                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data           59                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total           59                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           28                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           28                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           28                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse               17981                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data        14236                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher         3745                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.006788                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001786                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.008574                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3745                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        14236                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         3745                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4        14236                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001786                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.006788                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6537240                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6537240                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean     17690671614                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value  17690671614                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  17690671614                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::CLK_GATED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                8436                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst         8436                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.004023                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.004023                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         8436                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         8436                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.004023                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                9857                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data         8005                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher         1852                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003817                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.000883                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004700                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         1852                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024         8005                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         1852                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         8005                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.000883                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.003817                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean     17690671614                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value  17690671614                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  17690671614                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::CLK_GATED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                5650                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst         5650                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002694                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.002694                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         5650                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         5650                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.002694                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                3699                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data         3160                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher          539                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001507                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000257                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.001764                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         3160                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         3160                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.000257                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.001507                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu2.inst                   7                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker            35                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker           104                       # number of demand (read+write) hits
system.l2.demand_hits::total                      146                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu2.inst                  7                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker           35                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker          104                       # number of overall hits
system.l2.overall_hits::total                     146                       # number of overall hits
system.l2.demand_misses::.cpu2.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::total                      1                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu2.inst                1                       # number of overall misses
system.l2.overall_misses::total                     1                       # number of overall misses
system.l2.demand_miss_latency::.cpu2.inst        86394                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total            86394                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu2.inst        86394                       # number of overall miss cycles
system.l2.overall_miss_latency::total           86394                       # number of overall miss cycles
system.l2.demand_accesses::.cpu2.inst               8                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker          104                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  147                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu2.inst              8                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker          104                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 147                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu2.inst       0.125000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.006803                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu2.inst      0.125000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.006803                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu2.inst        86394                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        86394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst        86394                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        86394                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu2.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 1                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                1                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data           12                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           12                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu2.inst        82824                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total        82824                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst        82824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total        82824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data       222768                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       222768                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.125000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.006803                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.125000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.006803                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst        82824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data        18564                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total        18564                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu2.data            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data       222768                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total       222768                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        27846                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total        27846                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu2.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.l2.UpgradeReq_hits::.cpu2.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadSharedReq_hits::.cpu2.inst            7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker           35                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker          104                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               146                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu2.inst            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu2.inst        86394                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total        86394                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu2.inst            8                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker           35                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker          104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu2.inst     0.125000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006803                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.inst        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu2.inst            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.inst        82824                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total        82824                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.inst     0.125000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006803                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.inst        82824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        82824                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 249881.999855                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks           1764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst            4497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            4132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher          925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           51                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst            7906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            9025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher         2637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           36                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst    197459.999855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data            7786                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher         2076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker           17                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst            3024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data            6097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker            9                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.001257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.094156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.119153                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8379                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           226                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        241277                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8379                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       241277                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.003995                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000108                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.115050                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1529                       # Number of tag accesses
system.l2.tags.data_accesses                     1529                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu2.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu2.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   1                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu2.inst             3643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                  3643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst         3643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst            3643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                 3643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu2.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000037496                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000045000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4525                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           1                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         2                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        37500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      15000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   82500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18750.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41250.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     2                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71            1    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                     64                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                      64                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      54339684                       # Total gap between requests
system.mem_ctrls.avgGap                   54339684.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu2.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu2.inst 3643.021898067106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu2.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu2.inst        82500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41250.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    50.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy          3041.934000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          1071.571200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         3435.331200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     125594841.960014                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     21434077.602000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     674728383.067156                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       821764851.465637                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.776677                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16978577866                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    587860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      3288732                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     17690671614                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value  17690671614                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  17690671614                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse               13715                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst        13715                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.006540                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006540                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024        13715                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4        13715                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.006540                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse               16993                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data        13140                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher         3853                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.006266                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001837                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008103                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3853                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        13140                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         3853                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4        13140                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001837                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.006266                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  17690671614                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               47147649070100168                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1919773                       # Simulator instruction rate (inst/s)
host_mem_usage                                6334764                       # Number of bytes of host memory used
host_op_rate                                  2399816                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    42.29                       # Real time elapsed on the host
host_tick_rate                              415604301                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    81177971                       # Number of instructions simulated
sim_ops                                     101476815                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017574                       # Number of seconds simulated
sim_ticks                                 17573936898                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu0.branchPred.lookups                      0                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu0.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu0.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu0.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu0.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu0.op_class_0::total                       0                       # Class of committed instruction
system.cpu0.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu1.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu1.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu1.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu1.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu1.op_class_0::total                       0                       # Class of committed instruction
system.cpu1.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            16.111310                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 559380                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3471971                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect               198                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           629988                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          2336474                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               184                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups            843                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             659                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4389721                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 748713                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                   12801021                       # Number of instructions committed
system.cpu2.committedOps                     16343910                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              1.922765                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.discardedOps                      4185758                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                      3308324                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                          3307304                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           1020                       # DTB misses
system.cpu2.dtb.perms_faults                        3                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                 1540713                       # DTB read accesses
system.cpu2.dtb.read_hits                     1539717                       # DTB read hits
system.cpu2.dtb.read_misses                       996                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          899                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 12768.607341                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 12450.533458                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  3495.170981                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-12287          564     62.74%     62.74% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::12288-16383          323     35.93%     98.67% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::20480-24575            7      0.78%     99.44% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-28671            2      0.22%     99.67% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::32768-36863            1      0.11%     99.78% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::53248-57343            1      0.11%     99.89% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::57344-61439            1      0.11%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          899                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          896     99.67%     99.67% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M            3      0.33%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          899                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         1020                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         1020                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          899                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          899                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         1919                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         1020                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           1020    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         1020                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     1020                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 1020                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2            3                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          896                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                1767611                       # DTB write accesses
system.cpu2.dtb.write_hits                    1767587                       # DTB write hits
system.cpu2.dtb.write_misses                       24                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions          26712336                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           380031                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions          111812                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                          45646                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.520084                       # IPC: instructions per cycle
system.cpu2.itb.accesses                      7531377                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                          7528054                       # DTB hits
system.cpu2.itb.inst_accesses                 7531377                       # ITB inst accesses
system.cpu2.itb.inst_hits                     7528054                       # ITB inst hits
system.cpu2.itb.inst_misses                      3323                       # ITB inst misses
system.cpu2.itb.misses                           3323                       # DTB misses
system.cpu2.itb.perms_faults                       10                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples         3243                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 11828.886216                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 11529.260839                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  3504.432313                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-8191            8      0.25%      0.25% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287         2749     84.77%     85.01% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383          384     11.84%     96.85% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::16384-20479            1      0.03%     96.89% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::20480-24575           17      0.52%     97.41% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::24576-28671           80      2.47%     99.88% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::57344-61439            4      0.12%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total         3243                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K         3235     99.75%     99.75% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M            8      0.25%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total         3243                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         3323                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         3323                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst         3243                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total         3243                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         6566                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         3323                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           3323    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         3323                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     3323                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 3323                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2            8                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3         3235                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCycles                        24613357                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu               12961133     79.30%     79.30% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 91076      0.56%     79.86% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                     48      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              17      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::MemRead               1525250      9.33%     89.19% # Class of committed instruction
system.cpu2.op_class_0::MemWrite              1766386     10.81%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                16343910                       # Class of committed instruction
system.cpu2.tickCycles                       24567711                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu3.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu3.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu3.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu3.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu3.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu3.op_class_0::total                       0                       # Class of committed instruction
system.cpu3.tickCycles                              0                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             1                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                 0                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests         1230                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          483                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1749                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                  8                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               883                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 4                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                4                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             874                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          875                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           26                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         1110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         6656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         2048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   9200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             732                       # Total snoops (count)
system.tol2bus.snoopTraffic                     46848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              887                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.516347                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.094576                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     48      5.41%      5.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    445     50.17%     55.58% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    362     40.81%     96.39% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     16      1.80%     98.20% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     98.20% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     98.20% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      4      0.45%     98.65% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      4      0.45%     99.10% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.10% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      4      0.45%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     4      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                887                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1260210                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             12852                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           781830                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1077426                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy             16422                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                   8                       # Transaction distribution
system.membus.trans_dist::ReadResp                  9                       # Transaction distribution
system.membus.trans_dist::WriteReq                  4                       # Transaction distribution
system.membus.trans_dist::WriteResp                 4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                13                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      13    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  13                       # Request fanout histogram
system.membus.reqLayer7.occupancy                 714                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               11424                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy              27058                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON    17726470146                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7525055                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7525055                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7525055                       # number of overall hits
system.cpu2.icache.overall_hits::total        7525055                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            6                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            6                       # number of overall misses
system.cpu2.icache.overall_misses::total            6                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst        72828                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total        72828                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst        72828                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total        72828                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7525061                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7525061                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7525061                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7525061                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst        12138                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        12138                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst        12138                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        12138                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst            6                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst            6                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst        68544                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total        68544                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst        68544                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total        68544                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst        11424                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        11424                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst        11424                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        11424                       # average overall mshr miss latency
system.cpu2.icache.replacements                     6                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7525055                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7525055                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            6                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total            6                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst        72828                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total        72828                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7525061                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7525061                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst        12138                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        12138                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst            6                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst        68544                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total        68544                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst        11424                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        11424                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse              205544                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                 75                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                6                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            12.500000                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst       205544                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.098011                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.098011                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024       205544                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4       205541                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.098011                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15050128                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15050128                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         9458                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         9458                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         9458                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         9458                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          503                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          503                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          503                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          503                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      5093676                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      5093676                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      5093676                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      5093676                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker         9961                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         9961                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker         9961                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         9961                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.050497                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.050497                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.050497                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.050497                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker 10126.592445                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 10126.592445                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker 10126.592445                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 10126.592445                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          503                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          503                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          503                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          503                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      3657108                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      3657108                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      3657108                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      3657108                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.050497                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.050497                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.050497                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.050497                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker  7270.592445                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  7270.592445                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker  7270.592445                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  7270.592445                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          503                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         9458                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         9458                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          503                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          503                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      5093676                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      5093676                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker         9961                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         9961                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.050497                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.050497                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker 10126.592445                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 10126.592445                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          503                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          503                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      3657108                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      3657108                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.050497                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.050497                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker  7270.592445                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7270.592445                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         9475                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          503                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    18.836978                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker           16                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        80191                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        80191                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         2608                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         2608                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         2608                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         2608                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          365                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          365                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          365                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          365                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      3195150                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      3195150                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      3195150                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      3195150                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         2973                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         2973                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         2973                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         2973                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.122772                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.122772                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.122772                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.122772                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker  8753.835616                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total  8753.835616                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker  8753.835616                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total  8753.835616                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          365                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          365                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          365                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          365                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      2152710                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      2152710                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      2152710                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      2152710                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.122772                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.122772                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.122772                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.122772                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker  5897.835616                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  5897.835616                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker  5897.835616                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  5897.835616                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          365                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         2608                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         2608                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          365                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          365                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      3195150                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      3195150                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         2973                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         2973                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.122772                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.122772                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker  8753.835616                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total  8753.835616                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          365                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          365                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      2152710                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2152710                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.122772                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.122772                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker  5897.835616                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  5897.835616                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs         1452                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          365                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     3.978082                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        24149                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        24149                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      3268372                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3268372                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      3268431                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3268431                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             1                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::total            1                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data        88536                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total        88536                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data        88536                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total        88536                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      3268373                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3268373                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      3268432                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3268432                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.000000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.000000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data        88536                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total        88536                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data        88536                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total        88536                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.demand_mshr_misses::.cpu2.data            1                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data            1                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data           12                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total           12                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data        87822                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total        87822                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data        87822                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total        87822                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data       268464                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       268464                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.000000                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.000000                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data        87822                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total        87822                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data        87822                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total        87822                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1502043                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1502043                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data        88536                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total        88536                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1502044                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1502044                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.000001                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data        88536                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total        88536                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data            1                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data            8                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data        87822                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total        87822                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data       268464                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       268464                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data        87822                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total        87822                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1766329                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1766329                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1766329                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1766329                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data            4                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data           59                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total           59                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data           59                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total           59                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           28                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           28                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           28                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse        17984.322861                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data 14239.322861                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher         3745                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.006790                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001786                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.008576                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3745                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        14240                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         3745                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4        14239                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001786                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.006790                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6536977                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6536977                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean     17726470146                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value  17726470146                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  17726470146                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::CLK_GATED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                8436                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst         8436                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.004023                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.004023                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         8436                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         8436                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.004023                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                9857                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data         8005                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher         1852                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003817                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.000883                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004700                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         1852                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024         8005                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         1852                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         8005                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.000883                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.003817                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean     17726470146                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value  17726470146                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  17726470146                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::CLK_GATED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                5650                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst         5650                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002694                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.002694                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         5650                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         5650                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.002694                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                3699                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data         3160                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher          539                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001507                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000257                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.001764                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         3160                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         3160                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.000257                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.001507                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu2.inst                   6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker            32                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker           104                       # number of demand (read+write) hits
system.l2.demand_hits::total                      142                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu2.inst                  6                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker           32                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker          104                       # number of overall hits
system.l2.overall_hits::total                     142                       # number of overall hits
system.l2.demand_misses::.cpu2.data                 1                       # number of demand (read+write) misses
system.l2.demand_misses::total                      1                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu2.data                1                       # number of overall misses
system.l2.overall_misses::total                     1                       # number of overall misses
system.l2.demand_miss_latency::.cpu2.data        86394                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total            86394                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu2.data        86394                       # number of overall miss cycles
system.l2.overall_miss_latency::total           86394                       # number of overall miss cycles
system.l2.demand_accesses::.cpu2.inst               6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data               1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker          104                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  143                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu2.inst              6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data              1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker          104                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 143                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu2.data              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.006993                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu2.data             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.006993                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu2.data        86394                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        86394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data        86394                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        86394                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu2.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 1                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu2.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                1                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data           12                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           12                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu2.data        82824                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total        82824                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data        82824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total        82824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data       222768                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       222768                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.006993                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.006993                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu2.data        82824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data        18564                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total        18564                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu2.data            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data       222768                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total       222768                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        27846                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total        27846                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu2.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.l2.ReadSharedReq_hits::.cpu2.inst            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker           32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker          104                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               142                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu2.data        86394                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total        86394                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu2.inst            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker          104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006993                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu2.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data        82824                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total        82824                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006993                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data        82824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        82824                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 249890.322861                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks           1764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst            4497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            4132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher          925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           51                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst            7906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            9025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher         2637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           36                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst          197465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     7789.322861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher         2076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker           17                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst            3024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data            6097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker            9                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.001257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.094159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.119157                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8379                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           226                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        241286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8379                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       241285                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.003995                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000108                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.115054                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1449                       # Number of tag accesses
system.l2.tags.data_accesses                     1449                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu2.data            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 64                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.cpu2.data              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   1                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu2.data             3642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                  3642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data            3642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                 3642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu2.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000037504                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000045000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4527                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           1                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         2                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        37500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      15000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   82500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18750.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41250.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     2                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71            1    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                     64                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                      64                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11960391786                       # Total gap between requests
system.mem_ctrls.avgGap                  11960391786.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu2.data           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu2.data 3641.756560949272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu2.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu2.data        82500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     41250.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    50.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy          3041.934000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          1071.571200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         3435.331200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     125650390.320014                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     21343739.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     675058451.759955                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       822060130.676437                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.777232                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16987765430                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    588120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT       826314                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     17726470146                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value  17726470146                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  17726470146                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse               13715                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst        13715                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.006540                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006540                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024        13715                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4        13715                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.006540                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse               16993                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data        13140                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher         3853                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.006266                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001837                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008103                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3853                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        13140                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         3853                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4        13140                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001837                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.006266                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  17726470146                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               47147666777706432                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2225049                       # Simulator instruction rate (inst/s)
host_mem_usage                                6334764                       # Number of bytes of host memory used
host_op_rate                                  2789306                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    42.29                       # Real time elapsed on the host
host_tick_rate                              415393884                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    94102046                       # Number of instructions simulated
sim_ops                                     117965942                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017568                       # Number of seconds simulated
sim_ticks                                 17567952864                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu0.branchPred.lookups                      0                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu0.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu0.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu0.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu0.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu0.op_class_0::total                       0                       # Class of committed instruction
system.cpu0.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu1.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu1.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu1.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu1.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu1.op_class_0::total                       0                       # Class of committed instruction
system.cpu1.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            16.112655                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 558463                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3465990                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect               199                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           629988                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          2318129                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               183                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups            856                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             673                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4371311                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 768089                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                   12801089                       # Number of instructions committed
system.cpu2.committedOps                     16343981                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              1.922100                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.discardedOps                      4186214                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                      3308325                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                          3307284                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           1041                       # DTB misses
system.cpu2.dtb.perms_faults                        4                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                 1540715                       # DTB read accesses
system.cpu2.dtb.read_hits                     1539699                       # DTB read hits
system.cpu2.dtb.read_misses                      1016                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          917                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 12895.603053                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 12530.936549                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  3726.710085                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::4096-8191            2      0.22%      0.22% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-12287          569     62.05%     62.27% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::12288-16383          323     35.22%     97.49% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::20480-24575           13      1.42%     98.91% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-28671            6      0.65%     99.56% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::32768-36863            2      0.22%     99.78% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::53248-57343            2      0.22%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          917                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          909     99.13%     99.13% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M            8      0.87%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          917                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         1041                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         1041                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          917                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          917                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         1958                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         1041                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           1041    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         1041                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     1041                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 1041                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2            8                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          909                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                1767610                       # DTB write accesses
system.cpu2.dtb.write_hits                    1767585                       # DTB write hits
system.cpu2.dtb.write_misses                       25                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions          26718319                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           386000                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions          111789                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                          45921                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.520264                       # IPC: instructions per cycle
system.cpu2.itb.accesses                      7578643                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                          7575317                       # DTB hits
system.cpu2.itb.inst_accesses                 7578643                       # ITB inst accesses
system.cpu2.itb.inst_hits                     7575317                       # ITB inst hits
system.cpu2.itb.inst_misses                      3326                       # ITB inst misses
system.cpu2.itb.misses                           3326                       # DTB misses
system.cpu2.itb.perms_faults                        4                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples         3248                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 11833.318966                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 11533.391302                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  3504.431124                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-8191            8      0.25%      0.25% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287         2750     84.67%     84.91% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383          388     11.95%     96.86% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::16384-20479            1      0.03%     96.89% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::20480-24575           17      0.52%     97.41% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::24576-28671           80      2.46%     99.88% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::57344-61439            4      0.12%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total         3248                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K         3240     99.75%     99.75% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M            8      0.25%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total         3248                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         3326                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         3326                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst         3248                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total         3248                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         6574                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         3326                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           3326    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         3326                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     3326                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 3326                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2            8                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3         3240                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCycles                        24604976                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu               12961217     79.30%     79.30% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 91076      0.56%     79.86% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                     48      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              17      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::MemRead               1525246      9.33%     89.19% # Class of committed instruction
system.cpu2.op_class_0::MemWrite              1766377     10.81%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                16343981                       # Class of committed instruction
system.cpu2.tickCycles                       24559055                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu3.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu3.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu3.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu3.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu3.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu3.op_class_0::total                       0                       # Class of committed instruction
system.cpu3.tickCycles                              0                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                 0                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests         1239                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          503                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1786                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                  8                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               901                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 4                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                4                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             893                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          893                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           24                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         1118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side           48                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         6656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   9904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             739                       # Total snoops (count)
system.tol2bus.snoopTraffic                     47296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              905                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.499448                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.094157                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     56      6.19%      6.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    453     50.06%     56.24% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    364     40.22%     96.46% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     16      1.77%     98.23% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     98.23% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     98.23% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      4      0.44%     98.67% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      4      0.44%     99.12% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.12% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      4      0.44%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     4      0.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                905                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1286628                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             12852                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           813960                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1085994                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy             14280                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                   8                       # Transaction distribution
system.membus.trans_dist::ReadResp                  8                       # Transaction distribution
system.membus.trans_dist::WriteReq                  4                       # Transaction distribution
system.membus.trans_dist::WriteResp                 4                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                      48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                12                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      12    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  12                       # Request fanout histogram
system.membus.reqLayer3.occupancy               11424                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy              22800                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON    17707606266                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7572319                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7572319                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7572319                       # number of overall hits
system.cpu2.icache.overall_hits::total        7572319                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            6                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            6                       # number of overall misses
system.cpu2.icache.overall_misses::total            6                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst        72828                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total        72828                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst        72828                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total        72828                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7572325                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7572325                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7572325                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7572325                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst        12138                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        12138                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst        12138                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        12138                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst            6                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst            6                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst        68544                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total        68544                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst        68544                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total        68544                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst        11424                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        11424                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst        11424                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        11424                       # average overall mshr miss latency
system.cpu2.icache.replacements                     6                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7572319                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7572319                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            6                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total            6                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst        72828                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total        72828                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7572325                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7572325                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst        12138                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        12138                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst            6                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst        68544                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total        68544                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst        11424                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        11424                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse              205545                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                 78                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                6                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                   13                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst       205545                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.098011                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.098011                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024       205545                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4       205542                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.098011                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15144656                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15144656                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         9463                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         9463                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         9463                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         9463                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          507                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          507                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          507                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          507                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      5125092                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      5125092                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      5125092                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      5125092                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker         9970                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         9970                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker         9970                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         9970                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.050853                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.050853                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.050853                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.050853                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker 10108.662722                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 10108.662722                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker 10108.662722                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 10108.662722                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          507                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          507                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          507                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          507                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      3677100                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      3677100                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      3677100                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      3677100                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.050853                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.050853                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.050853                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.050853                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker  7252.662722                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  7252.662722                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker  7252.662722                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  7252.662722                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          507                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         9463                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         9463                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          507                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          507                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      5125092                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      5125092                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker         9970                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         9970                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.050853                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.050853                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker 10108.662722                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 10108.662722                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          507                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          507                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      3677100                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      3677100                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.050853                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.050853                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker  7252.662722                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7252.662722                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         8886                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          507                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    17.526627                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker           16                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        80267                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        80267                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         2649                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         2649                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         2649                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         2649                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          380                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          380                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          380                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          380                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      3424344                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      3424344                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      3424344                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      3424344                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         3029                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         3029                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         3029                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         3029                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.125454                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.125454                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.125454                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.125454                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker  9011.431579                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total  9011.431579                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker  9011.431579                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total  9011.431579                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          380                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          380                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          380                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          380                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      2339064                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      2339064                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      2339064                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      2339064                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.125454                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.125454                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.125454                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.125454                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker  6155.431579                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  6155.431579                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker  6155.431579                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  6155.431579                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          380                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         2649                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         2649                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          380                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          380                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      3424344                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      3424344                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         3029                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         3029                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.125454                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.125454                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker  9011.431579                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total  9011.431579                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          380                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          380                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      2339064                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2339064                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.125454                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.125454                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker  6155.431579                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  6155.431579                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs         2590                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          380                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     6.815789                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        24612                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        24612                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      3268348                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3268348                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      3268406                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3268406                       # number of overall hits
system.cpu2.dcache.demand_accesses::.cpu2.data      3268348                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3268348                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      3268406                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3268406                       # number of overall (read+write) accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data           12                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total           12                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data       268464                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       268464                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1502026                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1502026                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1502026                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1502026                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data            8                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data       268464                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       268464                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1766322                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1766322                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1766322                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1766322                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data            4                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data           58                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total           58                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data           58                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total           58                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           28                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           28                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           28                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse               17987                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data        14242                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher         3745                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.006791                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001786                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.008577                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3745                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        14242                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         3745                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4        14242                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001786                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.006791                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6536924                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6536924                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean     17707606266                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value  17707606266                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  17707606266                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::CLK_GATED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                8436                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst         8436                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.004023                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.004023                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         8436                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         8436                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.004023                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                9857                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data         8005                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher         1852                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003817                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.000883                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004700                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         1852                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024         8005                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         1852                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         8005                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.000883                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.003817                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean     17707606266                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value  17707606266                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  17707606266                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::CLK_GATED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                5650                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst         5650                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002694                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.002694                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         5650                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         5650                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.002694                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                3699                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data         3160                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher          539                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001507                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000257                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.001764                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         3160                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         3160                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.000257                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.001507                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu2.inst                   6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker            44                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker           104                       # number of demand (read+write) hits
system.l2.demand_hits::total                      154                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu2.inst                  6                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker           44                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker          104                       # number of overall hits
system.l2.overall_hits::total                     154                       # number of overall hits
system.l2.demand_accesses::.cpu2.inst               6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker          104                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  154                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu2.inst              6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker          104                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 154                       # number of overall (read+write) accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu2.data           12                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           12                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu2.data       222768                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       222768                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data        18564                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total        18564                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu2.data            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data       222768                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total       222768                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        27846                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total        27846                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu2.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.l2.ReadSharedReq_hits::.cpu2.inst            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker           44                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker          104                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               154                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_accesses::.cpu2.inst            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker           44                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker          104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           154                       # number of ReadSharedReq accesses(hits+misses)
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                       249894                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks           1764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst            4497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            4132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher          925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           51                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst            7906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            9025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher         2637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           36                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst          197466                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data            7792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher         2076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker           17                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst            3024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data            6097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker            9                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.001257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.094159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.119159                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8379                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           226                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        241289                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8379                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       241289                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.003995                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000108                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.115056                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1632                       # Number of tag accesses
system.l2.tags.data_accesses                     1632                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4522                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     125594841.960014                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     21301495.992000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     674862847.243155                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       821759185.195237                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.776035                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16980858010                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    587860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     17707606266                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value  17707606266                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  17707606266                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse               13715                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst        13715                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.006540                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006540                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024        13715                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4        13715                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.006540                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse               16993                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data        13140                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher         3853                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.006266                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001837                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008103                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3853                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        13140                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         3853                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4        13140                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001837                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.006266                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  17707606266                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               47147684499165728                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2540826                       # Simulator instruction rate (inst/s)
host_mem_usage                                6334764                       # Number of bytes of host memory used
host_op_rate                                  3191974                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    42.13                       # Real time elapsed on the host
host_tick_rate                              417258417                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   107035918                       # Number of instructions simulated
sim_ops                                     134466779                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017578                       # Number of seconds simulated
sim_ticks                                 17577673260                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu0.branchPred.lookups                      0                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu0.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu0.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu0.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu0.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu0.op_class_0::total                       0                       # Class of committed instruction
system.cpu0.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu1.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu1.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu1.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu1.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu1.op_class_0::total                       0                       # Class of committed instruction
system.cpu1.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            16.195657                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 560114                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3458421                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect               242                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           630323                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          2313462                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               208                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups            903                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             695                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4368089                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 774046                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                   12806890                       # Number of instructions committed
system.cpu2.committedOps                     16351332                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              1.922293                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified            4                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.discardedOps                      4187912                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                      3311209                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                          3310127                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           1082                       # DTB misses
system.cpu2.dtb.perms_faults                        3                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                 1542384                       # DTB read accesses
system.cpu2.dtb.read_hits                     1541335                       # DTB read hits
system.cpu2.dtb.read_misses                      1049                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          929                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 12970.359526                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 12580.942229                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  3862.859082                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::4096-8191            1      0.11%      0.11% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-12287          577     62.11%     62.22% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::12288-16383          322     34.66%     96.88% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::20480-24575           16      1.72%     98.60% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-28671            9      0.97%     99.57% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::32768-36863            2      0.22%     99.78% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::53248-57343            2      0.22%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          929                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          924     99.46%     99.46% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M            5      0.54%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          929                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         1082                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         1082                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          929                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          929                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         2011                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         1082                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           1082    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         1082                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     1082                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 1082                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2            5                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          924                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                1768825                       # DTB write accesses
system.cpu2.dtb.write_hits                    1768792                       # DTB write hits
system.cpu2.dtb.write_misses                       33                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions          26714783                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           389603                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions          112589                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                          47397                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.520212                       # IPC: instructions per cycle
system.cpu2.itb.accesses                      7595757                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                          7592390                       # DTB hits
system.cpu2.itb.inst_accesses                 7595757                       # ITB inst accesses
system.cpu2.itb.inst_hits                     7592390                       # ITB inst hits
system.cpu2.itb.inst_misses                      3367                       # ITB inst misses
system.cpu2.itb.misses                           3367                       # DTB misses
system.cpu2.itb.perms_faults                        7                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples         3288                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 11924.755474                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 11587.382685                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  3759.010610                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-8191            9      0.27%      0.27% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287         2770     84.25%     84.52% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383          387     11.77%     96.29% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::16384-20479            1      0.03%     96.32% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::20480-24575           19      0.58%     96.90% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::24576-28671           97      2.95%     99.85% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::57344-61439            5      0.15%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total         3288                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K         3279     99.73%     99.73% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M            9      0.27%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total         3288                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         3367                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         3367                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst         3288                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total         3288                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         6655                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         3367                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           3367    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         3367                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     3367                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 3367                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2            9                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3         3279                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCycles                        24618590                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu               12965932     79.30%     79.30% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 91116      0.56%     79.85% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                     60      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              17      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     79.85% # Class of committed instruction
system.cpu2.op_class_0::MemRead               1526632      9.34%     89.19% # Class of committed instruction
system.cpu2.op_class_0::MemWrite              1767575     10.81%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                16351332                       # Class of committed instruction
system.cpu2.tickCycles                       24571193                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu3.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu3.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu3.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu3.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu3.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu3.op_class_0::total                       0                       # Class of committed instruction
system.cpu3.tickCycles                              0                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             5                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                 0                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests         1284                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          522                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1861                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                 10                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               943                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 5                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                5                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             928                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          933                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           40                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         1185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          380                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         8000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  12284                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             742                       # Total snoops (count)
system.tol2bus.snoopTraffic                     47488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              948                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.508439                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.174767                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     70      7.38%      7.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    466     49.16%     56.54% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    372     39.24%     95.78% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     20      2.11%     97.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     97.89% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     97.89% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      5      0.53%     98.42% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      5      0.53%     98.95% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     98.95% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      5      0.53%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     5      0.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                948                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1345173                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             12852                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           839664                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1135260                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy             28560                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                  10                       # Transaction distribution
system.membus.trans_dist::ReadResp                 15                       # Transaction distribution
system.membus.trans_dist::WriteReq                  5                       # Transaction distribution
system.membus.trans_dist::WriteResp                 5                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             5                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port          320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total          380                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     380                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                20                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      20    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  20                       # Request fanout histogram
system.membus.reqLayer7.occupancy                3573                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               14280                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy              49796                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON    17721459294                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7589385                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7589385                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7589385                       # number of overall hits
system.cpu2.icache.overall_hits::total        7589385                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            6                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            6                       # number of overall misses
system.cpu2.icache.overall_misses::total            6                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst        72828                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total        72828                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst        72828                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total        72828                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7589391                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7589391                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7589391                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7589391                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst        12138                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        12138                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst        12138                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        12138                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst            6                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst            6                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst        68544                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total        68544                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst        68544                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total        68544                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst        11424                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        11424                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst        11424                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        11424                       # average overall mshr miss latency
system.cpu2.icache.replacements                     6                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7589385                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7589385                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            6                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total            6                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst        72828                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total        72828                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7589391                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7589391                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst        12138                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        12138                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst            6                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst        68544                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total        68544                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst        11424                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        11424                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse              205546                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                 74                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                6                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            12.333333                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst       205546                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.098012                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.098012                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024       205546                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4       205543                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.098012                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15178788                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15178788                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         9562                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         9562                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         9562                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         9562                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          530                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          530                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          530                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          530                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      5539926                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      5539926                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      5539926                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      5539926                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker        10092                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total        10092                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker        10092                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total        10092                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.052517                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.052517                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.052517                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.052517                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker 10452.690566                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 10452.690566                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker 10452.690566                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 10452.690566                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          530                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          530                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          530                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          530                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      4026246                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      4026246                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      4026246                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      4026246                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.052517                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.052517                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.052517                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.052517                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker  7596.690566                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  7596.690566                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker  7596.690566                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  7596.690566                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          530                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         9562                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         9562                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          530                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          530                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      5539926                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      5539926                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker        10092                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total        10092                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.052517                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.052517                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker 10452.690566                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 10452.690566                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          530                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          530                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      4026246                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      4026246                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.052517                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.052517                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker  7596.690566                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7596.690566                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         9825                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          530                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    18.537736                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker           16                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        81266                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        81266                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         2742                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         2742                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         2742                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         2742                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          392                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          392                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          392                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          392                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      3632832                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      3632832                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      3632832                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      3632832                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         3134                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         3134                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         3134                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         3134                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.125080                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.125080                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.125080                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.125080                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker  9267.428571                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total  9267.428571                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker  9267.428571                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total  9267.428571                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          392                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          392                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          392                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          392                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      2513280                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      2513280                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      2513280                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      2513280                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.125080                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.125080                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.125080                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.125080                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker  6411.428571                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  6411.428571                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker  6411.428571                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  6411.428571                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          392                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         2742                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         2742                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          392                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          392                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      3632832                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      3632832                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         3134                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         3134                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.125080                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.125080                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker  9267.428571                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total  9267.428571                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          392                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          392                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      2513280                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2513280                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.125080                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.125080                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker  6411.428571                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  6411.428571                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs         1999                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          392                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     5.099490                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        25464                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        25464                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      3271115                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3271115                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      3271188                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3271188                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             1                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::total            1                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data        88536                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total        88536                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data        88536                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total        88536                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      3271116                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3271116                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      3271189                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3271189                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.000000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.000000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data        88536                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total        88536                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data        88536                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total        88536                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.demand_mshr_misses::.cpu2.data            1                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data            1                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.dcache.prefetcher            4                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data           15                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total           15                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data        87822                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total        87822                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data        87822                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.dcache.prefetcher       322724                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total       410546                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data       335580                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       335580                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.000000                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.000000                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data        87822                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total        87822                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data        87822                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.dcache.prefetcher        80681                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 82109.200000                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1503607                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1503607                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data        88536                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total        88536                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1503608                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1503608                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.000001                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data        88536                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total        88536                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data            1                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data           10                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           10                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data        87822                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total        87822                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data       335580                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       335580                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data        87822                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total        87822                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1767508                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1767508                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1767508                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1767508                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data            5                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data           73                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total           73                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data           73                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total           73                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.HardPFReq_mshr_misses::.cpu2.dcache.prefetcher            4                       # number of HardPFReq MSHR misses
system.cpu2.dcache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.cpu2.dcache.HardPFReq_mshr_miss_latency::.cpu2.dcache.prefetcher       322724                       # number of HardPFReq MSHR miss cycles
system.cpu2.dcache.HardPFReq_mshr_miss_latency::total       322724                       # number of HardPFReq MSHR miss cycles
system.cpu2.dcache.HardPFReq_mshr_miss_rate::.cpu2.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.dcache.HardPFReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher        80681                       # average HardPFReq mshr miss latency
system.cpu2.dcache.HardPFReq_avg_mshr_miss_latency::total        80681                       # average HardPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           35                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           35                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           35                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           35                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           35                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           35                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           35                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           35                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse        17990.589328                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data 14243.517869                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher  3747.071459                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.006792                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001787                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.008579                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3749                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        14244                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         3745                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4        14243                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001788                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.006792                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6542523                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6542523                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean     17721459294                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value  17721459294                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  17721459294                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::CLK_GATED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                8436                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst         8436                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.004023                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.004023                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         8436                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         8436                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.004023                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                9857                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data         8005                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher         1852                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003817                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.000883                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004700                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         1852                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024         8005                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         1852                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         8005                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.000883                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.003817                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean     17721459294                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value  17721459294                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  17721459294                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::CLK_GATED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                5650                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst         5650                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002694                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.002694                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         5650                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         5650                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.002694                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                3699                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data         3160                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher          539                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001507                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000257                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.001764                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         3160                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         3160                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.000257                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.001507                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu2.inst                   6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker            55                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker           125                       # number of demand (read+write) hits
system.l2.demand_hits::total                      186                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu2.inst                  6                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker           55                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker          125                       # number of overall hits
system.l2.overall_hits::total                     186                       # number of overall hits
system.l2.demand_misses::.cpu2.data                 1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.dcache.prefetcher            4                       # number of demand (read+write) misses
system.l2.demand_misses::total                      5                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu2.data                1                       # number of overall misses
system.l2.overall_misses::.cpu2.dcache.prefetcher            4                       # number of overall misses
system.l2.overall_misses::total                     5                       # number of overall misses
system.l2.demand_miss_latency::.cpu2.data        86394                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.dcache.prefetcher       319155                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total           405549                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu2.data        86394                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.dcache.prefetcher       319155                       # number of overall miss cycles
system.l2.overall_miss_latency::total          405549                       # number of overall miss cycles
system.l2.demand_accesses::.cpu2.inst               6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data               1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dcache.prefetcher            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker           55                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker          125                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  191                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu2.inst              6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data              1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dcache.prefetcher            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker           55                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker          125                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 191                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu2.data              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.dcache.prefetcher            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.026178                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu2.data             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.dcache.prefetcher            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.026178                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu2.data        86394                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.dcache.prefetcher 79788.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81109.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data        86394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.dcache.prefetcher 79788.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81109.800000                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu2.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.dcache.prefetcher            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 5                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu2.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.dcache.prefetcher            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                5                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data           15                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           15                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu2.data        82824                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.dcache.prefetcher       304875                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       387699                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data        82824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.dcache.prefetcher       304875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       387699                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data       278460                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       278460                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.026178                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.026178                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu2.data        82824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 76218.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77539.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 76218.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77539.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data        18564                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total        18564                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu2.data           10                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           10                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data       278460                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total       278460                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        27846                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total        27846                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu2.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.l2.ReadSharedReq_hits::.cpu2.inst            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker           55                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker          125                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               186                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.dcache.prefetcher            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu2.data        86394                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.dcache.prefetcher       319155                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       405549                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu2.inst            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dcache.prefetcher            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker           55                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker          125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.026178                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.dcache.prefetcher 79788.750000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81109.800000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu2.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.dcache.prefetcher            4                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            5                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data        82824                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.dcache.prefetcher       304875                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       387699                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.026178                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data        82824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 76218.750000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77539.800000                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 249898.589329                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks           1764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst            4497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            4132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher          925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           51                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst            7906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            9025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher         2637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           36                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst          197467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     7793.517870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher  2078.071460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker           17                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst            3024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data            6097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker            9                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.001257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.094160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.119161                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8383                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           226                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        241292                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8379                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       241291                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.003997                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000108                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.115057                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1981                       # Number of tag accesses
system.l2.tags.data_accesses                     1981                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu2.data            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.dcache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                320                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.cpu2.data              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.dcache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   5                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu2.data             3641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.dcache.prefetcher        14564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 18205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data            3641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.dcache.prefetcher        14564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                18205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu2.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.dcache.prefetcher::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022496                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000066072                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4539                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           5                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        10                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       126084                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      75000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  351084                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12608.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35108.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        9                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    10                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   320.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-351            1    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8576631545                       # Total gap between requests
system.mem_ctrls.avgGap                  1715326309.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu2.data           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.dcache.prefetcher          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu2.data 3640.982458448542                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.dcache.prefetcher 14563.929833794169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu2.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.dcache.prefetcher            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu2.data        82500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.dcache.prefetcher       268584                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     41250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.dcache.prefetcher     33573.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    90.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy          3041.934000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          1071.571200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        17176.656000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     125650390.320014                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     21371319.774000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     675179395.228755                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       822222395.484037                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.776521                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16988835842                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    588120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      1506462                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     17721459294                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value  17721459294                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  17721459294                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse               13715                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst        13715                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.006540                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006540                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024        13715                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4        13715                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.006540                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse               16993                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data        13140                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher         3853                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.006266                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001837                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008103                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3853                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        13140                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         3853                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4        13140                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001837                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.006266                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  17721459294                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               47147702192639792                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2825000                       # Simulator instruction rate (inst/s)
host_mem_usage                                6334764                       # Number of bytes of host memory used
host_op_rate                                  3554967                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    42.46                       # Real time elapsed on the host
host_tick_rate                              413795424                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   119946864                       # Number of instructions simulated
sim_ops                                     150940790                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017569                       # Number of seconds simulated
sim_ticks                                 17569398714                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu0.branchPred.lookups                      0                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu0.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu0.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu0.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu0.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu0.op_class_0::total                       0                       # Class of committed instruction
system.cpu0.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu1.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu1.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu1.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu1.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu1.op_class_0::total                       0                       # Class of committed instruction
system.cpu1.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            16.109307                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 559444                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3472800                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect               203                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           629901                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          2319078                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               200                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups            854                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             654                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4372313                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 766347                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                   12801015                       # Number of instructions committed
system.cpu2.committedOps                     16343904                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              1.922270                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.discardedOps                      4186406                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                      3308298                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                          3307263                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           1035                       # DTB misses
system.cpu2.dtb.perms_faults                        4                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                 1540707                       # DTB read accesses
system.cpu2.dtb.read_hits                     1539696                       # DTB read hits
system.cpu2.dtb.read_misses                      1011                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          914                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 12899.652079                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 12538.013091                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  3721.468155                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-12287          570     62.36%     62.36% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::12288-16383          321     35.12%     97.48% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::20480-24575           13      1.42%     98.91% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-28671            6      0.66%     99.56% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::32768-36863            2      0.22%     99.78% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::53248-57343            2      0.22%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          914                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          908     99.34%     99.34% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M            6      0.66%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          914                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         1035                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         1035                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          914                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          914                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         1949                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         1035                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           1035    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         1035                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     1035                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 1035                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2            6                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          908                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                1767591                       # DTB write accesses
system.cpu2.dtb.write_hits                    1767567                       # DTB write hits
system.cpu2.dtb.write_misses                       24                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions          26722299                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           386021                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions          111822                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                          45803                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.520218                       # IPC: instructions per cycle
system.cpu2.itb.accesses                      7575282                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                          7571961                       # DTB hits
system.cpu2.itb.inst_accesses                 7575282                       # ITB inst accesses
system.cpu2.itb.inst_hits                     7571961                       # ITB inst hits
system.cpu2.itb.inst_misses                      3321                       # ITB inst misses
system.cpu2.itb.misses                           3321                       # DTB misses
system.cpu2.itb.perms_faults                       12                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples         3243                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 11830.427382                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 11530.622503                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  3505.039050                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-8191            8      0.25%      0.25% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287         2748     84.74%     84.98% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383          385     11.87%     96.85% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::16384-20479            1      0.03%     96.89% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::20480-24575           17      0.52%     97.41% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::24576-28671           80      2.47%     99.88% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::57344-61439            4      0.12%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total         3243                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K         3235     99.75%     99.75% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M            8      0.25%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total         3243                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         3321                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         3321                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst         3243                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total         3243                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         6564                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         3321                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           3321    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         3321                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     3321                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 3321                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2            8                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3         3235                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCycles                        24607001                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu               12961127     79.30%     79.30% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 91076      0.56%     79.86% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                     48      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              17      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     79.86% # Class of committed instruction
system.cpu2.op_class_0::MemRead               1525250      9.33%     89.19% # Class of committed instruction
system.cpu2.op_class_0::MemWrite              1766386     10.81%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                16343904                       # Class of committed instruction
system.cpu2.tickCycles                       24561198                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu3.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu3.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu3.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu3.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu3.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu3.op_class_0::total                       0                       # Class of committed instruction
system.cpu3.tickCycles                              0                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                 0                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests         1232                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          500                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1776                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                  8                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               896                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 4                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                4                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             888                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          888                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           24                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         1112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side           48                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         6656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   9904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             734                       # Total snoops (count)
system.tol2bus.snoopTraffic                     46976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              900                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.500000                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.096562                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     56      6.22%      6.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    450     50.00%     56.22% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    362     40.22%     96.44% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     16      1.78%     98.22% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     98.22% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     98.22% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      4      0.44%     98.67% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      4      0.44%     99.11% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.11% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      4      0.44%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     4      0.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                900                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1279488                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             12852                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           809676                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1079568                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy             14280                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                   8                       # Transaction distribution
system.membus.trans_dist::ReadResp                  8                       # Transaction distribution
system.membus.trans_dist::WriteReq                  4                       # Transaction distribution
system.membus.trans_dist::WriteResp                 4                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                      48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                12                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      12    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  12                       # Request fanout histogram
system.membus.reqLayer3.occupancy               11424                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy              22800                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON    17693474064                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7568958                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7568958                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7568958                       # number of overall hits
system.cpu2.icache.overall_hits::total        7568958                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            6                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            6                       # number of overall misses
system.cpu2.icache.overall_misses::total            6                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst        72828                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total        72828                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst        72828                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total        72828                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7568964                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7568964                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7568964                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7568964                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst        12138                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        12138                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst        12138                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        12138                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst            6                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst            6                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst        68544                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total        68544                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst        68544                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total        68544                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst        11424                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        11424                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst        11424                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        11424                       # average overall mshr miss latency
system.cpu2.icache.replacements                     6                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7568958                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7568958                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            6                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total            6                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst        72828                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total        72828                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7568964                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7568964                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst        12138                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        12138                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst            6                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst        68544                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total        68544                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst        11424                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        11424                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse              205546                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                 75                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                6                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            12.500000                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst       205546                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.098012                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.098012                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024       205546                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4       205543                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.098012                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15137934                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15137934                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         9451                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         9451                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         9451                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         9451                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          504                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          504                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          504                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          504                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      5101530                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      5101530                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      5101530                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      5101530                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker         9955                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         9955                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker         9955                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         9955                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.050628                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.050628                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.050628                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.050628                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker 10122.083333                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 10122.083333                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker 10122.083333                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 10122.083333                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          504                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          504                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          504                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          504                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      3662106                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      3662106                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      3662106                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      3662106                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.050628                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.050628                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.050628                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.050628                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker  7266.083333                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  7266.083333                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker  7266.083333                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  7266.083333                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          504                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         9451                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         9451                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          504                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          504                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      5101530                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      5101530                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker         9955                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         9955                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.050628                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.050628                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker 10122.083333                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 10122.083333                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          504                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          504                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      3662106                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      3662106                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.050628                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.050628                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker  7266.083333                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7266.083333                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         9474                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          504                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    18.797619                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker           16                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        80144                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        80144                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         2637                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         2637                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         2637                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         2637                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          378                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          378                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          378                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          378                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      3408636                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      3408636                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      3408636                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      3408636                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         3015                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         3015                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         3015                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         3015                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.125373                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.125373                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.125373                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.125373                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker  9017.555556                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total  9017.555556                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker  9017.555556                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total  9017.555556                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          378                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          378                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          378                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          378                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      2329068                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      2329068                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      2329068                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      2329068                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.125373                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.125373                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.125373                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.125373                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker  6161.555556                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  6161.555556                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker  6161.555556                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  6161.555556                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          378                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         2637                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         2637                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          378                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          378                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      3408636                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      3408636                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         3015                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         3015                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.125373                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.125373                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker  9017.555556                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total  9017.555556                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          378                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          378                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      2329068                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2329068                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.125373                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.125373                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker  6161.555556                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  6161.555556                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs         2635                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          378                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     6.970899                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        24498                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        24498                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      3268354                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3268354                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      3268412                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3268412                       # number of overall hits
system.cpu2.dcache.demand_accesses::.cpu2.data      3268354                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3268354                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      3268412                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3268412                       # number of overall (read+write) accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data           12                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total           12                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data       268464                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       268464                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1502025                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1502025                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1502025                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1502025                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data            8                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data       268464                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       268464                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1766329                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1766329                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1766329                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1766329                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data            4                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data           58                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total           58                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data           58                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total           58                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           28                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           28                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           28                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse               17993                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data        14244                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher         3749                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.006792                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001788                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.008580                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3749                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        14244                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         3749                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4        14244                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001788                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.006792                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6536936                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6536936                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean     17693474064                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value  17693474064                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  17693474064                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::CLK_GATED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                8436                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst         8436                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.004023                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.004023                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         8436                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         8436                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.004023                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                9857                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data         8005                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher         1852                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003817                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.000883                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004700                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         1852                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024         8005                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         1852                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         8005                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.000883                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.003817                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean     17693474064                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value  17693474064                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  17693474064                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::CLK_GATED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                5650                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst         5650                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002694                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.002694                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         5650                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         5650                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.002694                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                3699                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data         3160                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher          539                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001507                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000257                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.001764                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         3160                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         3160                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.000257                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.001507                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu2.inst                   6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker            44                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker           104                       # number of demand (read+write) hits
system.l2.demand_hits::total                      154                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu2.inst                  6                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker           44                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker          104                       # number of overall hits
system.l2.overall_hits::total                     154                       # number of overall hits
system.l2.demand_accesses::.cpu2.inst               6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker          104                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  154                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu2.inst              6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker          104                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 154                       # number of overall (read+write) accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu2.data           12                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           12                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu2.data       222768                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       222768                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data        18564                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total        18564                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu2.data            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data       222768                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total       222768                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        27846                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total        27846                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu2.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.l2.ReadSharedReq_hits::.cpu2.inst            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker           44                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker          104                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               154                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_accesses::.cpu2.inst            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker           44                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker          104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           154                       # number of ReadSharedReq accesses(hits+misses)
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                       249901                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks           1764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst            4497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            4132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher          925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           51                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst            7906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            9025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher         2637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           36                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst          197467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data            7794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher         2080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker           17                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst            3024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data            6097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker            9                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.001257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.094160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.119162                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8383                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           226                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        241292                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8383                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       241292                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.003997                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000108                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.115057                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1632                       # Number of tag accesses
system.l2.tags.data_accesses                     1632                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4523                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     125622616.140014                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     21306206.628000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     674915444.279956                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       821844267.048037                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.777029                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16983886368                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    587990000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     17693474064                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value  17693474064                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  17693474064                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse               13715                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst        13715                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.006540                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006540                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024        13715                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4        13715                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.006540                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse               16993                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data        13140                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher         3853                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.006266                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001837                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008103                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3853                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        13140                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         3853                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4        13140                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001837                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.006266                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  17693474064                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               47147707697808272                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                9529320                       # Simulator instruction rate (inst/s)
host_mem_usage                                6334764                       # Number of bytes of host memory used
host_op_rate                                 11989635                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.03                       # Real time elapsed on the host
host_tick_rate                              411764125                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   124126513                       # Number of instructions simulated
sim_ops                                     156174702                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005364                       # Number of seconds simulated
sim_ticks                                  5363567286                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu0.branchPred.lookups                      0                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu0.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu0.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu0.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu0.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu0.op_class_0::total                       0                       # Class of committed instruction
system.cpu0.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu1.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu1.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu1.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu1.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu1.op_class_0::total                       0                       # Class of committed instruction
system.cpu1.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            17.650120                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 182492                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             1033942                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect               100                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           194564                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted           715843                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                64                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups            582                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             518                       # Number of indirect misses.
system.cpu2.branchPred.lookups                1321003                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 216579                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                    4054384                       # Number of instructions committed
system.cpu2.committedOps                      5086347                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              1.852809                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.discardedOps                      1227558                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                       922020                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                           921761                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                            259                       # DTB misses
system.cpu2.dtb.perms_faults                        1                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                  427817                       # DTB read accesses
system.cpu2.dtb.read_hits                      427571                       # DTB read hits
system.cpu2.dtb.read_misses                       246                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          199                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 13530.120603                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 12890.980999                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  5774.649236                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-12287          119     59.80%     59.80% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::12288-16383           71     35.68%     95.48% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::20480-24575            4      2.01%     97.49% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-28671            2      1.01%     98.49% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::32768-36863            1      0.50%     98.99% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::53248-57343            1      0.50%     99.50% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::57344-61439            1      0.50%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          199                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          198     99.50%     99.50% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M            1      0.50%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          199                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data          259                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total          259                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          199                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          199                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total          458                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples          259                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0            259    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total          259                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                      259                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                  259                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2            1                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          198                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                 494203                       # DTB write accesses
system.cpu2.dtb.write_hits                     494190                       # DTB write hits
system.cpu2.dtb.write_misses                       13                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions           8141481                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           111086                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions           23356                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                          13818                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.539721                       # IPC: instructions per cycle
system.cpu2.itb.accesses                      2253043                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                          2252021                       # DTB hits
system.cpu2.itb.inst_accesses                 2253043                       # ITB inst accesses
system.cpu2.itb.inst_hits                     2252021                       # ITB inst hits
system.cpu2.itb.inst_misses                      1022                       # ITB inst misses
system.cpu2.itb.misses                           1022                       # DTB misses
system.cpu2.itb.perms_faults                        5                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples         1009                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 12116.771060                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 11706.579797                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  4193.505441                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-8191            3      0.30%      0.30% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287          840     83.25%     83.55% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383          116     11.50%     95.04% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::16384-20479            1      0.10%     95.14% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::20480-24575            8      0.79%     95.94% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::24576-28671           39      3.87%     99.80% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::57344-61439            2      0.20%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total         1009                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K         1006     99.70%     99.70% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M            3      0.30%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total         1009                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         1022                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         1022                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst         1009                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total         1009                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         2031                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         1022                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           1022    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         1022                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     1022                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 1022                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2            3                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3         1006                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCycles                         7511999                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu                4100261     80.61%     80.61% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 61568      1.21%     81.82% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                     24      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              17      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     81.82% # Class of committed instruction
system.cpu2.op_class_0::MemRead                430702      8.47%     90.29% # Class of committed instruction
system.cpu2.op_class_0::MemWrite               493775      9.71%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                 5086347                       # Class of committed instruction
system.cpu2.tickCycles                        7498181                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu3.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu3.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu3.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu3.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu3.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu3.op_class_0::total                       0                       # Class of committed instruction
system.cpu3.tickCycles                              0                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                 0                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests          356                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          170                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          546                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                  4                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               277                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 2                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             273                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          273                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side          399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side          192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         1280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   4760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             199                       # Total snoops (count)
system.tol2bus.snoopTraffic                     12736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              279                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.491039                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.332666                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     26      9.32%      9.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    146     52.33%     61.65% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     91     32.62%     94.27% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      8      2.87%     97.13% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     97.13% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     97.13% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      2      0.72%     97.85% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      2      0.72%     98.57% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     98.57% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      2      0.72%     99.28% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     2      0.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                279                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             395556                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy              6426                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           205632                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy           372708                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy              7140                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                   4                       # Transaction distribution
system.membus.trans_dist::ReadResp                  4                       # Transaction distribution
system.membus.trans_dist::WriteReq                  2                       # Transaction distribution
system.membus.trans_dist::WriteResp                 2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                      24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 6                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       6    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   6                       # Request fanout histogram
system.membus.reqLayer3.occupancy                5712                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy              11400                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON     5505168480                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2251104                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2251104                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2251104                       # number of overall hits
system.cpu2.icache.overall_hits::total        2251104                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::total            3                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst        36414                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total        36414                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst        36414                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total        36414                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2251107                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2251107                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2251107                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2251107                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst        12138                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        12138                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst        12138                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        12138                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst            3                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst            3                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst        34272                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total        34272                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst        34272                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total        34272                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst        11424                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        11424                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst        11424                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        11424                       # average overall mshr miss latency
system.cpu2.icache.replacements                     3                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2251104                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2251104                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst        36414                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total        36414                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2251107                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2251107                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst        12138                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        12138                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst            3                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst        34272                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total        34272                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst        11424                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        11424                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse              205546                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           65148939                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           205549                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           316.950892                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst       205546                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.098012                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.098012                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024       205546                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4       205543                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.098012                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4502217                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4502217                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         2889                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         2889                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         2889                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         2889                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          174                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          174                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          174                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          174                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      1927086                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      1927086                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      1927086                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      1927086                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker         3063                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         3063                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker         3063                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         3063                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.056807                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.056807                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.056807                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.056807                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker 11075.206897                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 11075.206897                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker 11075.206897                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 11075.206897                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          174                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          174                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          174                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          174                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      1430142                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      1430142                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      1430142                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      1430142                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.056807                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.056807                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.056807                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.056807                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker  8219.206897                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  8219.206897                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker  8219.206897                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  8219.206897                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          174                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         2889                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         2889                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          174                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          174                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      1927086                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      1927086                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker         3063                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         3063                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.056807                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.056807                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker 11075.206897                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 11075.206897                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          174                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          174                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      1430142                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      1430142                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.056807                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.056807                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker  8219.206897                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8219.206897                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         3339                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          190                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    17.573684                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker           16                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::1            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           13                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        24678                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        24678                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker          637                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total          637                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker          637                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total          637                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker           96                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total           96                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker           96                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total           96                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker       956760                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total       956760                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker       956760                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total       956760                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker          733                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total          733                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker          733                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total          733                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.130969                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.130969                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.130969                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.130969                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker  9966.250000                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total  9966.250000                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker  9966.250000                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total  9966.250000                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker           96                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total           96                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker           96                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total           96                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker       682584                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total       682584                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker       682584                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total       682584                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.130969                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.130969                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.130969                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.130969                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker  7110.250000                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  7110.250000                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker  7110.250000                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  7110.250000                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements           96                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker          637                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total          637                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker           96                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total           96                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker       956760                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total       956760                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker          733                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total          733                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.130969                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.130969                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker  9966.250000                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total  9966.250000                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker           96                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total           96                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker       682584                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total       682584                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.130969                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.130969                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker  7110.250000                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7110.250000                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs          810                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          112                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     7.232143                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::1            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           12                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses         5960                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses         5960                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data       919184                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          919184                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data       919213                       # number of overall hits
system.cpu2.dcache.overall_hits::total         919213                       # number of overall hits
system.cpu2.dcache.demand_accesses::.cpu2.data       919184                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       919184                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data       919213                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       919213                       # number of overall (read+write) accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data            6                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            6                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data       134232                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       134232                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       425439                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         425439                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       425439                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       425439                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data            4                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data       134232                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       134232                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       493745                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        493745                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       493745                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       493745                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data           29                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total           29                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data           29                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total           29                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           14                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           14                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse               17993                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           30436310                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            17993                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1691.563942                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data        14244                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher         3749                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.006792                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001788                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.008580                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3749                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        14244                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         3749                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4        14244                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001788                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.006792                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1838482                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1838482                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean      5505168480                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value   5505168480                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   5505168480                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::CLK_GATED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                8436                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1489432                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             8436                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           176.556662                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst         8436                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.004023                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.004023                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         8436                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         8436                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.004023                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs           82                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     5.125000                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs          503                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs    31.437500                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                9857                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             817499                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             9857                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            82.935883                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data         8005                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher         1852                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003817                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.000883                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004700                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         1852                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024         8005                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         1852                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         8005                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.000883                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.003817                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      5505168480                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value   5505168480                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   5505168480                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                5650                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1063153                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             5650                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           188.168673                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst         5650                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002694                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.002694                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         5650                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         5650                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.002694                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs          214                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs    13.375000                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs         4315                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs   269.687500                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                3699                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             666622                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             3699                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           180.216815                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data         3160                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher          539                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001507                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000257                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.001764                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         3160                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         3160                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.000257                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.001507                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu2.inst                   3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker            20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker            51                       # number of demand (read+write) hits
system.l2.demand_hits::total                       74                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu2.inst                  3                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker           20                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker           51                       # number of overall hits
system.l2.overall_hits::total                      74                       # number of overall hits
system.l2.demand_accesses::.cpu2.inst               3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker           20                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                   74                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu2.inst              3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker           20                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                  74                       # number of overall (read+write) accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu2.data            6                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            6                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu2.data       111384                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       111384                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data        18564                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total        18564                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu2.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data       111384                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total       111384                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        27846                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total        27846                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu2.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.l2.ReadSharedReq_hits::.cpu2.inst            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker           20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker           51                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                74                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker           20                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker           51                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            74                       # number of ReadSharedReq accesses(hits+misses)
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                       249901                       # Cycle average of tags in use
system.l2.tags.total_refs                      303390                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    249901                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.214041                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks           1764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst            4497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            4132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher          925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           51                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst            7906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            9025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher         2637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           36                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst          197467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data            7794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher         2080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker           17                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst            3024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data            6097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker            9                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.001257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.094160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.119162                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8383                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           226                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        241292                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8383                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       241292                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.003997                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000108                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.115057                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                       784                       # Number of tag accesses
system.l2.tags.data_accesses                      784                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1381                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38356142.580000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     6505388.316000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     206036485.300801                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       250898016.196792                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.778199                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5185799848                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    179530000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      5505168480                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value   5505168480                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   5505168480                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse               13715                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3970746                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13715                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           289.518483                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst        13715                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.006540                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006540                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024        13715                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4        13715                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.006540                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs          116                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     7.250000                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs          860                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs    53.750000                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse               16993                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2695905                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            16993                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           158.647973                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data        13140                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher         3853                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.006266                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001837                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008103                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3853                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        13140                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         3853                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4        13140                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001837                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.006266                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   5505168480                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
