# ELEC 451/540 - 8-Bit ALU (Synopsys 90nm) - Checklist

## SCHEMATIC + LAYOUT
- [x] Adder (8-bit RCA) - schematic + layout
- [x] Subtractor - schematic + layout
- [x] Multiplier - schematic + layout
- [x] AND operation - schematic + layout
- [x] OR operation - schematic + layout
- [x] XOR operation - schematic + layout
- [x] NOT operation - schematic + layout
- [x] Left shifter - schematic + layout
- [x] Right shifter - schematic + layout
- [x] Opcode decode / control logic - schematic + layout
- [x] Output selector (mux) - schematic + layout
- [x] Flags logic (Zero, Carry, Overflow, Sign) - schematic + layout
- [ ] Top-level ALU (integration) - schematic + layout
- [ ] Post-layout (PEX) simulation (top-level)

## VERILOG
- [ ] Adder (8-bit RCA) - Verilog
- [ ] Subtractor - Verilog
- [ ] Multiplier - Verilog
- [ ] AND operation - Verilog
- [ ] OR operation - Verilog
- [ ] XOR operation - Verilog
- [ ] NOT operation - Verilog
- [ ] Left shifter - Verilog
- [ ] Right shifter - Verilog
- [ ] Opcode decode / control logic - Verilog
- [ ] Output selector (mux) - Verilog
- [ ] Flags logic (Zero, Carry, Overflow, Sign) - Verilog
- [ ] Top-level ALU (integration) - Verilog
- [ ] Testbench (all opcodes) + waveforms

