21:03:20 INFO  : Registering command handlers for SDK TCF services
21:03:21 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\matta\Vivado_projects\video_sampler\video_sampler.sdk\temp_xsdb_launch_script.tcl
21:03:25 INFO  : XSCT server has started successfully.
21:03:28 INFO  : Successfully done setting XSCT server connection channel  
21:03:28 INFO  : Processing command line option -hwspec C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete.hdf.
21:03:28 INFO  : Successfully done setting SDK workspace  
21:08:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
21:08:08 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
21:21:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
21:21:20 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
21:34:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
21:34:46 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
21:40:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
21:40:08 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
21:43:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
21:43:39 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
21:45:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
21:45:12 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
21:46:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
21:46:42 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
21:48:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
21:48:01 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
21:49:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
21:49:21 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
21:52:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
21:52:18 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
21:53:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
21:53:03 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
21:56:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
21:56:21 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:00:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:01:00 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:02:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:02:29 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:04:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:04:40 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:13:17 INFO  : Registering command handlers for SDK TCF services
22:13:18 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\matta\Vivado_projects\video_sampler\video_sampler.sdk\temp_xsdb_launch_script.tcl
22:13:21 INFO  : XSCT server has started successfully.
22:13:21 INFO  : Successfully done setting XSCT server connection channel  
22:13:23 INFO  : Successfully done setting SDK workspace  
22:13:23 INFO  : Processing command line option -hwspec C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete.hdf.
22:13:23 INFO  : Checking for hwspec changes in the project mcs_top_complete_hw_platform_0.
22:15:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:15:19 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:18:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:18:12 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:22:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:22:54 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:28:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:28:49 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:30:51 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:33:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:33:08 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
11:54:54 INFO  : Registering command handlers for SDK TCF services
11:54:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\matta\Vivado_projects\video_sampler\video_sampler.sdk\temp_xsdb_launch_script.tcl
11:54:58 INFO  : XSCT server has started successfully.
11:54:58 INFO  : Successfully done setting XSCT server connection channel  
11:55:01 INFO  : Successfully done setting SDK workspace  
11:55:01 INFO  : Processing command line option -hwspec C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete.hdf.
11:55:01 INFO  : Checking for hwspec changes in the project mcs_top_complete_hw_platform_0.
11:56:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
11:56:04 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
11:59:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
11:59:57 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
12:11:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
12:11:24 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
12:13:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
12:13:02 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
12:14:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
12:14:35 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
12:17:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
12:17:06 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
12:17:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
12:17:41 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
12:18:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
12:18:54 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
12:21:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
12:21:45 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
12:22:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
12:22:20 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
12:25:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
12:25:38 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
12:32:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
12:32:27 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
12:46:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
12:46:20 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
13:03:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
13:03:08 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
13:04:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
13:04:13 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
13:12:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
13:12:18 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
13:13:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
13:13:16 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
13:14:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
13:17:26 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
13:19:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
13:19:36 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
13:21:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
13:21:37 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
13:22:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
13:22:25 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
13:22:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
13:23:00 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
13:25:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
13:25:23 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
13:27:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
13:28:08 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
13:28:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
13:29:00 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
13:29:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
13:29:40 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
13:30:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
13:30:29 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
13:32:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
13:32:03 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
13:34:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
13:34:41 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
13:37:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
13:37:08 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
13:39:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
13:39:31 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
13:40:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
13:40:52 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
14:10:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
14:10:18 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
14:12:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
14:12:23 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
14:13:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
14:13:03 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
14:13:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
14:13:52 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
20:09:16 INFO  : Registering command handlers for SDK TCF services
20:09:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\matta\Vivado_projects\video_sampler\video_sampler.sdk\temp_xsdb_launch_script.tcl
20:09:21 INFO  : XSCT server has started successfully.
20:09:21 INFO  : Successfully done setting XSCT server connection channel  
20:09:24 INFO  : Processing command line option -hwspec C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete.hdf.
20:09:24 INFO  : Successfully done setting SDK workspace  
20:09:24 INFO  : Checking for hwspec changes in the project mcs_top_complete_hw_platform_0.
20:10:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
20:10:03 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
20:13:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
20:13:45 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
20:20:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
20:20:25 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
20:28:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
20:28:18 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
20:29:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
20:29:02 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
20:33:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
20:33:21 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
20:39:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
20:39:21 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
20:40:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
20:40:24 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
20:42:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
20:42:12 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
20:46:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
20:46:01 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
20:46:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
20:46:45 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
20:47:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
20:47:28 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
20:48:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
20:48:14 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
20:56:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
20:56:41 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
20:59:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
20:59:20 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
21:02:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
21:02:22 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
21:03:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
21:03:55 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
21:04:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
21:04:57 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
21:13:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
21:13:14 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
21:35:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
21:35:24 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
21:45:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
21:45:04 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
21:46:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
21:46:27 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
21:48:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
21:48:23 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
21:50:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
21:50:59 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
21:52:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
21:52:36 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
21:54:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
21:54:08 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:02:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:02:18 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:04:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:04:12 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:04:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:04:47 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:06:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:06:18 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:07:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:07:15 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:11:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:11:07 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:16:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:16:04 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:17:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:17:02 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:19:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:19:01 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:37:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:37:04 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:38:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:38:17 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:48:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:48:19 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:48:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:49:00 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:55:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:55:17 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:57:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:57:42 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
22:59:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
22:59:48 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
23:03:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
23:03:18 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
23:05:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
23:05:05 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
23:08:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
23:08:31 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
23:12:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
23:12:09 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
23:17:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
23:17:02 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
23:20:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
23:20:27 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
23:25:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
23:25:25 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
23:26:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
23:26:25 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
23:27:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
23:27:18 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
23:29:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
23:29:13 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
23:30:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
23:30:37 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
23:34:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
23:34:32 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
23:35:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
23:35:29 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
23:36:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
23:36:15 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
23:36:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
23:36:49 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
23:38:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
23:38:53 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
23:41:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
23:41:18 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
23:43:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
23:43:30 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
00:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
00:05:47 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
00:07:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:07:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
00:07:14 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
00:08:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
00:08:11 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
00:19:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:19:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
00:19:49 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
00:22:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
00:22:37 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
00:23:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
00:23:16 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
00:35:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
00:35:04 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
13:12:32 INFO  : Registering command handlers for SDK TCF services
13:12:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\matta\Vivado_projects\video_sampler\video_sampler.sdk\temp_xsdb_launch_script.tcl
13:12:37 INFO  : XSCT server has started successfully.
13:12:40 INFO  : Processing command line option -hwspec C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete.hdf.
13:12:40 INFO  : Successfully done setting XSCT server connection channel  
13:12:40 INFO  : Successfully done setting SDK workspace  
13:12:40 INFO  : Checking for hwspec changes in the project mcs_top_complete_hw_platform_0.
13:57:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
13:57:45 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
14:03:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
14:03:56 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
14:05:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
14:05:18 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
14:05:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
14:05:46 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
14:08:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
14:08:16 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
14:11:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
14:11:56 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
14:15:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
14:15:07 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
14:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
14:16:06 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
14:44:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1575413059801,  Project:1575262965032
14:44:54 INFO  : Project mcs_top_complete_hw_platform_0's source hardware specification located at C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:44:59 INFO  : Copied contents of C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete.hdf into \mcs_top_complete_hw_platform_0\system.hdf.
14:44:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:45:04 INFO  : 
14:45:05 INFO  : Updating hardware inferred compiler options for video_sampler.
14:45:05 INFO  : Clearing existing target manager status.
14:47:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
14:47:13 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
14:47:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
14:47:49 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
14:48:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
14:48:45 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
14:50:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
14:50:36 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
14:51:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
14:51:58 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
14:52:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
14:52:37 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
14:53:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
14:54:00 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
15:17:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1575414976069,  Project:1575413059801
15:17:19 INFO  : Project mcs_top_complete_hw_platform_0's source hardware specification located at C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:17:21 INFO  : Copied contents of C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete.hdf into \mcs_top_complete_hw_platform_0\system.hdf.
15:17:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:17:23 INFO  : 
15:17:24 INFO  : Updating hardware inferred compiler options for video_sampler.
15:17:24 INFO  : Clearing existing target manager status.
15:17:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
15:17:48 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
15:19:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
15:19:17 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
15:19:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
15:19:53 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
15:21:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
15:22:00 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
15:23:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
15:23:08 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
15:23:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
15:23:52 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
15:33:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1575415992254,  Project:1575414976069
15:33:25 INFO  : Project mcs_top_complete_hw_platform_0's source hardware specification located at C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:33:27 INFO  : Copied contents of C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete.hdf into \mcs_top_complete_hw_platform_0\system.hdf.
15:33:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:33:29 INFO  : 
15:33:30 INFO  : Updating hardware inferred compiler options for video_sampler.
15:33:30 INFO  : Clearing existing target manager status.
15:33:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
15:33:50 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
15:35:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
15:35:34 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
15:38:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
15:38:42 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
15:40:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
15:40:06 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
15:42:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
15:42:45 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
15:44:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
15:44:29 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
15:45:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292742633A" && level==0} -index 0' command is executed.
15:45:38 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
11:33:15 INFO  : Registering command handlers for SDK TCF services
11:33:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\matta\Vivado_projects\video_sampler\video_sampler.sdk\temp_xsdb_launch_script.tcl
11:33:20 INFO  : XSCT server has started successfully.
11:33:23 INFO  : Processing command line option -hwspec C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete.hdf.
11:33:23 INFO  : Successfully done setting XSCT server connection channel  
11:33:23 INFO  : Successfully done setting SDK workspace  
11:33:23 INFO  : Checking for hwspec changes in the project mcs_top_complete_hw_platform_0.
11:34:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
11:34:48 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
11:35:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
11:35:26 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
11:40:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
11:40:25 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
15:46:37 INFO  : Registering command handlers for SDK TCF services
15:46:38 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\matta\Vivado_projects\video_sampler\video_sampler.sdk\temp_xsdb_launch_script.tcl
15:46:42 INFO  : XSCT server has started successfully.
15:46:45 INFO  : Processing command line option -hwspec C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete.hdf.
15:46:48 INFO  : Successfully done setting XSCT server connection channel  
15:46:48 INFO  : Successfully done setting SDK workspace  
15:46:48 INFO  : Checking for hwspec changes in the project mcs_top_complete_hw_platform_0.
15:47:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
15:47:23 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
15:48:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A8AEA2A" && level==0} -index 0' command is executed.
15:48:38 INFO  : FPGA configured successfully with bitstream "C:/Users/matta/Vivado_projects/video_sampler/video_sampler.sdk/mcs_top_complete_hw_platform_0/download.bit"
