// Seed: 1876986623
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_9 = 1;
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1,
    input  uwire id_2,
    input  tri   id_3,
    output tri0  id_4
    , id_6
);
  wire id_7;
  bufif1 (id_1, id_7, id_6);
  module_0(
      id_7, id_6, id_7, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_7
  );
endmodule
