#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jan  7 10:19:17 2022
# Process ID: 12592
# Current directory: C:/Users/iande/Desktop/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/mult_gen_0_synth_1
# Command line: vivado.exe -log mult_gen_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mult_gen_0.tcl
# Log file: C:/Users/iande/Desktop/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/mult_gen_0_synth_1/mult_gen_0.vds
# Journal file: C:/Users/iande/Desktop/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/mult_gen_0_synth_1\vivado.jou
#-----------------------------------------------------------
source mult_gen_0.tcl -notrace
Command: synth_design -top mult_gen_0 -part xc7a75tfgg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8060 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 387.953 ; gain = 100.508
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [c:/Users/iande/Desktop/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/iande/Desktop/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/iande/Desktop/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 47 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 0 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_14' declared at 'c:/Users/iande/Desktop/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_14' [c:/Users/iande/Desktop/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (5#1) [c:/Users/iande/Desktop/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:68]
WARNING: [Synth 8-3331] design three_input_adder__parameterized0 has unconnected port ce
WARNING: [Synth 8-3331] design three_input_adder__parameterized0 has unconnected port sclr
WARNING: [Synth 8-3331] design three_input_adder__parameterized0 has unconnected port addsub
WARNING: [Synth 8-3331] design three_input_adder has unconnected port ce
WARNING: [Synth 8-3331] design three_input_adder has unconnected port sclr
WARNING: [Synth 8-3331] design three_input_adder has unconnected port addsub
WARNING: [Synth 8-3331] design multmxn_lut6 has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_14_viv has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_14_viv has unconnected port SCLR
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 467.344 ; gain = 179.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 467.344 ; gain = 179.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 467.344 ; gain = 179.898
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 894 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/iande/Desktop/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/iande/Desktop/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/iande/Desktop/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/mult_gen_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/iande/Desktop/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/mult_gen_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 294 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 294 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 804.227 ; gain = 1.980
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 804.227 ; gain = 516.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 804.227 ; gain = 516.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/iande/Desktop/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/mult_gen_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 804.227 ; gain = 516.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 804.227 ; gain = 516.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design mult_gen_v12_0_14_viv has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_14_viv has unconnected port SCLR
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.sign_correct_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[11][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[10][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.sign_correct_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[11][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[10][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.sign_correct_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[11][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[10][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.sign_correct_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[11][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[10][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.sign_correct_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[11][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[10][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.sign_correct_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[11][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[10][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.sign_correct_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[11][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[10][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.sign_correct_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[11][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[10][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.sign_correct_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[11][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[10][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.sign_correct_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[11][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[10][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.sign_correct_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[11][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[10][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.sign_correct_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[11][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[10][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.sign_correct_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[11][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[10][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.sign_correct_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[11][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[10][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.sign_correct_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[11][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[10][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.sign_correct_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[11][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.sign_correct_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[11][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.sign_correct_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[11][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[9][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[9][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[8][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[9][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[8][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[9][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[8][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[9][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[8][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[9][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[8][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[9][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[8][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[9][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[8][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[9][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[8][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[9][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[8][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[9][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[8][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[9][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[8][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[9][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[9][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[9][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[8][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[8][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[8][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_mult/\gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[6][1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_carry4s[12].use_ffs.gen_fdre[0].ff_fdre) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_carry4s[12].use_ffs.gen_fdre[1].ff_fdre) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_carry4s[12].use_ffs.gen_fdre[2].ff_fdre) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_carry4s[12].use_ffs.gen_fdre[3].ff_fdre) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[12].use_ffs.gen_fdre[0].ff_fdre) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[12].use_ffs.gen_fdre[1].ff_fdre) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[12].use_ffs.gen_fdre[2].ff_fdre) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[12].use_ffs.gen_fdre[3].ff_fdre) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[12].use_ffs.gen_fdre[0].ff_fdre) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[12].use_ffs.gen_fdre[1].ff_fdre) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[12].use_ffs.gen_fdre[2].ff_fdre) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[12].use_ffs.gen_fdre[3].ff_fdre) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[3].s/gen_carry4s[12].use_ffs.gen_fdre[0].ff_fdre) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[3].s/gen_carry4s[12].use_ffs.gen_fdre[1].ff_fdre) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[3].s/gen_carry4s[12].use_ffs.gen_fdre[2].ff_fdre) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[3].s/gen_carry4s[12].use_ffs.gen_fdre[3].ff_fdre) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[12].use_ffs.gen_fdre[0].ff_fdre) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[12].use_ffs.gen_fdre[1].ff_fdre) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[12].use_ffs.gen_fdre[2].ff_fdre) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[12].use_ffs.gen_fdre[3].ff_fdre) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[12].use_ffs.gen_fdre[0].ff_fdre) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[12].use_ffs.gen_fdre[1].ff_fdre) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[12].use_ffs.gen_fdre[2].ff_fdre) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[12].use_ffs.gen_fdre[3].ff_fdre) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[0][50]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[0][49]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[0][48]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[0][47]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[0][46]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[0][45]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[0][44]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[0][43]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[0][42]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[0][41]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[0][40]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[0][39]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[0][38]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[0][37]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[0][36]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[0][35]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[0][34]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[0][33]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].incomplete_three_input.register_bypass.bypass_reg[0][47]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].incomplete_three_input.register_bypass.bypass_reg[0][46]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].incomplete_three_input.register_bypass.bypass_reg[0][45]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].incomplete_three_input.register_bypass.bypass_reg[0][44]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].incomplete_three_input.register_bypass.bypass_reg[0][43]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].incomplete_three_input.register_bypass.bypass_reg[0][42]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].incomplete_three_input.register_bypass.bypass_reg[0][41]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].incomplete_three_input.register_bypass.bypass_reg[0][40]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].incomplete_three_input.register_bypass.bypass_reg[0][39]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].incomplete_three_input.register_bypass.bypass_reg[0][38]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].incomplete_three_input.register_bypass.bypass_reg[0][37]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].incomplete_three_input.register_bypass.bypass_reg[0][36]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].incomplete_three_input.register_bypass.bypass_reg[0][35]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].incomplete_three_input.register_bypass.bypass_reg[0][34]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[1].incomplete_three_input.register_bypass.bypass_reg[0][33]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[2].incomplete_three_input.register_bypass.bypass_reg[1][47]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[2].incomplete_three_input.register_bypass.bypass_reg[1][46]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[2].incomplete_three_input.register_bypass.bypass_reg[1][45]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[2].incomplete_three_input.register_bypass.bypass_reg[1][44]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[2].incomplete_three_input.register_bypass.bypass_reg[1][43]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[2].incomplete_three_input.register_bypass.bypass_reg[1][42]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[2].incomplete_three_input.register_bypass.bypass_reg[1][41]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[2].incomplete_three_input.register_bypass.bypass_reg[1][40]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[2].incomplete_three_input.register_bypass.bypass_reg[1][39]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[2].incomplete_three_input.register_bypass.bypass_reg[1][38]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[2].incomplete_three_input.register_bypass.bypass_reg[1][37]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[2].incomplete_three_input.register_bypass.bypass_reg[1][36]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[2].incomplete_three_input.register_bypass.bypass_reg[1][35]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[2].incomplete_three_input.register_bypass.bypass_reg[1][34]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/adders_gen[2].incomplete_three_input.register_bypass.bypass_reg[1][33]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[1][50]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[1][49]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[1][48]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[1][47]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[1][46]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[1][45]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[1][44]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[1][43]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[1][42]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[1][41]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[1][40]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[1][39]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[1][38]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[1][37]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[1][36]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[1][2]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[1][1]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[1][0]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[2][50]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[2][49]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[2][48]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[2][47]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[2][46]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[2][45]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[2][44]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[2][43]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[2][42]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[2][41]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 804.227 ; gain = 516.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 804.227 ; gain = 516.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 804.227 ; gain = 516.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 804.227 ; gain = 516.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 804.227 ; gain = 516.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 804.227 ; gain = 516.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 804.227 ; gain = 516.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 804.227 ; gain = 516.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 804.227 ; gain = 516.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 804.227 ; gain = 516.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     1|
|3     |LUT2   |    81|
|4     |LUT4   |    81|
|5     |LUT6   |   261|
|6     |LUT6_2 |   288|
|7     |MUXCY  |   282|
|8     |SRL16E |    33|
|9     |XORCY  |   288|
|10    |FDRE   |   759|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 804.227 ; gain = 516.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 804.227 ; gain = 179.898
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 804.227 ; gain = 516.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 862 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 360 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 288 instances

INFO: [Common 17-83] Releasing license: Synthesis
218 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 810.641 ; gain = 534.691
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/iande/Desktop/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/mult_gen_0_synth_1/mult_gen_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/iande/Desktop/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/iande/Desktop/covg_fpga_project/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/mult_gen_0_synth_1/mult_gen_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mult_gen_0_utilization_synth.rpt -pb mult_gen_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.128 . Memory (MB): peak = 810.641 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jan  7 10:20:31 2022...
