// Seed: 856896831
module module_0;
  wire id_1;
  wire id_2;
  wor  id_3, id_4 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd18
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire _id_1;
  parameter id_6 = 1'b0;
  logic [7:0] id_7, id_8, id_9;
  tri1 id_10, id_11;
  assign id_8[-1 :-1][$display(id_1)] = id_11;
  assign id_10 = 1;
  module_0 modCall_1 ();
endmodule
