# SPDX-FileCopyrightText: 2020 Efabless Corporation
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#      http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
# SPDX-License-Identifier: Apache-2.0

# Caravel user project includes
-v $(USER_PROJECT_VERILOG)/rtl/user_project_wrapper.v	     
-v $(USER_PROJECT_VERILOG)/rtl/user_proj_example.v
-v $(USER_PROJECT_VERILOG)/rtl/nebula_ii.v
-v $(USER_PROJECT_VERILOG)/rtl/wb_interconnect.sv

# Wishbone Bus Wrap includes
-v $(USER_PROJECT_VERILOG)/rtl/wb_wrapper.vh
-v $(USER_PROJECT_VERILOG)/dv/tb_macros.vh
#-v $(USER_PROJECT_VERILOG)/dv/wb_tasks.vh

# Wishbone Manager Control
-v $(USER_PROJECT_VERILOG)/rtl/wishbone_manager/wishbone_manager.sv

# GPIO Control
-v $(USER_PROJECT_VERILOG)/rtl/gpio_control/gpio_control_WB.v
-v $(USER_PROJECT_VERILOG)/rtl/gpio_control/gpio_control_Wrapper.v
-v $(USER_PROJECT_VERILOG)/rtl/gpio_control/gpio_control.sv
 
# LA Control
-v $(USER_PROJECT_VERILOG)/rtl/la_control/la_control_WB.v
-v $(USER_PROJECT_VERILOG)/rtl/la_control/la_control_Wrapper.v
-v $(USER_PROJECT_VERILOG)/rtl/la_control/la_control.sv

# Sample Team project
<<<<<<< HEAD
-v $(USER_PROJECT_VERILOG)/rtl/sample_team_proj/sample_team_proj_Wrapper.sv
-v $(USER_PROJECT_VERILOG)/rtl/sample_team_proj/sample_team_proj_WB.v
-v $(USER_PROJECT_VERILOG)/rtl/sample_team_proj/sample_team_proj.sv
-v $(USER_PROJECT_VERILOG)/rtl/sample_team_proj/src/decoder_for_GPIO.sv
-v $(USER_PROJECT_VERILOG)/rtl/sample_team_proj/src/flex_counter.sv


# Team 12 Synth
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/accumulator.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/exp_table.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/midiDecode.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/midi_decoder.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/MidiRx.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/negedge_detector.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/norm.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/norm_in.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/norm_out.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/norm_pipe.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/note_div_table.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/note_div.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/osc_sel.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/poly_ctrl.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/posedge_detector.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/sample_clock_div.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/sample_register.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/saw_counter.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/SerToPar.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/ser_to_par.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/start_arbitrator.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/sync.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/volume_multiplier.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/wave_selector.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/wave_shape_table.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/envelope_clk_div.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/envelope_gen.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/uart_clk_div.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/uart_in.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/team_12_WB.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/team_12_Wrapper.sv
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/team_12.sv
