<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>LSRAM</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./LSRAM.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./LSRAM_cfg.cxf1</name><userFileType>CXF</userFileType></file><file fileid="2"><name>./LSRAM_cfg.sdb</name><userFileType>SDB</userFileType></file><file fileid="3"><name>./LSRAM_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="COMPONENT_FILESET"><file fileid="4"><name>../../Actel/DirectCore/COREAHBLSRAM_PF/2.4.106/COREAHBLSRAM_PF.cxf</name><userFileType>CXF</userFileType></file><file fileid="5"><name>./COREAHBLSRAM_PF_0/LSRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf</name><userFileType>CXF</userFileType></file><file fileid="6"><name>./PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf</name><userFileType>CXF</userFileType></file><file fileid="7"><name>../../Actel/SgCore/PF_TPSRAM/1.1.108/PF_TPSRAM.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="8"><name>./LSRAM.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>COMPONENT_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SysBldDesign</category><function/><variation>SysBldDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SysBldDesign</type></vendorExtension><vendorExtension><state invalidateMessage="InvalidateNone" value="GENERATED"/></vendorExtension><vendorExtensions><componentRef library="SystemBuilder" name="PF_SRAM_AHBL_AXI" vendor="Actel" version="1.1.121"/><configuration/><dependentModules><module id_library="DirectCore" id_name="COREAHBLSRAM_PF" id_vendor="Actel" id_version="2.4.106" module_class="SpiritModule" name="COREAHBLSRAM_PF" state="GOOD" type="3"/><module id_library="SgCore" id_name="PF_TPSRAM" id_vendor="Actel" id_version="1.1.108" module_class="SpiritModule" name="PF_TPSRAM" state="GOOD" type="3"/></dependentModules></vendorExtensions><busInterfaces><busInterface><name>AHBSlaveInterface</name><busType library="AMBA2" name="AHB" vendor="AMBA" version="r0p0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>HADDR</componentSignalName><busSignalName>HADDR</busSignalName></signal><signal><componentSignalName>HTRANS</componentSignalName><busSignalName>HTRANS</busSignalName></signal><signal><componentSignalName>HWRITE</componentSignalName><busSignalName>HWRITE</busSignalName></signal><signal><componentSignalName>HSIZE</componentSignalName><busSignalName>HSIZE</busSignalName></signal><signal><componentSignalName>HBURST</componentSignalName><busSignalName>HBURST</busSignalName></signal><signal><componentSignalName>HWDATA</componentSignalName><busSignalName>HWDATA</busSignalName></signal><signal><componentSignalName>HSEL</componentSignalName><busSignalName>HSELx</busSignalName></signal><signal><componentSignalName>HRDATA</componentSignalName><busSignalName>HRDATA</busSignalName></signal><signal><componentSignalName>HREADYIN</componentSignalName><busSignalName>HREADY</busSignalName></signal><signal><componentSignalName>HREADYOUT</componentSignalName><busSignalName>HREADYOUT</busSignalName></signal><signal><componentSignalName>HRESP</componentSignalName><busSignalName>HRESP</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>HCLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HRESETN</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HWRITE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HREADYOUT</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HSEL</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HREADYIN</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HADDR</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HTRANS</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HSIZE</name><direction>in</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HBURST</name><direction>in</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HWDATA</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HRDATA</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HRESP</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>