<annotationInfo>
<item  id="15" filename="lec5Ex1.c" linenumber="15" name="sext_ln15" contextFuncName="lec5Ex1" moduleName="lec5Ex1" rtlName="sext_ln15_fu_132_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week3"><\/item>
<item  id="16" filename="lec5Ex1.c" linenumber="15" name="tmp" contextFuncName="lec5Ex1" moduleName="lec5Ex1" rtlName="tmp_fu_136_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week3"><\/item>
<item  id="21" filename="lec5Ex1.c" linenumber="16" name="icmp_ln16" contextFuncName="lec5Ex1" moduleName="lec5Ex1" rtlName="icmp_ln16_fu_144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week3"><\/item>
<item  id="24" filename="lec5Ex1.c" linenumber="20" name="add_ln20" contextFuncName="lec5Ex1" moduleName="lec5Ex1" rtlName="grp_fu_125_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week3"><\/item>
<item  id="25" filename="lec5Ex1.c" linenumber="20" name="zext_ln20" contextFuncName="lec5Ex1" moduleName="lec5Ex1" rtlName="zext_ln20_fu_150_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week3"><\/item>
<item  id="28" filename="lec5Ex1.c" linenumber="20" name="zext_ln20_1" contextFuncName="lec5Ex1" moduleName="lec5Ex1" rtlName="zext_ln20_1_fu_155_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week3"><\/item>
<item  id="37" filename="lec5Ex1.c" linenumber="23" name="zext_ln23" contextFuncName="lec5Ex1" moduleName="lec5Ex1" rtlName="zext_ln23_fu_159_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week3"><\/item>
<item  id="40" filename="lec5Ex1.c" linenumber="23" name="mul_ln23" contextFuncName="lec5Ex1" moduleName="lec5Ex1" rtlName="mul_ln23_fu_163_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week3"><\/item>
<item  id="41" filename="lec5Ex1.c" linenumber="23" name="sum" contextFuncName="lec5Ex1" moduleName="lec5Ex1" rtlName="sum_fu_169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week3"><\/item>
<item  id="42" filename="lec5Ex1.c" linenumber="15" name="i" contextFuncName="lec5Ex1" moduleName="lec5Ex1" rtlName="grp_fu_125_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week3"><\/item>
</annotationInfo>
