# Copyright (c) 2025 Kallal Mukherjee
# SPDX-License-Identifier: BSD-3-Clause-Clear

# yaml-language-server: $schema=../../../schemas/csr_schema.json

$schema: "csr_schema.json#"
kind: csr
name: mvip
long_name: Machine Virtual Interrupt Pending
address: 0x309
priv_mode: M
length: MXLEN
writable: true
description: |
  If a bit in mvien is read-only zero, the corresponding bit in mvip should also be read-only zero.
  Bits corresponding to unimplemented interrupt sources should be read-only zero.
definedBy: Smaia
fields:
  VSSIP:
    location: 1
    long_name: Virtual Supervisor Software Interrupt Pending
    description: |
      Virtual supervisor software pending.
    type: RW
    reset_value: UNDEFINED_LEGAL
    definedBy: Smaia
  VSTIP:
    location: 5
    long_name: Virtual Supervisor Timer Interrupt Pending
    description: |
      Virtual supervisor timer pending.
    type: RW
    reset_value: UNDEFINED_LEGAL
    definedBy: Smaia
  VSEIP:
    location: 9
    long_name: Virtual Supervisor External Interrupt Pending
    description: |
      Virtual supervisor external pending.
    type: RW
    reset_value: UNDEFINED_LEGAL
    definedBy: Smaia
  MACHINE_VIRTUAL_INTERRUPTS_PENDING_FIELD:
    location: 63-13
    long_name: Machine Virtual Interrupts Pending
    description: |
      Configurable virtual interrupt pending bits for interrupt numbers 13-63.

      The behavior of these bits follows the corresponding mvien bits. If a bit
      in mvien is read-only zero, the corresponding bit in mvip should also be
      read-only zero.

      This is a WARL register where the writable bits are determined by the
      MACHINE_VIRTUAL_INTERRUPTS configuration parameter.
    type: RW
    reset_value: UNDEFINED_LEGAL
    definedBy: Smaia
