.include "macros.inc"
.section .init, "ax"  # 0x80003100 - 0x80005600

.global __check_pad3
__check_pad3:
/* 800051EC 000021EC  7C 08 02 A6 */	mflr r0
/* 800051F0 000021F0  3C 60 80 00 */	lis r3, 0x800030E4@ha
/* 800051F4 000021F4  90 01 00 04 */	stw r0, 4(r1)
/* 800051F8 000021F8  94 21 FF F8 */	stwu r1, -8(r1)
/* 800051FC 000021FC  A0 03 30 E4 */	lhz r0, 0x800030E4@l(r3)
/* 80005200 00002200  70 00 0E EF */	andi. r0, r0, 0xeef
/* 80005204 00002204  2C 00 0E EF */	cmpwi r0, 0xeef
/* 80005208 00002208  40 82 00 14 */	bne lbl_8000521C
/* 8000520C 0000220C  38 60 00 00 */	li r3, 0
/* 80005210 00002210  38 80 00 00 */	li r4, 0
/* 80005214 00002214  38 A0 00 00 */	li r5, 0
/* 80005218 00002218  48 0E B1 C9 */	bl OSResetSystem
lbl_8000521C:
/* 8000521C 0000221C  80 01 00 0C */	lwz r0, 0xc(r1)
/* 80005220 00002220  38 21 00 08 */	addi r1, r1, 8
/* 80005224 00002224  7C 08 03 A6 */	mtlr r0
/* 80005228 00002228  4E 80 00 20 */	blr 

.global __set_debug_bba
__set_debug_bba:
/* 8000522C 0000222C  38 00 00 01 */	li r0, 1
/* 80005230 00002230  98 0D 8F E8 */	stb r0, Debug_BBA@sda21(r13)
/* 80005234 00002234  4E 80 00 20 */	blr 

.global __get_debug_bba
__get_debug_bba:
/* 80005238 00002238  88 6D 8F E8 */	lbz r3, Debug_BBA@sda21(r13)
/* 8000523C 0000223C  4E 80 00 20 */	blr 

.global __start
__start:
/* 80005240 00002240  48 00 01 5D */	bl __init_registers
/* 80005244 00002244  48 00 02 A9 */	bl __init_hardware
/* 80005248 00002248  38 00 FF FF */	li r0, -1
/* 8000524C 0000224C  94 21 FF F8 */	stwu r1, -8(r1)
/* 80005250 00002250  90 01 00 04 */	stw r0, 4(r1)
/* 80005254 00002254  90 01 00 00 */	stw r0, 0(r1)
/* 80005258 00002258  48 00 01 D5 */	bl __init_data
/* 8000525C 0000225C  38 00 00 00 */	li r0, 0
/* 80005260 00002260  3C C0 80 00 */	lis r6, 0x80000044@ha
/* 80005264 00002264  38 C6 00 44 */	addi r6, r6, 0x80000044@l
/* 80005268 00002268  90 06 00 00 */	stw r0, 0(r6)
/* 8000526C 0000226C  3C C0 80 00 */	lis r6, 0x800000F4@ha
/* 80005270 00002270  38 C6 00 F4 */	addi r6, r6, 0x800000F4@l
/* 80005274 00002274  80 C6 00 00 */	lwz r6, 0(r6)
/* 80005278 00002278  28 06 00 00 */	cmplwi r6, 0
/* 8000527C 0000227C  41 82 00 0C */	beq lbl_80005288
/* 80005280 00002280  80 E6 00 0C */	lwz r7, 0xc(r6)
/* 80005284 00002284  48 00 00 24 */	b lbl_800052A8
lbl_80005288:
/* 80005288 00002288  3C A0 80 00 */	lis r5, 0x80000034@ha
/* 8000528C 0000228C  38 A5 00 34 */	addi r5, r5, 0x80000034@l
/* 80005290 00002290  80 A5 00 00 */	lwz r5, 0(r5)
/* 80005294 00002294  28 05 00 00 */	cmplwi r5, 0
/* 80005298 00002298  41 82 00 4C */	beq lbl_800052E4
/* 8000529C 0000229C  3C E0 80 00 */	lis r7, 0x800030E8@ha
/* 800052A0 000022A0  38 E7 30 E8 */	addi r7, r7, 0x800030E8@l
/* 800052A4 000022A4  80 E7 00 00 */	lwz r7, 0(r7)
lbl_800052A8:
/* 800052A8 000022A8  38 A0 00 00 */	li r5, 0
/* 800052AC 000022AC  28 07 00 02 */	cmplwi r7, 2
/* 800052B0 000022B0  41 82 00 24 */	beq lbl_800052D4
/* 800052B4 000022B4  28 07 00 03 */	cmplwi r7, 3
/* 800052B8 000022B8  38 A0 00 01 */	li r5, 1
/* 800052BC 000022BC  41 82 00 18 */	beq lbl_800052D4
/* 800052C0 000022C0  28 07 00 04 */	cmplwi r7, 4
/* 800052C4 000022C4  40 82 00 20 */	bne lbl_800052E4
/* 800052C8 000022C8  38 A0 00 02 */	li r5, 2
/* 800052CC 000022CC  4B FF FF 61 */	bl __set_debug_bba
/* 800052D0 000022D0  48 00 00 14 */	b lbl_800052E4
lbl_800052D4:
/* 800052D4 000022D4  3C C0 80 0C */	lis r6, InitMetroTRK@ha
/* 800052D8 000022D8  38 C6 FD D0 */	addi r6, r6, InitMetroTRK@l
/* 800052DC 000022DC  7C C8 03 A6 */	mtlr r6
/* 800052E0 000022E0  4E 80 00 21 */	blrl 
lbl_800052E4:
/* 800052E4 000022E4  3C C0 80 00 */	lis r6, 0x800000F4@ha
/* 800052E8 000022E8  38 C6 00 F4 */	addi r6, r6, 0x800000F4@l
/* 800052EC 000022EC  80 A6 00 00 */	lwz r5, 0(r6)
/* 800052F0 000022F0  28 05 00 00 */	cmplwi r5, 0
/* 800052F4 000022F4  41 A2 00 50 */	beq+ lbl_80005344
/* 800052F8 000022F8  80 C5 00 08 */	lwz r6, 8(r5)
/* 800052FC 000022FC  28 06 00 00 */	cmplwi r6, 0
/* 80005300 00002300  41 A2 00 44 */	beq+ lbl_80005344
/* 80005304 00002304  7C C5 32 14 */	add r6, r5, r6
/* 80005308 00002308  81 C6 00 00 */	lwz r14, 0(r6)
/* 8000530C 0000230C  28 0E 00 00 */	cmplwi r14, 0
/* 80005310 00002310  41 82 00 34 */	beq lbl_80005344
/* 80005314 00002314  39 E6 00 04 */	addi r15, r6, 4
/* 80005318 00002318  7D C9 03 A6 */	mtctr r14
lbl_8000531C:
/* 8000531C 0000231C  38 C6 00 04 */	addi r6, r6, 4
/* 80005320 00002320  80 E6 00 00 */	lwz r7, 0(r6)
/* 80005324 00002324  7C E7 2A 14 */	add r7, r7, r5
/* 80005328 00002328  90 E6 00 00 */	stw r7, 0(r6)
/* 8000532C 0000232C  42 00 FF F0 */	bdnz lbl_8000531C
/* 80005330 00002330  3C A0 80 00 */	lis r5, 0x80000034@ha
/* 80005334 00002334  38 A5 00 34 */	addi r5, r5, 0x80000034@l
/* 80005338 00002338  55 E7 00 34 */	rlwinm r7, r15, 0, 0, 0x1a
/* 8000533C 0000233C  90 E5 00 00 */	stw r7, 0(r5)
/* 80005340 00002340  48 00 00 0C */	b lbl_8000534C
lbl_80005344:
/* 80005344 00002344  39 C0 00 00 */	li r14, 0
/* 80005348 00002348  39 E0 00 00 */	li r15, 0
lbl_8000534C:
/* 8000534C 0000234C  48 0D 58 79 */	bl DBInit
/* 80005350 00002350  48 0E 5F 2D */	bl OSInit
/* 80005354 00002354  3C 80 80 00 */	lis r4, 0x800030E6@ha
/* 80005358 00002358  38 84 30 E6 */	addi r4, r4, 0x800030E6@l
/* 8000535C 0000235C  A0 64 00 00 */	lhz r3, 0(r4)
/* 80005360 00002360  70 65 80 00 */	andi. r5, r3, 0x8000
/* 80005364 00002364  41 82 00 10 */	beq lbl_80005374
/* 80005368 00002368  70 63 7F FF */	andi. r3, r3, 0x7fff
/* 8000536C 0000236C  28 03 00 01 */	cmplwi r3, 1
/* 80005370 00002370  40 82 00 08 */	bne lbl_80005378
lbl_80005374:
/* 80005374 00002374  4B FF FE 79 */	bl __check_pad3
lbl_80005378:
/* 80005378 00002378  4B FF FE C1 */	bl __get_debug_bba
/* 8000537C 0000237C  28 03 00 01 */	cmplwi r3, 1
/* 80005380 00002380  40 82 00 08 */	bne lbl_80005388
/* 80005384 00002384  48 0B AA E5 */	bl InitMetroTRK_BBA
lbl_80005388:
/* 80005388 00002388  48 0E DC 2D */	bl __init_user
/* 8000538C 0000238C  7D C3 73 78 */	mr r3, r14
/* 80005390 00002390  7D E4 7B 78 */	mr r4, r15
/* 80005394 00002394  48 40 BE 21 */	bl main
/* 80005398 00002398  48 0B D0 C8 */	b exit

.global __init_registers
__init_registers:
/* 8000539C 0000239C  38 00 00 00 */	li r0, 0
/* 800053A0 000023A0  38 60 00 00 */	li r3, 0
/* 800053A4 000023A4  38 80 00 00 */	li r4, 0
/* 800053A8 000023A8  38 A0 00 00 */	li r5, 0
/* 800053AC 000023AC  38 C0 00 00 */	li r6, 0
/* 800053B0 000023B0  38 E0 00 00 */	li r7, 0
/* 800053B4 000023B4  39 00 00 00 */	li r8, 0
/* 800053B8 000023B8  39 20 00 00 */	li r9, 0
/* 800053BC 000023BC  39 40 00 00 */	li r10, 0
/* 800053C0 000023C0  39 60 00 00 */	li r11, 0
/* 800053C4 000023C4  39 80 00 00 */	li r12, 0
/* 800053C8 000023C8  39 C0 00 00 */	li r14, 0
/* 800053CC 000023CC  39 E0 00 00 */	li r15, 0
/* 800053D0 000023D0  3A 00 00 00 */	li r16, 0
/* 800053D4 000023D4  3A 20 00 00 */	li r17, 0
/* 800053D8 000023D8  3A 40 00 00 */	li r18, 0
/* 800053DC 000023DC  3A 60 00 00 */	li r19, 0
/* 800053E0 000023E0  3A 80 00 00 */	li r20, 0
/* 800053E4 000023E4  3A A0 00 00 */	li r21, 0
/* 800053E8 000023E8  3A C0 00 00 */	li r22, 0
/* 800053EC 000023EC  3A E0 00 00 */	li r23, 0
/* 800053F0 000023F0  3B 00 00 00 */	li r24, 0
/* 800053F4 000023F4  3B 20 00 00 */	li r25, 0
/* 800053F8 000023F8  3B 40 00 00 */	li r26, 0
/* 800053FC 000023FC  3B 60 00 00 */	li r27, 0
/* 80005400 00002400  3B 80 00 00 */	li r28, 0
/* 80005404 00002404  3B A0 00 00 */	li r29, 0
/* 80005408 00002408  3B C0 00 00 */	li r30, 0
/* 8000540C 0000240C  3B E0 00 00 */	li r31, 0
/* 80005410 00002410  3C 20 80 53 */	lis r1, _stack_addr@h
/* 80005414 00002414  60 21 0E D8 */	ori r1, r1, _stack_addr@l
/* 80005418 00002418  3C 40 80 51 */	lis r2, _SDA2_BASE_@h
/* 8000541C 0000241C  60 42 E3 60 */	ori r2, r2, _SDA2_BASE_@l
/* 80005420 00002420  3D A0 80 51 */	lis r13, _SDA_BASE_@h
/* 80005424 00002424  61 AD C6 80 */	ori r13, r13, _SDA_BASE_@l
/* 80005428 00002428  4E 80 00 20 */	blr 

.global __init_data
__init_data:
/* 8000542C 0000242C  7C 08 02 A6 */	mflr r0
/* 80005430 00002430  90 01 00 04 */	stw r0, 4(r1)
/* 80005434 00002434  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 80005438 00002438  93 E1 00 14 */	stw r31, 0x14(r1)
/* 8000543C 0000243C  93 C1 00 10 */	stw r30, 0x10(r1)
/* 80005440 00002440  93 A1 00 0C */	stw r29, 0xc(r1)
/* 80005444 00002444  3C 60 80 00 */	lis r3, _rom_copy_info@ha
/* 80005448 00002448  38 03 55 44 */	addi r0, r3, _rom_copy_info@l
/* 8000544C 0000244C  7C 1D 03 78 */	mr r29, r0
/* 80005450 00002450  48 00 00 04 */	b lbl_80005454
lbl_80005454:
/* 80005454 00002454  48 00 00 04 */	b lbl_80005458
lbl_80005458:
/* 80005458 00002458  83 DD 00 08 */	lwz r30, 8(r29)
/* 8000545C 0000245C  28 1E 00 00 */	cmplwi r30, 0
/* 80005460 00002460  41 82 00 38 */	beq lbl_80005498
/* 80005464 00002464  80 9D 00 00 */	lwz r4, 0(r29)
/* 80005468 00002468  83 FD 00 04 */	lwz r31, 4(r29)
/* 8000546C 0000246C  41 82 00 24 */	beq lbl_80005490
/* 80005470 00002470  7C 1F 20 40 */	cmplw r31, r4
/* 80005474 00002474  41 82 00 1C */	beq lbl_80005490
/* 80005478 00002478  7F E3 FB 78 */	mr r3, r31
/* 8000547C 0000247C  7F C5 F3 78 */	mr r5, r30
/* 80005480 00002480  4B FF FD 1D */	bl memcpy
/* 80005484 00002484  7F E3 FB 78 */	mr r3, r31
/* 80005488 00002488  7F C4 F3 78 */	mr r4, r30
/* 8000548C 0000248C  48 00 00 85 */	bl __flush_cache
lbl_80005490:
/* 80005490 00002490  3B BD 00 0C */	addi r29, r29, 0xc
/* 80005494 00002494  4B FF FF C4 */	b lbl_80005458
lbl_80005498:
/* 80005498 00002498  3C 60 80 00 */	lis r3, _bss_init_info@ha
/* 8000549C 0000249C  38 03 55 C8 */	addi r0, r3, _bss_init_info@l
/* 800054A0 000024A0  7C 1D 03 78 */	mr r29, r0
/* 800054A4 000024A4  48 00 00 04 */	b lbl_800054A8
lbl_800054A8:
/* 800054A8 000024A8  48 00 00 04 */	b lbl_800054AC
lbl_800054AC:
/* 800054AC 000024AC  80 BD 00 04 */	lwz r5, 4(r29)
/* 800054B0 000024B0  28 05 00 00 */	cmplwi r5, 0
/* 800054B4 000024B4  41 82 00 1C */	beq lbl_800054D0
/* 800054B8 000024B8  80 7D 00 00 */	lwz r3, 0(r29)
/* 800054BC 000024BC  41 82 00 0C */	beq lbl_800054C8
/* 800054C0 000024C0  38 80 00 00 */	li r4, 0
/* 800054C4 000024C4  4B FF FB F1 */	bl memset
lbl_800054C8:
/* 800054C8 000024C8  3B BD 00 08 */	addi r29, r29, 8
/* 800054CC 000024CC  4B FF FF E0 */	b lbl_800054AC
lbl_800054D0:
/* 800054D0 000024D0  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 800054D4 000024D4  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 800054D8 000024D8  83 C1 00 10 */	lwz r30, 0x10(r1)
/* 800054DC 000024DC  83 A1 00 0C */	lwz r29, 0xc(r1)
/* 800054E0 000024E0  38 21 00 18 */	addi r1, r1, 0x18
/* 800054E4 000024E4  7C 08 03 A6 */	mtlr r0
/* 800054E8 000024E8  4E 80 00 20 */	blr 

.section .sbss # 0x80514D80 - 0x80516360
.balign 0x8
.global Debug_BBA
Debug_BBA:
	.skip 0x8
