--- pxaregs-1.14-r0/pxaregs.c 2009-09-17 09:44:52.000000000 +1000
+++ pxaregs-1.14-r0/pxaregs.c.new 2009-09-17 09:46:47.000000000 +1000
@@ -79,10 +79,20 @@
 { "ISAR_SA",   0x403016A0,  0, 0x0000007f, 'x', "I2C Slave Address" },
 
 { "UP2OCR",    0x40600020,  0, 0xffffffff, 'x', "USB Port 2 Output Control Register" },
-{ "UP2OCR_SEOS", 0x40600020, 24, 7, 'x', "USB Port 2 Single-Ended Output Select" },
-{ "UP2OCR_HXOE", 0x40600020, 17, 1, 'x', "USB Port 2 Tranceiver OE" },
-{ "UP2OCR_HXS",  0x40600020, 16, 1, 'x', "USB Port 2 Tranceiver Output Select" },
+{ "UP2OCR_CPVEN", 0x40600020, 0, 1, 'x', "Charge Pump Vbus Enable" },
+{ "UP2OCR_CPVPE", 0x40600020, 1, 1, 'x', "Charge Pump Vbus Pulse Enable" },
+{ "UP2OCR_DPPDE", 0x40600020, 2, 1, 'x', "Host Port 2 Transceiver D+ Pull Down Enable" },
+{ "UP2OCR_DMPDE", 0x40600020, 3, 1, 'x', "Host Port 2 Transceiver D- Pull Down Enable" },
+{ "UP2OCR_DPPUE", 0x40600020, 4, 1, 'x', "Host Port 2 Transceiver D+ Pull Up Enable" },
+{ "UP2OCR_DMPUE", 0x40600020, 5, 1, 'x', "Host Port 2 Transceiver D- Pull Up Enable" },
+{ "UP2OCR_DPPUBE", 0x40600020, 6, 1, 'x', "Host Port 2 Transceiver D+ Pull Up Bypass Enable" },
+{ "UP2OCR_DMPUBE", 0x40600020, 7, 1, 'x', "Host Port 2 Transceiver D- Pull Up Bypass Enable" },
+{ "UP2OCR_EXSP", 0x40600020, 8, 1, 'x', "External Transceiver Speed Control" },
+{ "UP2OCR_EXSUS", 0x40600020, 9, 1, 'x', "External Transceiver Suspend Enable" },
 { "UP2OCR_IDON", 0x40600020, 10, 1, 'x', "OTG ID Read Enable" },
+{ "UP2OCR_HXS",  0x40600020, 16, 1, 'x', "USB Port 2 Tranceiver Output Select" },
+{ "UP2OCR_HXOE", 0x40600020, 17, 1, 'x', "USB Port 2 Tranceiver OE" },
+{ "UP2OCR_SEOS", 0x40600020, 24, 7, 'x', "USB Port 2 Single-Ended Output Select" },
 
 { "HW_MCR",    0x41600010,  0, 0xffffffff, 'x', "HWUART Modem Control Register" },
 { "HW_MSR",    0x41600018,  0, 0xffffffff, 'x', "HWUART Modem Status Register" },

--- pxaregs-1.14-r0/pxaregs.c 2009-08-28 17:55:48.000000000 +1000
+++ pxaregs-1.14-r0-new/pxaregs.c 2009-09-02 14:59:13.000000000 +1000
@@ -284,15 +284,27 @@
 { "CKEN_1",    0x41300004,  1, 0x00000001, 'd', "CM PWM1 clock enabled" },
 { "CKEN_2",    0x41300004,  2, 0x00000001, 'd', "CM AC97 clock enabled" },
 { "CKEN_3",    0x41300004,  3, 0x00000001, 'd', "CM SSP clock enabled" },
+{ "CKEN_4",    0x41300004,  4, 0x00000001, 'd', "CM SSP3 clock enable" },
 { "CKEN_5",    0x41300004,  5, 0x00000001, 'd', "CM STUART clock enabled" },
 { "CKEN_6",    0x41300004,  6, 0x00000001, 'd', "CM FFUART clock enabled" },
 { "CKEN_7",    0x41300004,  7, 0x00000001, 'd', "CM BTUART clock enabled" },
 { "CKEN_8",    0x41300004,  8, 0x00000001, 'd', "CM I2S clock enabled" },
+{ "CKEN_9",    0x41300004,  9, 0x00000001, 'd', "OS Timer clock enable" },
+{ "CKEN_10",   0x41300004, 10, 0x00000001, 'd', "USB Host clock enable" },
 { "CKEN_11",   0x41300004, 11, 0x00000001, 'd', "CM USB clock enabled" },
 { "CKEN_12",   0x41300004, 12, 0x00000001, 'd', "CM MMC clock enabled" },
 { "CKEN_13",   0x41300004, 13, 0x00000001, 'd', "CM FIPC clock enabled" },
 { "CKEN_14",   0x41300004, 14, 0x00000001, 'd', "CM I2C clock enabled" },
+{ "CKEN_15",   0x41300004, 15, 0x00000001, 'd', "Power Manager I2C clock enable" },
 { "CKEN_16",   0x41300004, 16, 0x00000001, 'd', "CM LCD clock enabled" },
+{ "CKEN_17",   0x41300004, 17, 0x00000001, 'd', "MSL clock enable" },
+{ "CKEN_18",   0x41300004, 18, 0x00000001, 'd', "USIM clock enable" },
+{ "CKEN_19",   0x41300004, 19, 0x00000001, 'd', "Keypad clock enable" },
+{ "CKEN_20",   0x41300004, 20, 0x00000001, 'd', "Internal Memory clock enable" },
+{ "CKEN_21",   0x41300004, 21, 0x00000001, 'd', "Memeory Stick clock enable" },
+{ "CKEN_22",   0x41300004, 22, 0x00000001, 'd', "Memory Controller clock enable" },
+{ "CKEN_23",   0x41300004, 23, 0x00000001, 'd', "SSP1 clock enable" },
+{ "CKEN_24",   0x41300004, 24, 0x00000001, 'd', "Quick Capture clock enable" },
 
 { "OSCC",      0x41300008,  0, 0xffffffff, 'x', "Oscillator Configuration Register (3-38)" },
 { "OSCC_OOK",  0x41300008,  0, 0x00000001, 'd', "CM 32.768 kHz oscillator enabled and stabilized" },
@@ -483,6 +495,44 @@
 { "GPLR2_82", 0x40E00008, 18, 0x00000001, 'd', "GPIO 82 level" },
 { "GPLR2_83", 0x40E00008, 19, 0x00000001, 'd', "GPIO 83 level" },
 { "GPLR2_84", 0x40E00008, 20, 0x00000001, 'd', "GPIO 84 level" },
+{ "GPLR2_85", 0x40E00008, 21, 0x00000001, 'd', "GPIO 85 level" },
+{ "GPLR2_86", 0x40E00008, 22, 0x00000001, 'd', "GPIO 86 level" },
+{ "GPLR2_87", 0x40E00008, 23, 0x00000001, 'd', "GPIO 87 level" },
+{ "GPLR2_88", 0x40E00008, 24, 0x00000001, 'd', "GPIO 88 level" },
+{ "GPLR2_89", 0x40E00008, 25, 0x00000001, 'd', "GPIO 89 level" },
+{ "GPLR2_90", 0x40E00008, 26, 0x00000001, 'd', "GPIO 90 level" },
+{ "GPLR2_91", 0x40E00008, 27, 0x00000001, 'd', "GPIO 91 level" },
+{ "GPLR2_92", 0x40E00008, 28, 0x00000001, 'd', "GPIO 92 level" },
+{ "GPLR2_93", 0x40E00008, 29, 0x00000001, 'd', "GPIO 93 level" },
+{ "GPLR2_94", 0x40E00008, 30, 0x00000001, 'd', "GPIO 94 level" },
+{ "GPLR2_95", 0x40E00008, 31, 0x00000001, 'd', "GPIO 95 level" },
+
+{ "GPLR3", 0x40E00100,  0, 0xffffffff, 'x', "GPIO Set Register 3 (96-120)" },
+{ "GPLR3_96",  0x40E00100,  0, 0x00000001, 'd', "GPIO 96 level" },
+{ "GPLR3_97",  0x40E00100,  1, 0x00000001, 'd', "GPIO 97 level" },
+{ "GPLR3_98",  0x40E00100,  2, 0x00000001, 'd', "GPIO 98 level" },
+{ "GPLR3_99",  0x40E00100,  3, 0x00000001, 'd', "GPIO 99 level" },
+{ "GPLR3_100", 0x40E00100,  4, 0x00000001, 'd', "GPIO 100 level" },
+{ "GPLR3_101", 0x40E00100,  5, 0x00000001, 'd', "GPIO 101 level" },
+{ "GPLR3_102", 0x40E00100,  6, 0x00000001, 'd', "GPIO 102 level" },
+{ "GPLR3_103", 0x40E00100,  7, 0x00000001, 'd', "GPIO 103 level" },
+{ "GPLR3_104", 0x40E00100,  8, 0x00000001, 'd', "GPIO 104 level" },
+{ "GPLR3_105", 0x40E00100,  9, 0x00000001, 'd', "GPIO 105 level" },
+{ "GPLR3_106", 0x40E00100, 10, 0x00000001, 'd', "GPIO 106 level" },
+{ "GPLR3_107", 0x40E00100, 11, 0x00000001, 'd', "GPIO 107 level" },
+{ "GPLR3_108", 0x40E00100, 12, 0x00000001, 'd', "GPIO 108 level" },
+{ "GPLR3_109", 0x40E00100, 13, 0x00000001, 'd', "GPIO 109 level" },
+{ "GPLR3_110", 0x40E00100, 14, 0x00000001, 'd', "GPIO 110 level" },
+{ "GPLR3_111", 0x40E00100, 15, 0x00000001, 'd', "GPIO 111 level" },
+{ "GPLR3_112", 0x40E00100, 16, 0x00000001, 'd', "GPIO 112 level" },
+{ "GPLR3_113", 0x40E00100, 17, 0x00000001, 'd', "GPIO 113 level" },
+{ "GPLR3_114", 0x40E00100, 18, 0x00000001, 'd', "GPIO 114 level" },
+{ "GPLR3_115", 0x40E00100, 19, 0x00000001, 'd', "GPIO 115 level" },
+{ "GPLR3_116", 0x40E00100, 20, 0x00000001, 'd', "GPIO 116 level" },
+{ "GPLR3_117", 0x40E00100, 21, 0x00000001, 'd', "GPIO 117 level" },
+{ "GPLR3_118", 0x40E00100, 22, 0x00000001, 'd', "GPIO 118 level" },
+{ "GPLR3_119", 0x40E00100, 23, 0x00000001, 'd', "GPIO 119 level" },
+{ "GPLR3_120", 0x40E00100, 24, 0x00000001, 'd', "GPIO 120 level" },
 #endif
 
 { "GPDR0",    0x40E0000C,  0, 0xffffffff, 'x', "GPIO Direction Register 0 (4-9)" },
@@ -575,6 +625,44 @@
 { "GPDR2_82", 0x40E00014, 18, 0x00000001, 'd', "GPIO 82 i/o direction (1=output)" },
 { "GPDR2_83", 0x40E00014, 19, 0x00000001, 'd', "GPIO 83 i/o direction (1=output)" },
 { "GPDR2_84", 0x40E00014, 20, 0x00000001, 'd', "GPIO 84 i/o direction (1=output)" },
+{ "GPDR2_85", 0x40E00014, 21, 0x00000001, 'd', "GPIO 85 i/o direction (1=output)" },
+{ "GPDR2_86", 0x40E00014, 22, 0x00000001, 'd', "GPIO 86 i/o direction (1=output)" },
+{ "GPDR2_87", 0x40E00014, 23, 0x00000001, 'd', "GPIO 87 i/o direction (1=output)" },
+{ "GPDR2_88", 0x40E00014, 24, 0x00000001, 'd', "GPIO 88 i/o direction (1=output)" },
+{ "GPDR2_89", 0x40E00014, 25, 0x00000001, 'd', "GPIO 89 i/o direction (1=output)" },
+{ "GPDR2_90", 0x40E00014, 26, 0x00000001, 'd', "GPIO 90 i/o direction (1=output)" },
+{ "GPDR2_91", 0x40E00014, 27, 0x00000001, 'd', "GPIO 91 i/o direction (1=output)" },
+{ "GPDR2_92", 0x40E00014, 28, 0x00000001, 'd', "GPIO 92 i/o direction (1=output)" },
+{ "GPDR2_93", 0x40E00014, 29, 0x00000001, 'd', "GPIO 93 i/o direction (1=output)" },
+{ "GPDR2_94", 0x40E00014, 30, 0x00000001, 'd', "GPIO 94 i/o direction (1=output)" },
+{ "GPDR2_95", 0x40E00014, 31, 0x00000001, 'd', "GPIO 95 i/o direction (1=output)" },
+
+{ "GPDR3", 0x40E0010C,  0, 0xffffffff, 'x', "GPIO Set Register 3 (96-120)" },
+{ "GPDR3_96",  0x40E0010C,  0, 0x00000001, 'd', "GPIO 96 i/o direction (1=output)" },
+{ "GPDR3_97",  0x40E0010C,  1, 0x00000001, 'd', "GPIO 97 i/o direction (1=output)" },
+{ "GPDR3_98",  0x40E0010C,  2, 0x00000001, 'd', "GPIO 98 i/o direction (1=output)" },
+{ "GPDR3_99",  0x40E0010C,  3, 0x00000001, 'd', "GPIO 99 i/o direction (1=output)" },
+{ "GPDR3_100", 0x40E0010C,  4, 0x00000001, 'd', "GPIO 100 i/o direction (1=output)" },
+{ "GPDR3_101", 0x40E0010C,  5, 0x00000001, 'd', "GPIO 101 i/o direction (1=output)" },
+{ "GPDR3_102", 0x40E0010C,  6, 0x00000001, 'd', "GPIO 102 i/o direction (1=output)" },
+{ "GPDR3_103", 0x40E0010C,  7, 0x00000001, 'd', "GPIO 103 i/o direction (1=output)" },
+{ "GPDR3_104", 0x40E0010C,  8, 0x00000001, 'd', "GPIO 104 i/o direction (1=output)" },
+{ "GPDR3_105", 0x40E0010C,  9, 0x00000001, 'd', "GPIO 105 i/o direction (1=output)" },
+{ "GPDR3_106", 0x40E0010C, 10, 0x00000001, 'd', "GPIO 106 i/o direction (1=output)" },
+{ "GPDR3_107", 0x40E0010C, 11, 0x00000001, 'd', "GPIO 107 i/o direction (1=output)" },
+{ "GPDR3_108", 0x40E0010C, 12, 0x00000001, 'd', "GPIO 108 i/o direction (1=output)" },
+{ "GPDR3_109", 0x40E0010C, 13, 0x00000001, 'd', "GPIO 109 i/o direction (1=output)" },
+{ "GPDR3_110", 0x40E0010C, 14, 0x00000001, 'd', "GPIO 110 i/o direction (1=output)" },
+{ "GPDR3_111", 0x40E0010C, 15, 0x00000001, 'd', "GPIO 111 i/o direction (1=output)" },
+{ "GPDR3_112", 0x40E0010C, 16, 0x00000001, 'd', "GPIO 112 i/o direction (1=output)" },
+{ "GPDR3_113", 0x40E0010C, 17, 0x00000001, 'd', "GPIO 113 i/o direction (1=output)" },
+{ "GPDR3_114", 0x40E0010C, 18, 0x00000001, 'd', "GPIO 114 i/o direction (1=output)" },
+{ "GPDR3_115", 0x40E0010C, 19, 0x00000001, 'd', "GPIO 115 i/o direction (1=output)" },
+{ "GPDR3_116", 0x40E0010C, 20, 0x00000001, 'd', "GPIO 116 i/o direction (1=output)" },
+{ "GPDR3_117", 0x40E0010C, 21, 0x00000001, 'd', "GPIO 117 i/o direction (1=output)" },
+{ "GPDR3_118", 0x40E0010C, 22, 0x00000001, 'd', "GPIO 118 i/o direction (1=output)" },
+{ "GPDR3_119", 0x40E0010C, 23, 0x00000001, 'd', "GPIO 119 i/o direction (1=output)" },
+{ "GPDR3_120", 0x40E0010C, 24, 0x00000001, 'd', "GPIO 120 i/o direction (1=output)" },
 
 { "GPSR0",    0x40E00018,  0, 0xffffffff, 'x', "GPIO Set Register 0 (4-10)" },
 { "GPSR0_0",  0x40E00018,  0, 0x00000001, 'd', "GPIO 0 set" },
@@ -666,6 +754,44 @@
 { "GPSR2_82", 0x40E00020, 18, 0x00000001, 'd', "GPIO 82 set" },
 { "GPSR2_83", 0x40E00020, 19, 0x00000001, 'd', "GPIO 83 set" },
 { "GPSR2_84", 0x40E00020, 20, 0x00000001, 'd', "GPIO 84 set" },
+{ "GPSR2_85", 0x40E00020, 21, 0x00000001, 'd', "GPIO 85 set" },
+{ "GPSR2_86", 0x40E00020, 22, 0x00000001, 'd', "GPIO 86 set" },
+{ "GPSR2_87", 0x40E00020, 23, 0x00000001, 'd', "GPIO 87 set" },
+{ "GPSR2_88", 0x40E00020, 24, 0x00000001, 'd', "GPIO 88 set" },
+{ "GPSR2_89", 0x40E00020, 25, 0x00000001, 'd', "GPIO 89 set" },
+{ "GPSR2_90", 0x40E00020, 26, 0x00000001, 'd', "GPIO 90 set" },
+{ "GPSR2_91", 0x40E00020, 27, 0x00000001, 'd', "GPIO 91 set" },
+{ "GPSR2_92", 0x40E00020, 28, 0x00000001, 'd', "GPIO 92 set" },
+{ "GPSR2_93", 0x40E00020, 29, 0x00000001, 'd', "GPIO 93 set" },
+{ "GPSR2_94", 0x40E00020, 30, 0x00000001, 'd', "GPIO 94 set" },
+{ "GPSR2_95", 0x40E00020, 31, 0x00000001, 'd', "GPIO 95 set" },
+
+{ "GPSR3", 0x40E00118,  0, 0xffffffff, 'x', "GPIO Set Register 3 (96-120)" },
+{ "GPSR3_96",  0x40E00118,  0, 0x00000001, 'd', "GPIO 96 set" },
+{ "GPSR3_97",  0x40E00118,  1, 0x00000001, 'd', "GPIO 97 set" },
+{ "GPSR3_98",  0x40E00118,  2, 0x00000001, 'd', "GPIO 98 set" },
+{ "GPSR3_99",  0x40E00118,  3, 0x00000001, 'd', "GPIO 99 set" },
+{ "GPSR3_100", 0x40E00118,  4, 0x00000001, 'd', "GPIO 100 set" },
+{ "GPSR3_101", 0x40E00118,  5, 0x00000001, 'd', "GPIO 101 set" },
+{ "GPSR3_102", 0x40E00118,  6, 0x00000001, 'd', "GPIO 102 set" },
+{ "GPSR3_103", 0x40E00118,  7, 0x00000001, 'd', "GPIO 103 set" },
+{ "GPSR3_104", 0x40E00118,  8, 0x00000001, 'd', "GPIO 104 set" },
+{ "GPSR3_105", 0x40E00118,  9, 0x00000001, 'd', "GPIO 105 set" },
+{ "GPSR3_106", 0x40E00118, 10, 0x00000001, 'd', "GPIO 106 set" },
+{ "GPSR3_107", 0x40E00118, 11, 0x00000001, 'd', "GPIO 107 set" },
+{ "GPSR3_108", 0x40E00118, 12, 0x00000001, 'd', "GPIO 108 set" },
+{ "GPSR3_109", 0x40E00118, 13, 0x00000001, 'd', "GPIO 109 set" },
+{ "GPSR3_110", 0x40E00118, 14, 0x00000001, 'd', "GPIO 110 set" },
+{ "GPSR3_111", 0x40E00118, 15, 0x00000001, 'd', "GPIO 111 set" },
+{ "GPSR3_112", 0x40E00118, 16, 0x00000001, 'd', "GPIO 112 set" },
+{ "GPSR3_113", 0x40E00118, 17, 0x00000001, 'd', "GPIO 113 set" },
+{ "GPSR3_114", 0x40E00118, 18, 0x00000001, 'd', "GPIO 114 set" },
+{ "GPSR3_115", 0x40E00118, 19, 0x00000001, 'd', "GPIO 115 set" },
+{ "GPSR3_116", 0x40E00118, 20, 0x00000001, 'd', "GPIO 116 set" },
+{ "GPSR3_117", 0x40E00118, 21, 0x00000001, 'd', "GPIO 117 set" },
+{ "GPSR3_118", 0x40E00118, 22, 0x00000001, 'd', "GPIO 118 set" },
+{ "GPSR3_119", 0x40E00118, 23, 0x00000001, 'd', "GPIO 119 set" },
+{ "GPSR3_120", 0x40E00118, 24, 0x00000001, 'd', "GPIO 120 set" },
 
 { "GPCR0",    0x40E00024,  0, 0xffffffff, 'x', "GPIO Clear Register 0 (4-11)" },
 { "GPCR0_0",  0x40E00024,  0, 0x00000001, 'd', "GPIO 0 clear" },
@@ -757,6 +883,44 @@
 { "GPCR2_82", 0x40E0002C, 18, 0x00000001, 'd', "GPIO 82 clear" },
 { "GPCR2_83", 0x40E0002C, 19, 0x00000001, 'd', "GPIO 83 clear" },
 { "GPCR2_84", 0x40E0002C, 20, 0x00000001, 'd', "GPIO 84 clear" },
+{ "GPCR2_85", 0x40E0002C, 21, 0x00000001, 'd', "GPIO 85 clear" },
+{ "GPCR2_86", 0x40E0002C, 22, 0x00000001, 'd', "GPIO 86 clear" },
+{ "GPCR2_87", 0x40E0002C, 23, 0x00000001, 'd', "GPIO 87 clear" },
+{ "GPCR2_88", 0x40E0002C, 24, 0x00000001, 'd', "GPIO 88 clear" },
+{ "GPCR2_89", 0x40E0002C, 25, 0x00000001, 'd', "GPIO 89 clear" },
+{ "GPCR2_90", 0x40E0002C, 26, 0x00000001, 'd', "GPIO 90 clear" },
+{ "GPCR2_91", 0x40E0002C, 27, 0x00000001, 'd', "GPIO 91 clear" },
+{ "GPCR2_92", 0x40E0002C, 28, 0x00000001, 'd', "GPIO 92 clear" },
+{ "GPCR2_93", 0x40E0002C, 29, 0x00000001, 'd', "GPIO 93 clear" },
+{ "GPCR2_94", 0x40E0002C, 30, 0x00000001, 'd', "GPIO 94 clear" },
+{ "GPCR2_95", 0x40E0002C, 31, 0x00000001, 'd', "GPIO 95 clear" },
+
+{ "GPCR3", 0x40E00124,  0, 0xffffffff, 'x', "GPIO Clear Register 3 (96-120)" },
+{ "GPCR3_96",  0x40E00124,  0, 0x00000001, 'd', "GPIO 96 clear" },
+{ "GPCR3_97",  0x40E00124,  1, 0x00000001, 'd', "GPIO 97 clear" },
+{ "GPCR3_98",  0x40E00124,  2, 0x00000001, 'd', "GPIO 98 clear" },
+{ "GPCR3_99",  0x40E00124,  3, 0x00000001, 'd', "GPIO 99 clear" },
+{ "GPCR3_100", 0x40E00124,  4, 0x00000001, 'd', "GPIO 100 clear" },
+{ "GPCR3_101", 0x40E00124,  5, 0x00000001, 'd', "GPIO 101 clear" },
+{ "GPCR3_102", 0x40E00124,  6, 0x00000001, 'd', "GPIO 102 clear" },
+{ "GPCR3_103", 0x40E00124,  7, 0x00000001, 'd', "GPIO 103 clear" },
+{ "GPCR3_104", 0x40E00124,  8, 0x00000001, 'd', "GPIO 104 clear" },
+{ "GPCR3_105", 0x40E00124,  9, 0x00000001, 'd', "GPIO 105 clear" },
+{ "GPCR3_106", 0x40E00124, 10, 0x00000001, 'd', "GPIO 106 clear" },
+{ "GPCR3_107", 0x40E00124, 11, 0x00000001, 'd', "GPIO 107 clear" },
+{ "GPCR3_108", 0x40E00124, 12, 0x00000001, 'd', "GPIO 108 clear" },
+{ "GPCR3_109", 0x40E00124, 13, 0x00000001, 'd', "GPIO 109 clear" },
+{ "GPCR3_110", 0x40E00124, 14, 0x00000001, 'd', "GPIO 110 clear" },
+{ "GPCR3_111", 0x40E00124, 15, 0x00000001, 'd', "GPIO 111 clear" },
+{ "GPCR3_112", 0x40E00124, 16, 0x00000001, 'd', "GPIO 112 clear" },
+{ "GPCR3_113", 0x40E00124, 17, 0x00000001, 'd', "GPIO 113 clear" },
+{ "GPCR3_114", 0x40E00124, 18, 0x00000001, 'd', "GPIO 114 clear" },
+{ "GPCR3_115", 0x40E00124, 19, 0x00000001, 'd', "GPIO 115 clear" },
+{ "GPCR3_116", 0x40E00124, 20, 0x00000001, 'd', "GPIO 116 clear" },
+{ "GPCR3_117", 0x40E00124, 21, 0x00000001, 'd', "GPIO 117 clear" },
+{ "GPCR3_118", 0x40E00124, 22, 0x00000001, 'd', "GPIO 118 clear" },
+{ "GPCR3_119", 0x40E00124, 23, 0x00000001, 'd', "GPIO 119 clear" },
+{ "GPCR3_120", 0x40E00124, 24, 0x00000001, 'd', "GPIO 120 clear" },
 
 { "GRER0",    0x40E00030,  0, 0xffffffff, 'x', "GPIO Raising Edge Detect Enable Register 0 (4-13)" },
 { "GRER0_0",  0x40E00030,  0, 0x00000001, 'd', "GPIO 0 raising edge detect enabled" },
@@ -848,6 +1012,44 @@
 { "GRER2_82", 0x40E00038, 18, 0x00000001, 'd', "GPIO 82 raising edge detect enabled" },
 { "GRER2_83", 0x40E00038, 19, 0x00000001, 'd', "GPIO 83 raising edge detect enabled" },
 { "GRER2_84", 0x40E00038, 20, 0x00000001, 'd', "GPIO 84 raising edge detect enabled" },
+{ "GRER2_85", 0x40E00038, 21, 0x00000001, 'd', "GPIO 85 raising edge detect enabled" },
+{ "GRER2_86", 0x40E00038, 22, 0x00000001, 'd', "GPIO 86 raising edge detect enabled" },
+{ "GRER2_87", 0x40E00038, 23, 0x00000001, 'd', "GPIO 87 raising edge detect enabled" },
+{ "GRER2_88", 0x40E00038, 24, 0x00000001, 'd', "GPIO 88 raising edge detect enabled" },
+{ "GRER2_89", 0x40E00038, 25, 0x00000001, 'd', "GPIO 89 raising edge detect enabled" },
+{ "GRER2_90", 0x40E00038, 26, 0x00000001, 'd', "GPIO 90 raising edge detect enabled" },
+{ "GRER2_91", 0x40E00038, 27, 0x00000001, 'd', "GPIO 91 raising edge detect enabled" },
+{ "GRER2_92", 0x40E00038, 28, 0x00000001, 'd', "GPIO 92 raising edge detect enabled" },
+{ "GRER2_93", 0x40E00038, 29, 0x00000001, 'd', "GPIO 93 raising edge detect enabled" },
+{ "GRER2_94", 0x40E00038, 30, 0x00000001, 'd', "GPIO 94 raising edge detect enabled" },
+{ "GRER2_95", 0x40E00038, 31, 0x00000001, 'd', "GPIO 95 raising edge detect enabled" },
+
+{ "GRER3", 0x40E00130,  0, 0xffffffff, 'x', "GPIO Raising Edge Detect Enable Register 3 (96-120)" },
+{ "GRER3_96",  0x40E00130,  0, 0x00000001, 'd', "GPIO 96 raising edge detect enabled" },
+{ "GRER3_97",  0x40E00130,  1, 0x00000001, 'd', "GPIO 97 raising edge detect enabled" },
+{ "GRER3_98",  0x40E00130,  2, 0x00000001, 'd', "GPIO 98 raising edge detect enabled" },
+{ "GRER3_99",  0x40E00130,  3, 0x00000001, 'd', "GPIO 99 raising edge detect enabled" },
+{ "GRER3_100", 0x40E00130,  4, 0x00000001, 'd', "GPIO 100 raising edge detect enabled" },
+{ "GRER3_101", 0x40E00130,  5, 0x00000001, 'd', "GPIO 101 raising edge detect enabled" },
+{ "GRER3_102", 0x40E00130,  6, 0x00000001, 'd', "GPIO 102 raising edge detect enabled" },
+{ "GRER3_103", 0x40E00130,  7, 0x00000001, 'd', "GPIO 103 raising edge detect enabled" },
+{ "GRER3_104", 0x40E00130,  8, 0x00000001, 'd', "GPIO 104 raising edge detect enabled" },
+{ "GRER3_105", 0x40E00130,  9, 0x00000001, 'd', "GPIO 105 raising edge detect enabled" },
+{ "GRER3_106", 0x40E00130, 10, 0x00000001, 'd', "GPIO 106 raising edge detect enabled" },
+{ "GRER3_107", 0x40E00130, 11, 0x00000001, 'd', "GPIO 107 raising edge detect enabled" },
+{ "GRER3_108", 0x40E00130, 12, 0x00000001, 'd', "GPIO 108 raising edge detect enabled" },
+{ "GRER3_109", 0x40E00130, 13, 0x00000001, 'd', "GPIO 109 raising edge detect enabled" },
+{ "GRER3_110", 0x40E00130, 14, 0x00000001, 'd', "GPIO 110 raising edge detect enabled" },
+{ "GRER3_111", 0x40E00130, 15, 0x00000001, 'd', "GPIO 111 raising edge detect enabled" },
+{ "GRER3_112", 0x40E00130, 16, 0x00000001, 'd', "GPIO 112 raising edge detect enabled" },
+{ "GRER3_113", 0x40E00130, 17, 0x00000001, 'd', "GPIO 113 raising edge detect enabled" },
+{ "GRER3_114", 0x40E00130, 18, 0x00000001, 'd', "GPIO 114 raising edge detect enabled" },
+{ "GRER3_115", 0x40E00130, 19, 0x00000001, 'd', "GPIO 115 raising edge detect enabled" },
+{ "GRER3_116", 0x40E00130, 20, 0x00000001, 'd', "GPIO 116 raising edge detect enabled" },
+{ "GRER3_117", 0x40E00130, 21, 0x00000001, 'd', "GPIO 117 raising edge detect enabled" },
+{ "GRER3_118", 0x40E00130, 22, 0x00000001, 'd', "GPIO 118 raising edge detect enabled" },
+{ "GRER3_119", 0x40E00130, 23, 0x00000001, 'd', "GPIO 119 raising edge detect enabled" },
+{ "GRER3_120", 0x40E00130, 24, 0x00000001, 'd', "GPIO 120 raising edge detect enabled" },
 
 { "GFER0",    0x40E0003C,  0, 0xffffffff, 'x', "GPIO Falling Edge Detect Enable Register 0 (4-14)" },
 { "GFER0_0",  0x40E0003C,  0, 0x00000001, 'd', "GPIO 0 falling edge detect enabled" },
@@ -939,6 +1141,44 @@
 { "GFER2_82", 0x40E00044, 18, 0x00000001, 'd', "GPIO 82 falling edge detect enabled" },
 { "GFER2_83", 0x40E00044, 19, 0x00000001, 'd', "GPIO 83 falling edge detect enabled" },
 { "GFER2_84", 0x40E00044, 20, 0x00000001, 'd', "GPIO 84 falling edge detect enabled" },
+{ "GFER2_85", 0x40E00044, 21, 0x00000001, 'd', "GPIO 85 falling edge detect enabled" },
+{ "GFER2_86", 0x40E00044, 22, 0x00000001, 'd', "GPIO 86 falling edge detect enabled" },
+{ "GFER2_87", 0x40E00044, 23, 0x00000001, 'd', "GPIO 87 falling edge detect enabled" },
+{ "GFER2_88", 0x40E00044, 24, 0x00000001, 'd', "GPIO 88 falling edge detect enabled" },
+{ "GFER2_89", 0x40E00044, 25, 0x00000001, 'd', "GPIO 89 falling edge detect enabled" },
+{ "GFER2_90", 0x40E00044, 26, 0x00000001, 'd', "GPIO 90 falling edge detect enabled" },
+{ "GFER2_91", 0x40E00044, 27, 0x00000001, 'd', "GPIO 91 falling edge detect enabled" },
+{ "GFER2_92", 0x40E00044, 28, 0x00000001, 'd', "GPIO 92 falling edge detect enabled" },
+{ "GFER2_93", 0x40E00044, 29, 0x00000001, 'd', "GPIO 93 falling edge detect enabled" },
+{ "GFER2_94", 0x40E00044, 30, 0x00000001, 'd', "GPIO 94 falling edge detect enabled" },
+{ "GFER2_95", 0x40E00044, 31, 0x00000001, 'd', "GPIO 95 falling edge detect enabled" },
+
+{ "GFER3", 0x40E0013C,  0, 0xffffffff, 'x', "GPIO Falling Edge Detect Enable Register 3 (96-120)" },
+{ "GFER3_96",  0x40E0013C,  0, 0x00000001, 'd', "GPIO 96 falling edge detect enabled" },
+{ "GFER3_97",  0x40E0013C,  1, 0x00000001, 'd', "GPIO 97 falling edge detect enabled" },
+{ "GFER3_98",  0x40E0013C,  2, 0x00000001, 'd', "GPIO 98 falling edge detect enabled" },
+{ "GFER3_99",  0x40E0013C,  3, 0x00000001, 'd', "GPIO 99 falling edge detect enabled" },
+{ "GFER3_100", 0x40E0013C,  4, 0x00000001, 'd', "GPIO 100 falling edge detect enabled" },
+{ "GFER3_101", 0x40E0013C,  5, 0x00000001, 'd', "GPIO 101 falling edge detect enabled" },
+{ "GFER3_102", 0x40E0013C,  6, 0x00000001, 'd', "GPIO 102 falling edge detect enabled" },
+{ "GFER3_103", 0x40E0013C,  7, 0x00000001, 'd', "GPIO 103 falling edge detect enabled" },
+{ "GFER3_104", 0x40E0013C,  8, 0x00000001, 'd', "GPIO 104 falling edge detect enabled" },
+{ "GFER3_105", 0x40E0013C,  9, 0x00000001, 'd', "GPIO 105 falling edge detect enabled" },
+{ "GFER3_106", 0x40E0013C, 10, 0x00000001, 'd', "GPIO 106 falling edge detect enabled" },
+{ "GFER3_107", 0x40E0013C, 11, 0x00000001, 'd', "GPIO 107 falling edge detect enabled" },
+{ "GFER3_108", 0x40E0013C, 12, 0x00000001, 'd', "GPIO 108 falling edge detect enabled" },
+{ "GFER3_109", 0x40E0013C, 13, 0x00000001, 'd', "GPIO 109 falling edge detect enabled" },
+{ "GFER3_110", 0x40E0013C, 14, 0x00000001, 'd', "GPIO 110 falling edge detect enabled" },
+{ "GFER3_111", 0x40E0013C, 15, 0x00000001, 'd', "GPIO 111 falling edge detect enabled" },
+{ "GFER3_112", 0x40E0013C, 16, 0x00000001, 'd', "GPIO 112 falling edge detect enabled" },
+{ "GFER3_113", 0x40E0013C, 17, 0x00000001, 'd', "GPIO 113 falling edge detect enabled" },
+{ "GFER3_114", 0x40E0013C, 18, 0x00000001, 'd', "GPIO 114 falling edge detect enabled" },
+{ "GFER3_115", 0x40E0013C, 19, 0x00000001, 'd', "GPIO 115 falling edge detect enabled" },
+{ "GFER3_116", 0x40E0013C, 20, 0x00000001, 'd', "GPIO 116 falling edge detect enabled" },
+{ "GFER3_117", 0x40E0013C, 21, 0x00000001, 'd', "GPIO 117 falling edge detect enabled" },
+{ "GFER3_118", 0x40E0013C, 22, 0x00000001, 'd', "GPIO 118 falling edge detect enabled" },
+{ "GFER3_119", 0x40E0013C, 23, 0x00000001, 'd', "GPIO 119 falling edge detect enabled" },
+{ "GFER3_120", 0x40E0013C, 24, 0x00000001, 'd', "GPIO 120 falling edge detect enabled" },
 
 { "GEDR0",    0x40E00048,  0, 0xffffffff, 'x', "GPIO Edge Detect Register 0 (4-15)" },
 { "GEDR0_0",  0x40E00048,  0, 0x00000001, 'd', "GPIO 0 edge detected" },
@@ -1030,6 +1270,44 @@
 { "GEDR2_82", 0x40E00050, 18, 0x00000001, 'd', "GPIO 82 edge detected" },
 { "GEDR2_83", 0x40E00050, 19, 0x00000001, 'd', "GPIO 83 edge detected" },
 { "GEDR2_84", 0x40E00050, 20, 0x00000001, 'd', "GPIO 84 edge detected" },
+{ "GEDR2_85", 0x40E00050, 21, 0x00000001, 'd', "GPIO 85 edge detected" },
+{ "GEDR2_86", 0x40E00050, 22, 0x00000001, 'd', "GPIO 86 edge detected" },
+{ "GEDR2_87", 0x40E00050, 23, 0x00000001, 'd', "GPIO 87 edge detected" },
+{ "GEDR2_88", 0x40E00050, 24, 0x00000001, 'd', "GPIO 88 edge detected" },
+{ "GEDR2_89", 0x40E00050, 25, 0x00000001, 'd', "GPIO 89 edge detected" },
+{ "GEDR2_90", 0x40E00050, 26, 0x00000001, 'd', "GPIO 90 edge detected" },
+{ "GEDR2_91", 0x40E00050, 27, 0x00000001, 'd', "GPIO 91 edge detected" },
+{ "GEDR2_92", 0x40E00050, 28, 0x00000001, 'd', "GPIO 92 edge detected" },
+{ "GEDR2_93", 0x40E00050, 29, 0x00000001, 'd', "GPIO 93 edge detected" },
+{ "GEDR2_94", 0x40E00050, 30, 0x00000001, 'd', "GPIO 94 edge detected" },
+{ "GEDR2_95", 0x40E00050, 31, 0x00000001, 'd', "GPIO 95 edge detected" },
+
+{ "GEDR3", 0x40E0013C,  0, 0xffffffff, 'x', "GPIO GPIO Edge Detect Register 3 (96-120)" },
+{ "GEDR3_96",  0x40E0013C,  0, 0x00000001, 'd', "GPIO 96 edge detected" },
+{ "GEDR3_97",  0x40E0013C,  1, 0x00000001, 'd', "GPIO 97 edge detected" },
+{ "GEDR3_98",  0x40E0013C,  2, 0x00000001, 'd', "GPIO 98 edge detected" },
+{ "GEDR3_99",  0x40E0013C,  3, 0x00000001, 'd', "GPIO 99 edge detected" },
+{ "GEDR3_100", 0x40E0013C,  4, 0x00000001, 'd', "GPIO 100 edge detected" },
+{ "GEDR3_101", 0x40E0013C,  5, 0x00000001, 'd', "GPIO 101 edge detected" },
+{ "GEDR3_102", 0x40E0013C,  6, 0x00000001, 'd', "GPIO 102 edge detected" },
+{ "GEDR3_103", 0x40E0013C,  7, 0x00000001, 'd', "GPIO 103 edge detected" },
+{ "GEDR3_104", 0x40E0013C,  8, 0x00000001, 'd', "GPIO 104 edge detected" },
+{ "GEDR3_105", 0x40E0013C,  9, 0x00000001, 'd', "GPIO 105 edge detected" },
+{ "GEDR3_106", 0x40E0013C, 10, 0x00000001, 'd', "GPIO 106 edge detected" },
+{ "GEDR3_107", 0x40E0013C, 11, 0x00000001, 'd', "GPIO 107 edge detected" },
+{ "GEDR3_108", 0x40E0013C, 12, 0x00000001, 'd', "GPIO 108 edge detected" },
+{ "GEDR3_109", 0x40E0013C, 13, 0x00000001, 'd', "GPIO 109 edge detected" },
+{ "GEDR3_110", 0x40E0013C, 14, 0x00000001, 'd', "GPIO 110 edge detected" },
+{ "GEDR3_111", 0x40E0013C, 15, 0x00000001, 'd', "GPIO 111 edge detected" },
+{ "GEDR3_112", 0x40E0013C, 16, 0x00000001, 'd', "GPIO 112 edge detected" },
+{ "GEDR3_113", 0x40E0013C, 17, 0x00000001, 'd', "GPIO 113 edge detected" },
+{ "GEDR3_114", 0x40E0013C, 18, 0x00000001, 'd', "GPIO 114 edge detected" },
+{ "GEDR3_115", 0x40E0013C, 19, 0x00000001, 'd', "GPIO 115 edge detected" },
+{ "GEDR3_116", 0x40E0013C, 20, 0x00000001, 'd', "GPIO 116 edge detected" },
+{ "GEDR3_117", 0x40E0013C, 21, 0x00000001, 'd', "GPIO 117 edge detected" },
+{ "GEDR3_118", 0x40E0013C, 22, 0x00000001, 'd', "GPIO 118 edge detected" },
+{ "GEDR3_119", 0x40E0013C, 23, 0x00000001, 'd', "GPIO 119 edge detected" },
+{ "GEDR3_120", 0x40E0013C, 24, 0x00000001, 'd', "GPIO 120 edge detected" },
 
 { "GAFR0L",    0x40E00054,  0, 0xffffffff, 'x', "GPIO Alternate Function Register 0 Lower (4-17)" },
 { "GAFR0L_0",  0x40E00054,  0, 0x00000003, 'x', "GPIO 0 alternate function select" },
@@ -1127,6 +1405,46 @@
 { "GAFR2U_82", 0x40E00068,  4, 0x00000003, 'x', "GPIO 82 alternate function select" },
 { "GAFR2U_83", 0x40E00068,  6, 0x00000003, 'x', "GPIO 83 alternate function select" },
 { "GAFR2U_84", 0x40E00068,  8, 0x00000003, 'x', "GPIO 84 alternate function select" },
+{ "GAFR2U_85", 0x40E00068, 10, 0x00000003, 'x', "GPIO 85 alternate function select" },
+{ "GAFR2U_86", 0x40E00068, 12, 0x00000003, 'x', "GPIO 86 alternate function select" },
+{ "GAFR2U_87", 0x40E00068, 14, 0x00000003, 'x', "GPIO 87 alternate function select" },
+{ "GAFR2U_88", 0x40E00068, 16, 0x00000003, 'x', "GPIO 88 alternate function select" },
+{ "GAFR2U_89", 0x40E00068, 18, 0x00000003, 'x', "GPIO 89 alternate function select" },
+{ "GAFR2U_90", 0x40E00068, 20, 0x00000003, 'x', "GPIO 90 alternate function select" },
+{ "GAFR2U_91", 0x40E00068, 22, 0x00000003, 'x', "GPIO 91 alternate function select" },
+{ "GAFR2U_92", 0x40E00068, 24, 0x00000003, 'x', "GPIO 92 alternate function select" },
+{ "GAFR2U_93", 0x40E00068, 26, 0x00000003, 'x', "GPIO 93 alternate function select" },
+{ "GAFR2U_94", 0x40E00068, 28, 0x00000003, 'x', "GPIO 94 alternate function select" },
+{ "GAFR2U_95", 0x40E00068, 30, 0x00000003, 'x', "GPIO 95 alternate function select" },
+
+{ "GAFR3L", 0x40E0006C,  0, 0xffffffff, 'x', "GPIO Alternate Function Register 3 Lower (96-111)" },
+{ "GAFR3L_96",  0x40E0006C,  0, 0x00000003, 'x', "GPIO 96 alternate function select" },
+{ "GAFR3L_97",  0x40E0006C,  2, 0x00000003, 'x', "GPIO 97 alternate function select" },
+{ "GAFR3L_98",  0x40E0006C,  4, 0x00000003, 'x', "GPIO 98 alternate function select" },
+{ "GAFR3L_99",  0x40E0006C,  6, 0x00000003, 'x', "GPIO 99 alternate function select" },
+{ "GAFR3L_100", 0x40E0006C,  8, 0x00000003, 'x', "GPIO 100 alternate function select" },
+{ "GAFR3L_101", 0x40E0006C, 10, 0x00000003, 'x', "GPIO 101 alternate function select" },
+{ "GAFR3L_102", 0x40E0006C, 12, 0x00000003, 'x', "GPIO 102 alternate function select" },
+{ "GAFR3L_103", 0x40E0006C, 14, 0x00000003, 'x', "GPIO 103 alternate function select" },
+{ "GAFR3L_104", 0x40E0006C, 16, 0x00000003, 'x', "GPIO 104 alternate function select" },
+{ "GAFR3L_105", 0x40E0006C, 18, 0x00000003, 'x', "GPIO 105 alternate function select" },
+{ "GAFR3L_106", 0x40E0006C, 20, 0x00000003, 'x', "GPIO 106 alternate function select" },
+{ "GAFR3L_107", 0x40E0006C, 22, 0x00000003, 'x', "GPIO 107 alternate function select" },
+{ "GAFR3L_108", 0x40E0006C, 24, 0x00000003, 'x', "GPIO 108 alternate function select" },
+{ "GAFR3L_109", 0x40E0006C, 26, 0x00000003, 'x', "GPIO 109 alternate function select" },
+{ "GAFR3L_110", 0x40E0006C, 28, 0x00000003, 'x', "GPIO 110 alternate function select" },
+{ "GAFR3L_111", 0x40E0006C, 30, 0x00000003, 'x', "GPIO 111 alternate function select" },
+
+{ "GAFR3U", 0x40E00070,  0, 0xffffffff, 'x', "GPIO Alternate Function Register 3 Upper (112-120)" },
+{ "GAFR3L_112", 0x40E00070,  0, 0x00000003, 'x', "GPIO 112 alternate function select" },
+{ "GAFR3L_113", 0x40E00070,  2, 0x00000003, 'x', "GPIO 113 alternate function select" },
+{ "GAFR3L_114", 0x40E00070,  4, 0x00000003, 'x', "GPIO 114 alternate function select" },
+{ "GAFR3L_115", 0x40E00070,  6, 0x00000003, 'x', "GPIO 115 alternate function select" },
+{ "GAFR3L_116", 0x40E00070,  8, 0x00000003, 'x', "GPIO 116 alternate function select" },
+{ "GAFR3L_117", 0x40E00070, 10, 0x00000003, 'x', "GPIO 117 alternate function select" },
+{ "GAFR3L_118", 0x40E00070, 12, 0x00000003, 'x', "GPIO 118 alternate function select" },
+{ "GAFR3L_119", 0x40E00070, 14, 0x00000003, 'x', "GPIO 119 alternate function select" },
+{ "GAFR3L_120", 0x40E00070, 16, 0x00000003, 'x', "GPIO 120 alternate function select" },
 
 { "ICMR",      0x40D00004,  0, 0xffffffff, 'x', "Interrupt Controller Mask Register (4-22)" },
 { "ICMR_IM7",  0x40D00004,  7, 0x00000001, 'x', "Pending IRQ 7 (HWUART) unmasked?" },

