5 9 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd for2.vcd -o for2.cdd -v for2.v
3 0 $root $root NA 0 0
3 0 main main for2.v 1 37
2 1 8 a000a 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 2 8 80008 0 1 400 0 0 i
2 3 8 8000a 1 37 11006 1 2
2 4 8 160016 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 5 8 140014 4 1 1c 0 0 i
2 6 8 140016 4 6 20298 4 5 32 2 121eaa faa faa faa faa faa faa faa
2 7 8 120012 0 1 400 0 0 i
2 8 8 120016 4 37 602a 6 7
2 9 9 e000e 4 1 8 0 0 a
2 10 9 e000e 0 2a 20000 0 0 1 2 2
2 11 9 e000e 9 29 2000a 9 10 1 2 2
2 12 8 f000f 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 13 8 d000d 5 1 c 0 0 i
2 14 8 d000f 5 d 2028a 12 13 1 2 1002
2 15 8 8000a 1 3e 21002 0 0 1 2 2 3
2 16 10 c000c 1 3e 20002 0 0 1 2 2 19
2 17 10 c000c 1 1 8 0 0 b
2 18 10 c000c 0 2a 20000 0 0 1 2 2
2 19 10 c000c 2 29 3100a 17 18 1 2 2
2 20 11 8000b 1 3f 20002 0 0 1 2 2
2 21 15 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 22 15 10003 2 2c 2100a 21 0 32 2 aa aa aa aa aa aa aa aa
2 23 16 10003 1 3c 1a 0 0 a
2 24 17 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 25 17 10003 2 2c 2000a 24 0 32 2 aa aa aa aa aa aa aa aa
2 26 18 10003 1 3c 1a 0 0 a
2 27 19 10003 1 3c 1a 0 0 b
2 28 20 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 29 20 10003 2 2c 2000a 28 0 32 2 aa aa aa aa aa aa aa aa
2 30 21 10003 1 3c 1a 0 0 a
2 31 22 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 32 22 10003 2 2c 2000a 31 0 32 2 aa aa aa aa aa aa aa aa
2 33 23 10003 1 3c 1a 0 0 a
2 34 24 10003 1 3c 1a 0 0 a
2 35 25 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 36 25 10003 2 2c 2000a 35 0 32 2 aa aa aa aa aa aa aa aa
1 a 3 1840006 1 0 0 0 1 1 2
1 b 3 1840009 1 0 0 0 1 1 2
1 i 4 83000b 1 0 31 0 32 1 37aa aa aa aa aa aa aa aa
4 8 14 14
4 11 8 0
4 14 11 0
4 3 14 14
4 19 0 0
4 20 0 0
4 16 20 20
4 15 16 16
4 36 0 0
4 34 36 36
4 33 34 34
4 32 33 0
4 30 32 32
4 29 30 0
4 27 29 29
4 26 27 27
4 25 26 0
4 23 25 25
4 22 23 0
