```verilog
module top_module (
    input [7:0] in,
    output parity
); 
    // Calculate even parity by XORing all bits of the input
    assign parity = ^in;
endmodule
```