{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583261208223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583261208232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 03 19:46:48 2020 " "Processing started: Tue Mar 03 19:46:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583261208232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583261208232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB2_MUX -c LAB2_MUX " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB2_MUX -c LAB2_MUX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583261208232 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583261208702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583261208702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_1 " "Found entity 1: lab2_1" {  } { { "lab2_1.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/lab2_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583261216749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583261216749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB2_MUX " "Found entity 1: LAB2_MUX" {  } { { "LAB2_MUX.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/LAB2_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583261216753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583261216753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_2 " "Found entity 1: lab2_2" {  } { { "lab2_2.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/lab2_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583261216756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583261216756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_3 " "Found entity 1: lab2_3" {  } { { "lab2_3.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/lab2_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583261216763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583261216763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_5.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_5 " "Found entity 1: lab2_5" {  } { { "lab2_5.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/lab2_5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583261216767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583261216767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_4 " "Found entity 1: lab2_4" {  } { { "lab2_4.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/lab2_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583261216807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583261216807 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x lab2_3.v(5) " "Verilog HDL Implicit Net warning at lab2_3.v(5): created implicit net for \"x\"" {  } { { "lab2_3.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/lab2_3.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583261216808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y lab2_3.v(6) " "Verilog HDL Implicit Net warning at lab2_3.v(6): created implicit net for \"y\"" {  } { { "lab2_3.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/lab2_3.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583261216808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s lab2_3.v(7) " "Verilog HDL Implicit Net warning at lab2_3.v(7): created implicit net for \"s\"" {  } { { "lab2_3.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/lab2_3.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583261216808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m lab2_3.v(8) " "Verilog HDL Implicit Net warning at lab2_3.v(8): created implicit net for \"m\"" {  } { { "lab2_3.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/lab2_3.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583261216808 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB2_MUX " "Elaborating entity \"LAB2_MUX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583261216884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2_3 lab2_3:zad3 " "Elaborating entity \"lab2_3\" for hierarchy \"lab2_3:zad3\"" {  } { { "LAB2_MUX.v" "zad3" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/LAB2_MUX.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583261216932 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1583261217350 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "LAB2_MUX.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/LAB2_MUX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583261217362 "|LAB2_MUX|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "LAB2_MUX.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/LAB2_MUX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583261217362 "|LAB2_MUX|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "LAB2_MUX.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/LAB2_MUX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583261217362 "|LAB2_MUX|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "LAB2_MUX.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/LAB2_MUX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583261217362 "|LAB2_MUX|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "LAB2_MUX.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/LAB2_MUX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583261217362 "|LAB2_MUX|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "LAB2_MUX.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/LAB2_MUX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583261217362 "|LAB2_MUX|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "LAB2_MUX.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/LAB2_MUX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583261217362 "|LAB2_MUX|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "LAB2_MUX.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/LAB2_MUX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583261217362 "|LAB2_MUX|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "LAB2_MUX.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/LAB2_MUX.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583261217362 "|LAB2_MUX|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1583261217362 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1583261217425 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583261217688 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583261217688 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "LAB2_MUX.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/LAB2_MUX.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583261217749 "|LAB2_MUX|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "LAB2_MUX.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/LAB2_MUX.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583261217749 "|LAB2_MUX|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "LAB2_MUX.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/LAB2_MUX.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583261217749 "|LAB2_MUX|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "LAB2_MUX.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/LAB2_MUX.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583261217749 "|LAB2_MUX|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "LAB2_MUX.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/LAB2_MUX.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583261217749 "|LAB2_MUX|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "LAB2_MUX.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/LAB2_MUX.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583261217749 "|LAB2_MUX|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "LAB2_MUX.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/LAB2_MUX.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583261217749 "|LAB2_MUX|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "LAB2_MUX.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/LAB2_MUX.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583261217749 "|LAB2_MUX|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "LAB2_MUX.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/LAB2_MUX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583261217749 "|LAB2_MUX|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "LAB2_MUX.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/LAB2_MUX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583261217749 "|LAB2_MUX|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "LAB2_MUX.v" "" { Text "G:/Semestr 6/SW/Lab 2/Repo/SW_Lab/LAB2_MUX.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583261217749 "|LAB2_MUX|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1583261217749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583261217750 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583261217750 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583261217750 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583261217750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583261217784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 03 19:46:57 2020 " "Processing ended: Tue Mar 03 19:46:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583261217784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583261217784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583261217784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583261217784 ""}
