Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Oct 21 18:51:50 2021
| Host         : YNB running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file lab4_2_timing_summary_routed.rpt -pb lab4_2_timing_summary_routed.pb -rpx lab4_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: cd_display/counter_reg[12]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.053        0.000                      0                  146        0.137        0.000                      0                  146        4.500        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.053        0.000                      0                  146        0.137        0.000                      0                  146        4.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 cur_setting_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curBCD_reg[1][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 1.194ns (25.304%)  route 3.525ns (74.696%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y4           FDPE                                         r  cur_setting_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDPE (Prop_fdpe_C_Q)         0.419     5.578 f  cur_setting_reg[1]/Q
                         net (fo=19, routed)          1.042     6.620    cur_setting[1]
    SLICE_X5Y2           LUT2 (Prop_lut2_I1_O)        0.325     6.945 r  FSM_onehot_state[2]_i_3/O
                         net (fo=6, routed)           1.187     8.132    inop/curBCD_reg[0][0]
    SLICE_X1Y4           LUT6 (Prop_lut6_I0_O)        0.326     8.458 f  inop/curBCD[0][3]_i_3/O
                         net (fo=1, routed)           0.433     8.891    inop/curBCD[0][3]_i_3_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.015 r  inop/curBCD[0][3]_i_1/O
                         net (fo=16, routed)          0.863     9.878    inop_n_18
    SLICE_X2Y2           FDCE                                         r  curBCD_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X2Y2           FDCE                                         r  curBCD_reg[1][0]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y2           FDCE (Setup_fdce_C_CE)      -0.169    14.931    curBCD_reg[1][0]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 cur_setting_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curBCD_reg[2][1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.194ns (25.892%)  route 3.417ns (74.108%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y4           FDPE                                         r  cur_setting_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDPE (Prop_fdpe_C_Q)         0.419     5.578 f  cur_setting_reg[1]/Q
                         net (fo=19, routed)          1.042     6.620    cur_setting[1]
    SLICE_X5Y2           LUT2 (Prop_lut2_I1_O)        0.325     6.945 r  FSM_onehot_state[2]_i_3/O
                         net (fo=6, routed)           1.187     8.132    inop/curBCD_reg[0][0]
    SLICE_X1Y4           LUT6 (Prop_lut6_I0_O)        0.326     8.458 f  inop/curBCD[0][3]_i_3/O
                         net (fo=1, routed)           0.433     8.891    inop/curBCD[0][3]_i_3_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.015 r  inop/curBCD[0][3]_i_1/O
                         net (fo=16, routed)          0.755     9.771    inop_n_18
    SLICE_X1Y1           FDPE                                         r  curBCD_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X1Y1           FDPE                                         r  curBCD_reg[2][1]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y1           FDPE (Setup_fdpe_C_CE)      -0.205    14.895    curBCD_reg[2][1]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 cur_setting_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curBCD_reg[3][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.194ns (25.892%)  route 3.417ns (74.108%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y4           FDPE                                         r  cur_setting_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDPE (Prop_fdpe_C_Q)         0.419     5.578 f  cur_setting_reg[1]/Q
                         net (fo=19, routed)          1.042     6.620    cur_setting[1]
    SLICE_X5Y2           LUT2 (Prop_lut2_I1_O)        0.325     6.945 r  FSM_onehot_state[2]_i_3/O
                         net (fo=6, routed)           1.187     8.132    inop/curBCD_reg[0][0]
    SLICE_X1Y4           LUT6 (Prop_lut6_I0_O)        0.326     8.458 f  inop/curBCD[0][3]_i_3/O
                         net (fo=1, routed)           0.433     8.891    inop/curBCD[0][3]_i_3_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.015 r  inop/curBCD[0][3]_i_1/O
                         net (fo=16, routed)          0.755     9.771    inop_n_18
    SLICE_X0Y1           FDCE                                         r  curBCD_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  curBCD_reg[3][0]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y1           FDCE (Setup_fdce_C_CE)      -0.205    14.895    curBCD_reg[3][0]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 cur_setting_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curBCD_reg[0][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.194ns (25.961%)  route 3.405ns (74.039%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y4           FDPE                                         r  cur_setting_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDPE (Prop_fdpe_C_Q)         0.419     5.578 f  cur_setting_reg[1]/Q
                         net (fo=19, routed)          1.042     6.620    cur_setting[1]
    SLICE_X5Y2           LUT2 (Prop_lut2_I1_O)        0.325     6.945 r  FSM_onehot_state[2]_i_3/O
                         net (fo=6, routed)           1.187     8.132    inop/curBCD_reg[0][0]
    SLICE_X1Y4           LUT6 (Prop_lut6_I0_O)        0.326     8.458 f  inop/curBCD[0][3]_i_3/O
                         net (fo=1, routed)           0.433     8.891    inop/curBCD[0][3]_i_3_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.015 r  inop/curBCD[0][3]_i_1/O
                         net (fo=16, routed)          0.743     9.758    inop_n_18
    SLICE_X1Y2           FDCE                                         r  curBCD_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X1Y2           FDCE                                         r  curBCD_reg[0][2]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y2           FDCE (Setup_fdce_C_CE)      -0.205    14.895    curBCD_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 cur_setting_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curBCD_reg[2][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.194ns (25.961%)  route 3.405ns (74.039%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y4           FDPE                                         r  cur_setting_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDPE (Prop_fdpe_C_Q)         0.419     5.578 f  cur_setting_reg[1]/Q
                         net (fo=19, routed)          1.042     6.620    cur_setting[1]
    SLICE_X5Y2           LUT2 (Prop_lut2_I1_O)        0.325     6.945 r  FSM_onehot_state[2]_i_3/O
                         net (fo=6, routed)           1.187     8.132    inop/curBCD_reg[0][0]
    SLICE_X1Y4           LUT6 (Prop_lut6_I0_O)        0.326     8.458 f  inop/curBCD[0][3]_i_3/O
                         net (fo=1, routed)           0.433     8.891    inop/curBCD[0][3]_i_3_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.015 r  inop/curBCD[0][3]_i_1/O
                         net (fo=16, routed)          0.743     9.758    inop_n_18
    SLICE_X1Y2           FDCE                                         r  curBCD_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X1Y2           FDCE                                         r  curBCD_reg[2][2]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y2           FDCE (Setup_fdce_C_CE)      -0.205    14.895    curBCD_reg[2][2]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.157ns  (required time - arrival time)
  Source:                 cur_setting_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curBCD_reg[1][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.194ns (26.077%)  route 3.385ns (73.923%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y4           FDPE                                         r  cur_setting_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDPE (Prop_fdpe_C_Q)         0.419     5.578 f  cur_setting_reg[1]/Q
                         net (fo=19, routed)          1.042     6.620    cur_setting[1]
    SLICE_X5Y2           LUT2 (Prop_lut2_I1_O)        0.325     6.945 r  FSM_onehot_state[2]_i_3/O
                         net (fo=6, routed)           1.187     8.132    inop/curBCD_reg[0][0]
    SLICE_X1Y4           LUT6 (Prop_lut6_I0_O)        0.326     8.458 f  inop/curBCD[0][3]_i_3/O
                         net (fo=1, routed)           0.433     8.891    inop/curBCD[0][3]_i_3_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.015 r  inop/curBCD[0][3]_i_1/O
                         net (fo=16, routed)          0.723     9.738    inop_n_18
    SLICE_X3Y2           FDCE                                         r  curBCD_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  curBCD_reg[1][2]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y2           FDCE (Setup_fdce_C_CE)      -0.205    14.895    curBCD_reg[1][2]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  5.157    

Slack (MET) :             5.157ns  (required time - arrival time)
  Source:                 cur_setting_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curBCD_reg[1][3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.194ns (26.077%)  route 3.385ns (73.923%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y4           FDPE                                         r  cur_setting_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDPE (Prop_fdpe_C_Q)         0.419     5.578 f  cur_setting_reg[1]/Q
                         net (fo=19, routed)          1.042     6.620    cur_setting[1]
    SLICE_X5Y2           LUT2 (Prop_lut2_I1_O)        0.325     6.945 r  FSM_onehot_state[2]_i_3/O
                         net (fo=6, routed)           1.187     8.132    inop/curBCD_reg[0][0]
    SLICE_X1Y4           LUT6 (Prop_lut6_I0_O)        0.326     8.458 f  inop/curBCD[0][3]_i_3/O
                         net (fo=1, routed)           0.433     8.891    inop/curBCD[0][3]_i_3_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.015 r  inop/curBCD[0][3]_i_1/O
                         net (fo=16, routed)          0.723     9.738    inop_n_18
    SLICE_X3Y2           FDPE                                         r  curBCD_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X3Y2           FDPE                                         r  curBCD_reg[1][3]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y2           FDPE (Setup_fdpe_C_CE)      -0.205    14.895    curBCD_reg[1][3]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  5.157    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 cur_setting_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curBCD_reg[0][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.194ns (26.263%)  route 3.352ns (73.737%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y4           FDPE                                         r  cur_setting_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDPE (Prop_fdpe_C_Q)         0.419     5.578 f  cur_setting_reg[1]/Q
                         net (fo=19, routed)          1.042     6.620    cur_setting[1]
    SLICE_X5Y2           LUT2 (Prop_lut2_I1_O)        0.325     6.945 r  FSM_onehot_state[2]_i_3/O
                         net (fo=6, routed)           1.187     8.132    inop/curBCD_reg[0][0]
    SLICE_X1Y4           LUT6 (Prop_lut6_I0_O)        0.326     8.458 f  inop/curBCD[0][3]_i_3/O
                         net (fo=1, routed)           0.433     8.891    inop/curBCD[0][3]_i_3_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.015 r  inop/curBCD[0][3]_i_1/O
                         net (fo=16, routed)          0.690     9.706    inop_n_18
    SLICE_X5Y2           FDCE                                         r  curBCD_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  curBCD_reg[0][0]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y2           FDCE (Setup_fdce_C_CE)      -0.205    14.879    curBCD_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 cur_setting_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curBCD_reg[0][1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.194ns (26.263%)  route 3.352ns (73.737%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y4           FDPE                                         r  cur_setting_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDPE (Prop_fdpe_C_Q)         0.419     5.578 f  cur_setting_reg[1]/Q
                         net (fo=19, routed)          1.042     6.620    cur_setting[1]
    SLICE_X5Y2           LUT2 (Prop_lut2_I1_O)        0.325     6.945 r  FSM_onehot_state[2]_i_3/O
                         net (fo=6, routed)           1.187     8.132    inop/curBCD_reg[0][0]
    SLICE_X1Y4           LUT6 (Prop_lut6_I0_O)        0.326     8.458 f  inop/curBCD[0][3]_i_3/O
                         net (fo=1, routed)           0.433     8.891    inop/curBCD[0][3]_i_3_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.015 r  inop/curBCD[0][3]_i_1/O
                         net (fo=16, routed)          0.690     9.706    inop_n_18
    SLICE_X5Y2           FDPE                                         r  curBCD_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X5Y2           FDPE                                         r  curBCD_reg[0][1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y2           FDPE (Setup_fdpe_C_CE)      -0.205    14.879    curBCD_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 cur_setting_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curBCD_reg[1][1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.194ns (26.077%)  route 3.385ns (73.923%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y4           FDPE                                         r  cur_setting_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDPE (Prop_fdpe_C_Q)         0.419     5.578 f  cur_setting_reg[1]/Q
                         net (fo=19, routed)          1.042     6.620    cur_setting[1]
    SLICE_X5Y2           LUT2 (Prop_lut2_I1_O)        0.325     6.945 r  FSM_onehot_state[2]_i_3/O
                         net (fo=6, routed)           1.187     8.132    inop/curBCD_reg[0][0]
    SLICE_X1Y4           LUT6 (Prop_lut6_I0_O)        0.326     8.458 f  inop/curBCD[0][3]_i_3/O
                         net (fo=1, routed)           0.433     8.891    inop/curBCD[0][3]_i_3_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.015 r  inop/curBCD[0][3]_i_1/O
                         net (fo=16, routed)          0.723     9.738    inop_n_18
    SLICE_X2Y1           FDPE                                         r  curBCD_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X2Y1           FDPE                                         r  curBCD_reg[1][1]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y1           FDPE (Setup_fdpe_C_CE)      -0.169    14.931    curBCD_reg[1][1]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  5.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 etdb/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etdb/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.642%)  route 0.074ns (34.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.595     1.478    etdb/CLK
    SLICE_X0Y5           FDRE                                         r  etdb/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  etdb/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.074     1.693    etdb/shift_reg[1]
    SLICE_X0Y5           FDRE                                         r  etdb/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.866     1.993    etdb/CLK
    SLICE_X0Y5           FDRE                                         r  etdb/shift_reg_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.078     1.556    etdb/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 indb/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            indb/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.595     1.478    indb/CLK
    SLICE_X0Y6           FDRE                                         r  indb/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  indb/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.115     1.734    indb/shift_reg[0]
    SLICE_X2Y5           FDRE                                         r  indb/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.866     1.993    indb/CLK
    SLICE_X2Y5           FDRE                                         r  indb/shift_reg_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y5           FDRE (Hold_fdre_C_D)         0.060     1.554    indb/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.881%)  route 0.130ns (41.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y4           FDPE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDPE (Prop_fdpe_C_Q)         0.141     1.619 f  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.130     1.749    etop/FSM_onehot_state_reg[2]_2
    SLICE_X1Y4           LUT6 (Prop_lut6_I4_O)        0.045     1.794 r  etop/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    etop_n_2
    SLICE_X1Y4           FDCE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X1Y4           FDCE (Hold_fdce_C_D)         0.091     1.582    FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 curBCD_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curBCD_reg[2][3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.565%)  route 0.149ns (44.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X1Y2           FDCE                                         r  curBCD_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  curBCD_reg[2][2]/Q
                         net (fo=10, routed)          0.149     1.769    inop/curBCD_reg[2][3]_0[2]
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.045     1.814 r  inop/curBCD[2][3]_i_1/O
                         net (fo=1, routed)           0.000     1.814    inop_n_6
    SLICE_X0Y3           FDPE                                         r  curBCD_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y3           FDPE                                         r  curBCD_reg[2][3]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y3           FDPE (Hold_fdpe_C_D)         0.092     1.586    curBCD_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.657%)  route 0.154ns (45.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.154     1.773    etop/FSM_onehot_state_reg[2]_3
    SLICE_X0Y4           LUT6 (Prop_lut6_I5_O)        0.045     1.818 r  etop/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    etop_n_4
    SLICE_X0Y4           FDPE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y4           FDPE                                         r  FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X0Y4           FDPE (Hold_fdpe_C_D)         0.091     1.582    FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.497%)  route 0.155ns (45.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.155     1.774    etop/FSM_onehot_state_reg[2]_3
    SLICE_X0Y4           LUT6 (Prop_lut6_I5_O)        0.045     1.819 r  etop/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    etop_n_3
    SLICE_X0Y4           FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y4           FDCE                                         r  FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X0Y4           FDCE (Hold_fdce_C_D)         0.092     1.583    FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 cddb/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdop/pb_debounced_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.212ns (58.432%)  route 0.151ns (41.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.595     1.478    cddb/CLK
    SLICE_X2Y5           FDRE                                         r  cddb/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  cddb/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.151     1.793    cddb/shift_reg[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.048     1.841 r  cddb/pb_debounced/O
                         net (fo=1, routed)           0.000     1.841    cdop/count_down_db
    SLICE_X0Y5           FDRE                                         r  cdop/pb_debounced_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.866     1.993    cdop/CLK
    SLICE_X0Y5           FDRE                                         r  cdop/pb_debounced_delay_reg/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.107     1.601    cdop/pb_debounced_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 cd_display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd_display/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.274ns (71.695%)  route 0.108ns (28.305%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.477    cd_display/CLK
    SLICE_X6Y0           FDRE                                         r  cd_display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  cd_display/counter_reg[2]/Q
                         net (fo=1, routed)           0.108     1.749    cd_display/counter_reg_n_0_[2]
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.859 r  cd_display/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    cd_display/counter_reg[0]_i_1_n_5
    SLICE_X6Y0           FDRE                                         r  cd_display/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.865     1.992    cd_display/CLK
    SLICE_X6Y0           FDRE                                         r  cd_display/counter_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X6Y0           FDRE (Hold_fdre_C_D)         0.134     1.611    cd_display/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 cd_display/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd_display/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.275ns (71.769%)  route 0.108ns (28.231%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.477    cd_display/CLK
    SLICE_X6Y0           FDRE                                         r  cd_display/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  cd_display/counter_reg[1]/Q
                         net (fo=1, routed)           0.108     1.749    cd_display/counter_reg_n_0_[1]
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.860 r  cd_display/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.860    cd_display/counter_reg[0]_i_1_n_6
    SLICE_X6Y0           FDRE                                         r  cd_display/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.865     1.992    cd_display/CLK
    SLICE_X6Y0           FDRE                                         r  cd_display/counter_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X6Y0           FDRE (Hold_fdre_C_D)         0.134     1.611    cd_display/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 cddb/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdop/pb_1pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.086%)  route 0.151ns (41.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.595     1.478    cddb/CLK
    SLICE_X2Y5           FDRE                                         r  cddb/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  cddb/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.151     1.793    cddb/shift_reg[1]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.045     1.838 r  cddb/pb_1pulse_i_1__1/O
                         net (fo=1, routed)           0.000     1.838    cdop/pb_1pulse_reg_1
    SLICE_X0Y5           FDRE                                         r  cdop/pb_1pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.866     1.993    cdop/CLK
    SLICE_X0Y5           FDRE                                         r  cdop/pb_1pulse_reg/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.091     1.585    cdop/pb_1pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y4     cd100/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y4     cd100/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y4     cd100/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y4     cd100/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y5     cd100/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y5     cd100/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     cd100/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y4     cd100/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y4     cd100/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y4     cd100/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y5     cd100/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y5     cd100/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y5     cd100/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y5     cd100/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y6     cd100/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y6     cd100/counter_reg[18]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     cddb/shift_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     cddb/shift_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     cddb/shift_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     cdop/pb_1pulse_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     cdop/pb_debounced_delay_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     cnt_down_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     curBCD_reg[0][2]/C



