--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Mod5_D.twx Mod5_D.ncd -o Mod5_D.twr Mod5_D.pcf -ucf
Mod5_D.ucf

Design file:              Mod5_D.ncd
Physical constraint file: Mod5_D.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CK             |bA             |   17.214|
CK             |bB             |   17.536|
CK             |bC             |   17.401|
CK             |bD             |   17.114|
CK             |bE             |   17.322|
CK             |bF             |   17.030|
CK             |bG             |   15.777|
CLR            |bA             |   15.081|
CLR            |bB             |   15.403|
CLR            |bC             |   15.268|
CLR            |bD             |   14.981|
CLR            |bE             |   15.189|
CLR            |bF             |   14.897|
CLR            |bG             |   13.644|
SET            |bA             |   17.252|
SET            |bB             |   17.574|
SET            |bC             |   17.439|
SET            |bD             |   17.152|
SET            |bE             |   17.360|
SET            |bF             |   17.068|
SET            |bG             |   15.815|
---------------+---------------+---------+


Analysis completed Wed Dec 01 11:31:21 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



