INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.srcs/sources_1/ip/blk_mem_ROM/sim/blk_mem_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.srcs/sources_1/ip/blk_mem_RAM/sim/blk_mem_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.srcs/sources_1/new/microprocessor_final.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microprocessor_final
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.srcs/sim_1/new/microprocessor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microprocessor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
