{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727798294126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727798294126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  1 12:58:14 2024 " "Processing started: Tue Oct  1 12:58:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727798294126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727798294126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off b -c b " "Command: quartus_map --read_settings_files=on --write_settings_files=off b -c b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727798294126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727798294527 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727798294527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainsystem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mainsystem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainSystem-Behaviour " "Found design unit 1: MainSystem-Behaviour" {  } { { "MainSystem.vhdl" "" { Text "C:/Users/15645380/Desktop/b/MainSystem.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727798302271 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainSystem " "Found entity 1: MainSystem" {  } { { "MainSystem.vhdl" "" { Text "C:/Users/15645380/Desktop/b/MainSystem.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727798302271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727798302271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-Behaviour " "Found design unit 1: contador-Behaviour" {  } { { "contador.vhdl" "" { Text "C:/Users/15645380/Desktop/b/contador.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727798302272 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhdl" "" { Text "C:/Users/15645380/Desktop/b/contador.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727798302272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727798302272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-Behaviour " "Found design unit 1: shifter-Behaviour" {  } { { "shifter.vhdl" "" { Text "C:/Users/15645380/Desktop/b/shifter.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727798302274 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhdl" "" { Text "C:/Users/15645380/Desktop/b/shifter.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727798302274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727798302274 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MainSystem " "Elaborating entity \"MainSystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727798302303 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable MainSystem.vhdl(134) " "VHDL Process Statement warning at MainSystem.vhdl(134): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MainSystem.vhdl" "" { Text "C:/Users/15645380/Desktop/b/MainSystem.vhdl" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727798302305 "|MainSystem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shift " "Elaborating entity \"shifter\" for hierarchy \"shifter:shift\"" {  } { { "MainSystem.vhdl" "shift" { Text "C:/Users/15645380/Desktop/b/MainSystem.vhdl" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727798302317 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input shifter.vhdl(21) " "VHDL Process Statement warning at shifter.vhdl(21): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shifter.vhdl" "" { Text "C:/Users/15645380/Desktop/b/shifter.vhdl" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727798302318 "|MainSystem|shifter:shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:counter05 " "Elaborating entity \"contador\" for hierarchy \"contador:counter05\"" {  } { { "MainSystem.vhdl" "counter05" { Text "C:/Users/15645380/Desktop/b/MainSystem.vhdl" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727798302319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:counter15 " "Elaborating entity \"contador\" for hierarchy \"contador:counter15\"" {  } { { "MainSystem.vhdl" "counter15" { Text "C:/Users/15645380/Desktop/b/MainSystem.vhdl" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727798302320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:counter_low " "Elaborating entity \"contador\" for hierarchy \"contador:counter_low\"" {  } { { "MainSystem.vhdl" "counter_low" { Text "C:/Users/15645380/Desktop/b/MainSystem.vhdl" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727798302323 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "start start~_emulated start~1 " "Register \"start\" is converted into an equivalent circuit using register \"start~_emulated\" and latch \"start~1\"" {  } { { "MainSystem.vhdl" "" { Text "C:/Users/15645380/Desktop/b/MainSystem.vhdl" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727798302752 "|MainSystem|start"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shifter:shift\|aux\[3\] shifter:shift\|aux\[3\]~_emulated shifter:shift\|aux\[3\]~1 " "Register \"shifter:shift\|aux\[3\]\" is converted into an equivalent circuit using register \"shifter:shift\|aux\[3\]~_emulated\" and latch \"shifter:shift\|aux\[3\]~1\"" {  } { { "shifter.vhdl" "" { Text "C:/Users/15645380/Desktop/b/shifter.vhdl" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727798302752 "|MainSystem|shifter:shift|aux[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shifter:shift\|aux\[2\] shifter:shift\|aux\[2\]~_emulated shifter:shift\|aux\[2\]~5 " "Register \"shifter:shift\|aux\[2\]\" is converted into an equivalent circuit using register \"shifter:shift\|aux\[2\]~_emulated\" and latch \"shifter:shift\|aux\[2\]~5\"" {  } { { "shifter.vhdl" "" { Text "C:/Users/15645380/Desktop/b/shifter.vhdl" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727798302752 "|MainSystem|shifter:shift|aux[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shifter:shift\|aux\[1\] shifter:shift\|aux\[1\]~_emulated shifter:shift\|aux\[1\]~9 " "Register \"shifter:shift\|aux\[1\]\" is converted into an equivalent circuit using register \"shifter:shift\|aux\[1\]~_emulated\" and latch \"shifter:shift\|aux\[1\]~9\"" {  } { { "shifter.vhdl" "" { Text "C:/Users/15645380/Desktop/b/shifter.vhdl" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727798302752 "|MainSystem|shifter:shift|aux[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1727798302752 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727798302887 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reset_counter_low High " "Register reset_counter_low will power up to High" {  } { { "MainSystem.vhdl" "" { Text "C:/Users/15645380/Desktop/b/MainSystem.vhdl" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1727798303006 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reset_counter05 High " "Register reset_counter05 will power up to High" {  } { { "MainSystem.vhdl" "" { Text "C:/Users/15645380/Desktop/b/MainSystem.vhdl" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1727798303006 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reset_counter15 High " "Register reset_counter15 will power up to High" {  } { { "MainSystem.vhdl" "" { Text "C:/Users/15645380/Desktop/b/MainSystem.vhdl" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1727798303006 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1727798303006 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727798303198 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727798303198 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "164 " "Implemented 164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727798303243 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727798303243 ""} { "Info" "ICUT_CUT_TM_LCELLS" "157 " "Implemented 157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727798303243 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727798303243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727798303270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  1 12:58:23 2024 " "Processing ended: Tue Oct  1 12:58:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727798303270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727798303270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727798303270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727798303270 ""}
