Command: /home/runner/./simv +TEST=spi_addr_high_test +ntb_random_seed=1234 +vcs+lic+wait -cm line+tgl+cond+fsm+branch+assert -cm_dir cov_runs/spi_addr_high_test_iter1_seed1234.vdb -l sim_spi_addr_high_test_iter1_seed1234.log
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03-SP2_Full64; Runtime version U-2023.03-SP2_Full64;  Dec  5 03:31 2025
[2746000][SB] Flash select mismatch: expected 1 got 0 ( READ cmd=0x0b addr=0xffffff len=4 from=main)
[2746000][SB] Read data mismatch @0 exp=00 got=ff addr=0xffffff
[2746000][SB] Read data mismatch @1 exp=ff got=00 addr=0xffffff
[2746000][SB] Read data mismatch @2 exp=fe got=01 addr=0xffffff
[2746000][SB] Read data mismatch @3 exp=fd got=02 addr=0xffffff
==== TEST spi_addr_high_test FAILED: 5 errors (SB=5, TEST=0) ====
$finish called from file "testbench.sv", line 104.
$finish at simulation time              3751000

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3751000 ps
CPU Time:      0.470 seconds;       Data structure size:   0.1Mb
Fri Dec  5 03:31:32 2025
