{"vcs1":{"timestamp_begin":1731773270.722480408, "rt":1.87, "ut":0.41, "st":0.26}}
{"vcselab":{"timestamp_begin":1731773272.674234868, "rt":1.71, "ut":0.31, "st":0.16}}
{"link":{"timestamp_begin":1731773274.455453743, "rt":0.39, "ut":0.15, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731773270.052611648}
{"VCS_COMP_START_TIME": 1731773270.052611648}
{"VCS_COMP_END_TIME": 1731773276.691240664}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333884}}
{"stitch_vcselab": {"peak_mem": 223432}}
