Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon May 26 20:04:47 2025
| Host         : c011-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ball_toplevel_timing_summary_routed.rpt -pb ball_toplevel_timing_summary_routed.pb -rpx ball_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : ball_toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  167         
SYNTH-10   Warning           Wide multiplier              6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (167)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (272)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (167)
--------------------------
 There are 167 register/latch pins with no clock driven by root clock pin: clocking/system_clk_tog_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (272)
--------------------------------------------------
 There are 272 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.157        0.000                      0                    2        0.440        0.000                      0                    2        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.157        0.000                      0                    2        0.440        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.157ns  (required time - arrival time)
  Source:                 clocking/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocking/system_clk_divider_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.580ns (31.582%)  route 1.256ns (68.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ext_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565     5.086    clocking/ext_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clocking/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clocking/system_clk_divider_counter_reg[0]/Q
                         net (fo=2, routed)           1.256     6.799    clocking/system_clk_divider_counter
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  clocking/system_clk_divider_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.923    clocking/p_0_in
    SLICE_X36Y46         FDRE                                         r  clocking/system_clk_divider_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ext_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    14.786    clocking/ext_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clocking/system_clk_divider_counter_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    clocking/system_clk_divider_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                  8.157    

Slack (MET) :             8.175ns  (required time - arrival time)
  Source:                 clocking/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocking/system_clk_tog_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.608ns (32.609%)  route 1.256ns (67.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ext_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565     5.086    clocking/ext_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clocking/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clocking/system_clk_divider_counter_reg[0]/Q
                         net (fo=2, routed)           1.256     6.799    clocking/system_clk_divider_counter
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152     6.951 r  clocking/system_clk_tog_i_1/O
                         net (fo=1, routed)           0.000     6.951    clocking/system_clk_tog_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clocking/system_clk_tog_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ext_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    14.786    clocking/ext_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clocking/system_clk_tog_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    15.126    clocking/system_clk_tog_reg
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.951    
  -------------------------------------------------------------------
                         slack                                  8.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 clocking/system_clk_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocking/system_clk_tog_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.228ns (41.713%)  route 0.319ns (58.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ext_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     1.446    clocking/ext_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clocking/system_clk_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  clocking/system_clk_tog_reg/Q
                         net (fo=2, routed)           0.319     1.893    clocking/I
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.993 r  clocking/system_clk_tog_i_1/O
                         net (fo=1, routed)           0.000     1.993    clocking/system_clk_tog_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clocking/system_clk_tog_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ext_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     1.959    clocking/ext_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clocking/system_clk_tog_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    clocking/system_clk_tog_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 clocking/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocking/system_clk_divider_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.860%)  route 0.458ns (71.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ext_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     1.446    clocking/ext_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clocking/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clocking/system_clk_divider_counter_reg[0]/Q
                         net (fo=2, routed)           0.458     2.046    clocking/system_clk_divider_counter
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.091 r  clocking/system_clk_divider_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.091    clocking/p_0_in
    SLICE_X36Y46         FDRE                                         r  clocking/system_clk_divider_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ext_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     1.959    clocking/ext_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clocking/system_clk_divider_counter_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clocking/system_clk_divider_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.553    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ext_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  ext_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clocking/system_clk_divider_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clocking/system_clk_tog_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clocking/system_clk_divider_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clocking/system_clk_divider_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clocking/system_clk_tog_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clocking/system_clk_tog_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clocking/system_clk_divider_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clocking/system_clk_divider_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clocking/system_clk_tog_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clocking/system_clk_tog_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           286 Endpoints
Min Delay           286 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_pattern_maker/row_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_pattern_maker/dist_sq_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.337ns  (logic 9.501ns (71.240%)  route 3.836ns (28.760%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 FDRE=1 LUT2=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE                         0.000     0.000 r  vga_pattern_maker/row_int_reg[0]/C
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_pattern_maker/row_int_reg[0]/Q
                         net (fo=2, routed)           0.812     1.330    vga_pattern_maker/row_int[0]
    SLICE_X10Y7          LUT2 (Prop_lut2_I0_O)        0.124     1.454 r  vga_pattern_maker/dist_sq2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.454    vga_pattern_maker/dist_sq2_carry__2_i_4_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.967 r  vga_pattern_maker/dist_sq2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.967    vga_pattern_maker/dist_sq2_carry__2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.084 r  vga_pattern_maker/dist_sq2_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     2.084    vga_pattern_maker/dist_sq2_carry__0__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.323 r  vga_pattern_maker/dist_sq2_carry__1__0/O[2]
                         net (fo=64, routed)          0.891     3.214    vga_pattern_maker/dist_sq2[31]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213     7.427 r  vga_pattern_maker/dist_sq1__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.429    vga_pattern_maker/dist_sq1__3_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.947 r  vga_pattern_maker/dist_sq1__4/P[0]
                         net (fo=2, routed)           1.024     9.970    vga_pattern_maker/dist_sq1__4_n_105
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124    10.094 r  vga_pattern_maker/dist_sq1__44_carry_i_3/O
                         net (fo=1, routed)           0.000    10.094    vga_pattern_maker/dist_sq1__44_carry_i_3_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.627 r  vga_pattern_maker/dist_sq1__44_carry/CO[3]
                         net (fo=1, routed)           0.000    10.627    vga_pattern_maker/dist_sq1__44_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.950 r  vga_pattern_maker/dist_sq1__44_carry__0/O[1]
                         net (fo=2, routed)           1.107    12.058    vga_pattern_maker/dist_sq1__44_carry__0_n_6
    SLICE_X12Y7          LUT2 (Prop_lut2_I0_O)        0.306    12.364 r  vga_pattern_maker/dist_sq0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.364    vga_pattern_maker/dist_sq0_carry__4_i_3_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.897 r  vga_pattern_maker/dist_sq0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.897    vga_pattern_maker/dist_sq0_carry__4_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.014 r  vga_pattern_maker/dist_sq0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.014    vga_pattern_maker/dist_sq0_carry__5_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.337 r  vga_pattern_maker/dist_sq0_carry__6/O[1]
                         net (fo=1, routed)           0.000    13.337    vga_pattern_maker/dist_sq0_carry__6_n_6
    SLICE_X12Y9          FDRE                                         r  vga_pattern_maker/dist_sq_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_pattern_maker/row_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_pattern_maker/dist_sq_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.329ns  (logic 9.493ns (71.223%)  route 3.836ns (28.777%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 FDRE=1 LUT2=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE                         0.000     0.000 r  vga_pattern_maker/row_int_reg[0]/C
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_pattern_maker/row_int_reg[0]/Q
                         net (fo=2, routed)           0.812     1.330    vga_pattern_maker/row_int[0]
    SLICE_X10Y7          LUT2 (Prop_lut2_I0_O)        0.124     1.454 r  vga_pattern_maker/dist_sq2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.454    vga_pattern_maker/dist_sq2_carry__2_i_4_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.967 r  vga_pattern_maker/dist_sq2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.967    vga_pattern_maker/dist_sq2_carry__2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.084 r  vga_pattern_maker/dist_sq2_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     2.084    vga_pattern_maker/dist_sq2_carry__0__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.323 r  vga_pattern_maker/dist_sq2_carry__1__0/O[2]
                         net (fo=64, routed)          0.891     3.214    vga_pattern_maker/dist_sq2[31]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213     7.427 r  vga_pattern_maker/dist_sq1__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.429    vga_pattern_maker/dist_sq1__3_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.947 r  vga_pattern_maker/dist_sq1__4/P[0]
                         net (fo=2, routed)           1.024     9.970    vga_pattern_maker/dist_sq1__4_n_105
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124    10.094 r  vga_pattern_maker/dist_sq1__44_carry_i_3/O
                         net (fo=1, routed)           0.000    10.094    vga_pattern_maker/dist_sq1__44_carry_i_3_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.627 r  vga_pattern_maker/dist_sq1__44_carry/CO[3]
                         net (fo=1, routed)           0.000    10.627    vga_pattern_maker/dist_sq1__44_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.950 r  vga_pattern_maker/dist_sq1__44_carry__0/O[1]
                         net (fo=2, routed)           1.107    12.058    vga_pattern_maker/dist_sq1__44_carry__0_n_6
    SLICE_X12Y7          LUT2 (Prop_lut2_I0_O)        0.306    12.364 r  vga_pattern_maker/dist_sq0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.364    vga_pattern_maker/dist_sq0_carry__4_i_3_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.897 r  vga_pattern_maker/dist_sq0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.897    vga_pattern_maker/dist_sq0_carry__4_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.014 r  vga_pattern_maker/dist_sq0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.014    vga_pattern_maker/dist_sq0_carry__5_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.329 r  vga_pattern_maker/dist_sq0_carry__6/O[3]
                         net (fo=1, routed)           0.000    13.329    vga_pattern_maker/dist_sq0_carry__6_n_4
    SLICE_X12Y9          FDRE                                         r  vga_pattern_maker/dist_sq_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_pattern_maker/row_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_pattern_maker/dist_sq_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.253ns  (logic 9.417ns (71.058%)  route 3.836ns (28.942%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 FDRE=1 LUT2=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE                         0.000     0.000 r  vga_pattern_maker/row_int_reg[0]/C
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_pattern_maker/row_int_reg[0]/Q
                         net (fo=2, routed)           0.812     1.330    vga_pattern_maker/row_int[0]
    SLICE_X10Y7          LUT2 (Prop_lut2_I0_O)        0.124     1.454 r  vga_pattern_maker/dist_sq2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.454    vga_pattern_maker/dist_sq2_carry__2_i_4_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.967 r  vga_pattern_maker/dist_sq2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.967    vga_pattern_maker/dist_sq2_carry__2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.084 r  vga_pattern_maker/dist_sq2_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     2.084    vga_pattern_maker/dist_sq2_carry__0__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.323 r  vga_pattern_maker/dist_sq2_carry__1__0/O[2]
                         net (fo=64, routed)          0.891     3.214    vga_pattern_maker/dist_sq2[31]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213     7.427 r  vga_pattern_maker/dist_sq1__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.429    vga_pattern_maker/dist_sq1__3_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.947 r  vga_pattern_maker/dist_sq1__4/P[0]
                         net (fo=2, routed)           1.024     9.970    vga_pattern_maker/dist_sq1__4_n_105
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124    10.094 r  vga_pattern_maker/dist_sq1__44_carry_i_3/O
                         net (fo=1, routed)           0.000    10.094    vga_pattern_maker/dist_sq1__44_carry_i_3_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.627 r  vga_pattern_maker/dist_sq1__44_carry/CO[3]
                         net (fo=1, routed)           0.000    10.627    vga_pattern_maker/dist_sq1__44_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.950 r  vga_pattern_maker/dist_sq1__44_carry__0/O[1]
                         net (fo=2, routed)           1.107    12.058    vga_pattern_maker/dist_sq1__44_carry__0_n_6
    SLICE_X12Y7          LUT2 (Prop_lut2_I0_O)        0.306    12.364 r  vga_pattern_maker/dist_sq0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.364    vga_pattern_maker/dist_sq0_carry__4_i_3_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.897 r  vga_pattern_maker/dist_sq0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.897    vga_pattern_maker/dist_sq0_carry__4_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.014 r  vga_pattern_maker/dist_sq0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.014    vga_pattern_maker/dist_sq0_carry__5_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.253 r  vga_pattern_maker/dist_sq0_carry__6/O[2]
                         net (fo=1, routed)           0.000    13.253    vga_pattern_maker/dist_sq0_carry__6_n_5
    SLICE_X12Y9          FDRE                                         r  vga_pattern_maker/dist_sq_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_pattern_maker/row_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_pattern_maker/dist_sq_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.233ns  (logic 9.397ns (71.014%)  route 3.836ns (28.986%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 FDRE=1 LUT2=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE                         0.000     0.000 r  vga_pattern_maker/row_int_reg[0]/C
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_pattern_maker/row_int_reg[0]/Q
                         net (fo=2, routed)           0.812     1.330    vga_pattern_maker/row_int[0]
    SLICE_X10Y7          LUT2 (Prop_lut2_I0_O)        0.124     1.454 r  vga_pattern_maker/dist_sq2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.454    vga_pattern_maker/dist_sq2_carry__2_i_4_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.967 r  vga_pattern_maker/dist_sq2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.967    vga_pattern_maker/dist_sq2_carry__2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.084 r  vga_pattern_maker/dist_sq2_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     2.084    vga_pattern_maker/dist_sq2_carry__0__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.323 r  vga_pattern_maker/dist_sq2_carry__1__0/O[2]
                         net (fo=64, routed)          0.891     3.214    vga_pattern_maker/dist_sq2[31]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213     7.427 r  vga_pattern_maker/dist_sq1__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.429    vga_pattern_maker/dist_sq1__3_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.947 r  vga_pattern_maker/dist_sq1__4/P[0]
                         net (fo=2, routed)           1.024     9.970    vga_pattern_maker/dist_sq1__4_n_105
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124    10.094 r  vga_pattern_maker/dist_sq1__44_carry_i_3/O
                         net (fo=1, routed)           0.000    10.094    vga_pattern_maker/dist_sq1__44_carry_i_3_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.627 r  vga_pattern_maker/dist_sq1__44_carry/CO[3]
                         net (fo=1, routed)           0.000    10.627    vga_pattern_maker/dist_sq1__44_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.950 r  vga_pattern_maker/dist_sq1__44_carry__0/O[1]
                         net (fo=2, routed)           1.107    12.058    vga_pattern_maker/dist_sq1__44_carry__0_n_6
    SLICE_X12Y7          LUT2 (Prop_lut2_I0_O)        0.306    12.364 r  vga_pattern_maker/dist_sq0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.364    vga_pattern_maker/dist_sq0_carry__4_i_3_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.897 r  vga_pattern_maker/dist_sq0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.897    vga_pattern_maker/dist_sq0_carry__4_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.014 r  vga_pattern_maker/dist_sq0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.014    vga_pattern_maker/dist_sq0_carry__5_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.233 r  vga_pattern_maker/dist_sq0_carry__6/O[0]
                         net (fo=1, routed)           0.000    13.233    vga_pattern_maker/dist_sq0_carry__6_n_7
    SLICE_X12Y9          FDRE                                         r  vga_pattern_maker/dist_sq_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_pattern_maker/row_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_pattern_maker/dist_sq_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.220ns  (logic 9.384ns (70.985%)  route 3.836ns (29.015%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 FDRE=1 LUT2=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE                         0.000     0.000 r  vga_pattern_maker/row_int_reg[0]/C
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_pattern_maker/row_int_reg[0]/Q
                         net (fo=2, routed)           0.812     1.330    vga_pattern_maker/row_int[0]
    SLICE_X10Y7          LUT2 (Prop_lut2_I0_O)        0.124     1.454 r  vga_pattern_maker/dist_sq2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.454    vga_pattern_maker/dist_sq2_carry__2_i_4_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.967 r  vga_pattern_maker/dist_sq2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.967    vga_pattern_maker/dist_sq2_carry__2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.084 r  vga_pattern_maker/dist_sq2_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     2.084    vga_pattern_maker/dist_sq2_carry__0__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.323 r  vga_pattern_maker/dist_sq2_carry__1__0/O[2]
                         net (fo=64, routed)          0.891     3.214    vga_pattern_maker/dist_sq2[31]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213     7.427 r  vga_pattern_maker/dist_sq1__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.429    vga_pattern_maker/dist_sq1__3_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.947 r  vga_pattern_maker/dist_sq1__4/P[0]
                         net (fo=2, routed)           1.024     9.970    vga_pattern_maker/dist_sq1__4_n_105
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124    10.094 r  vga_pattern_maker/dist_sq1__44_carry_i_3/O
                         net (fo=1, routed)           0.000    10.094    vga_pattern_maker/dist_sq1__44_carry_i_3_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.627 r  vga_pattern_maker/dist_sq1__44_carry/CO[3]
                         net (fo=1, routed)           0.000    10.627    vga_pattern_maker/dist_sq1__44_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.950 r  vga_pattern_maker/dist_sq1__44_carry__0/O[1]
                         net (fo=2, routed)           1.107    12.058    vga_pattern_maker/dist_sq1__44_carry__0_n_6
    SLICE_X12Y7          LUT2 (Prop_lut2_I0_O)        0.306    12.364 r  vga_pattern_maker/dist_sq0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.364    vga_pattern_maker/dist_sq0_carry__4_i_3_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.897 r  vga_pattern_maker/dist_sq0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.897    vga_pattern_maker/dist_sq0_carry__4_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.220 r  vga_pattern_maker/dist_sq0_carry__5/O[1]
                         net (fo=1, routed)           0.000    13.220    vga_pattern_maker/dist_sq0_carry__5_n_6
    SLICE_X12Y8          FDRE                                         r  vga_pattern_maker/dist_sq_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_pattern_maker/row_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_pattern_maker/dist_sq_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.212ns  (logic 9.376ns (70.968%)  route 3.836ns (29.032%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 FDRE=1 LUT2=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE                         0.000     0.000 r  vga_pattern_maker/row_int_reg[0]/C
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_pattern_maker/row_int_reg[0]/Q
                         net (fo=2, routed)           0.812     1.330    vga_pattern_maker/row_int[0]
    SLICE_X10Y7          LUT2 (Prop_lut2_I0_O)        0.124     1.454 r  vga_pattern_maker/dist_sq2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.454    vga_pattern_maker/dist_sq2_carry__2_i_4_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.967 r  vga_pattern_maker/dist_sq2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.967    vga_pattern_maker/dist_sq2_carry__2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.084 r  vga_pattern_maker/dist_sq2_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     2.084    vga_pattern_maker/dist_sq2_carry__0__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.323 r  vga_pattern_maker/dist_sq2_carry__1__0/O[2]
                         net (fo=64, routed)          0.891     3.214    vga_pattern_maker/dist_sq2[31]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213     7.427 r  vga_pattern_maker/dist_sq1__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.429    vga_pattern_maker/dist_sq1__3_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.947 r  vga_pattern_maker/dist_sq1__4/P[0]
                         net (fo=2, routed)           1.024     9.970    vga_pattern_maker/dist_sq1__4_n_105
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124    10.094 r  vga_pattern_maker/dist_sq1__44_carry_i_3/O
                         net (fo=1, routed)           0.000    10.094    vga_pattern_maker/dist_sq1__44_carry_i_3_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.627 r  vga_pattern_maker/dist_sq1__44_carry/CO[3]
                         net (fo=1, routed)           0.000    10.627    vga_pattern_maker/dist_sq1__44_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.950 r  vga_pattern_maker/dist_sq1__44_carry__0/O[1]
                         net (fo=2, routed)           1.107    12.058    vga_pattern_maker/dist_sq1__44_carry__0_n_6
    SLICE_X12Y7          LUT2 (Prop_lut2_I0_O)        0.306    12.364 r  vga_pattern_maker/dist_sq0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.364    vga_pattern_maker/dist_sq0_carry__4_i_3_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.897 r  vga_pattern_maker/dist_sq0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.897    vga_pattern_maker/dist_sq0_carry__4_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.212 r  vga_pattern_maker/dist_sq0_carry__5/O[3]
                         net (fo=1, routed)           0.000    13.212    vga_pattern_maker/dist_sq0_carry__5_n_4
    SLICE_X12Y8          FDRE                                         r  vga_pattern_maker/dist_sq_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_pattern_maker/row_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_pattern_maker/dist_sq_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.136ns  (logic 9.300ns (70.800%)  route 3.836ns (29.200%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 FDRE=1 LUT2=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE                         0.000     0.000 r  vga_pattern_maker/row_int_reg[0]/C
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_pattern_maker/row_int_reg[0]/Q
                         net (fo=2, routed)           0.812     1.330    vga_pattern_maker/row_int[0]
    SLICE_X10Y7          LUT2 (Prop_lut2_I0_O)        0.124     1.454 r  vga_pattern_maker/dist_sq2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.454    vga_pattern_maker/dist_sq2_carry__2_i_4_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.967 r  vga_pattern_maker/dist_sq2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.967    vga_pattern_maker/dist_sq2_carry__2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.084 r  vga_pattern_maker/dist_sq2_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     2.084    vga_pattern_maker/dist_sq2_carry__0__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.323 r  vga_pattern_maker/dist_sq2_carry__1__0/O[2]
                         net (fo=64, routed)          0.891     3.214    vga_pattern_maker/dist_sq2[31]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213     7.427 r  vga_pattern_maker/dist_sq1__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.429    vga_pattern_maker/dist_sq1__3_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.947 r  vga_pattern_maker/dist_sq1__4/P[0]
                         net (fo=2, routed)           1.024     9.970    vga_pattern_maker/dist_sq1__4_n_105
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124    10.094 r  vga_pattern_maker/dist_sq1__44_carry_i_3/O
                         net (fo=1, routed)           0.000    10.094    vga_pattern_maker/dist_sq1__44_carry_i_3_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.627 r  vga_pattern_maker/dist_sq1__44_carry/CO[3]
                         net (fo=1, routed)           0.000    10.627    vga_pattern_maker/dist_sq1__44_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.950 r  vga_pattern_maker/dist_sq1__44_carry__0/O[1]
                         net (fo=2, routed)           1.107    12.058    vga_pattern_maker/dist_sq1__44_carry__0_n_6
    SLICE_X12Y7          LUT2 (Prop_lut2_I0_O)        0.306    12.364 r  vga_pattern_maker/dist_sq0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.364    vga_pattern_maker/dist_sq0_carry__4_i_3_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.897 r  vga_pattern_maker/dist_sq0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.897    vga_pattern_maker/dist_sq0_carry__4_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.136 r  vga_pattern_maker/dist_sq0_carry__5/O[2]
                         net (fo=1, routed)           0.000    13.136    vga_pattern_maker/dist_sq0_carry__5_n_5
    SLICE_X12Y8          FDRE                                         r  vga_pattern_maker/dist_sq_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_pattern_maker/row_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_pattern_maker/dist_sq_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.116ns  (logic 9.280ns (70.755%)  route 3.836ns (29.245%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 FDRE=1 LUT2=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE                         0.000     0.000 r  vga_pattern_maker/row_int_reg[0]/C
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_pattern_maker/row_int_reg[0]/Q
                         net (fo=2, routed)           0.812     1.330    vga_pattern_maker/row_int[0]
    SLICE_X10Y7          LUT2 (Prop_lut2_I0_O)        0.124     1.454 r  vga_pattern_maker/dist_sq2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.454    vga_pattern_maker/dist_sq2_carry__2_i_4_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.967 r  vga_pattern_maker/dist_sq2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.967    vga_pattern_maker/dist_sq2_carry__2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.084 r  vga_pattern_maker/dist_sq2_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     2.084    vga_pattern_maker/dist_sq2_carry__0__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.323 r  vga_pattern_maker/dist_sq2_carry__1__0/O[2]
                         net (fo=64, routed)          0.891     3.214    vga_pattern_maker/dist_sq2[31]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213     7.427 r  vga_pattern_maker/dist_sq1__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.429    vga_pattern_maker/dist_sq1__3_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.947 r  vga_pattern_maker/dist_sq1__4/P[0]
                         net (fo=2, routed)           1.024     9.970    vga_pattern_maker/dist_sq1__4_n_105
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124    10.094 r  vga_pattern_maker/dist_sq1__44_carry_i_3/O
                         net (fo=1, routed)           0.000    10.094    vga_pattern_maker/dist_sq1__44_carry_i_3_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.627 r  vga_pattern_maker/dist_sq1__44_carry/CO[3]
                         net (fo=1, routed)           0.000    10.627    vga_pattern_maker/dist_sq1__44_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.950 r  vga_pattern_maker/dist_sq1__44_carry__0/O[1]
                         net (fo=2, routed)           1.107    12.058    vga_pattern_maker/dist_sq1__44_carry__0_n_6
    SLICE_X12Y7          LUT2 (Prop_lut2_I0_O)        0.306    12.364 r  vga_pattern_maker/dist_sq0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.364    vga_pattern_maker/dist_sq0_carry__4_i_3_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.897 r  vga_pattern_maker/dist_sq0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.897    vga_pattern_maker/dist_sq0_carry__4_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.116 r  vga_pattern_maker/dist_sq0_carry__5/O[0]
                         net (fo=1, routed)           0.000    13.116    vga_pattern_maker/dist_sq0_carry__5_n_7
    SLICE_X12Y8          FDRE                                         r  vga_pattern_maker/dist_sq_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_pattern_maker/row_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_pattern_maker/dist_sq_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.007ns  (logic 9.171ns (70.510%)  route 3.836ns (29.490%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE                         0.000     0.000 r  vga_pattern_maker/row_int_reg[0]/C
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_pattern_maker/row_int_reg[0]/Q
                         net (fo=2, routed)           0.812     1.330    vga_pattern_maker/row_int[0]
    SLICE_X10Y7          LUT2 (Prop_lut2_I0_O)        0.124     1.454 r  vga_pattern_maker/dist_sq2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.454    vga_pattern_maker/dist_sq2_carry__2_i_4_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.967 r  vga_pattern_maker/dist_sq2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.967    vga_pattern_maker/dist_sq2_carry__2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.084 r  vga_pattern_maker/dist_sq2_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     2.084    vga_pattern_maker/dist_sq2_carry__0__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.323 r  vga_pattern_maker/dist_sq2_carry__1__0/O[2]
                         net (fo=64, routed)          0.891     3.214    vga_pattern_maker/dist_sq2[31]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213     7.427 r  vga_pattern_maker/dist_sq1__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.429    vga_pattern_maker/dist_sq1__3_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.947 r  vga_pattern_maker/dist_sq1__4/P[0]
                         net (fo=2, routed)           1.024     9.970    vga_pattern_maker/dist_sq1__4_n_105
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124    10.094 r  vga_pattern_maker/dist_sq1__44_carry_i_3/O
                         net (fo=1, routed)           0.000    10.094    vga_pattern_maker/dist_sq1__44_carry_i_3_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.627 r  vga_pattern_maker/dist_sq1__44_carry/CO[3]
                         net (fo=1, routed)           0.000    10.627    vga_pattern_maker/dist_sq1__44_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.950 r  vga_pattern_maker/dist_sq1__44_carry__0/O[1]
                         net (fo=2, routed)           1.107    12.058    vga_pattern_maker/dist_sq1__44_carry__0_n_6
    SLICE_X12Y7          LUT2 (Prop_lut2_I0_O)        0.306    12.364 r  vga_pattern_maker/dist_sq0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.364    vga_pattern_maker/dist_sq0_carry__4_i_3_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.007 r  vga_pattern_maker/dist_sq0_carry__4/O[3]
                         net (fo=1, routed)           0.000    13.007    vga_pattern_maker/dist_sq0_carry__4_n_4
    SLICE_X12Y7          FDRE                                         r  vga_pattern_maker/dist_sq_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_pattern_maker/row_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_pattern_maker/dist_sq_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.942ns  (logic 9.106ns (70.362%)  route 3.836ns (29.638%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE                         0.000     0.000 r  vga_pattern_maker/row_int_reg[0]/C
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_pattern_maker/row_int_reg[0]/Q
                         net (fo=2, routed)           0.812     1.330    vga_pattern_maker/row_int[0]
    SLICE_X10Y7          LUT2 (Prop_lut2_I0_O)        0.124     1.454 r  vga_pattern_maker/dist_sq2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.454    vga_pattern_maker/dist_sq2_carry__2_i_4_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.967 r  vga_pattern_maker/dist_sq2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.967    vga_pattern_maker/dist_sq2_carry__2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.084 r  vga_pattern_maker/dist_sq2_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     2.084    vga_pattern_maker/dist_sq2_carry__0__0_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.323 r  vga_pattern_maker/dist_sq2_carry__1__0/O[2]
                         net (fo=64, routed)          0.891     3.214    vga_pattern_maker/dist_sq2[31]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213     7.427 r  vga_pattern_maker/dist_sq1__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.429    vga_pattern_maker/dist_sq1__3_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.947 r  vga_pattern_maker/dist_sq1__4/P[0]
                         net (fo=2, routed)           1.024     9.970    vga_pattern_maker/dist_sq1__4_n_105
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124    10.094 r  vga_pattern_maker/dist_sq1__44_carry_i_3/O
                         net (fo=1, routed)           0.000    10.094    vga_pattern_maker/dist_sq1__44_carry_i_3_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.627 r  vga_pattern_maker/dist_sq1__44_carry/CO[3]
                         net (fo=1, routed)           0.000    10.627    vga_pattern_maker/dist_sq1__44_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.950 r  vga_pattern_maker/dist_sq1__44_carry__0/O[1]
                         net (fo=2, routed)           1.107    12.058    vga_pattern_maker/dist_sq1__44_carry__0_n_6
    SLICE_X12Y7          LUT2 (Prop_lut2_I0_O)        0.306    12.364 r  vga_pattern_maker/dist_sq0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.364    vga_pattern_maker/dist_sq0_carry__4_i_3_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.942 r  vga_pattern_maker/dist_sq0_carry__4/O[2]
                         net (fo=1, routed)           0.000    12.942    vga_pattern_maker/dist_sq0_carry__4_n_5
    SLICE_X12Y7          FDRE                                         r  vga_pattern_maker/dist_sq_reg[22]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_synchronizer/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_pattern_maker/col_int_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.964%)  route 0.124ns (43.036%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE                         0.000     0.000 r  vga_synchronizer/h_count_reg[8]/C
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_synchronizer/h_count_reg[8]/Q
                         net (fo=6, routed)           0.124     0.288    vga_pattern_maker/Q[8]
    SLICE_X10Y4          FDRE                                         r  vga_pattern_maker/col_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_pattern_maker/col_int_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.148ns (50.528%)  route 0.145ns (49.472%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDRE                         0.000     0.000 r  vga_synchronizer/h_count_reg[3]/C
    SLICE_X10Y2          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  vga_synchronizer/h_count_reg[3]/Q
                         net (fo=4, routed)           0.145     0.293    vga_pattern_maker/Q[3]
    SLICE_X10Y1          FDRE                                         r  vga_pattern_maker/col_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_pattern_maker/col_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.164ns (54.622%)  route 0.136ns (45.378%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDRE                         0.000     0.000 r  vga_synchronizer/h_count_reg[2]/C
    SLICE_X10Y2          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_synchronizer/h_count_reg[2]/Q
                         net (fo=5, routed)           0.136     0.300    vga_pattern_maker/Q[2]
    SLICE_X10Y1          FDRE                                         r  vga_pattern_maker/col_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 left_button_debouncer/timeout_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            left_button_debouncer/timeout_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.209ns (68.178%)  route 0.098ns (31.822%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE                         0.000     0.000 r  left_button_debouncer/timeout_counter_reg[0]/C
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  left_button_debouncer/timeout_counter_reg[0]/Q
                         net (fo=8, routed)           0.098     0.262    left_button_debouncer/timeout_counter_reg[0]
    SLICE_X11Y11         LUT6 (Prop_lut6_I3_O)        0.045     0.307 r  left_button_debouncer/timeout_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.307    left_button_debouncer/plusOp[5]
    SLICE_X11Y11         FDRE                                         r  left_button_debouncer/timeout_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_pattern_maker/col_int_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.164ns (53.187%)  route 0.144ns (46.813%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDRE                         0.000     0.000 r  vga_synchronizer/h_count_reg[0]/C
    SLICE_X10Y2          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_synchronizer/h_count_reg[0]/Q
                         net (fo=7, routed)           0.144     0.308    vga_pattern_maker/Q[0]
    SLICE_X10Y1          FDRE                                         r  vga_pattern_maker/col_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_synchronizer/v_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.277%)  route 0.139ns (42.723%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE                         0.000     0.000 r  vga_synchronizer/v_count_reg[0]/C
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_synchronizer/v_count_reg[0]/Q
                         net (fo=12, routed)          0.139     0.280    vga_synchronizer/v_count_reg[9]_0[0]
    SLICE_X8Y7           LUT4 (Prop_lut4_I2_O)        0.045     0.325 r  vga_synchronizer/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.325    vga_synchronizer/v_count[2]_i_1_n_0
    SLICE_X8Y7           FDRE                                         r  vga_synchronizer/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_pattern_maker/row_int_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.250%)  route 0.185ns (56.750%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE                         0.000     0.000 r  vga_synchronizer/v_count_reg[0]/C
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_synchronizer/v_count_reg[0]/Q
                         net (fo=12, routed)          0.185     0.326    vga_pattern_maker/row_int_reg[9]_0[0]
    SLICE_X10Y7          FDRE                                         r  vga_pattern_maker/row_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_synchronizer/v_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.189ns (57.668%)  route 0.139ns (42.332%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE                         0.000     0.000 r  vga_synchronizer/v_count_reg[0]/C
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_synchronizer/v_count_reg[0]/Q
                         net (fo=12, routed)          0.139     0.280    vga_synchronizer/v_count_reg[9]_0[0]
    SLICE_X8Y7           LUT4 (Prop_lut4_I0_O)        0.048     0.328 r  vga_synchronizer/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.328    vga_synchronizer/v_count[3]_i_1_n_0
    SLICE_X8Y7           FDRE                                         r  vga_synchronizer/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 left_button_debouncer/synchronizer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            left_button_debouncer/synchronizer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE                         0.000     0.000 r  left_button_debouncer/synchronizer_reg[1]/C
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  left_button_debouncer/synchronizer_reg[1]/Q
                         net (fo=1, routed)           0.176     0.340    left_button_debouncer/synchronizer[1]
    SLICE_X8Y13          FDRE                                         r  left_button_debouncer/synchronizer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_pattern_maker/row_int_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.128ns (37.163%)  route 0.216ns (62.837%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE                         0.000     0.000 r  vga_synchronizer/v_count_reg[7]/C
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga_synchronizer/v_count_reg[7]/Q
                         net (fo=5, routed)           0.216     0.344    vga_pattern_maker/row_int_reg[9]_0[7]
    SLICE_X10Y8          FDRE                                         r  vga_pattern_maker/row_int_reg[7]/D
  -------------------------------------------------------------------    -------------------





