[
    {
        "line": 6,
        "fullcodeline": "MachineBasicBlock::iterator MBBI = MBB.getLastNonDebugInstr();"
    },
    {
        "line": 4,
        "fullcodeline": "if (MBB.empty()) return false;"
    },
    {
        "line": 7,
        "fullcodeline": "if (MBBI != MBB.begin() && MBBI != MBB.end() &&"
    },
    {
        "line": 8,
        "fullcodeline": "(MBBI->getOpcode() == ARM::BX_RET ||"
    },
    {
        "line": 11,
        "fullcodeline": "MachineBasicBlock::iterator PrevI = std::prev(MBBI);"
    },
    {
        "line": 15,
        "fullcodeline": "MachineInstr &PrevMI = *PrevI;"
    },
    {
        "line": 16,
        "fullcodeline": "unsigned Opcode = PrevMI.getOpcode();"
    },
    {
        "line": 10,
        "fullcodeline": "MBBI->getOpcode() == ARM::MOVPCLR)) {"
    },
    {
        "line": 14,
        "fullcodeline": "--PrevI;"
    },
    {
        "line": 9,
        "fullcodeline": "MBBI->getOpcode() == ARM::tBX_RET ||"
    },
    {
        "line": 13,
        "fullcodeline": "while (PrevI->isDebugInstr() && PrevI != MBB.begin())"
    },
    {
        "line": 17,
        "fullcodeline": "if (Opcode == ARM::LDMIA_UPD || Opcode == ARM::LDMDA_UPD ||"
    },
    {
        "line": 19,
        "fullcodeline": "Opcode == ARM::t2LDMIA_UPD || Opcode == ARM::t2LDMDB_UPD) {"
    },
    {
        "line": 20,
        "fullcodeline": "MachineOperand &MO = PrevMI.getOperand(PrevMI.getNumOperands() - 1);"
    },
    {
        "line": 23,
        "fullcodeline": "unsigned NewOpc = (isThumb2 ? ARM::t2LDMIA_RET : ARM::LDMIA_RET);"
    },
    {
        "line": 26,
        "fullcodeline": "PrevMI.setDesc(TII->get(NewOpc));"
    },
    {
        "line": 28,
        "fullcodeline": "PrevMI.copyImplicitOps(*MBB.getParent(), *MBBI);"
    },
    {
        "line": 29,
        "fullcodeline": "MBB.erase(MBBI);"
    },
    {
        "line": 32,
        "fullcodeline": "MachineFrameInfo &MFI = MBB.getParent()->getFrameInfo();"
    },
    {
        "line": 21,
        "fullcodeline": "if (MO.getReg() != ARM::LR)"
    },
    {
        "line": 24,
        "fullcodeline": "assert(((isThumb2 && Opcode == ARM::t2LDMIA_UPD) ||"
    },
    {
        "line": 34,
        "fullcodeline": "assert(MFI.isCalleeSavedInfoValid() && \"CSI should be valid\");"
    },
    {
        "line": 18,
        "fullcodeline": "Opcode == ARM::LDMDB_UPD || Opcode == ARM::LDMIB_UPD ||"
    },
    {
        "line": 25,
        "fullcodeline": "Opcode == ARM::LDMIA_UPD) && \"Unsupported multiple load-return!\");"
    },
    {
        "line": 36,
        "fullcodeline": "if (Info.getReg() == ARM::LR) {"
    }
]