verilog work "/home/cory/alchitry-labs-1.0.8/time-frequency_analyzer/work/planAhead/time-frequency_analyzer/time-frequency_analyzer.srcs/sources_1/imports/verilog/SumSRAM_6.v"
verilog work "/home/cory/alchitry-labs-1.0.8/time-frequency_analyzer/work/planAhead/time-frequency_analyzer/time-frequency_analyzer.srcs/sources_1/imports/verilog/spi_slave_8.v"
verilog work "/home/cory/alchitry-labs-1.0.8/time-frequency_analyzer/work/planAhead/time-frequency_analyzer/time-frequency_analyzer.srcs/sources_1/imports/verilog/serial_tx_10.v"
verilog work "/home/cory/alchitry-labs-1.0.8/time-frequency_analyzer/work/planAhead/time-frequency_analyzer/time-frequency_analyzer.srcs/sources_1/imports/verilog/serial_rx_9.v"
verilog work "/home/cory/alchitry-labs-1.0.8/time-frequency_analyzer/work/planAhead/time-frequency_analyzer/time-frequency_analyzer.srcs/sources_1/imports/verilog/cclk_detector_7.v"
verilog work "/home/cory/alchitry-labs-1.0.8/time-frequency_analyzer/work/planAhead/time-frequency_analyzer/time-frequency_analyzer.srcs/sources_1/imports/verilog/timeing_1.v"
verilog work "/home/cory/alchitry-labs-1.0.8/time-frequency_analyzer/work/planAhead/time-frequency_analyzer/time-frequency_analyzer.srcs/sources_1/imports/verilog/Signal_ROM_2.v"
verilog work "/home/cory/alchitry-labs-1.0.8/time-frequency_analyzer/work/planAhead/time-frequency_analyzer/time-frequency_analyzer.srcs/sources_1/imports/verilog/SFTransform_4.v"
verilog work "/home/cory/alchitry-labs-1.0.8/time-frequency_analyzer/work/planAhead/time-frequency_analyzer/time-frequency_analyzer.srcs/sources_1/imports/verilog/serial_TX_3.v"
verilog work "/home/cory/alchitry-labs-1.0.8/time-frequency_analyzer/work/planAhead/time-frequency_analyzer/time-frequency_analyzer.srcs/sources_1/imports/verilog/avr_interface_5.v"
verilog work "/home/cory/alchitry-labs-1.0.8/time-frequency_analyzer/work/planAhead/time-frequency_analyzer/time-frequency_analyzer.srcs/sources_1/imports/verilog/mojo_top_0.v"
