// Seed: 253791232
module module_0 #(
    parameter id_4 = 32'd51
) (
    output tri0 id_0,
    output supply0 id_1
);
  logic [7:0][-1 : -1 'd0] id_3;
  assign module_1.id_3 = 0;
  _id_4 :
  assert property (@(posedge id_4) id_3[id_4])
  else $unsigned(73);
  ;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wor id_4,
    output tri1 id_5,
    output uwire id_6,
    output supply1 id_7,
    input supply1 id_8,
    input tri0 id_9,
    output supply1 id_10,
    input wire id_11,
    input supply1 id_12,
    input wire id_13,
    input wor id_14
);
  assign id_7 = (-1);
  module_0 modCall_1 (
      id_0,
      id_6
  );
endmodule
