<stg><name>honeybee</name>


<trans_list>

<trans id="275" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0:8  %edge_p2_z_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_z)

]]></Node>
<StgValue><ssdm name="edge_p2_z_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0:9  %edge_p2_y_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_y)

]]></Node>
<StgValue><ssdm name="edge_p2_y_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0:10  %edge_p2_x_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_x)

]]></Node>
<StgValue><ssdm name="edge_p2_x_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0:11  %edge_p1_z_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_z)

]]></Node>
<StgValue><ssdm name="edge_p1_z_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0:12  %edge_p1_y_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_y)

]]></Node>
<StgValue><ssdm name="edge_p1_y_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0:13  %edge_p1_x_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_x)

]]></Node>
<StgValue><ssdm name="edge_p1_x_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:14  %tmp_4 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 0.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:16  %tmp_4_0_0_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 0.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_0_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:20  %tmp_4_0_0_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 0.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_0_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:24  %tmp_4_0_0_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 0.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_0_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:28  %tmp_4_0_1 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 1.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:32  %tmp_4_0_1_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 1.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_1_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:36  %tmp_4_0_1_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 1.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_1_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:40  %tmp_4_0_1_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 1.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_1_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:44  %tmp_4_0_2 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 2.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:48  %tmp_4_0_2_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 2.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_2_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:52  %tmp_4_0_2_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 2.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_2_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:56  %tmp_4_0_2_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 2.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_2_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:60  %tmp_4_0_3 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 3.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:64  %tmp_4_0_3_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 3.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_3_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:68  %tmp_4_0_3_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 3.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_3_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:72  %tmp_4_0_3_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 3.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_3_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:76  %tmp_4_1 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 0.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:80  %tmp_4_1_0_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 0.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_0_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:84  %tmp_4_1_0_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 0.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_0_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:88  %tmp_4_1_0_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 0.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_0_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:92  %tmp_4_1_1 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 1.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:96  %tmp_4_1_1_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_1_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:100  %tmp_4_1_1_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 1.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_1_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:104  %tmp_4_1_1_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 1.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_1_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:108  %tmp_4_1_2 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 2.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:112  %tmp_4_1_2_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 2.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_2_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:116  %tmp_4_1_2_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 2.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_2_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:120  %tmp_4_1_2_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 2.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_2_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:124  %tmp_4_1_3 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 3.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_3"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:128  %tmp_4_1_3_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 3.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_3_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:132  %tmp_4_1_3_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 3.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_3_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:136  %tmp_4_1_3_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 3.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_3_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:139  %tmp_4_2 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 0.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:140  %tmp_4_2_0_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 0.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_0_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:141  %tmp_4_2_0_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 0.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_0_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:142  %tmp_4_2_0_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 0.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_0_3"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:143  %tmp_4_2_1 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 1.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:144  %tmp_4_2_1_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 1.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_1_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:145  %tmp_4_2_1_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 1.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_1_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:146  %tmp_4_2_1_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 1.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_1_3"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:154  %tmp_4_2_2 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 2.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:155  %tmp_4_2_2_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 2.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_2_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:156  %tmp_4_2_2_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 2.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_2_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:157  %tmp_4_2_2_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 2.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_2_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:158  %tmp_4_2_3 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 3.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:159  %tmp_4_2_3_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 3.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_3_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:160  %tmp_4_2_3_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 3.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_3_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:161  %tmp_4_2_3_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 3.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_3_3"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:170  %tmp_4_3 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 0.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:171  %tmp_4_3_0_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 0.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_0_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:172  %tmp_4_3_0_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 0.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_0_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:173  %tmp_4_3_0_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 0.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_0_3"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:174  %tmp_4_3_1 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 1.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:175  %tmp_4_3_1_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 1.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_1_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:176  %tmp_4_3_1_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 1.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_1_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:177  %tmp_4_3_1_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 1.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_1_3"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:185  %tmp_4_3_2 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 2.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_2"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:186  %tmp_4_3_2_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 2.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_2_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:187  %tmp_4_3_2_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 2.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_2_2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:188  %tmp_4_3_2_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 2.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_2_3"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:189  %tmp_4_3_3 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 3.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_3"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:190  %tmp_4_3_3_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 3.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_3_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:191  %tmp_4_3_3_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 3.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_3_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:192  %tmp_4_3_3_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 3.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_3_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="76" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:14  %tmp_4 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 0.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:16  %tmp_4_0_0_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 0.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_0_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:20  %tmp_4_0_0_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 0.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_0_2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:24  %tmp_4_0_0_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 0.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_0_3"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:28  %tmp_4_0_1 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 1.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:32  %tmp_4_0_1_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 1.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_1_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:36  %tmp_4_0_1_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 1.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_1_2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:40  %tmp_4_0_1_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 1.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_1_3"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:44  %tmp_4_0_2 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 2.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_2"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:48  %tmp_4_0_2_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 2.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_2_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:52  %tmp_4_0_2_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 2.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_2_2"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:56  %tmp_4_0_2_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 2.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_2_3"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:60  %tmp_4_0_3 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 3.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_3"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:64  %tmp_4_0_3_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 3.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_3_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:68  %tmp_4_0_3_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 3.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_3_2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:72  %tmp_4_0_3_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 3.000000e+00, float 0.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_0_3_3"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:76  %tmp_4_1 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 0.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:80  %tmp_4_1_0_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 0.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_0_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:84  %tmp_4_1_0_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 0.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_0_2"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:88  %tmp_4_1_0_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 0.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_0_3"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:92  %tmp_4_1_1 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 1.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:96  %tmp_4_1_1_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 1.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_1_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:100  %tmp_4_1_1_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 1.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_1_2"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:104  %tmp_4_1_1_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 1.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_1_3"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:108  %tmp_4_1_2 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 2.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_2"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:112  %tmp_4_1_2_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 2.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_2_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:116  %tmp_4_1_2_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 2.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_2_2"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:120  %tmp_4_1_2_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 2.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_2_3"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:124  %tmp_4_1_3 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 3.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_3"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:128  %tmp_4_1_3_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 3.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_3_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:132  %tmp_4_1_3_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 3.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_3_2"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:136  %tmp_4_1_3_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 3.000000e+00, float 1.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_1_3_3"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:139  %tmp_4_2 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 0.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:140  %tmp_4_2_0_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 0.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_0_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:141  %tmp_4_2_0_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 0.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_0_2"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:142  %tmp_4_2_0_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 0.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_0_3"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:143  %tmp_4_2_1 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 1.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:144  %tmp_4_2_1_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 1.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_1_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:145  %tmp_4_2_1_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 1.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_1_2"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:146  %tmp_4_2_1_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 1.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_1_3"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:147  %or_ln79 = or i1 %tmp_4_2_1_3, %tmp_4_2_1_2

]]></Node>
<StgValue><ssdm name="or_ln79"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:148  %or_ln79_1 = or i1 %tmp_4_2_1, %tmp_4_2_1_1

]]></Node>
<StgValue><ssdm name="or_ln79_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:149  %or_ln79_2 = or i1 %or_ln79_1, %or_ln79

]]></Node>
<StgValue><ssdm name="or_ln79_2"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:150  %or_ln79_3 = or i1 %tmp_4_2, %tmp_4_2_0_1

]]></Node>
<StgValue><ssdm name="or_ln79_3"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:151  %or_ln79_4 = or i1 %tmp_4_2_0_2, %tmp_4_2_0_3

]]></Node>
<StgValue><ssdm name="or_ln79_4"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:152  %or_ln79_5 = or i1 %or_ln79_4, %or_ln79_3

]]></Node>
<StgValue><ssdm name="or_ln79_5"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:153  %or_ln79_6 = or i1 %or_ln79_5, %or_ln79_2

]]></Node>
<StgValue><ssdm name="or_ln79_6"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:154  %tmp_4_2_2 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 2.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_2"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:155  %tmp_4_2_2_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 2.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_2_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:156  %tmp_4_2_2_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 2.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_2_2"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:157  %tmp_4_2_2_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 2.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_2_3"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:158  %tmp_4_2_3 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 3.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_3"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:159  %tmp_4_2_3_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 3.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_3_1"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:160  %tmp_4_2_3_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 3.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_3_2"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:161  %tmp_4_2_3_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 3.000000e+00, float 2.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_2_3_3"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:162  %or_ln79_7 = or i1 %tmp_4_2_3_3, %tmp_4_2_3_2

]]></Node>
<StgValue><ssdm name="or_ln79_7"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:163  %or_ln79_8 = or i1 %tmp_4_2_3, %tmp_4_2_3_1

]]></Node>
<StgValue><ssdm name="or_ln79_8"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:164  %or_ln79_9 = or i1 %or_ln79_8, %or_ln79_7

]]></Node>
<StgValue><ssdm name="or_ln79_9"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:170  %tmp_4_3 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 0.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:171  %tmp_4_3_0_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 0.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_0_1"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:172  %tmp_4_3_0_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 0.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_0_2"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:173  %tmp_4_3_0_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 0.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_0_3"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:174  %tmp_4_3_1 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 1.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_1"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:175  %tmp_4_3_1_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 1.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_1_1"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:176  %tmp_4_3_1_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 1.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_1_2"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:177  %tmp_4_3_1_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 1.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_1_3"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:178  %or_ln79_15 = or i1 %tmp_4_3_1_3, %tmp_4_3_1_2

]]></Node>
<StgValue><ssdm name="or_ln79_15"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:179  %or_ln79_16 = or i1 %tmp_4_3_1, %tmp_4_3_1_1

]]></Node>
<StgValue><ssdm name="or_ln79_16"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:180  %or_ln79_17 = or i1 %or_ln79_16, %or_ln79_15

]]></Node>
<StgValue><ssdm name="or_ln79_17"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:181  %or_ln79_18 = or i1 %tmp_4_3, %tmp_4_3_0_1

]]></Node>
<StgValue><ssdm name="or_ln79_18"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:182  %or_ln79_19 = or i1 %tmp_4_3_0_2, %tmp_4_3_0_3

]]></Node>
<StgValue><ssdm name="or_ln79_19"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:183  %or_ln79_20 = or i1 %or_ln79_19, %or_ln79_18

]]></Node>
<StgValue><ssdm name="or_ln79_20"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:184  %or_ln79_21 = or i1 %or_ln79_20, %or_ln79_17

]]></Node>
<StgValue><ssdm name="or_ln79_21"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:185  %tmp_4_3_2 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 2.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_2"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:186  %tmp_4_3_2_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 2.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_2_1"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:187  %tmp_4_3_2_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 2.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_2_2"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:188  %tmp_4_3_2_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 2.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_2_3"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:189  %tmp_4_3_3 = call fastcc i1 @lineIntersectGrid(float 0.000000e+00, float 3.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_3"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:190  %tmp_4_3_3_1 = call fastcc i1 @lineIntersectGrid(float 1.000000e+00, float 3.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_3_1"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:191  %tmp_4_3_3_2 = call fastcc i1 @lineIntersectGrid(float 2.000000e+00, float 3.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_3_2"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge.0.0.0:192  %tmp_4_3_3_3 = call fastcc i1 @lineIntersectGrid(float 3.000000e+00, float 3.000000e+00, float 3.000000e+00, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4_3_3_3"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:193  %or_ln79_22 = or i1 %tmp_4_3_3_3, %tmp_4_3_3_2

]]></Node>
<StgValue><ssdm name="or_ln79_22"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:194  %or_ln79_23 = or i1 %tmp_4_3_3, %tmp_4_3_3_1

]]></Node>
<StgValue><ssdm name="or_ln79_23"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:195  %or_ln79_24 = or i1 %or_ln79_23, %or_ln79_22

]]></Node>
<StgValue><ssdm name="or_ln79_24"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="1">
<![CDATA[
._crit_edge.0.0.0:15  %zext_ln79 = zext i1 %tmp_4 to i2

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge.0.0.0:17  %select_ln80 = select i1 %tmp_4, i2 -1, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln80"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge.0.0.0:18  %select_ln79 = select i1 %tmp_4_0_0_1, i2 %select_ln80, i2 %zext_ln79

]]></Node>
<StgValue><ssdm name="select_ln79"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="2">
<![CDATA[
._crit_edge.0.0.0:19  %zext_ln79_1 = zext i2 %select_ln79 to i3

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
._crit_edge.0.0.0:21  %or_ln = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %select_ln79)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0:22  %select_ln79_1 = select i1 %tmp_4_0_0_2, i3 %or_ln, i3 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="select_ln79_1"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge.0.0.0:23  %zext_ln79_2 = zext i3 %select_ln79_1 to i4

]]></Node>
<StgValue><ssdm name="zext_ln79_2"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0:25  %or_ln80_1 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %select_ln79_1)

]]></Node>
<StgValue><ssdm name="or_ln80_1"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge.0.0.0:26  %select_ln79_2 = select i1 %tmp_4_0_0_3, i4 %or_ln80_1, i4 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="select_ln79_2"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="4">
<![CDATA[
._crit_edge.0.0.0:27  %zext_ln79_3 = zext i4 %select_ln79_2 to i5

]]></Node>
<StgValue><ssdm name="zext_ln79_3"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
._crit_edge.0.0.0:29  %or_ln80_2 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 true, i4 %select_ln79_2)

]]></Node>
<StgValue><ssdm name="or_ln80_2"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge.0.0.0:30  %select_ln79_3 = select i1 %tmp_4_0_1, i5 %or_ln80_2, i5 %zext_ln79_3

]]></Node>
<StgValue><ssdm name="select_ln79_3"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0:31  %zext_ln79_4 = zext i5 %select_ln79_3 to i6

]]></Node>
<StgValue><ssdm name="zext_ln79_4"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
._crit_edge.0.0.0:33  %or_ln80_3 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 true, i5 %select_ln79_3)

]]></Node>
<StgValue><ssdm name="or_ln80_3"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge.0.0.0:34  %select_ln79_4 = select i1 %tmp_4_0_1_1, i6 %or_ln80_3, i6 %zext_ln79_4

]]></Node>
<StgValue><ssdm name="select_ln79_4"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0.0.0:35  %zext_ln79_5 = zext i6 %select_ln79_4 to i7

]]></Node>
<StgValue><ssdm name="zext_ln79_5"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
._crit_edge.0.0.0:37  %or_ln80_4 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 true, i6 %select_ln79_4)

]]></Node>
<StgValue><ssdm name="or_ln80_4"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge.0.0.0:38  %select_ln79_5 = select i1 %tmp_4_0_1_2, i7 %or_ln80_4, i7 %zext_ln79_5

]]></Node>
<StgValue><ssdm name="select_ln79_5"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0.0.0:39  %zext_ln79_6 = zext i7 %select_ln79_5 to i8

]]></Node>
<StgValue><ssdm name="zext_ln79_6"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
._crit_edge.0.0.0:41  %or_ln80_5 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 true, i7 %select_ln79_5)

]]></Node>
<StgValue><ssdm name="or_ln80_5"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0.0.0:42  %select_ln79_6 = select i1 %tmp_4_0_1_3, i8 %or_ln80_5, i8 %zext_ln79_6

]]></Node>
<StgValue><ssdm name="select_ln79_6"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0:43  %zext_ln79_7 = zext i8 %select_ln79_6 to i9

]]></Node>
<StgValue><ssdm name="zext_ln79_7"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
._crit_edge.0.0.0:45  %or_ln80_6 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 true, i8 %select_ln79_6)

]]></Node>
<StgValue><ssdm name="or_ln80_6"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge.0.0.0:46  %select_ln79_7 = select i1 %tmp_4_0_2, i9 %or_ln80_6, i9 %zext_ln79_7

]]></Node>
<StgValue><ssdm name="select_ln79_7"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:165  %or_ln79_10 = or i1 %tmp_4_2_2, %tmp_4_2_2_1

]]></Node>
<StgValue><ssdm name="or_ln79_10"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:166  %or_ln79_11 = or i1 %tmp_4_2_2_2, %tmp_4_2_2_3

]]></Node>
<StgValue><ssdm name="or_ln79_11"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:167  %or_ln79_12 = or i1 %or_ln79_11, %or_ln79_10

]]></Node>
<StgValue><ssdm name="or_ln79_12"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:168  %or_ln79_13 = or i1 %or_ln79_12, %or_ln79_9

]]></Node>
<StgValue><ssdm name="or_ln79_13"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:169  %or_ln79_14 = or i1 %or_ln79_13, %or_ln79_6

]]></Node>
<StgValue><ssdm name="or_ln79_14"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:196  %or_ln79_25 = or i1 %tmp_4_3_2, %tmp_4_3_2_1

]]></Node>
<StgValue><ssdm name="or_ln79_25"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:197  %or_ln79_26 = or i1 %tmp_4_3_2_2, %tmp_4_3_2_3

]]></Node>
<StgValue><ssdm name="or_ln79_26"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:198  %or_ln79_27 = or i1 %or_ln79_26, %or_ln79_25

]]></Node>
<StgValue><ssdm name="or_ln79_27"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:199  %or_ln79_28 = or i1 %or_ln79_27, %or_ln79_24

]]></Node>
<StgValue><ssdm name="or_ln79_28"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:200  %or_ln79_29 = or i1 %or_ln79_28, %or_ln79_21

]]></Node>
<StgValue><ssdm name="or_ln79_29"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0:47  %zext_ln79_8 = zext i9 %select_ln79_7 to i10

]]></Node>
<StgValue><ssdm name="zext_ln79_8"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
._crit_edge.0.0.0:49  %or_ln80_7 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 true, i9 %select_ln79_7)

]]></Node>
<StgValue><ssdm name="or_ln80_7"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge.0.0.0:50  %select_ln79_8 = select i1 %tmp_4_0_2_1, i10 %or_ln80_7, i10 %zext_ln79_8

]]></Node>
<StgValue><ssdm name="select_ln79_8"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0:51  %zext_ln79_9 = zext i10 %select_ln79_8 to i11

]]></Node>
<StgValue><ssdm name="zext_ln79_9"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
._crit_edge.0.0.0:53  %or_ln80_8 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 true, i10 %select_ln79_8)

]]></Node>
<StgValue><ssdm name="or_ln80_8"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge.0.0.0:54  %select_ln79_9 = select i1 %tmp_4_0_2_2, i11 %or_ln80_8, i11 %zext_ln79_9

]]></Node>
<StgValue><ssdm name="select_ln79_9"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0:55  %zext_ln79_10 = zext i11 %select_ln79_9 to i12

]]></Node>
<StgValue><ssdm name="zext_ln79_10"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
._crit_edge.0.0.0:57  %or_ln80_9 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 true, i11 %select_ln79_9)

]]></Node>
<StgValue><ssdm name="or_ln80_9"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.0:58  %select_ln79_10 = select i1 %tmp_4_0_2_3, i12 %or_ln80_9, i12 %zext_ln79_10

]]></Node>
<StgValue><ssdm name="select_ln79_10"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:59  %zext_ln79_11 = zext i12 %select_ln79_10 to i13

]]></Node>
<StgValue><ssdm name="zext_ln79_11"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.0:61  %or_ln80_s = call i13 @_ssdm_op_BitConcatenate.i13.i1.i12(i1 true, i12 %select_ln79_10)

]]></Node>
<StgValue><ssdm name="or_ln80_s"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:62  %select_ln79_11 = select i1 %tmp_4_0_3, i13 %or_ln80_s, i13 %zext_ln79_11

]]></Node>
<StgValue><ssdm name="select_ln79_11"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:63  %zext_ln79_12 = zext i13 %select_ln79_11 to i14

]]></Node>
<StgValue><ssdm name="zext_ln79_12"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="14" op_1_bw="1" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:65  %or_ln80_10 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 true, i13 %select_ln79_11)

]]></Node>
<StgValue><ssdm name="or_ln80_10"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
._crit_edge.0.0.0:66  %select_ln79_12 = select i1 %tmp_4_0_3_1, i14 %or_ln80_10, i14 %zext_ln79_12

]]></Node>
<StgValue><ssdm name="select_ln79_12"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="14">
<![CDATA[
._crit_edge.0.0.0:67  %zext_ln79_13 = zext i14 %select_ln79_12 to i15

]]></Node>
<StgValue><ssdm name="zext_ln79_13"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="15" op_1_bw="1" op_2_bw="14">
<![CDATA[
._crit_edge.0.0.0:69  %or_ln80_11 = call i15 @_ssdm_op_BitConcatenate.i15.i1.i14(i1 true, i14 %select_ln79_12)

]]></Node>
<StgValue><ssdm name="or_ln80_11"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
._crit_edge.0.0.0:70  %select_ln79_13 = select i1 %tmp_4_0_3_2, i15 %or_ln80_11, i15 %zext_ln79_13

]]></Node>
<StgValue><ssdm name="select_ln79_13"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge.0.0.0:71  %zext_ln79_14 = zext i15 %select_ln79_13 to i16

]]></Node>
<StgValue><ssdm name="zext_ln79_14"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_0_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
._crit_edge.0.0.0:73  %or_ln80_12 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 true, i15 %select_ln79_13)

]]></Node>
<StgValue><ssdm name="or_ln80_12"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.0.0.0:74  %select_ln79_14 = select i1 %tmp_4_0_3_3, i16 %or_ln80_12, i16 %zext_ln79_14

]]></Node>
<StgValue><ssdm name="select_ln79_14"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge.0.0.0:75  %zext_ln79_15 = zext i16 %select_ln79_14 to i17

]]></Node>
<StgValue><ssdm name="zext_ln79_15"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
._crit_edge.0.0.0:77  %or_ln80_13 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 true, i16 %select_ln79_14)

]]></Node>
<StgValue><ssdm name="or_ln80_13"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge.0.0.0:78  %select_ln79_15 = select i1 %tmp_4_1, i17 %or_ln80_13, i17 %zext_ln79_15

]]></Node>
<StgValue><ssdm name="select_ln79_15"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge.0.0.0:79  %zext_ln79_16 = zext i17 %select_ln79_15 to i18

]]></Node>
<StgValue><ssdm name="zext_ln79_16"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="18" op_0_bw="18" op_1_bw="1" op_2_bw="17">
<![CDATA[
._crit_edge.0.0.0:81  %or_ln80_14 = call i18 @_ssdm_op_BitConcatenate.i18.i1.i17(i1 true, i17 %select_ln79_15)

]]></Node>
<StgValue><ssdm name="or_ln80_14"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
._crit_edge.0.0.0:82  %select_ln79_16 = select i1 %tmp_4_1_0_1, i18 %or_ln80_14, i18 %zext_ln79_16

]]></Node>
<StgValue><ssdm name="select_ln79_16"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="19" op_0_bw="18">
<![CDATA[
._crit_edge.0.0.0:83  %zext_ln79_17 = zext i18 %select_ln79_16 to i19

]]></Node>
<StgValue><ssdm name="zext_ln79_17"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="19" op_0_bw="19" op_1_bw="1" op_2_bw="18">
<![CDATA[
._crit_edge.0.0.0:85  %or_ln80_15 = call i19 @_ssdm_op_BitConcatenate.i19.i1.i18(i1 true, i18 %select_ln79_16)

]]></Node>
<StgValue><ssdm name="or_ln80_15"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
._crit_edge.0.0.0:86  %select_ln79_17 = select i1 %tmp_4_1_0_2, i19 %or_ln80_15, i19 %zext_ln79_17

]]></Node>
<StgValue><ssdm name="select_ln79_17"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="20" op_0_bw="19">
<![CDATA[
._crit_edge.0.0.0:87  %zext_ln79_18 = zext i19 %select_ln79_17 to i20

]]></Node>
<StgValue><ssdm name="zext_ln79_18"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="20" op_0_bw="20" op_1_bw="1" op_2_bw="19">
<![CDATA[
._crit_edge.0.0.0:89  %or_ln80_16 = call i20 @_ssdm_op_BitConcatenate.i20.i1.i19(i1 true, i19 %select_ln79_17)

]]></Node>
<StgValue><ssdm name="or_ln80_16"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge.0.0.0:90  %select_ln79_18 = select i1 %tmp_4_1_0_3, i20 %or_ln80_16, i20 %zext_ln79_18

]]></Node>
<StgValue><ssdm name="select_ln79_18"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="21" op_0_bw="20">
<![CDATA[
._crit_edge.0.0.0:91  %zext_ln79_19 = zext i20 %select_ln79_18 to i21

]]></Node>
<StgValue><ssdm name="zext_ln79_19"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="21" op_0_bw="21" op_1_bw="1" op_2_bw="20">
<![CDATA[
._crit_edge.0.0.0:93  %or_ln80_17 = call i21 @_ssdm_op_BitConcatenate.i21.i1.i20(i1 true, i20 %select_ln79_18)

]]></Node>
<StgValue><ssdm name="or_ln80_17"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
._crit_edge.0.0.0:94  %select_ln79_19 = select i1 %tmp_4_1_1, i21 %or_ln80_17, i21 %zext_ln79_19

]]></Node>
<StgValue><ssdm name="select_ln79_19"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0:0  call void (...)* @_ssdm_op_SpecBitsMap(float %edge_p1_x), !map !34

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0:1  call void (...)* @_ssdm_op_SpecBitsMap(float %edge_p1_y), !map !40

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0:2  call void (...)* @_ssdm_op_SpecBitsMap(float %edge_p1_z), !map !44

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0:3  call void (...)* @_ssdm_op_SpecBitsMap(float %edge_p2_x), !map !48

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0:4  call void (...)* @_ssdm_op_SpecBitsMap(float %edge_p2_y), !map !52

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0:5  call void (...)* @_ssdm_op_SpecBitsMap(float %edge_p2_z), !map !56

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge.0.0.0:6  call void (...)* @_ssdm_op_SpecBitsMap(i64 0) nounwind, !map !60

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.0.0.0:7  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @honeybee_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="22" op_0_bw="21">
<![CDATA[
._crit_edge.0.0.0:95  %zext_ln79_20 = zext i21 %select_ln79_19 to i22

]]></Node>
<StgValue><ssdm name="zext_ln79_20"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="22" op_0_bw="22" op_1_bw="1" op_2_bw="21">
<![CDATA[
._crit_edge.0.0.0:97  %or_ln80_18 = call i22 @_ssdm_op_BitConcatenate.i22.i1.i21(i1 true, i21 %select_ln79_19)

]]></Node>
<StgValue><ssdm name="or_ln80_18"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
._crit_edge.0.0.0:98  %select_ln79_20 = select i1 %tmp_4_1_1_1, i22 %or_ln80_18, i22 %zext_ln79_20

]]></Node>
<StgValue><ssdm name="select_ln79_20"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="23" op_0_bw="22">
<![CDATA[
._crit_edge.0.0.0:99  %zext_ln79_21 = zext i22 %select_ln79_20 to i23

]]></Node>
<StgValue><ssdm name="zext_ln79_21"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="23" op_0_bw="23" op_1_bw="1" op_2_bw="22">
<![CDATA[
._crit_edge.0.0.0:101  %or_ln80_19 = call i23 @_ssdm_op_BitConcatenate.i23.i1.i22(i1 true, i22 %select_ln79_20)

]]></Node>
<StgValue><ssdm name="or_ln80_19"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
._crit_edge.0.0.0:102  %select_ln79_21 = select i1 %tmp_4_1_1_2, i23 %or_ln80_19, i23 %zext_ln79_21

]]></Node>
<StgValue><ssdm name="select_ln79_21"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="23">
<![CDATA[
._crit_edge.0.0.0:103  %zext_ln79_22 = zext i23 %select_ln79_21 to i24

]]></Node>
<StgValue><ssdm name="zext_ln79_22"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
._crit_edge.0.0.0:105  %or_ln80_20 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %select_ln79_21)

]]></Node>
<StgValue><ssdm name="or_ln80_20"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
._crit_edge.0.0.0:106  %select_ln79_22 = select i1 %tmp_4_1_1_3, i24 %or_ln80_20, i24 %zext_ln79_22

]]></Node>
<StgValue><ssdm name="select_ln79_22"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="25" op_0_bw="24">
<![CDATA[
._crit_edge.0.0.0:107  %zext_ln79_23 = zext i24 %select_ln79_22 to i25

]]></Node>
<StgValue><ssdm name="zext_ln79_23"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="24">
<![CDATA[
._crit_edge.0.0.0:109  %or_ln80_21 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i24(i1 true, i24 %select_ln79_22)

]]></Node>
<StgValue><ssdm name="or_ln80_21"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
._crit_edge.0.0.0:110  %select_ln79_23 = select i1 %tmp_4_1_2, i25 %or_ln80_21, i25 %zext_ln79_23

]]></Node>
<StgValue><ssdm name="select_ln79_23"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="26" op_0_bw="25">
<![CDATA[
._crit_edge.0.0.0:111  %zext_ln79_24 = zext i25 %select_ln79_23 to i26

]]></Node>
<StgValue><ssdm name="zext_ln79_24"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="25">
<![CDATA[
._crit_edge.0.0.0:113  %or_ln80_22 = call i26 @_ssdm_op_BitConcatenate.i26.i1.i25(i1 true, i25 %select_ln79_23)

]]></Node>
<StgValue><ssdm name="or_ln80_22"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
._crit_edge.0.0.0:114  %select_ln79_24 = select i1 %tmp_4_1_2_1, i26 %or_ln80_22, i26 %zext_ln79_24

]]></Node>
<StgValue><ssdm name="select_ln79_24"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="27" op_0_bw="26">
<![CDATA[
._crit_edge.0.0.0:115  %zext_ln79_25 = zext i26 %select_ln79_24 to i27

]]></Node>
<StgValue><ssdm name="zext_ln79_25"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="27" op_0_bw="27" op_1_bw="1" op_2_bw="26">
<![CDATA[
._crit_edge.0.0.0:117  %or_ln80_23 = call i27 @_ssdm_op_BitConcatenate.i27.i1.i26(i1 true, i26 %select_ln79_24)

]]></Node>
<StgValue><ssdm name="or_ln80_23"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
._crit_edge.0.0.0:118  %select_ln79_25 = select i1 %tmp_4_1_2_2, i27 %or_ln80_23, i27 %zext_ln79_25

]]></Node>
<StgValue><ssdm name="select_ln79_25"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="28" op_0_bw="27">
<![CDATA[
._crit_edge.0.0.0:119  %zext_ln79_26 = zext i27 %select_ln79_25 to i28

]]></Node>
<StgValue><ssdm name="zext_ln79_26"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="28" op_0_bw="28" op_1_bw="1" op_2_bw="27">
<![CDATA[
._crit_edge.0.0.0:121  %or_ln80_24 = call i28 @_ssdm_op_BitConcatenate.i28.i1.i27(i1 true, i27 %select_ln79_25)

]]></Node>
<StgValue><ssdm name="or_ln80_24"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
._crit_edge.0.0.0:122  %select_ln79_26 = select i1 %tmp_4_1_2_3, i28 %or_ln80_24, i28 %zext_ln79_26

]]></Node>
<StgValue><ssdm name="select_ln79_26"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="29" op_0_bw="28">
<![CDATA[
._crit_edge.0.0.0:123  %zext_ln79_27 = zext i28 %select_ln79_26 to i29

]]></Node>
<StgValue><ssdm name="zext_ln79_27"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="29" op_0_bw="29" op_1_bw="1" op_2_bw="28">
<![CDATA[
._crit_edge.0.0.0:125  %or_ln80_25 = call i29 @_ssdm_op_BitConcatenate.i29.i1.i28(i1 true, i28 %select_ln79_26)

]]></Node>
<StgValue><ssdm name="or_ln80_25"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
._crit_edge.0.0.0:126  %select_ln79_27 = select i1 %tmp_4_1_3, i29 %or_ln80_25, i29 %zext_ln79_27

]]></Node>
<StgValue><ssdm name="select_ln79_27"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="30" op_0_bw="29">
<![CDATA[
._crit_edge.0.0.0:127  %zext_ln79_28 = zext i29 %select_ln79_27 to i30

]]></Node>
<StgValue><ssdm name="zext_ln79_28"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="30" op_0_bw="30" op_1_bw="1" op_2_bw="29">
<![CDATA[
._crit_edge.0.0.0:129  %or_ln80_26 = call i30 @_ssdm_op_BitConcatenate.i30.i1.i29(i1 true, i29 %select_ln79_27)

]]></Node>
<StgValue><ssdm name="or_ln80_26"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
._crit_edge.0.0.0:130  %select_ln79_28 = select i1 %tmp_4_1_3_1, i30 %or_ln80_26, i30 %zext_ln79_28

]]></Node>
<StgValue><ssdm name="select_ln79_28"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="31" op_0_bw="30">
<![CDATA[
._crit_edge.0.0.0:131  %zext_ln79_29 = zext i30 %select_ln79_28 to i31

]]></Node>
<StgValue><ssdm name="zext_ln79_29"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="30">
<![CDATA[
._crit_edge.0.0.0:133  %or_ln80_27 = call i31 @_ssdm_op_BitConcatenate.i31.i1.i30(i1 true, i30 %select_ln79_28)

]]></Node>
<StgValue><ssdm name="or_ln80_27"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge.0.0.0:134  %select_ln79_29 = select i1 %tmp_4_1_3_2, i31 %or_ln80_27, i31 %zext_ln79_29

]]></Node>
<StgValue><ssdm name="select_ln79_29"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge.0.0.0:135  %zext_ln79_30 = zext i31 %select_ln79_29 to i32

]]></Node>
<StgValue><ssdm name="zext_ln79_30"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4_1_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
._crit_edge.0.0.0:137  %or_ln80_28 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 true, i31 %select_ln79_29)

]]></Node>
<StgValue><ssdm name="or_ln80_28"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0:138  %select_ln79_30 = select i1 %tmp_4_1_3_3, i32 %or_ln80_28, i32 %zext_ln79_30

]]></Node>
<StgValue><ssdm name="select_ln79_30"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0:201  %or_ln79_30 = or i1 %or_ln79_29, %or_ln79_14

]]></Node>
<StgValue><ssdm name="or_ln79_30"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0:202  %select_ln79_31 = select i1 %or_ln79_30, i32 -1, i32 %select_ln79_30

]]></Node>
<StgValue><ssdm name="select_ln79_31"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0:203  %sext_ln79 = sext i32 %select_ln79_31 to i64

]]></Node>
<StgValue><ssdm name="sext_ln79"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="64">
<![CDATA[
._crit_edge.0.0.0:204  ret i64 %sext_ln79

]]></Node>
<StgValue><ssdm name="ret_ln86"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
