<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_up_counter_load.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_up_counter_load.v</a>
time_elapsed: 0.004s
ram usage: 9692 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld -e up_counter_load <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_up_counter_load.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_up_counter_load.v</a>
proc %up_counter_load.always.245.0 (i8$ %data, i1$ %load, i1$ %enable, i1$ %clk, i1$ %reset) -&gt; (i8$ %out) {
0:
    br %init
init:
    %clk1 = prb i1$ %clk
    wait %check, %clk
check:
    %clk2 = prb i1$ %clk
    %1 = const i1 0
    %2 = eq i1 %clk1, %1
    %3 = neq i1 %clk2, %1
    %posedge = and i1 %2, %3
    br %posedge, %init, %event
event:
    %reset1 = prb i1$ %reset
    br %reset1, %if_false, %if_true
if_true:
    %4 = const i8 0
    %5 = const time 0s 1d
    drv i8$ %out, %4, %5
    br %if_exit
if_false:
    %load1 = prb i1$ %load
    br %load1, %if_false1, %if_true1
if_exit:
    br %0
if_true1:
    %data1 = prb i8$ %data
    %6 = const time 0s 1d
    drv i8$ %out, %data1, %6
    br %if_exit1
if_false1:
    %enable1 = prb i1$ %enable
    br %enable1, %if_false2, %if_true2
if_exit1:
    br %if_exit
if_true2:
    %7 = const i32 0
    %out1 = prb i8$ %out
    %8 = inss i32 %7, i8 %out1, 0, 8
    %9 = const i32 1
    %10 = add i32 %8, %9
    %11 = exts i8, i32 %10, 0, 8
    %12 = const time 0s 1d
    drv i8$ %out, %11, %12
    br %if_exit2
if_false2:
    br %if_exit2
if_exit2:
    br %if_exit1
}

entity @up_counter_load (i8$ %data, i1$ %load, i1$ %enable, i1$ %clk, i1$ %reset) -&gt; (i8$ %out) {
    %0 = const i8 0
    %out1 = sig i8 %0
    inst %up_counter_load.always.245.0 (i8$ %data, i1$ %load, i1$ %enable, i1$ %clk, i1$ %reset) -&gt; (i8$ %out1)
    %1 = const i8 0
    %2 = const time 0s
    drv i8$ %out, %1, %2
}

</pre>
</body>