

================================================================
== Vitis HLS Report for 'compute_not_concat'
================================================================
* Date:           Wed Nov  3 22:45:21 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.806 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      309|      309|  1.236 us|  1.236 us|  309|  309|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_185_1_VITIS_LOOP_186_2  |      307|      307|         5|          1|          1|   304|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.72>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%fout = alloca i32 1"   --->   Operation 8 'alloca' 'fout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%nd = alloca i32 1"   --->   Operation 9 'alloca' 'nd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_0, i28 %out_nodes_features_skip_concat_bias_V_1, i28 %out_nodes_features_skip_concat_bias_V_2, i28 %out_nodes_features_skip_concat_bias_V_3, i28 %out_nodes_features_skip_concat_bias_V_4, i28 %out_nodes_features_skip_concat_bias_V_5, i28 %out_nodes_features_skip_concat_bias_V_6, i28 %out_nodes_features_skip_concat_bias_V_7, i28 %out_nodes_features_skip_concat_bias_V_8, i28 %out_nodes_features_skip_concat_bias_V_9, i28 %out_nodes_features_skip_concat_bias_V_10, i28 %out_nodes_features_skip_concat_bias_V_11, i28 %out_nodes_features_skip_concat_bias_V_12, i28 %out_nodes_features_skip_concat_bias_V_13, i28 %out_nodes_features_skip_concat_bias_V_14, i28 %out_nodes_features_skip_concat_bias_V_15, void @out_nodes_features_skip_concat_bias_V_16, void @out_nodes_features_skip_concat_bias_V_17, void @out_nodes_features_skip_concat_bias_V_18, void @out_nodes_features_skip_concat_bias_V_19, void @out_nodes_features_skip_concat_bias_V_20, void @out_nodes_features_skip_concat_bias_V_21, void @out_nodes_features_skip_concat_bias_V_22, void @out_nodes_features_skip_concat_bias_V_23, void @out_nodes_features_skip_concat_bias_V_24, void @out_nodes_features_skip_concat_bias_V_25, void @out_nodes_features_skip_concat_bias_V_26, void @out_nodes_features_skip_concat_bias_V_27, void @out_nodes_features_skip_concat_bias_V_28, void @out_nodes_features_skip_concat_bias_V_29, void @out_nodes_features_skip_concat_bias_V_30, void @out_nodes_features_skip_concat_bias_V_31, void @out_nodes_features_skip_concat_bias_V_32, void @out_nodes_features_skip_concat_bias_V_33, void @out_nodes_features_skip_concat_bias_V_34, void @out_nodes_features_skip_concat_bias_V_35, void @out_nodes_features_skip_concat_bias_V_36, void @out_nodes_features_skip_concat_bias_V_37, void @out_nodes_features_skip_concat_bias_V_38, void @out_nodes_features_skip_concat_bias_V_39, void @out_nodes_features_skip_concat_bias_V_40, void @out_nodes_features_skip_concat_bias_V_41, void @out_nodes_features_skip_concat_bias_V_42, void @out_nodes_features_skip_concat_bias_V_43, void @out_nodes_features_skip_concat_bias_V_44, void @out_nodes_features_skip_concat_bias_V_45, void @out_nodes_features_skip_concat_bias_V_46, void @out_nodes_features_skip_concat_bias_V_47, void @out_nodes_features_skip_concat_bias_V_48, void @out_nodes_features_skip_concat_bias_V_49, void @out_nodes_features_skip_concat_bias_V_50, void @out_nodes_features_skip_concat_bias_V_51, void @out_nodes_features_skip_concat_bias_V_52, void @out_nodes_features_skip_concat_bias_V_53, void @out_nodes_features_skip_concat_bias_V_54, void @out_nodes_features_skip_concat_bias_V_55, void @out_nodes_features_skip_concat_bias_V_56, void @out_nodes_features_skip_concat_bias_V_57, void @out_nodes_features_skip_concat_bias_V_58, void @out_nodes_features_skip_concat_bias_V_59, void @out_nodes_features_skip_concat_bias_V_60, void @out_nodes_features_skip_concat_bias_V_61, void @out_nodes_features_skip_concat_bias_V_62, void @out_nodes_features_skip_concat_bias_V_63, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_V_0_0, i28 %out_nodes_features_V_0_1, i28 %out_nodes_features_V_0_2, i28 %out_nodes_features_V_0_3, i28 %out_nodes_features_V_0_4, i28 %out_nodes_features_V_0_5, i28 %out_nodes_features_V_0_6, i28 %out_nodes_features_V_0_7, i28 %out_nodes_features_V_0_8, i28 %out_nodes_features_V_0_9, i28 %out_nodes_features_V_0_10, i28 %out_nodes_features_V_0_11, i28 %out_nodes_features_V_0_12, i28 %out_nodes_features_V_0_13, i28 %out_nodes_features_V_0_14, i28 %out_nodes_features_V_0_15, i28 %out_nodes_features_V_1_0, i28 %out_nodes_features_V_1_1, i28 %out_nodes_features_V_1_2, i28 %out_nodes_features_V_1_3, i28 %out_nodes_features_V_1_4, i28 %out_nodes_features_V_1_5, i28 %out_nodes_features_V_1_6, i28 %out_nodes_features_V_1_7, i28 %out_nodes_features_V_1_8, i28 %out_nodes_features_V_1_9, i28 %out_nodes_features_V_1_10, i28 %out_nodes_features_V_1_11, i28 %out_nodes_features_V_1_12, i28 %out_nodes_features_V_1_13, i28 %out_nodes_features_V_1_14, i28 %out_nodes_features_V_1_15, i28 %out_nodes_features_V_2_0, i28 %out_nodes_features_V_2_1, i28 %out_nodes_features_V_2_2, i28 %out_nodes_features_V_2_3, i28 %out_nodes_features_V_2_4, i28 %out_nodes_features_V_2_5, i28 %out_nodes_features_V_2_6, i28 %out_nodes_features_V_2_7, i28 %out_nodes_features_V_2_8, i28 %out_nodes_features_V_2_9, i28 %out_nodes_features_V_2_10, i28 %out_nodes_features_V_2_11, i28 %out_nodes_features_V_2_12, i28 %out_nodes_features_V_2_13, i28 %out_nodes_features_V_2_14, i28 %out_nodes_features_V_2_15, i28 %out_nodes_features_V_3_0, i28 %out_nodes_features_V_3_1, i28 %out_nodes_features_V_3_2, i28 %out_nodes_features_V_3_3, i28 %out_nodes_features_V_3_4, i28 %out_nodes_features_V_3_5, i28 %out_nodes_features_V_3_6, i28 %out_nodes_features_V_3_7, i28 %out_nodes_features_V_3_8, i28 %out_nodes_features_V_3_9, i28 %out_nodes_features_V_3_10, i28 %out_nodes_features_V_3_11, i28 %out_nodes_features_V_3_12, i28 %out_nodes_features_V_3_13, i28 %out_nodes_features_V_3_14, i28 %out_nodes_features_V_3_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln185 = store i9 0, i9 %indvar_flatten" [GAT_compute.cc:185]   --->   Operation 13 'store' 'store_ln185' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln185 = store i5 0, i5 %nd" [GAT_compute.cc:185]   --->   Operation 14 'store' 'store_ln185' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln185 = store i5 0, i5 %fout" [GAT_compute.cc:185]   --->   Operation 15 'store' 'store_ln185' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln185 = br void" [GAT_compute.cc:185]   --->   Operation 16 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [GAT_compute.cc:185]   --->   Operation 17 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln185 = icmp_eq  i9 %indvar_flatten_load, i9 304" [GAT_compute.cc:185]   --->   Operation 19 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.92ns)   --->   "%add_ln185_1 = add i9 %indvar_flatten_load, i9 1" [GAT_compute.cc:185]   --->   Operation 20 'add' 'add_ln185_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %.split3, void" [GAT_compute.cc:185]   --->   Operation 21 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%fout_load = load i5 %fout" [GAT_compute.cc:186]   --->   Operation 22 'load' 'fout_load' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%nd_load = load i5 %nd" [GAT_compute.cc:185]   --->   Operation 23 'load' 'nd_load' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.87ns)   --->   "%add_ln185 = add i5 %nd_load, i5 1" [GAT_compute.cc:185]   --->   Operation 24 'add' 'add_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.87ns)   --->   "%icmp_ln186 = icmp_eq  i5 %fout_load, i5 16" [GAT_compute.cc:186]   --->   Operation 25 'icmp' 'icmp_ln186' <Predicate = (!icmp_ln185)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%select_ln185 = select i1 %icmp_ln186, i5 0, i5 %fout_load" [GAT_compute.cc:185]   --->   Operation 26 'select' 'select_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%select_ln185_2 = select i1 %icmp_ln186, i5 %add_ln185, i5 %nd_load" [GAT_compute.cc:185]   --->   Operation 27 'select' 'select_ln185_2' <Predicate = (!icmp_ln185)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i5 %select_ln185_2" [GAT_compute.cc:185]   --->   Operation 28 'zext' 'zext_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%out_nodes_features_V_1_0_addr = getelementptr i28 %out_nodes_features_V_1_0, i64 0, i64 %zext_ln185"   --->   Operation 29 'getelementptr' 'out_nodes_features_V_1_0_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.35ns)   --->   "%out_nodes_features_V_1_0_load = load i7 %out_nodes_features_V_1_0_addr" [GAT_compute.cc:185]   --->   Operation 30 'load' 'out_nodes_features_V_1_0_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%out_nodes_features_V_1_1_addr = getelementptr i28 %out_nodes_features_V_1_1, i64 0, i64 %zext_ln185"   --->   Operation 31 'getelementptr' 'out_nodes_features_V_1_1_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.35ns)   --->   "%out_nodes_features_V_1_1_load = load i7 %out_nodes_features_V_1_1_addr" [GAT_compute.cc:185]   --->   Operation 32 'load' 'out_nodes_features_V_1_1_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%out_nodes_features_V_1_2_addr = getelementptr i28 %out_nodes_features_V_1_2, i64 0, i64 %zext_ln185"   --->   Operation 33 'getelementptr' 'out_nodes_features_V_1_2_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.35ns)   --->   "%out_nodes_features_V_1_2_load = load i7 %out_nodes_features_V_1_2_addr" [GAT_compute.cc:185]   --->   Operation 34 'load' 'out_nodes_features_V_1_2_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%out_nodes_features_V_1_3_addr = getelementptr i28 %out_nodes_features_V_1_3, i64 0, i64 %zext_ln185"   --->   Operation 35 'getelementptr' 'out_nodes_features_V_1_3_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.35ns)   --->   "%out_nodes_features_V_1_3_load = load i7 %out_nodes_features_V_1_3_addr" [GAT_compute.cc:185]   --->   Operation 36 'load' 'out_nodes_features_V_1_3_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%out_nodes_features_V_1_4_addr = getelementptr i28 %out_nodes_features_V_1_4, i64 0, i64 %zext_ln185"   --->   Operation 37 'getelementptr' 'out_nodes_features_V_1_4_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.35ns)   --->   "%out_nodes_features_V_1_4_load = load i7 %out_nodes_features_V_1_4_addr" [GAT_compute.cc:185]   --->   Operation 38 'load' 'out_nodes_features_V_1_4_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%out_nodes_features_V_1_5_addr = getelementptr i28 %out_nodes_features_V_1_5, i64 0, i64 %zext_ln185"   --->   Operation 39 'getelementptr' 'out_nodes_features_V_1_5_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.35ns)   --->   "%out_nodes_features_V_1_5_load = load i7 %out_nodes_features_V_1_5_addr" [GAT_compute.cc:185]   --->   Operation 40 'load' 'out_nodes_features_V_1_5_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%out_nodes_features_V_1_6_addr = getelementptr i28 %out_nodes_features_V_1_6, i64 0, i64 %zext_ln185"   --->   Operation 41 'getelementptr' 'out_nodes_features_V_1_6_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.35ns)   --->   "%out_nodes_features_V_1_6_load = load i7 %out_nodes_features_V_1_6_addr" [GAT_compute.cc:185]   --->   Operation 42 'load' 'out_nodes_features_V_1_6_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%out_nodes_features_V_1_7_addr = getelementptr i28 %out_nodes_features_V_1_7, i64 0, i64 %zext_ln185"   --->   Operation 43 'getelementptr' 'out_nodes_features_V_1_7_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.35ns)   --->   "%out_nodes_features_V_1_7_load = load i7 %out_nodes_features_V_1_7_addr" [GAT_compute.cc:185]   --->   Operation 44 'load' 'out_nodes_features_V_1_7_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%out_nodes_features_V_1_8_addr = getelementptr i28 %out_nodes_features_V_1_8, i64 0, i64 %zext_ln185"   --->   Operation 45 'getelementptr' 'out_nodes_features_V_1_8_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.35ns)   --->   "%out_nodes_features_V_1_8_load = load i7 %out_nodes_features_V_1_8_addr" [GAT_compute.cc:185]   --->   Operation 46 'load' 'out_nodes_features_V_1_8_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%out_nodes_features_V_1_9_addr = getelementptr i28 %out_nodes_features_V_1_9, i64 0, i64 %zext_ln185"   --->   Operation 47 'getelementptr' 'out_nodes_features_V_1_9_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (1.35ns)   --->   "%out_nodes_features_V_1_9_load = load i7 %out_nodes_features_V_1_9_addr" [GAT_compute.cc:185]   --->   Operation 48 'load' 'out_nodes_features_V_1_9_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%out_nodes_features_V_1_10_addr = getelementptr i28 %out_nodes_features_V_1_10, i64 0, i64 %zext_ln185"   --->   Operation 49 'getelementptr' 'out_nodes_features_V_1_10_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (1.35ns)   --->   "%out_nodes_features_V_1_10_load = load i7 %out_nodes_features_V_1_10_addr" [GAT_compute.cc:185]   --->   Operation 50 'load' 'out_nodes_features_V_1_10_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%out_nodes_features_V_1_11_addr = getelementptr i28 %out_nodes_features_V_1_11, i64 0, i64 %zext_ln185"   --->   Operation 51 'getelementptr' 'out_nodes_features_V_1_11_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (1.35ns)   --->   "%out_nodes_features_V_1_11_load = load i7 %out_nodes_features_V_1_11_addr" [GAT_compute.cc:185]   --->   Operation 52 'load' 'out_nodes_features_V_1_11_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%out_nodes_features_V_1_12_addr = getelementptr i28 %out_nodes_features_V_1_12, i64 0, i64 %zext_ln185"   --->   Operation 53 'getelementptr' 'out_nodes_features_V_1_12_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.35ns)   --->   "%out_nodes_features_V_1_12_load = load i7 %out_nodes_features_V_1_12_addr" [GAT_compute.cc:185]   --->   Operation 54 'load' 'out_nodes_features_V_1_12_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%out_nodes_features_V_1_13_addr = getelementptr i28 %out_nodes_features_V_1_13, i64 0, i64 %zext_ln185"   --->   Operation 55 'getelementptr' 'out_nodes_features_V_1_13_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (1.35ns)   --->   "%out_nodes_features_V_1_13_load = load i7 %out_nodes_features_V_1_13_addr" [GAT_compute.cc:185]   --->   Operation 56 'load' 'out_nodes_features_V_1_13_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%out_nodes_features_V_1_14_addr = getelementptr i28 %out_nodes_features_V_1_14, i64 0, i64 %zext_ln185"   --->   Operation 57 'getelementptr' 'out_nodes_features_V_1_14_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (1.35ns)   --->   "%out_nodes_features_V_1_14_load = load i7 %out_nodes_features_V_1_14_addr" [GAT_compute.cc:185]   --->   Operation 58 'load' 'out_nodes_features_V_1_14_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%out_nodes_features_V_1_15_addr = getelementptr i28 %out_nodes_features_V_1_15, i64 0, i64 %zext_ln185"   --->   Operation 59 'getelementptr' 'out_nodes_features_V_1_15_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (1.35ns)   --->   "%out_nodes_features_V_1_15_load = load i7 %out_nodes_features_V_1_15_addr" [GAT_compute.cc:185]   --->   Operation 60 'load' 'out_nodes_features_V_1_15_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%out_nodes_features_V_3_0_addr = getelementptr i28 %out_nodes_features_V_3_0, i64 0, i64 %zext_ln185"   --->   Operation 61 'getelementptr' 'out_nodes_features_V_3_0_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (1.35ns)   --->   "%out_nodes_features_V_3_0_load = load i7 %out_nodes_features_V_3_0_addr" [GAT_compute.cc:185]   --->   Operation 62 'load' 'out_nodes_features_V_3_0_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%out_nodes_features_V_3_1_addr = getelementptr i28 %out_nodes_features_V_3_1, i64 0, i64 %zext_ln185"   --->   Operation 63 'getelementptr' 'out_nodes_features_V_3_1_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (1.35ns)   --->   "%out_nodes_features_V_3_1_load = load i7 %out_nodes_features_V_3_1_addr" [GAT_compute.cc:185]   --->   Operation 64 'load' 'out_nodes_features_V_3_1_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%out_nodes_features_V_3_2_addr = getelementptr i28 %out_nodes_features_V_3_2, i64 0, i64 %zext_ln185"   --->   Operation 65 'getelementptr' 'out_nodes_features_V_3_2_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (1.35ns)   --->   "%out_nodes_features_V_3_2_load = load i7 %out_nodes_features_V_3_2_addr" [GAT_compute.cc:185]   --->   Operation 66 'load' 'out_nodes_features_V_3_2_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%out_nodes_features_V_3_3_addr = getelementptr i28 %out_nodes_features_V_3_3, i64 0, i64 %zext_ln185"   --->   Operation 67 'getelementptr' 'out_nodes_features_V_3_3_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (1.35ns)   --->   "%out_nodes_features_V_3_3_load = load i7 %out_nodes_features_V_3_3_addr" [GAT_compute.cc:185]   --->   Operation 68 'load' 'out_nodes_features_V_3_3_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%out_nodes_features_V_3_4_addr = getelementptr i28 %out_nodes_features_V_3_4, i64 0, i64 %zext_ln185"   --->   Operation 69 'getelementptr' 'out_nodes_features_V_3_4_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (1.35ns)   --->   "%out_nodes_features_V_3_4_load = load i7 %out_nodes_features_V_3_4_addr" [GAT_compute.cc:185]   --->   Operation 70 'load' 'out_nodes_features_V_3_4_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%out_nodes_features_V_3_5_addr = getelementptr i28 %out_nodes_features_V_3_5, i64 0, i64 %zext_ln185"   --->   Operation 71 'getelementptr' 'out_nodes_features_V_3_5_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (1.35ns)   --->   "%out_nodes_features_V_3_5_load = load i7 %out_nodes_features_V_3_5_addr" [GAT_compute.cc:185]   --->   Operation 72 'load' 'out_nodes_features_V_3_5_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%out_nodes_features_V_3_6_addr = getelementptr i28 %out_nodes_features_V_3_6, i64 0, i64 %zext_ln185"   --->   Operation 73 'getelementptr' 'out_nodes_features_V_3_6_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (1.35ns)   --->   "%out_nodes_features_V_3_6_load = load i7 %out_nodes_features_V_3_6_addr" [GAT_compute.cc:185]   --->   Operation 74 'load' 'out_nodes_features_V_3_6_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%out_nodes_features_V_3_7_addr = getelementptr i28 %out_nodes_features_V_3_7, i64 0, i64 %zext_ln185"   --->   Operation 75 'getelementptr' 'out_nodes_features_V_3_7_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (1.35ns)   --->   "%out_nodes_features_V_3_7_load = load i7 %out_nodes_features_V_3_7_addr" [GAT_compute.cc:185]   --->   Operation 76 'load' 'out_nodes_features_V_3_7_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%out_nodes_features_V_3_8_addr = getelementptr i28 %out_nodes_features_V_3_8, i64 0, i64 %zext_ln185"   --->   Operation 77 'getelementptr' 'out_nodes_features_V_3_8_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (1.35ns)   --->   "%out_nodes_features_V_3_8_load = load i7 %out_nodes_features_V_3_8_addr" [GAT_compute.cc:185]   --->   Operation 78 'load' 'out_nodes_features_V_3_8_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%out_nodes_features_V_3_9_addr = getelementptr i28 %out_nodes_features_V_3_9, i64 0, i64 %zext_ln185"   --->   Operation 79 'getelementptr' 'out_nodes_features_V_3_9_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (1.35ns)   --->   "%out_nodes_features_V_3_9_load = load i7 %out_nodes_features_V_3_9_addr" [GAT_compute.cc:185]   --->   Operation 80 'load' 'out_nodes_features_V_3_9_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%out_nodes_features_V_3_10_addr = getelementptr i28 %out_nodes_features_V_3_10, i64 0, i64 %zext_ln185"   --->   Operation 81 'getelementptr' 'out_nodes_features_V_3_10_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (1.35ns)   --->   "%out_nodes_features_V_3_10_load = load i7 %out_nodes_features_V_3_10_addr" [GAT_compute.cc:185]   --->   Operation 82 'load' 'out_nodes_features_V_3_10_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%out_nodes_features_V_3_11_addr = getelementptr i28 %out_nodes_features_V_3_11, i64 0, i64 %zext_ln185"   --->   Operation 83 'getelementptr' 'out_nodes_features_V_3_11_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (1.35ns)   --->   "%out_nodes_features_V_3_11_load = load i7 %out_nodes_features_V_3_11_addr" [GAT_compute.cc:185]   --->   Operation 84 'load' 'out_nodes_features_V_3_11_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%out_nodes_features_V_3_12_addr = getelementptr i28 %out_nodes_features_V_3_12, i64 0, i64 %zext_ln185"   --->   Operation 85 'getelementptr' 'out_nodes_features_V_3_12_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (1.35ns)   --->   "%out_nodes_features_V_3_12_load = load i7 %out_nodes_features_V_3_12_addr" [GAT_compute.cc:185]   --->   Operation 86 'load' 'out_nodes_features_V_3_12_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%out_nodes_features_V_3_13_addr = getelementptr i28 %out_nodes_features_V_3_13, i64 0, i64 %zext_ln185"   --->   Operation 87 'getelementptr' 'out_nodes_features_V_3_13_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (1.35ns)   --->   "%out_nodes_features_V_3_13_load = load i7 %out_nodes_features_V_3_13_addr" [GAT_compute.cc:185]   --->   Operation 88 'load' 'out_nodes_features_V_3_13_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%out_nodes_features_V_3_14_addr = getelementptr i28 %out_nodes_features_V_3_14, i64 0, i64 %zext_ln185"   --->   Operation 89 'getelementptr' 'out_nodes_features_V_3_14_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (1.35ns)   --->   "%out_nodes_features_V_3_14_load = load i7 %out_nodes_features_V_3_14_addr" [GAT_compute.cc:185]   --->   Operation 90 'load' 'out_nodes_features_V_3_14_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%out_nodes_features_V_3_15_addr = getelementptr i28 %out_nodes_features_V_3_15, i64 0, i64 %zext_ln185"   --->   Operation 91 'getelementptr' 'out_nodes_features_V_3_15_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (1.35ns)   --->   "%out_nodes_features_V_3_15_load = load i7 %out_nodes_features_V_3_15_addr" [GAT_compute.cc:185]   --->   Operation 92 'load' 'out_nodes_features_V_3_15_load' <Predicate = (!icmp_ln185)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln712 = trunc i5 %select_ln185"   --->   Operation 93 'trunc' 'trunc_ln712' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.87ns)   --->   "%switch_ln191 = switch i4 %trunc_ln712, void %branch15, i4 0, void %branch0, i4 1, void %branch1, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8, i4 9, void %branch9, i4 10, void %branch10, i4 11, void %branch11, i4 12, void %branch12, i4 13, void %branch13, i4 14, void %branch14" [GAT_compute.cc:191]   --->   Operation 94 'switch' 'switch_ln191' <Predicate = (!icmp_ln185)> <Delay = 0.87>
ST_1 : Operation 95 [1/1] (0.87ns)   --->   "%add_ln186 = add i5 %select_ln185, i5 1" [GAT_compute.cc:186]   --->   Operation 95 'add' 'add_ln186' <Predicate = (!icmp_ln185)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.48ns)   --->   "%store_ln185 = store i9 %add_ln185_1, i9 %indvar_flatten" [GAT_compute.cc:185]   --->   Operation 96 'store' 'store_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.48>
ST_1 : Operation 97 [1/1] (0.48ns)   --->   "%store_ln185 = store i5 %select_ln185_2, i5 %nd" [GAT_compute.cc:185]   --->   Operation 97 'store' 'store_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.48>
ST_1 : Operation 98 [1/1] (0.48ns)   --->   "%store_ln186 = store i5 %add_ln186, i5 %fout" [GAT_compute.cc:186]   --->   Operation 98 'store' 'store_ln186' <Predicate = (!icmp_ln185)> <Delay = 0.48>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 99 'br' 'br_ln0' <Predicate = (!icmp_ln185)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.92>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%out_nodes_features_V_0_0_addr = getelementptr i28 %out_nodes_features_V_0_0, i64 0, i64 %zext_ln185"   --->   Operation 100 'getelementptr' 'out_nodes_features_V_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (1.35ns)   --->   "%out_nodes_features_V_0_0_load = load i7 %out_nodes_features_V_0_0_addr" [GAT_compute.cc:185]   --->   Operation 101 'load' 'out_nodes_features_V_0_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%out_nodes_features_V_0_1_addr = getelementptr i28 %out_nodes_features_V_0_1, i64 0, i64 %zext_ln185"   --->   Operation 102 'getelementptr' 'out_nodes_features_V_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [2/2] (1.35ns)   --->   "%out_nodes_features_V_0_1_load = load i7 %out_nodes_features_V_0_1_addr" [GAT_compute.cc:185]   --->   Operation 103 'load' 'out_nodes_features_V_0_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%out_nodes_features_V_0_2_addr = getelementptr i28 %out_nodes_features_V_0_2, i64 0, i64 %zext_ln185"   --->   Operation 104 'getelementptr' 'out_nodes_features_V_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (1.35ns)   --->   "%out_nodes_features_V_0_2_load = load i7 %out_nodes_features_V_0_2_addr" [GAT_compute.cc:185]   --->   Operation 105 'load' 'out_nodes_features_V_0_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%out_nodes_features_V_0_3_addr = getelementptr i28 %out_nodes_features_V_0_3, i64 0, i64 %zext_ln185"   --->   Operation 106 'getelementptr' 'out_nodes_features_V_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (1.35ns)   --->   "%out_nodes_features_V_0_3_load = load i7 %out_nodes_features_V_0_3_addr" [GAT_compute.cc:185]   --->   Operation 107 'load' 'out_nodes_features_V_0_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%out_nodes_features_V_0_4_addr = getelementptr i28 %out_nodes_features_V_0_4, i64 0, i64 %zext_ln185"   --->   Operation 108 'getelementptr' 'out_nodes_features_V_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (1.35ns)   --->   "%out_nodes_features_V_0_4_load = load i7 %out_nodes_features_V_0_4_addr" [GAT_compute.cc:185]   --->   Operation 109 'load' 'out_nodes_features_V_0_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%out_nodes_features_V_0_5_addr = getelementptr i28 %out_nodes_features_V_0_5, i64 0, i64 %zext_ln185"   --->   Operation 110 'getelementptr' 'out_nodes_features_V_0_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [2/2] (1.35ns)   --->   "%out_nodes_features_V_0_5_load = load i7 %out_nodes_features_V_0_5_addr" [GAT_compute.cc:185]   --->   Operation 111 'load' 'out_nodes_features_V_0_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%out_nodes_features_V_0_6_addr = getelementptr i28 %out_nodes_features_V_0_6, i64 0, i64 %zext_ln185"   --->   Operation 112 'getelementptr' 'out_nodes_features_V_0_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (1.35ns)   --->   "%out_nodes_features_V_0_6_load = load i7 %out_nodes_features_V_0_6_addr" [GAT_compute.cc:185]   --->   Operation 113 'load' 'out_nodes_features_V_0_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%out_nodes_features_V_0_7_addr = getelementptr i28 %out_nodes_features_V_0_7, i64 0, i64 %zext_ln185"   --->   Operation 114 'getelementptr' 'out_nodes_features_V_0_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [2/2] (1.35ns)   --->   "%out_nodes_features_V_0_7_load = load i7 %out_nodes_features_V_0_7_addr" [GAT_compute.cc:185]   --->   Operation 115 'load' 'out_nodes_features_V_0_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%out_nodes_features_V_0_8_addr = getelementptr i28 %out_nodes_features_V_0_8, i64 0, i64 %zext_ln185"   --->   Operation 116 'getelementptr' 'out_nodes_features_V_0_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [2/2] (1.35ns)   --->   "%out_nodes_features_V_0_8_load = load i7 %out_nodes_features_V_0_8_addr" [GAT_compute.cc:185]   --->   Operation 117 'load' 'out_nodes_features_V_0_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%out_nodes_features_V_0_9_addr = getelementptr i28 %out_nodes_features_V_0_9, i64 0, i64 %zext_ln185"   --->   Operation 118 'getelementptr' 'out_nodes_features_V_0_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [2/2] (1.35ns)   --->   "%out_nodes_features_V_0_9_load = load i7 %out_nodes_features_V_0_9_addr" [GAT_compute.cc:185]   --->   Operation 119 'load' 'out_nodes_features_V_0_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%out_nodes_features_V_0_10_addr = getelementptr i28 %out_nodes_features_V_0_10, i64 0, i64 %zext_ln185"   --->   Operation 120 'getelementptr' 'out_nodes_features_V_0_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (1.35ns)   --->   "%out_nodes_features_V_0_10_load = load i7 %out_nodes_features_V_0_10_addr" [GAT_compute.cc:185]   --->   Operation 121 'load' 'out_nodes_features_V_0_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%out_nodes_features_V_0_11_addr = getelementptr i28 %out_nodes_features_V_0_11, i64 0, i64 %zext_ln185"   --->   Operation 122 'getelementptr' 'out_nodes_features_V_0_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [2/2] (1.35ns)   --->   "%out_nodes_features_V_0_11_load = load i7 %out_nodes_features_V_0_11_addr" [GAT_compute.cc:185]   --->   Operation 123 'load' 'out_nodes_features_V_0_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%out_nodes_features_V_0_12_addr = getelementptr i28 %out_nodes_features_V_0_12, i64 0, i64 %zext_ln185"   --->   Operation 124 'getelementptr' 'out_nodes_features_V_0_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [2/2] (1.35ns)   --->   "%out_nodes_features_V_0_12_load = load i7 %out_nodes_features_V_0_12_addr" [GAT_compute.cc:185]   --->   Operation 125 'load' 'out_nodes_features_V_0_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%out_nodes_features_V_0_13_addr = getelementptr i28 %out_nodes_features_V_0_13, i64 0, i64 %zext_ln185"   --->   Operation 126 'getelementptr' 'out_nodes_features_V_0_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [2/2] (1.35ns)   --->   "%out_nodes_features_V_0_13_load = load i7 %out_nodes_features_V_0_13_addr" [GAT_compute.cc:185]   --->   Operation 127 'load' 'out_nodes_features_V_0_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%out_nodes_features_V_0_14_addr = getelementptr i28 %out_nodes_features_V_0_14, i64 0, i64 %zext_ln185"   --->   Operation 128 'getelementptr' 'out_nodes_features_V_0_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [2/2] (1.35ns)   --->   "%out_nodes_features_V_0_14_load = load i7 %out_nodes_features_V_0_14_addr" [GAT_compute.cc:185]   --->   Operation 129 'load' 'out_nodes_features_V_0_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%out_nodes_features_V_0_15_addr = getelementptr i28 %out_nodes_features_V_0_15, i64 0, i64 %zext_ln185"   --->   Operation 130 'getelementptr' 'out_nodes_features_V_0_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [2/2] (1.35ns)   --->   "%out_nodes_features_V_0_15_load = load i7 %out_nodes_features_V_0_15_addr" [GAT_compute.cc:185]   --->   Operation 131 'load' 'out_nodes_features_V_0_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 132 [1/2] (1.35ns)   --->   "%out_nodes_features_V_1_0_load = load i7 %out_nodes_features_V_1_0_addr" [GAT_compute.cc:185]   --->   Operation 132 'load' 'out_nodes_features_V_1_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 133 [1/2] (1.35ns)   --->   "%out_nodes_features_V_1_1_load = load i7 %out_nodes_features_V_1_1_addr" [GAT_compute.cc:185]   --->   Operation 133 'load' 'out_nodes_features_V_1_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 134 [1/2] (1.35ns)   --->   "%out_nodes_features_V_1_2_load = load i7 %out_nodes_features_V_1_2_addr" [GAT_compute.cc:185]   --->   Operation 134 'load' 'out_nodes_features_V_1_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 135 [1/2] (1.35ns)   --->   "%out_nodes_features_V_1_3_load = load i7 %out_nodes_features_V_1_3_addr" [GAT_compute.cc:185]   --->   Operation 135 'load' 'out_nodes_features_V_1_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 136 [1/2] (1.35ns)   --->   "%out_nodes_features_V_1_4_load = load i7 %out_nodes_features_V_1_4_addr" [GAT_compute.cc:185]   --->   Operation 136 'load' 'out_nodes_features_V_1_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 137 [1/2] (1.35ns)   --->   "%out_nodes_features_V_1_5_load = load i7 %out_nodes_features_V_1_5_addr" [GAT_compute.cc:185]   --->   Operation 137 'load' 'out_nodes_features_V_1_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 138 [1/2] (1.35ns)   --->   "%out_nodes_features_V_1_6_load = load i7 %out_nodes_features_V_1_6_addr" [GAT_compute.cc:185]   --->   Operation 138 'load' 'out_nodes_features_V_1_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 139 [1/2] (1.35ns)   --->   "%out_nodes_features_V_1_7_load = load i7 %out_nodes_features_V_1_7_addr" [GAT_compute.cc:185]   --->   Operation 139 'load' 'out_nodes_features_V_1_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 140 [1/2] (1.35ns)   --->   "%out_nodes_features_V_1_8_load = load i7 %out_nodes_features_V_1_8_addr" [GAT_compute.cc:185]   --->   Operation 140 'load' 'out_nodes_features_V_1_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 141 [1/2] (1.35ns)   --->   "%out_nodes_features_V_1_9_load = load i7 %out_nodes_features_V_1_9_addr" [GAT_compute.cc:185]   --->   Operation 141 'load' 'out_nodes_features_V_1_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 142 [1/2] (1.35ns)   --->   "%out_nodes_features_V_1_10_load = load i7 %out_nodes_features_V_1_10_addr" [GAT_compute.cc:185]   --->   Operation 142 'load' 'out_nodes_features_V_1_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 143 [1/2] (1.35ns)   --->   "%out_nodes_features_V_1_11_load = load i7 %out_nodes_features_V_1_11_addr" [GAT_compute.cc:185]   --->   Operation 143 'load' 'out_nodes_features_V_1_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 144 [1/2] (1.35ns)   --->   "%out_nodes_features_V_1_12_load = load i7 %out_nodes_features_V_1_12_addr" [GAT_compute.cc:185]   --->   Operation 144 'load' 'out_nodes_features_V_1_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 145 [1/2] (1.35ns)   --->   "%out_nodes_features_V_1_13_load = load i7 %out_nodes_features_V_1_13_addr" [GAT_compute.cc:185]   --->   Operation 145 'load' 'out_nodes_features_V_1_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 146 [1/2] (1.35ns)   --->   "%out_nodes_features_V_1_14_load = load i7 %out_nodes_features_V_1_14_addr" [GAT_compute.cc:185]   --->   Operation 146 'load' 'out_nodes_features_V_1_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 147 [1/2] (1.35ns)   --->   "%out_nodes_features_V_1_15_load = load i7 %out_nodes_features_V_1_15_addr" [GAT_compute.cc:185]   --->   Operation 147 'load' 'out_nodes_features_V_1_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%out_nodes_features_V_2_0_addr = getelementptr i28 %out_nodes_features_V_2_0, i64 0, i64 %zext_ln185"   --->   Operation 148 'getelementptr' 'out_nodes_features_V_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [2/2] (1.35ns)   --->   "%out_nodes_features_V_2_0_load = load i7 %out_nodes_features_V_2_0_addr" [GAT_compute.cc:185]   --->   Operation 149 'load' 'out_nodes_features_V_2_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%out_nodes_features_V_2_1_addr = getelementptr i28 %out_nodes_features_V_2_1, i64 0, i64 %zext_ln185"   --->   Operation 150 'getelementptr' 'out_nodes_features_V_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [2/2] (1.35ns)   --->   "%out_nodes_features_V_2_1_load = load i7 %out_nodes_features_V_2_1_addr" [GAT_compute.cc:185]   --->   Operation 151 'load' 'out_nodes_features_V_2_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%out_nodes_features_V_2_2_addr = getelementptr i28 %out_nodes_features_V_2_2, i64 0, i64 %zext_ln185"   --->   Operation 152 'getelementptr' 'out_nodes_features_V_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [2/2] (1.35ns)   --->   "%out_nodes_features_V_2_2_load = load i7 %out_nodes_features_V_2_2_addr" [GAT_compute.cc:185]   --->   Operation 153 'load' 'out_nodes_features_V_2_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%out_nodes_features_V_2_3_addr = getelementptr i28 %out_nodes_features_V_2_3, i64 0, i64 %zext_ln185"   --->   Operation 154 'getelementptr' 'out_nodes_features_V_2_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [2/2] (1.35ns)   --->   "%out_nodes_features_V_2_3_load = load i7 %out_nodes_features_V_2_3_addr" [GAT_compute.cc:185]   --->   Operation 155 'load' 'out_nodes_features_V_2_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%out_nodes_features_V_2_4_addr = getelementptr i28 %out_nodes_features_V_2_4, i64 0, i64 %zext_ln185"   --->   Operation 156 'getelementptr' 'out_nodes_features_V_2_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [2/2] (1.35ns)   --->   "%out_nodes_features_V_2_4_load = load i7 %out_nodes_features_V_2_4_addr" [GAT_compute.cc:185]   --->   Operation 157 'load' 'out_nodes_features_V_2_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%out_nodes_features_V_2_5_addr = getelementptr i28 %out_nodes_features_V_2_5, i64 0, i64 %zext_ln185"   --->   Operation 158 'getelementptr' 'out_nodes_features_V_2_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [2/2] (1.35ns)   --->   "%out_nodes_features_V_2_5_load = load i7 %out_nodes_features_V_2_5_addr" [GAT_compute.cc:185]   --->   Operation 159 'load' 'out_nodes_features_V_2_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%out_nodes_features_V_2_6_addr = getelementptr i28 %out_nodes_features_V_2_6, i64 0, i64 %zext_ln185"   --->   Operation 160 'getelementptr' 'out_nodes_features_V_2_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [2/2] (1.35ns)   --->   "%out_nodes_features_V_2_6_load = load i7 %out_nodes_features_V_2_6_addr" [GAT_compute.cc:185]   --->   Operation 161 'load' 'out_nodes_features_V_2_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%out_nodes_features_V_2_7_addr = getelementptr i28 %out_nodes_features_V_2_7, i64 0, i64 %zext_ln185"   --->   Operation 162 'getelementptr' 'out_nodes_features_V_2_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [2/2] (1.35ns)   --->   "%out_nodes_features_V_2_7_load = load i7 %out_nodes_features_V_2_7_addr" [GAT_compute.cc:185]   --->   Operation 163 'load' 'out_nodes_features_V_2_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%out_nodes_features_V_2_8_addr = getelementptr i28 %out_nodes_features_V_2_8, i64 0, i64 %zext_ln185"   --->   Operation 164 'getelementptr' 'out_nodes_features_V_2_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [2/2] (1.35ns)   --->   "%out_nodes_features_V_2_8_load = load i7 %out_nodes_features_V_2_8_addr" [GAT_compute.cc:185]   --->   Operation 165 'load' 'out_nodes_features_V_2_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%out_nodes_features_V_2_9_addr = getelementptr i28 %out_nodes_features_V_2_9, i64 0, i64 %zext_ln185"   --->   Operation 166 'getelementptr' 'out_nodes_features_V_2_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [2/2] (1.35ns)   --->   "%out_nodes_features_V_2_9_load = load i7 %out_nodes_features_V_2_9_addr" [GAT_compute.cc:185]   --->   Operation 167 'load' 'out_nodes_features_V_2_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%out_nodes_features_V_2_10_addr = getelementptr i28 %out_nodes_features_V_2_10, i64 0, i64 %zext_ln185"   --->   Operation 168 'getelementptr' 'out_nodes_features_V_2_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [2/2] (1.35ns)   --->   "%out_nodes_features_V_2_10_load = load i7 %out_nodes_features_V_2_10_addr" [GAT_compute.cc:185]   --->   Operation 169 'load' 'out_nodes_features_V_2_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%out_nodes_features_V_2_11_addr = getelementptr i28 %out_nodes_features_V_2_11, i64 0, i64 %zext_ln185"   --->   Operation 170 'getelementptr' 'out_nodes_features_V_2_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [2/2] (1.35ns)   --->   "%out_nodes_features_V_2_11_load = load i7 %out_nodes_features_V_2_11_addr" [GAT_compute.cc:185]   --->   Operation 171 'load' 'out_nodes_features_V_2_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%out_nodes_features_V_2_12_addr = getelementptr i28 %out_nodes_features_V_2_12, i64 0, i64 %zext_ln185"   --->   Operation 172 'getelementptr' 'out_nodes_features_V_2_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [2/2] (1.35ns)   --->   "%out_nodes_features_V_2_12_load = load i7 %out_nodes_features_V_2_12_addr" [GAT_compute.cc:185]   --->   Operation 173 'load' 'out_nodes_features_V_2_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%out_nodes_features_V_2_13_addr = getelementptr i28 %out_nodes_features_V_2_13, i64 0, i64 %zext_ln185"   --->   Operation 174 'getelementptr' 'out_nodes_features_V_2_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [2/2] (1.35ns)   --->   "%out_nodes_features_V_2_13_load = load i7 %out_nodes_features_V_2_13_addr" [GAT_compute.cc:185]   --->   Operation 175 'load' 'out_nodes_features_V_2_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%out_nodes_features_V_2_14_addr = getelementptr i28 %out_nodes_features_V_2_14, i64 0, i64 %zext_ln185"   --->   Operation 176 'getelementptr' 'out_nodes_features_V_2_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [2/2] (1.35ns)   --->   "%out_nodes_features_V_2_14_load = load i7 %out_nodes_features_V_2_14_addr" [GAT_compute.cc:185]   --->   Operation 177 'load' 'out_nodes_features_V_2_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%out_nodes_features_V_2_15_addr = getelementptr i28 %out_nodes_features_V_2_15, i64 0, i64 %zext_ln185"   --->   Operation 178 'getelementptr' 'out_nodes_features_V_2_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [2/2] (1.35ns)   --->   "%out_nodes_features_V_2_15_load = load i7 %out_nodes_features_V_2_15_addr" [GAT_compute.cc:185]   --->   Operation 179 'load' 'out_nodes_features_V_2_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 180 [1/2] (1.35ns)   --->   "%out_nodes_features_V_3_0_load = load i7 %out_nodes_features_V_3_0_addr" [GAT_compute.cc:185]   --->   Operation 180 'load' 'out_nodes_features_V_3_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 181 [1/2] (1.35ns)   --->   "%out_nodes_features_V_3_1_load = load i7 %out_nodes_features_V_3_1_addr" [GAT_compute.cc:185]   --->   Operation 181 'load' 'out_nodes_features_V_3_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 182 [1/2] (1.35ns)   --->   "%out_nodes_features_V_3_2_load = load i7 %out_nodes_features_V_3_2_addr" [GAT_compute.cc:185]   --->   Operation 182 'load' 'out_nodes_features_V_3_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 183 [1/2] (1.35ns)   --->   "%out_nodes_features_V_3_3_load = load i7 %out_nodes_features_V_3_3_addr" [GAT_compute.cc:185]   --->   Operation 183 'load' 'out_nodes_features_V_3_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 184 [1/2] (1.35ns)   --->   "%out_nodes_features_V_3_4_load = load i7 %out_nodes_features_V_3_4_addr" [GAT_compute.cc:185]   --->   Operation 184 'load' 'out_nodes_features_V_3_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 185 [1/2] (1.35ns)   --->   "%out_nodes_features_V_3_5_load = load i7 %out_nodes_features_V_3_5_addr" [GAT_compute.cc:185]   --->   Operation 185 'load' 'out_nodes_features_V_3_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 186 [1/2] (1.35ns)   --->   "%out_nodes_features_V_3_6_load = load i7 %out_nodes_features_V_3_6_addr" [GAT_compute.cc:185]   --->   Operation 186 'load' 'out_nodes_features_V_3_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 187 [1/2] (1.35ns)   --->   "%out_nodes_features_V_3_7_load = load i7 %out_nodes_features_V_3_7_addr" [GAT_compute.cc:185]   --->   Operation 187 'load' 'out_nodes_features_V_3_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 188 [1/2] (1.35ns)   --->   "%out_nodes_features_V_3_8_load = load i7 %out_nodes_features_V_3_8_addr" [GAT_compute.cc:185]   --->   Operation 188 'load' 'out_nodes_features_V_3_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 189 [1/2] (1.35ns)   --->   "%out_nodes_features_V_3_9_load = load i7 %out_nodes_features_V_3_9_addr" [GAT_compute.cc:185]   --->   Operation 189 'load' 'out_nodes_features_V_3_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 190 [1/2] (1.35ns)   --->   "%out_nodes_features_V_3_10_load = load i7 %out_nodes_features_V_3_10_addr" [GAT_compute.cc:185]   --->   Operation 190 'load' 'out_nodes_features_V_3_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 191 [1/2] (1.35ns)   --->   "%out_nodes_features_V_3_11_load = load i7 %out_nodes_features_V_3_11_addr" [GAT_compute.cc:185]   --->   Operation 191 'load' 'out_nodes_features_V_3_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 192 [1/2] (1.35ns)   --->   "%out_nodes_features_V_3_12_load = load i7 %out_nodes_features_V_3_12_addr" [GAT_compute.cc:185]   --->   Operation 192 'load' 'out_nodes_features_V_3_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 193 [1/2] (1.35ns)   --->   "%out_nodes_features_V_3_13_load = load i7 %out_nodes_features_V_3_13_addr" [GAT_compute.cc:185]   --->   Operation 193 'load' 'out_nodes_features_V_3_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 194 [1/2] (1.35ns)   --->   "%out_nodes_features_V_3_14_load = load i7 %out_nodes_features_V_3_14_addr" [GAT_compute.cc:185]   --->   Operation 194 'load' 'out_nodes_features_V_3_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 195 [1/2] (1.35ns)   --->   "%out_nodes_features_V_3_15_load = load i7 %out_nodes_features_V_3_15_addr" [GAT_compute.cc:185]   --->   Operation 195 'load' 'out_nodes_features_V_3_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 196 [1/1] (0.57ns)   --->   "%tmp_s = mux i28 @_ssdm_op_Mux.ap_auto.16i28.i4, i28 %out_nodes_features_V_1_0_load, i28 %out_nodes_features_V_1_1_load, i28 %out_nodes_features_V_1_2_load, i28 %out_nodes_features_V_1_3_load, i28 %out_nodes_features_V_1_4_load, i28 %out_nodes_features_V_1_5_load, i28 %out_nodes_features_V_1_6_load, i28 %out_nodes_features_V_1_7_load, i28 %out_nodes_features_V_1_8_load, i28 %out_nodes_features_V_1_9_load, i28 %out_nodes_features_V_1_10_load, i28 %out_nodes_features_V_1_11_load, i28 %out_nodes_features_V_1_12_load, i28 %out_nodes_features_V_1_13_load, i28 %out_nodes_features_V_1_14_load, i28 %out_nodes_features_V_1_15_load, i4 %trunc_ln712"   --->   Operation 196 'mux' 'tmp_s' <Predicate = true> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.57ns)   --->   "%tmp_19 = mux i28 @_ssdm_op_Mux.ap_auto.16i28.i4, i28 %out_nodes_features_V_3_0_load, i28 %out_nodes_features_V_3_1_load, i28 %out_nodes_features_V_3_2_load, i28 %out_nodes_features_V_3_3_load, i28 %out_nodes_features_V_3_4_load, i28 %out_nodes_features_V_3_5_load, i28 %out_nodes_features_V_3_6_load, i28 %out_nodes_features_V_3_7_load, i28 %out_nodes_features_V_3_8_load, i28 %out_nodes_features_V_3_9_load, i28 %out_nodes_features_V_3_10_load, i28 %out_nodes_features_V_3_11_load, i28 %out_nodes_features_V_3_12_load, i28 %out_nodes_features_V_3_13_load, i28 %out_nodes_features_V_3_14_load, i28 %out_nodes_features_V_3_15_load, i4 %trunc_ln712"   --->   Operation 197 'mux' 'tmp_19' <Predicate = true> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.79>
ST_3 : Operation 198 [1/2] (1.35ns)   --->   "%out_nodes_features_V_0_0_load = load i7 %out_nodes_features_V_0_0_addr" [GAT_compute.cc:185]   --->   Operation 198 'load' 'out_nodes_features_V_0_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 199 [1/2] (1.35ns)   --->   "%out_nodes_features_V_0_1_load = load i7 %out_nodes_features_V_0_1_addr" [GAT_compute.cc:185]   --->   Operation 199 'load' 'out_nodes_features_V_0_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 200 [1/2] (1.35ns)   --->   "%out_nodes_features_V_0_2_load = load i7 %out_nodes_features_V_0_2_addr" [GAT_compute.cc:185]   --->   Operation 200 'load' 'out_nodes_features_V_0_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 201 [1/2] (1.35ns)   --->   "%out_nodes_features_V_0_3_load = load i7 %out_nodes_features_V_0_3_addr" [GAT_compute.cc:185]   --->   Operation 201 'load' 'out_nodes_features_V_0_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 202 [1/2] (1.35ns)   --->   "%out_nodes_features_V_0_4_load = load i7 %out_nodes_features_V_0_4_addr" [GAT_compute.cc:185]   --->   Operation 202 'load' 'out_nodes_features_V_0_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 203 [1/2] (1.35ns)   --->   "%out_nodes_features_V_0_5_load = load i7 %out_nodes_features_V_0_5_addr" [GAT_compute.cc:185]   --->   Operation 203 'load' 'out_nodes_features_V_0_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 204 [1/2] (1.35ns)   --->   "%out_nodes_features_V_0_6_load = load i7 %out_nodes_features_V_0_6_addr" [GAT_compute.cc:185]   --->   Operation 204 'load' 'out_nodes_features_V_0_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 205 [1/2] (1.35ns)   --->   "%out_nodes_features_V_0_7_load = load i7 %out_nodes_features_V_0_7_addr" [GAT_compute.cc:185]   --->   Operation 205 'load' 'out_nodes_features_V_0_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 206 [1/2] (1.35ns)   --->   "%out_nodes_features_V_0_8_load = load i7 %out_nodes_features_V_0_8_addr" [GAT_compute.cc:185]   --->   Operation 206 'load' 'out_nodes_features_V_0_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 207 [1/2] (1.35ns)   --->   "%out_nodes_features_V_0_9_load = load i7 %out_nodes_features_V_0_9_addr" [GAT_compute.cc:185]   --->   Operation 207 'load' 'out_nodes_features_V_0_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 208 [1/2] (1.35ns)   --->   "%out_nodes_features_V_0_10_load = load i7 %out_nodes_features_V_0_10_addr" [GAT_compute.cc:185]   --->   Operation 208 'load' 'out_nodes_features_V_0_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 209 [1/2] (1.35ns)   --->   "%out_nodes_features_V_0_11_load = load i7 %out_nodes_features_V_0_11_addr" [GAT_compute.cc:185]   --->   Operation 209 'load' 'out_nodes_features_V_0_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 210 [1/2] (1.35ns)   --->   "%out_nodes_features_V_0_12_load = load i7 %out_nodes_features_V_0_12_addr" [GAT_compute.cc:185]   --->   Operation 210 'load' 'out_nodes_features_V_0_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 211 [1/2] (1.35ns)   --->   "%out_nodes_features_V_0_13_load = load i7 %out_nodes_features_V_0_13_addr" [GAT_compute.cc:185]   --->   Operation 211 'load' 'out_nodes_features_V_0_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 212 [1/2] (1.35ns)   --->   "%out_nodes_features_V_0_14_load = load i7 %out_nodes_features_V_0_14_addr" [GAT_compute.cc:185]   --->   Operation 212 'load' 'out_nodes_features_V_0_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 213 [1/2] (1.35ns)   --->   "%out_nodes_features_V_0_15_load = load i7 %out_nodes_features_V_0_15_addr" [GAT_compute.cc:185]   --->   Operation 213 'load' 'out_nodes_features_V_0_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 214 [1/2] (1.35ns)   --->   "%out_nodes_features_V_2_0_load = load i7 %out_nodes_features_V_2_0_addr" [GAT_compute.cc:185]   --->   Operation 214 'load' 'out_nodes_features_V_2_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 215 [1/2] (1.35ns)   --->   "%out_nodes_features_V_2_1_load = load i7 %out_nodes_features_V_2_1_addr" [GAT_compute.cc:185]   --->   Operation 215 'load' 'out_nodes_features_V_2_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 216 [1/2] (1.35ns)   --->   "%out_nodes_features_V_2_2_load = load i7 %out_nodes_features_V_2_2_addr" [GAT_compute.cc:185]   --->   Operation 216 'load' 'out_nodes_features_V_2_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 217 [1/2] (1.35ns)   --->   "%out_nodes_features_V_2_3_load = load i7 %out_nodes_features_V_2_3_addr" [GAT_compute.cc:185]   --->   Operation 217 'load' 'out_nodes_features_V_2_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 218 [1/2] (1.35ns)   --->   "%out_nodes_features_V_2_4_load = load i7 %out_nodes_features_V_2_4_addr" [GAT_compute.cc:185]   --->   Operation 218 'load' 'out_nodes_features_V_2_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 219 [1/2] (1.35ns)   --->   "%out_nodes_features_V_2_5_load = load i7 %out_nodes_features_V_2_5_addr" [GAT_compute.cc:185]   --->   Operation 219 'load' 'out_nodes_features_V_2_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 220 [1/2] (1.35ns)   --->   "%out_nodes_features_V_2_6_load = load i7 %out_nodes_features_V_2_6_addr" [GAT_compute.cc:185]   --->   Operation 220 'load' 'out_nodes_features_V_2_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 221 [1/2] (1.35ns)   --->   "%out_nodes_features_V_2_7_load = load i7 %out_nodes_features_V_2_7_addr" [GAT_compute.cc:185]   --->   Operation 221 'load' 'out_nodes_features_V_2_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 222 [1/2] (1.35ns)   --->   "%out_nodes_features_V_2_8_load = load i7 %out_nodes_features_V_2_8_addr" [GAT_compute.cc:185]   --->   Operation 222 'load' 'out_nodes_features_V_2_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 223 [1/2] (1.35ns)   --->   "%out_nodes_features_V_2_9_load = load i7 %out_nodes_features_V_2_9_addr" [GAT_compute.cc:185]   --->   Operation 223 'load' 'out_nodes_features_V_2_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 224 [1/2] (1.35ns)   --->   "%out_nodes_features_V_2_10_load = load i7 %out_nodes_features_V_2_10_addr" [GAT_compute.cc:185]   --->   Operation 224 'load' 'out_nodes_features_V_2_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 225 [1/2] (1.35ns)   --->   "%out_nodes_features_V_2_11_load = load i7 %out_nodes_features_V_2_11_addr" [GAT_compute.cc:185]   --->   Operation 225 'load' 'out_nodes_features_V_2_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 226 [1/2] (1.35ns)   --->   "%out_nodes_features_V_2_12_load = load i7 %out_nodes_features_V_2_12_addr" [GAT_compute.cc:185]   --->   Operation 226 'load' 'out_nodes_features_V_2_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 227 [1/2] (1.35ns)   --->   "%out_nodes_features_V_2_13_load = load i7 %out_nodes_features_V_2_13_addr" [GAT_compute.cc:185]   --->   Operation 227 'load' 'out_nodes_features_V_2_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 228 [1/2] (1.35ns)   --->   "%out_nodes_features_V_2_14_load = load i7 %out_nodes_features_V_2_14_addr" [GAT_compute.cc:185]   --->   Operation 228 'load' 'out_nodes_features_V_2_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 229 [1/2] (1.35ns)   --->   "%out_nodes_features_V_2_15_load = load i7 %out_nodes_features_V_2_15_addr" [GAT_compute.cc:185]   --->   Operation 229 'load' 'out_nodes_features_V_2_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 230 [1/1] (0.57ns)   --->   "%tmp = mux i28 @_ssdm_op_Mux.ap_auto.16i28.i4, i28 %out_nodes_features_V_0_0_load, i28 %out_nodes_features_V_0_1_load, i28 %out_nodes_features_V_0_2_load, i28 %out_nodes_features_V_0_3_load, i28 %out_nodes_features_V_0_4_load, i28 %out_nodes_features_V_0_5_load, i28 %out_nodes_features_V_0_6_load, i28 %out_nodes_features_V_0_7_load, i28 %out_nodes_features_V_0_8_load, i28 %out_nodes_features_V_0_9_load, i28 %out_nodes_features_V_0_10_load, i28 %out_nodes_features_V_0_11_load, i28 %out_nodes_features_V_0_12_load, i28 %out_nodes_features_V_0_13_load, i28 %out_nodes_features_V_0_14_load, i28 %out_nodes_features_V_0_15_load, i4 %trunc_ln712"   --->   Operation 230 'mux' 'tmp' <Predicate = true> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.57ns)   --->   "%tmp_18 = mux i28 @_ssdm_op_Mux.ap_auto.16i28.i4, i28 %out_nodes_features_V_2_0_load, i28 %out_nodes_features_V_2_1_load, i28 %out_nodes_features_V_2_2_load, i28 %out_nodes_features_V_2_3_load, i28 %out_nodes_features_V_2_4_load, i28 %out_nodes_features_V_2_5_load, i28 %out_nodes_features_V_2_6_load, i28 %out_nodes_features_V_2_7_load, i28 %out_nodes_features_V_2_8_load, i28 %out_nodes_features_V_2_9_load, i28 %out_nodes_features_V_2_10_load, i28 %out_nodes_features_V_2_11_load, i28 %out_nodes_features_V_2_12_load, i28 %out_nodes_features_V_2_13_load, i28 %out_nodes_features_V_2_14_load, i28 %out_nodes_features_V_2_15_load, i4 %trunc_ln712"   --->   Operation 231 'mux' 'tmp_18' <Predicate = true> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712 = add i28 %tmp, i28 %tmp_18"   --->   Operation 232 'add' 'add_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 233 [1/1] (1.15ns)   --->   "%add_ln712_20 = add i28 %tmp_s, i28 %tmp_19"   --->   Operation 233 'add' 'add_ln712_20' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln712_19 = add i28 %add_ln712_20, i28 %add_ln712"   --->   Operation 234 'add' 'add_ln712_19' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_19, i32 27"   --->   Operation 235 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln1201_2 = partselect i26 @_ssdm_op_PartSelect.i26.i28.i32.i32, i28 %add_ln712_19, i32 2, i32 27"   --->   Operation 236 'partselect' 'trunc_ln1201_2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.80>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%t = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %add_ln712_19, i18 0"   --->   Operation 237 'bitconcatenate' 't' <Predicate = (tmp_20)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (1.26ns)   --->   "%sub_ln1201 = sub i46 0, i46 %t"   --->   Operation 238 'sub' 'sub_ln1201' <Predicate = (tmp_20)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i26 @_ssdm_op_PartSelect.i26.i46.i32.i32, i46 %sub_ln1201, i32 20, i32 45"   --->   Operation 239 'partselect' 'tmp_47' <Predicate = (tmp_20)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln1201_1 = zext i26 %tmp_47"   --->   Operation 240 'zext' 'zext_ln1201_1' <Predicate = (tmp_20)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln1201 = zext i26 %trunc_ln1201_2"   --->   Operation 241 'zext' 'zext_ln1201' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (1.13ns)   --->   "%sub_ln1201_1 = sub i27 0, i27 %zext_ln1201_1"   --->   Operation 242 'sub' 'sub_ln1201_1' <Predicate = (tmp_20)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 243 [1/1] (0.41ns)   --->   "%select_ln1201 = select i1 %tmp_20, i27 %sub_ln1201_1, i27 %zext_ln1201"   --->   Operation 243 'select' 'select_ln1201' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%ret_ln194 = ret" [GAT_compute.cc:194]   --->   Operation 297 'ret' 'ret_ln194' <Predicate = (icmp_ln185)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.35>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_185_1_VITIS_LOOP_186_2_str"   --->   Operation 244 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 304, i64 304, i64 304"   --->   Operation 245 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 246 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%specloopname_ln186 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [GAT_compute.cc:186]   --->   Operation 247 'specloopname' 'specloopname_ln186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i27 %select_ln1201" [GAT_compute.cc:191]   --->   Operation 248 'sext' 'sext_ln191' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_14_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_14, i64 0, i64 %zext_ln185" [GAT_compute.cc:191]   --->   Operation 249 'getelementptr' 'out_nodes_features_skip_concat_bias_V_14_addr' <Predicate = (trunc_ln712 == 14)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (1.35ns)   --->   "%store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_14_addr" [GAT_compute.cc:191]   --->   Operation 250 'store' 'store_ln191' <Predicate = (trunc_ln712 == 14)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln191 = br void %.split84" [GAT_compute.cc:191]   --->   Operation 251 'br' 'br_ln191' <Predicate = (trunc_ln712 == 14)> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_13_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_13, i64 0, i64 %zext_ln185" [GAT_compute.cc:191]   --->   Operation 252 'getelementptr' 'out_nodes_features_skip_concat_bias_V_13_addr' <Predicate = (trunc_ln712 == 13)> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (1.35ns)   --->   "%store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_13_addr" [GAT_compute.cc:191]   --->   Operation 253 'store' 'store_ln191' <Predicate = (trunc_ln712 == 13)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln191 = br void %.split84" [GAT_compute.cc:191]   --->   Operation 254 'br' 'br_ln191' <Predicate = (trunc_ln712 == 13)> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_12_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_12, i64 0, i64 %zext_ln185" [GAT_compute.cc:191]   --->   Operation 255 'getelementptr' 'out_nodes_features_skip_concat_bias_V_12_addr' <Predicate = (trunc_ln712 == 12)> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (1.35ns)   --->   "%store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_12_addr" [GAT_compute.cc:191]   --->   Operation 256 'store' 'store_ln191' <Predicate = (trunc_ln712 == 12)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln191 = br void %.split84" [GAT_compute.cc:191]   --->   Operation 257 'br' 'br_ln191' <Predicate = (trunc_ln712 == 12)> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_11_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_11, i64 0, i64 %zext_ln185" [GAT_compute.cc:191]   --->   Operation 258 'getelementptr' 'out_nodes_features_skip_concat_bias_V_11_addr' <Predicate = (trunc_ln712 == 11)> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (1.35ns)   --->   "%store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_11_addr" [GAT_compute.cc:191]   --->   Operation 259 'store' 'store_ln191' <Predicate = (trunc_ln712 == 11)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln191 = br void %.split84" [GAT_compute.cc:191]   --->   Operation 260 'br' 'br_ln191' <Predicate = (trunc_ln712 == 11)> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_10_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_10, i64 0, i64 %zext_ln185" [GAT_compute.cc:191]   --->   Operation 261 'getelementptr' 'out_nodes_features_skip_concat_bias_V_10_addr' <Predicate = (trunc_ln712 == 10)> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (1.35ns)   --->   "%store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_10_addr" [GAT_compute.cc:191]   --->   Operation 262 'store' 'store_ln191' <Predicate = (trunc_ln712 == 10)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln191 = br void %.split84" [GAT_compute.cc:191]   --->   Operation 263 'br' 'br_ln191' <Predicate = (trunc_ln712 == 10)> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_9_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_9, i64 0, i64 %zext_ln185" [GAT_compute.cc:191]   --->   Operation 264 'getelementptr' 'out_nodes_features_skip_concat_bias_V_9_addr' <Predicate = (trunc_ln712 == 9)> <Delay = 0.00>
ST_5 : Operation 265 [1/1] (1.35ns)   --->   "%store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_9_addr" [GAT_compute.cc:191]   --->   Operation 265 'store' 'store_ln191' <Predicate = (trunc_ln712 == 9)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln191 = br void %.split84" [GAT_compute.cc:191]   --->   Operation 266 'br' 'br_ln191' <Predicate = (trunc_ln712 == 9)> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_8_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_8, i64 0, i64 %zext_ln185" [GAT_compute.cc:191]   --->   Operation 267 'getelementptr' 'out_nodes_features_skip_concat_bias_V_8_addr' <Predicate = (trunc_ln712 == 8)> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (1.35ns)   --->   "%store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_8_addr" [GAT_compute.cc:191]   --->   Operation 268 'store' 'store_ln191' <Predicate = (trunc_ln712 == 8)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln191 = br void %.split84" [GAT_compute.cc:191]   --->   Operation 269 'br' 'br_ln191' <Predicate = (trunc_ln712 == 8)> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_7_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_7, i64 0, i64 %zext_ln185" [GAT_compute.cc:191]   --->   Operation 270 'getelementptr' 'out_nodes_features_skip_concat_bias_V_7_addr' <Predicate = (trunc_ln712 == 7)> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (1.35ns)   --->   "%store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_7_addr" [GAT_compute.cc:191]   --->   Operation 271 'store' 'store_ln191' <Predicate = (trunc_ln712 == 7)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln191 = br void %.split84" [GAT_compute.cc:191]   --->   Operation 272 'br' 'br_ln191' <Predicate = (trunc_ln712 == 7)> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_6_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_6, i64 0, i64 %zext_ln185" [GAT_compute.cc:191]   --->   Operation 273 'getelementptr' 'out_nodes_features_skip_concat_bias_V_6_addr' <Predicate = (trunc_ln712 == 6)> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (1.35ns)   --->   "%store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_6_addr" [GAT_compute.cc:191]   --->   Operation 274 'store' 'store_ln191' <Predicate = (trunc_ln712 == 6)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln191 = br void %.split84" [GAT_compute.cc:191]   --->   Operation 275 'br' 'br_ln191' <Predicate = (trunc_ln712 == 6)> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_5_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_5, i64 0, i64 %zext_ln185" [GAT_compute.cc:191]   --->   Operation 276 'getelementptr' 'out_nodes_features_skip_concat_bias_V_5_addr' <Predicate = (trunc_ln712 == 5)> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (1.35ns)   --->   "%store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_5_addr" [GAT_compute.cc:191]   --->   Operation 277 'store' 'store_ln191' <Predicate = (trunc_ln712 == 5)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln191 = br void %.split84" [GAT_compute.cc:191]   --->   Operation 278 'br' 'br_ln191' <Predicate = (trunc_ln712 == 5)> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_4_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_4, i64 0, i64 %zext_ln185" [GAT_compute.cc:191]   --->   Operation 279 'getelementptr' 'out_nodes_features_skip_concat_bias_V_4_addr' <Predicate = (trunc_ln712 == 4)> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (1.35ns)   --->   "%store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_4_addr" [GAT_compute.cc:191]   --->   Operation 280 'store' 'store_ln191' <Predicate = (trunc_ln712 == 4)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln191 = br void %.split84" [GAT_compute.cc:191]   --->   Operation 281 'br' 'br_ln191' <Predicate = (trunc_ln712 == 4)> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_3_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_3, i64 0, i64 %zext_ln185" [GAT_compute.cc:191]   --->   Operation 282 'getelementptr' 'out_nodes_features_skip_concat_bias_V_3_addr' <Predicate = (trunc_ln712 == 3)> <Delay = 0.00>
ST_5 : Operation 283 [1/1] (1.35ns)   --->   "%store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_3_addr" [GAT_compute.cc:191]   --->   Operation 283 'store' 'store_ln191' <Predicate = (trunc_ln712 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln191 = br void %.split84" [GAT_compute.cc:191]   --->   Operation 284 'br' 'br_ln191' <Predicate = (trunc_ln712 == 3)> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_2_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_2, i64 0, i64 %zext_ln185" [GAT_compute.cc:191]   --->   Operation 285 'getelementptr' 'out_nodes_features_skip_concat_bias_V_2_addr' <Predicate = (trunc_ln712 == 2)> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (1.35ns)   --->   "%store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_2_addr" [GAT_compute.cc:191]   --->   Operation 286 'store' 'store_ln191' <Predicate = (trunc_ln712 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln191 = br void %.split84" [GAT_compute.cc:191]   --->   Operation 287 'br' 'br_ln191' <Predicate = (trunc_ln712 == 2)> <Delay = 0.00>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_1_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_1, i64 0, i64 %zext_ln185" [GAT_compute.cc:191]   --->   Operation 288 'getelementptr' 'out_nodes_features_skip_concat_bias_V_1_addr' <Predicate = (trunc_ln712 == 1)> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (1.35ns)   --->   "%store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_1_addr" [GAT_compute.cc:191]   --->   Operation 289 'store' 'store_ln191' <Predicate = (trunc_ln712 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln191 = br void %.split84" [GAT_compute.cc:191]   --->   Operation 290 'br' 'br_ln191' <Predicate = (trunc_ln712 == 1)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_0_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_0, i64 0, i64 %zext_ln185" [GAT_compute.cc:191]   --->   Operation 291 'getelementptr' 'out_nodes_features_skip_concat_bias_V_0_addr' <Predicate = (trunc_ln712 == 0)> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (1.35ns)   --->   "%store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_0_addr" [GAT_compute.cc:191]   --->   Operation 292 'store' 'store_ln191' <Predicate = (trunc_ln712 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln191 = br void %.split84" [GAT_compute.cc:191]   --->   Operation 293 'br' 'br_ln191' <Predicate = (trunc_ln712 == 0)> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_15_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_15, i64 0, i64 %zext_ln185" [GAT_compute.cc:191]   --->   Operation 294 'getelementptr' 'out_nodes_features_skip_concat_bias_V_15_addr' <Predicate = (trunc_ln712 == 15)> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (1.35ns)   --->   "%store_ln191 = store i28 %sext_ln191, i7 %out_nodes_features_skip_concat_bias_V_15_addr" [GAT_compute.cc:191]   --->   Operation 295 'store' 'store_ln191' <Predicate = (trunc_ln712 == 15)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln191 = br void %.split84" [GAT_compute.cc:191]   --->   Operation 296 'br' 'br_ln191' <Predicate = (trunc_ln712 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.72ns
The critical path consists of the following:
	'alloca' operation ('fout') [81]  (0 ns)
	'load' operation ('fout_load', GAT_compute.cc:186) on local variable 'fout' [97]  (0 ns)
	'icmp' operation ('icmp_ln186', GAT_compute.cc:186) [102]  (0.877 ns)
	'select' operation ('select_ln185', GAT_compute.cc:185) [103]  (0.48 ns)
	'add' operation ('add_ln186', GAT_compute.cc:186) [320]  (0.878 ns)
	'store' operation ('store_ln186', GAT_compute.cc:186) of variable 'add_ln186', GAT_compute.cc:186 on local variable 'fout' [323]  (0.489 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'load' operation ('out_nodes_features_V_1_0_load', GAT_compute.cc:185) on array 'out_nodes_features_V_1_0' [139]  (1.35 ns)
	'mux' operation ('tmp_s') [238]  (0.57 ns)

 <State 3>: 2.8ns
The critical path consists of the following:
	'load' operation ('out_nodes_features_V_0_0_load', GAT_compute.cc:185) on array 'out_nodes_features_V_0_0' [107]  (1.35 ns)
	'mux' operation ('tmp') [237]  (0.57 ns)
	'add' operation ('add_ln712') [241]  (0 ns)
	'add' operation ('add_ln712_19') [243]  (0.874 ns)

 <State 4>: 2.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln1201') [246]  (1.26 ns)
	'sub' operation ('sub_ln1201_1') [251]  (1.13 ns)
	'select' operation ('select_ln1201') [252]  (0.413 ns)

 <State 5>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln191', GAT_compute.cc:191) of variable 'sext_ln191', GAT_compute.cc:191 on array 'out_nodes_features_skip_concat_bias_V_14' [257]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
