# Mon Aug 24 14:27:34 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw2020q1p1, Build 004R, Built Jun 18 2020 10:25:53, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)

@A: MF827 |No constraint file specified.
@L: J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\impl\synthesize\rev_1\gw2a18_test_scck.rpt 
See clock summary report "J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\impl\synthesize\rev_1\gw2a18_test_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 146MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 147MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 147MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 159MB peak: 161MB)

@N: FX493 |Applying initial value "0" on instance work_en_1d.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance tx_busy_reg.
@N: FX493 |Applying initial value "00000000" on instance data_num[7:0].
@N: FX493 |Applying initial value "000000000000000000000000" on instance time_cnt[23:0].
@N: FX493 |Applying initial value "0" on instance work_en.
@N: FX493 |Applying initial value "0" on instance tx_pluse_reg.
@N: FX493 |Applying initial value "0" on instance tx_en.
@N: FX493 |Applying initial value "0000000000000000" on instance clk_div_cnt[15:0].
@N: FX493 |Applying initial value "000" on instance tx_bit_cnt[2:0].
@N: FX493 |Applying initial value "000" on instance tx_state[2:0].
@N: FX493 |Applying initial value "0" on instance uart_rx_1d.
@N: FX493 |Applying initial value "0" on instance uart_rx_2d.
@N: FX493 |Applying initial value "00000000" on instance rx_data_reg[7:0].
@N: FX493 |Applying initial value "0000000000000000" on instance clk_div_cnt[15:0].
@N: FX493 |Applying initial value "000" on instance rx_bit_cnt[2:0].
@N: FX493 |Applying initial value "000" on instance rx_state[2:0].
@N: FX493 |Applying initial value "000000000000000000" on instance time_cnt[17:0].
@N: FX493 |Applying initial value "00" on instance key_push_cnt[1:0].
@N: FX493 |Applying initial value "0000000000000000000000000" on instance led_light_cnt[24:0].
@N: FX493 |Applying initial value "000000000000000000" on instance time_cnt[17:0].
@N: FX493 |Applying initial value "100" on instance pattern_set_r[2:0].
@N: FX493 |Applying initial value "000" on instance color_cnt[2:0].
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":50:20:50:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":44:20:44:26|Tristate driver lcd_pwm (in view: work.top(verilog)) on net lcd_pwm (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":55:20:55:29|Tristate driver tmds_clk_n (in view: work.top(verilog)) on net tmds_clk_n (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":56:20:56:29|Tristate driver tmds_clk_p (in view: work.top(verilog)) on net tmds_clk_p (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":57:20:57:30|Tristate driver tmds_data_n_1 (in view: work.top(verilog)) on net tmds_data_n[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":57:20:57:30|Tristate driver tmds_data_n_2 (in view: work.top(verilog)) on net tmds_data_n[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":57:20:57:30|Tristate driver tmds_data_n_3 (in view: work.top(verilog)) on net tmds_data_n[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":58:20:58:30|Tristate driver tmds_data_p_1 (in view: work.top(verilog)) on net tmds_data_p[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":58:20:58:30|Tristate driver tmds_data_p_2 (in view: work.top(verilog)) on net tmds_data_p[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":58:20:58:30|Tristate driver tmds_data_p_3 (in view: work.top(verilog)) on net tmds_data_p[0] (in view: work.top(verilog)) has its enable tied to GND.
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":50:20:50:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\uart\uart_rx.v":153:4:153:9|Removing sequential instance rx_en (in view: work.uart_rx_434_0_1_2_3_4(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":133:4:133:9|Removing sequential instance v_count_out_1[11:0] (in view: work.sync_vg_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":133:4:133:9|Removing sequential instance h_count_out_1[10:0] (in view: work.sync_vg_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":133:4:133:9|Removing sequential instance v_count_out_1[11:0] (in view: work.sync_vg_Z2(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":133:4:133:9|Removing sequential instance h_count_out_1[10:0] (in view: work.sync_vg_Z2(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
Encoding state machine led_status[15:0] (in view: work.led(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\led.v":50:4:50:9|There are no possible illegal states for state machine led_status[15:0] (in view: work.led(verilog)); safe FSM implementation is not required.

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 244MB peak: 244MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 245MB peak: 245MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 245MB peak: 245MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 245MB peak: 245MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 245MB peak: 245MB)



Clock Summary
******************

          Start                                   Requested     Requested     Clock        Clock                     Clock
Level     Clock                                   Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------------------------------------
0 -       System                                  89.2 MHz      11.214        system       system_clkgroup           258  
                                                                                                                          
0 -       hdmi_out_top|clk_in_inferred_clock      211.3 MHz     4.734         inferred     Autoconstr_clkgroup_0     131  
                                                                                                                          
0 -       hdmi_out_top|clk_in1_inferred_clock     211.3 MHz     4.734         inferred     Autoconstr_clkgroup_2     130  
                                                                                                                          
0 -       top|clk_50                              326.0 MHz     3.067         inferred     Autoconstr_clkgroup_3     53   
                                                                                                                          
0 -       TMDS_pll|clkout_inferred_clock          150.0 MHz     6.667         inferred     Autoconstr_clkgroup_1     4    
==========================================================================================================================



Clock Load Summary
***********************

                                        Clock     Source                                             Clock Pin                                                         Non-clock Pin     Non-clock Pin                          
Clock                                   Load      Pin                                                Seq Example                                                       Seq Example       Comb Example                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                  258       -                                                  hdmi_out_top.rgb2dvi.encoder\[0\]\.dataserializer.OSER10.PCLK     -                 -                                      
                                                                                                                                                                                                                                
hdmi_out_top|clk_in_inferred_clock      131       hdmi_out_top.u_clkdiv.CLKOUT(CLKDIV)               hdmi_out_top.pattern_vg.den_out.C                                 -                 hdmi_out_top.sync_vg.un1_clk.I[0](inv) 
                                                                                                                                                                                                                                
hdmi_out_top|clk_in1_inferred_clock     130       hdmi_out_top.u_clkdiv1.CLKOUT(CLKDIV)              hdmi_out_top.pattern_vg1.den_out.C                                -                 hdmi_out_top.sync_vg1.un1_clk.I[0](inv)
                                                                                                                                                                                                                                
top|clk_50                              53        clk_50(port)                                       u_led.ctrl_1d[1:0].C                                              -                 -                                      
                                                                                                                                                                                                                                
TMDS_pll|clkout_inferred_clock          4         hdmi_out_top.u_tmds_pll.rpll_inst.CLKOUT(rPLL)     hdmi_out_top.rgb2dvi.encoder\[0\]\.dataserializer.OSER10.FCLK     -                 -                                      
================================================================================================================================================================================================================================

@W: MT531 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\uart\uart_data_gen.v":45:4:45:9|Found signal identified as System clock which controls 258 sequential elements including II_0.uart_data_gen.work_en.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\btn_deb.v":35:4:35:9|Found inferred clock hdmi_out_top|clk_in_inferred_clock which controls 131 sequential elements including hdmi_out_top.btn_ctl.genblk1\.genblk1\.II_0.time_cnt[17]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\outputserdes.v":43:11:43:16|Found inferred clock TMDS_pll|clkout_inferred_clock which controls 4 sequential elements including hdmi_out_top.rgb2dvi.clockserializer.OSER10. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\btn_deb.v":35:4:35:9|Found inferred clock hdmi_out_top|clk_in1_inferred_clock which controls 130 sequential elements including hdmi_out_top.btn_ctl1.genblk1\.genblk1\.II_0.time_cnt[17]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\btn_deb.v":35:4:35:9|Found inferred clock top|clk_50 which controls 53 sequential elements including key_ctl.genblk1\.genblk1\.U_btn_deb.time_cnt[17]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

6 non-gated/non-generated clock tree(s) driving 576 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================================ Non-Gated/Non-Generated Clocks =============================================================
Clock Tree ID     Driving Element                              Drive Element Type     Fanout     Sample Instance                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       hdmi_out_top.u_tmds_pll.rpll_inst.CLKOUT     rPLL                   4          hdmi_out_top.rgb2dvi.encoder\[0\]\.dataserializer.OSER10
@KP:ckid0_1       hdmi_out_top.sync_vg.pix_buf.O               BUFG                   140        hdmi_out_top.rgb2dvi.encoder\[1\]\.dataserializer.OSER10
@KP:ckid0_2       hdmi_out_top.u_clkdiv1.CLKOUT                CLKDIV                 130        hdmi_out_top.pattern_vg1.g_out[7:0]                     
@KP:ckid0_3       hdmi_out_top.u_clkdiv.CLKOUT                 CLKDIV                 131        hdmi_out_top.pattern_vg.g_out[7:0]                      
@KP:ckid0_4       clk_50                                       port                   53         u_led.led_status[3]                                     
@KP:ckid0_5       II_0.bufg.O                                  BUFG                   118        II_0.receive_data[7:0]                                  
=========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":58:20:58:30|Tristate driver tmds_data_p_1 (in view: work.top(verilog)) on net tmds_data_p[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\impl\synthesize\rev_1\gw2a18_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 245MB peak: 245MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 245MB peak: 246MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 246MB peak: 246MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 167MB peak: 247MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Aug 24 14:27:37 2020

###########################################################]
