// Seed: 3096131829
module module_0;
  logic id_1 = id_1;
  assign id_1 = ~1;
  wire id_2;
  wire id_3;
  assign id_1 = id_3;
  assign id_1 = -1'b0;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  struct packed {logic id_2;} id_3;
endmodule
module module_2 (
    input tri1 id_0,
    input tri1 id_1,
    output supply1 id_2,
    output tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri0 id_7
    , id_16,
    output supply0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    output tri0 id_11,
    input tri id_12,
    input tri1 id_13,
    input supply1 id_14
);
  module_0 modCall_1 ();
  logic id_17;
endmodule
