 
****************************************
check_design summary:
Version:     P-2019.03-SP5
Date:        Mon Oct 30 02:34:53 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     89
    Unconnected ports (LINT-28)                                    55
    Externally driven outputs (LINT-64)                             2
    Port direction conflicts with RTL (LINT-68)                    32

Cells                                                             149
    Cells do not drive (LINT-1)                                   141
    Connected to power or ground (LINT-32)                          7
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                              322
    Unloaded nets (LINT-2)                                        320
    Net type is unknown (LINT-38)                                   2
--------------------------------------------------------------------------------

Warning: In design 'spu_ln_top_RLatency3_raddr_width13_waddr_width13', cell 'B_37' does not drive any nets. (LINT-1)
Warning: In design 'spu_ln_top_RLatency3_raddr_width13_waddr_width13', cell 'C1112' does not drive any nets. (LINT-1)
Warning: In design 'spu_ln_top_RLatency3_raddr_width13_waddr_width13', cell 'C1121' does not drive any nets. (LINT-1)
Warning: In design 'spu_ln_top_RLatency3_raddr_width13_waddr_width13', cell 'C1130' does not drive any nets. (LINT-1)
Warning: In design 'spu_ln_top_RLatency3_raddr_width13_waddr_width13', cell 'C1139' does not drive any nets. (LINT-1)
Warning: In design 'spu_ln_top_RLatency3_raddr_width13_waddr_width13', cell 'C1146' does not drive any nets. (LINT-1)
Warning: In design 'spu_ln_top_RLatency3_raddr_width13_waddr_width13', cell 'C1155' does not drive any nets. (LINT-1)
Warning: In design 'spu_ln_top_RLatency3_raddr_width13_waddr_width13', cell 'C1164' does not drive any nets. (LINT-1)
Warning: In design 'spu_ln_top_RLatency3_raddr_width13_waddr_width13', cell 'B_55' does not drive any nets. (LINT-1)
Warning: In design 'spu_ln_top_RLatency3_raddr_width13_waddr_width13', cell 'C1226' does not drive any nets. (LINT-1)
Warning: In design 'spu_ln_top_RLatency3_raddr_width13_waddr_width13', cell 'C1229' does not drive any nets. (LINT-1)
Warning: In design 'spu_ln_top_RLatency3_raddr_width13_waddr_width13', cell 'C1242' does not drive any nets. (LINT-1)
Warning: In design 'spu_sm_top_RLatency3_raddr_width13_waddr_width13', cell 'B_33' does not drive any nets. (LINT-1)
Warning: In design 'spu_sm_top_RLatency3_raddr_width13_waddr_width13', cell 'C1186' does not drive any nets. (LINT-1)
Warning: In design 'spu_sm_top_RLatency3_raddr_width13_waddr_width13', cell 'C1195' does not drive any nets. (LINT-1)
Warning: In design 'spu_sm_top_RLatency3_raddr_width13_waddr_width13', cell 'C1204' does not drive any nets. (LINT-1)
Warning: In design 'spu_sm_top_RLatency3_raddr_width13_waddr_width13', cell 'C1214' does not drive any nets. (LINT-1)
Warning: In design 'spu_sm_top_RLatency3_raddr_width13_waddr_width13', cell 'C1223' does not drive any nets. (LINT-1)
Warning: In design 'spu_sm_top_RLatency3_raddr_width13_waddr_width13', cell 'C1232' does not drive any nets. (LINT-1)
Warning: In design 'spu_sm_top_RLatency3_raddr_width13_waddr_width13', cell 'B_47' does not drive any nets. (LINT-1)
Warning: In design 'spu_sm_top_RLatency3_raddr_width13_waddr_width13', cell 'C1313' does not drive any nets. (LINT-1)
Warning: In design 'spu_sm_top_RLatency3_raddr_width13_waddr_width13', cell 'C1316' does not drive any nets. (LINT-1)
Warning: In design 'spu_sm_top_RLatency3_raddr_width13_waddr_width13', cell 'C1319' does not drive any nets. (LINT-1)
Warning: In design 'spu_sm_top_RLatency3_raddr_width13_waddr_width13', cell 'C1331' does not drive any nets. (LINT-1)
Warning: In design 'spu_ln_block', cell 'C1741' does not drive any nets. (LINT-1)
Warning: In design 'spu_ln_block', cell 'C1747' does not drive any nets. (LINT-1)
Warning: In design 'spu_ln_block', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'spu_ln_block', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'spu_ln_block', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'spu_ln_block', cell 'B_33' does not drive any nets. (LINT-1)
Warning: In design 'spu_ln_block', cell 'B_34' does not drive any nets. (LINT-1)
Warning: In design 'spu_ln_block', cell 'B_35' does not drive any nets. (LINT-1)
Warning: In design 'spu_ln_block', cell 'B_36' does not drive any nets. (LINT-1)
Warning: In design 'spu_ln_block', cell 'B_37' does not drive any nets. (LINT-1)
Warning: In design 'spu_ln_block', cell 'B_38' does not drive any nets. (LINT-1)
Warning: In design 'spu_sm_block', cell 'C385' does not drive any nets. (LINT-1)
Warning: In design 'spu_sm_block', cell 'C405' does not drive any nets. (LINT-1)
Warning: In design 'spu_sm_block', cell 'C425' does not drive any nets. (LINT-1)
Warning: In design 'spu_sm_block', cell 'C445' does not drive any nets. (LINT-1)
Warning: In design 'spu_sm_block', cell 'C465' does not drive any nets. (LINT-1)
Warning: In design 'spu_sm_block', cell 'C485' does not drive any nets. (LINT-1)
Warning: In design 'spu_sm_block', cell 'C505' does not drive any nets. (LINT-1)
Warning: In design 'spu_sm_block', cell 'C525' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_47' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_48' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_49' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_50' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_51' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_52' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_53' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_54' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_55' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_56' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_57' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_58' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_59' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_60' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_61' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_62' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_63' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_64' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_65' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_66' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_67' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_68' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_69' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_70' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_71' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'B_72' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2', cell 'C1621' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_67' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_68' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_69' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_70' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_71' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_72' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_73' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_74' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_75' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_76' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_77' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_78' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_79' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_80' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_81' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_82' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_83' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_84' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_85' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_86' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_87' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_88' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_89' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_90' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_91' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_92' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_93' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_94' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_95' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_96' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_97' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_98' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_99' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_100' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_101' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_102' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4', cell 'B_103' does not drive any nets. (LINT-1)
Warning: In design 'spu_ln_sqrt_DW24', cell 'B_5' does not drive any nets. (LINT-1)
Warning: In design 'spu_ln_sqrt_DW24', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_49' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_50' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_51' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_52' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_53' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_54' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_55' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_56' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_57' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_58' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_59' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_60' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_61' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_62' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_63' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_64' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_65' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_66' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_67' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_68' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_69' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_70' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_71' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_72' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_73' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_74' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_75' does not drive any nets. (LINT-1)
Warning: In design 'spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18', cell 'B_76' does not drive any nets. (LINT-1)
Warning: In design 'spu_sm_xmax', cell 'C191' does not drive any nets. (LINT-1)
Warning: In design 'spu_sm_addertree', cell 'C93' does not drive any nets. (LINT-1)
Warning: In design 'spu_sm_lnu', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'spu_sm_lnu', cell 'B_3' does not drive any nets. (LINT-1)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_1/x_square_mean_long[20]' driven by pin 'u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/div_data_out[20]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_1/x_square_mean_long[21]' driven by pin 'u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/div_data_out[21]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_1/x_square_mean_long[22]' driven by pin 'u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/div_data_out[22]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_1/x_square_mean_long[23]' driven by pin 'u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/div_data_out[23]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_1/x_square_mean_long[24]' driven by pin 'u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/div_data_out[24]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_1/x_square_mean_long[25]' driven by pin 'u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/div_data_out[25]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_1/x_square_mean_long[26]' driven by pin 'u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/div_data_out[26]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_1/x_square_mean_long[27]' driven by pin 'u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/div_data_out[27]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_1/x_square_mean_long[28]' driven by pin 'u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/div_data_out[28]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_1/mean_x_sum_valid' driven by pin 'u_spu_ln_top/u_spu_ln_block_1/u_mean_x_sum/div_ack' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_1/x_mean_long[10]' driven by pin 'u_spu_ln_top/u_spu_ln_block_1/u_mean_x_sum/div_data_out[10]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_1/x_mean_long[11]' driven by pin 'u_spu_ln_top/u_spu_ln_block_1/u_mean_x_sum/div_data_out[11]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_1/x_mean_long[12]' driven by pin 'u_spu_ln_top/u_spu_ln_block_1/u_mean_x_sum/div_data_out[12]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_1/x_mean_long[13]' driven by pin 'u_spu_ln_top/u_spu_ln_block_1/u_mean_x_sum/div_data_out[13]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_1/x_mean_long[14]' driven by pin 'u_spu_ln_top/u_spu_ln_block_1/u_mean_x_sum/div_data_out[14]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_1/x_mean_long[15]' driven by pin 'u_spu_ln_top/u_spu_ln_block_1/u_mean_x_sum/div_data_out[15]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_1/x_mean_long[16]' driven by pin 'u_spu_ln_top/u_spu_ln_block_1/u_mean_x_sum/div_data_out[16]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_1/x_mean_long[17]' driven by pin 'u_spu_ln_top/u_spu_ln_block_1/u_mean_x_sum/div_data_out[17]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_1/x_mean_long[18]' driven by pin 'u_spu_ln_top/u_spu_ln_block_1/u_mean_x_sum/div_data_out[18]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_2/x_square_mean_long[20]' driven by pin 'u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/div_data_out[20]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_2/x_square_mean_long[21]' driven by pin 'u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/div_data_out[21]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_2/x_square_mean_long[22]' driven by pin 'u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/div_data_out[22]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_2/x_square_mean_long[23]' driven by pin 'u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/div_data_out[23]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_2/x_square_mean_long[24]' driven by pin 'u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/div_data_out[24]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_2/x_square_mean_long[25]' driven by pin 'u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/div_data_out[25]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_2/x_square_mean_long[26]' driven by pin 'u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/div_data_out[26]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_2/x_square_mean_long[27]' driven by pin 'u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/div_data_out[27]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_2/x_square_mean_long[28]' driven by pin 'u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/div_data_out[28]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_2/mean_x_sum_valid' driven by pin 'u_spu_ln_top/u_spu_ln_block_2/u_mean_x_sum/div_ack' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_2/x_mean_long[10]' driven by pin 'u_spu_ln_top/u_spu_ln_block_2/u_mean_x_sum/div_data_out[10]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_2/x_mean_long[11]' driven by pin 'u_spu_ln_top/u_spu_ln_block_2/u_mean_x_sum/div_data_out[11]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_2/x_mean_long[12]' driven by pin 'u_spu_ln_top/u_spu_ln_block_2/u_mean_x_sum/div_data_out[12]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_2/x_mean_long[13]' driven by pin 'u_spu_ln_top/u_spu_ln_block_2/u_mean_x_sum/div_data_out[13]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_2/x_mean_long[14]' driven by pin 'u_spu_ln_top/u_spu_ln_block_2/u_mean_x_sum/div_data_out[14]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_2/x_mean_long[15]' driven by pin 'u_spu_ln_top/u_spu_ln_block_2/u_mean_x_sum/div_data_out[15]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_2/x_mean_long[16]' driven by pin 'u_spu_ln_top/u_spu_ln_block_2/u_mean_x_sum/div_data_out[16]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_2/x_mean_long[17]' driven by pin 'u_spu_ln_top/u_spu_ln_block_2/u_mean_x_sum/div_data_out[17]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_2/x_mean_long[18]' driven by pin 'u_spu_ln_top/u_spu_ln_block_2/u_mean_x_sum/div_data_out[18]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_3/x_square_mean_long[20]' driven by pin 'u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/div_data_out[20]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_3/x_square_mean_long[21]' driven by pin 'u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/div_data_out[21]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_3/x_square_mean_long[22]' driven by pin 'u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/div_data_out[22]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_3/x_square_mean_long[23]' driven by pin 'u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/div_data_out[23]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_3/x_square_mean_long[24]' driven by pin 'u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/div_data_out[24]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_3/x_square_mean_long[25]' driven by pin 'u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/div_data_out[25]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_3/x_square_mean_long[26]' driven by pin 'u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/div_data_out[26]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_3/x_square_mean_long[27]' driven by pin 'u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/div_data_out[27]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_3/x_square_mean_long[28]' driven by pin 'u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/div_data_out[28]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_3/mean_x_sum_valid' driven by pin 'u_spu_ln_top/u_spu_ln_block_3/u_mean_x_sum/div_ack' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_3/x_mean_long[10]' driven by pin 'u_spu_ln_top/u_spu_ln_block_3/u_mean_x_sum/div_data_out[10]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_3/x_mean_long[11]' driven by pin 'u_spu_ln_top/u_spu_ln_block_3/u_mean_x_sum/div_data_out[11]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_3/x_mean_long[12]' driven by pin 'u_spu_ln_top/u_spu_ln_block_3/u_mean_x_sum/div_data_out[12]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_3/x_mean_long[13]' driven by pin 'u_spu_ln_top/u_spu_ln_block_3/u_mean_x_sum/div_data_out[13]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_3/x_mean_long[14]' driven by pin 'u_spu_ln_top/u_spu_ln_block_3/u_mean_x_sum/div_data_out[14]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_3/x_mean_long[15]' driven by pin 'u_spu_ln_top/u_spu_ln_block_3/u_mean_x_sum/div_data_out[15]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_3/x_mean_long[16]' driven by pin 'u_spu_ln_top/u_spu_ln_block_3/u_mean_x_sum/div_data_out[16]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_3/x_mean_long[17]' driven by pin 'u_spu_ln_top/u_spu_ln_block_3/u_mean_x_sum/div_data_out[17]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_3/x_mean_long[18]' driven by pin 'u_spu_ln_top/u_spu_ln_block_3/u_mean_x_sum/div_data_out[18]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_4/x_square_mean_long[20]' driven by pin 'u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/div_data_out[20]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_4/x_square_mean_long[21]' driven by pin 'u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/div_data_out[21]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_4/x_square_mean_long[22]' driven by pin 'u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/div_data_out[22]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_4/x_square_mean_long[23]' driven by pin 'u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/div_data_out[23]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_4/x_square_mean_long[24]' driven by pin 'u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/div_data_out[24]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_4/x_square_mean_long[25]' driven by pin 'u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/div_data_out[25]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_4/x_square_mean_long[26]' driven by pin 'u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/div_data_out[26]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_4/x_square_mean_long[27]' driven by pin 'u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/div_data_out[27]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_4/x_square_mean_long[28]' driven by pin 'u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/div_data_out[28]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_4/mean_x_sum_valid' driven by pin 'u_spu_ln_top/u_spu_ln_block_4/u_mean_x_sum/div_ack' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_4/x_mean_long[10]' driven by pin 'u_spu_ln_top/u_spu_ln_block_4/u_mean_x_sum/div_data_out[10]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_4/x_mean_long[11]' driven by pin 'u_spu_ln_top/u_spu_ln_block_4/u_mean_x_sum/div_data_out[11]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_4/x_mean_long[12]' driven by pin 'u_spu_ln_top/u_spu_ln_block_4/u_mean_x_sum/div_data_out[12]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_4/x_mean_long[13]' driven by pin 'u_spu_ln_top/u_spu_ln_block_4/u_mean_x_sum/div_data_out[13]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_4/x_mean_long[14]' driven by pin 'u_spu_ln_top/u_spu_ln_block_4/u_mean_x_sum/div_data_out[14]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_4/x_mean_long[15]' driven by pin 'u_spu_ln_top/u_spu_ln_block_4/u_mean_x_sum/div_data_out[15]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_4/x_mean_long[16]' driven by pin 'u_spu_ln_top/u_spu_ln_block_4/u_mean_x_sum/div_data_out[16]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_4/x_mean_long[17]' driven by pin 'u_spu_ln_top/u_spu_ln_block_4/u_mean_x_sum/div_data_out[17]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_4/x_mean_long[18]' driven by pin 'u_spu_ln_top/u_spu_ln_block_4/u_mean_x_sum/div_data_out[18]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_5/x_square_mean_long[20]' driven by pin 'u_spu_ln_top/u_spu_ln_block_5/u_mean_x_square_sum/div_data_out[20]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_5/x_square_mean_long[21]' driven by pin 'u_spu_ln_top/u_spu_ln_block_5/u_mean_x_square_sum/div_data_out[21]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_5/x_square_mean_long[22]' driven by pin 'u_spu_ln_top/u_spu_ln_block_5/u_mean_x_square_sum/div_data_out[22]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_5/x_square_mean_long[23]' driven by pin 'u_spu_ln_top/u_spu_ln_block_5/u_mean_x_square_sum/div_data_out[23]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_5/x_square_mean_long[24]' driven by pin 'u_spu_ln_top/u_spu_ln_block_5/u_mean_x_square_sum/div_data_out[24]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_5/x_square_mean_long[25]' driven by pin 'u_spu_ln_top/u_spu_ln_block_5/u_mean_x_square_sum/div_data_out[25]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_5/x_square_mean_long[26]' driven by pin 'u_spu_ln_top/u_spu_ln_block_5/u_mean_x_square_sum/div_data_out[26]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_5/x_square_mean_long[27]' driven by pin 'u_spu_ln_top/u_spu_ln_block_5/u_mean_x_square_sum/div_data_out[27]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_5/x_square_mean_long[28]' driven by pin 'u_spu_ln_top/u_spu_ln_block_5/u_mean_x_square_sum/div_data_out[28]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_5/mean_x_sum_valid' driven by pin 'u_spu_ln_top/u_spu_ln_block_5/u_mean_x_sum/div_ack' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_5/x_mean_long[10]' driven by pin 'u_spu_ln_top/u_spu_ln_block_5/u_mean_x_sum/div_data_out[10]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_5/x_mean_long[11]' driven by pin 'u_spu_ln_top/u_spu_ln_block_5/u_mean_x_sum/div_data_out[11]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_5/x_mean_long[12]' driven by pin 'u_spu_ln_top/u_spu_ln_block_5/u_mean_x_sum/div_data_out[12]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_5/x_mean_long[13]' driven by pin 'u_spu_ln_top/u_spu_ln_block_5/u_mean_x_sum/div_data_out[13]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_5/x_mean_long[14]' driven by pin 'u_spu_ln_top/u_spu_ln_block_5/u_mean_x_sum/div_data_out[14]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_5/x_mean_long[15]' driven by pin 'u_spu_ln_top/u_spu_ln_block_5/u_mean_x_sum/div_data_out[15]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_5/x_mean_long[16]' driven by pin 'u_spu_ln_top/u_spu_ln_block_5/u_mean_x_sum/div_data_out[16]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_5/x_mean_long[17]' driven by pin 'u_spu_ln_top/u_spu_ln_block_5/u_mean_x_sum/div_data_out[17]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_5/x_mean_long[18]' driven by pin 'u_spu_ln_top/u_spu_ln_block_5/u_mean_x_sum/div_data_out[18]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_6/x_square_mean_long[20]' driven by pin 'u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/div_data_out[20]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_6/x_square_mean_long[21]' driven by pin 'u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/div_data_out[21]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_6/x_square_mean_long[22]' driven by pin 'u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/div_data_out[22]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_6/x_square_mean_long[23]' driven by pin 'u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/div_data_out[23]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_6/x_square_mean_long[24]' driven by pin 'u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/div_data_out[24]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_6/x_square_mean_long[25]' driven by pin 'u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/div_data_out[25]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_6/x_square_mean_long[26]' driven by pin 'u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/div_data_out[26]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_6/x_square_mean_long[27]' driven by pin 'u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/div_data_out[27]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_6/x_square_mean_long[28]' driven by pin 'u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/div_data_out[28]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_6/mean_x_sum_valid' driven by pin 'u_spu_ln_top/u_spu_ln_block_6/u_mean_x_sum/div_ack' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_6/x_mean_long[10]' driven by pin 'u_spu_ln_top/u_spu_ln_block_6/u_mean_x_sum/div_data_out[10]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_6/x_mean_long[11]' driven by pin 'u_spu_ln_top/u_spu_ln_block_6/u_mean_x_sum/div_data_out[11]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_6/x_mean_long[12]' driven by pin 'u_spu_ln_top/u_spu_ln_block_6/u_mean_x_sum/div_data_out[12]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_6/x_mean_long[13]' driven by pin 'u_spu_ln_top/u_spu_ln_block_6/u_mean_x_sum/div_data_out[13]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_6/x_mean_long[14]' driven by pin 'u_spu_ln_top/u_spu_ln_block_6/u_mean_x_sum/div_data_out[14]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_6/x_mean_long[15]' driven by pin 'u_spu_ln_top/u_spu_ln_block_6/u_mean_x_sum/div_data_out[15]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_6/x_mean_long[16]' driven by pin 'u_spu_ln_top/u_spu_ln_block_6/u_mean_x_sum/div_data_out[16]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_6/x_mean_long[17]' driven by pin 'u_spu_ln_top/u_spu_ln_block_6/u_mean_x_sum/div_data_out[17]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_6/x_mean_long[18]' driven by pin 'u_spu_ln_top/u_spu_ln_block_6/u_mean_x_sum/div_data_out[18]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_7/x_square_mean_long[20]' driven by pin 'u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/div_data_out[20]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_7/x_square_mean_long[21]' driven by pin 'u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/div_data_out[21]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_7/x_square_mean_long[22]' driven by pin 'u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/div_data_out[22]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_7/x_square_mean_long[23]' driven by pin 'u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/div_data_out[23]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_7/x_square_mean_long[24]' driven by pin 'u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/div_data_out[24]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_7/x_square_mean_long[25]' driven by pin 'u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/div_data_out[25]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_7/x_square_mean_long[26]' driven by pin 'u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/div_data_out[26]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_7/x_square_mean_long[27]' driven by pin 'u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/div_data_out[27]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_7/x_square_mean_long[28]' driven by pin 'u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/div_data_out[28]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_7/mean_x_sum_valid' driven by pin 'u_spu_ln_top/u_spu_ln_block_7/u_mean_x_sum/div_ack' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_7/x_mean_long[10]' driven by pin 'u_spu_ln_top/u_spu_ln_block_7/u_mean_x_sum/div_data_out[10]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_7/x_mean_long[11]' driven by pin 'u_spu_ln_top/u_spu_ln_block_7/u_mean_x_sum/div_data_out[11]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_7/x_mean_long[12]' driven by pin 'u_spu_ln_top/u_spu_ln_block_7/u_mean_x_sum/div_data_out[12]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_7/x_mean_long[13]' driven by pin 'u_spu_ln_top/u_spu_ln_block_7/u_mean_x_sum/div_data_out[13]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_7/x_mean_long[14]' driven by pin 'u_spu_ln_top/u_spu_ln_block_7/u_mean_x_sum/div_data_out[14]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_7/x_mean_long[15]' driven by pin 'u_spu_ln_top/u_spu_ln_block_7/u_mean_x_sum/div_data_out[15]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_7/x_mean_long[16]' driven by pin 'u_spu_ln_top/u_spu_ln_block_7/u_mean_x_sum/div_data_out[16]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_7/x_mean_long[17]' driven by pin 'u_spu_ln_top/u_spu_ln_block_7/u_mean_x_sum/div_data_out[17]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_7/x_mean_long[18]' driven by pin 'u_spu_ln_top/u_spu_ln_block_7/u_mean_x_sum/div_data_out[18]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_8/x_square_mean_long[20]' driven by pin 'u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/div_data_out[20]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_8/x_square_mean_long[21]' driven by pin 'u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/div_data_out[21]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_8/x_square_mean_long[22]' driven by pin 'u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/div_data_out[22]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_8/x_square_mean_long[23]' driven by pin 'u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/div_data_out[23]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_8/x_square_mean_long[24]' driven by pin 'u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/div_data_out[24]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_8/x_square_mean_long[25]' driven by pin 'u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/div_data_out[25]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_8/x_square_mean_long[26]' driven by pin 'u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/div_data_out[26]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_8/x_square_mean_long[27]' driven by pin 'u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/div_data_out[27]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_8/x_square_mean_long[28]' driven by pin 'u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/div_data_out[28]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_8/mean_x_sum_valid' driven by pin 'u_spu_ln_top/u_spu_ln_block_8/u_mean_x_sum/div_ack' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_8/x_mean_long[10]' driven by pin 'u_spu_ln_top/u_spu_ln_block_8/u_mean_x_sum/div_data_out[10]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_8/x_mean_long[11]' driven by pin 'u_spu_ln_top/u_spu_ln_block_8/u_mean_x_sum/div_data_out[11]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_8/x_mean_long[12]' driven by pin 'u_spu_ln_top/u_spu_ln_block_8/u_mean_x_sum/div_data_out[12]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_8/x_mean_long[13]' driven by pin 'u_spu_ln_top/u_spu_ln_block_8/u_mean_x_sum/div_data_out[13]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_8/x_mean_long[14]' driven by pin 'u_spu_ln_top/u_spu_ln_block_8/u_mean_x_sum/div_data_out[14]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_8/x_mean_long[15]' driven by pin 'u_spu_ln_top/u_spu_ln_block_8/u_mean_x_sum/div_data_out[15]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_8/x_mean_long[16]' driven by pin 'u_spu_ln_top/u_spu_ln_block_8/u_mean_x_sum/div_data_out[16]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_8/x_mean_long[17]' driven by pin 'u_spu_ln_top/u_spu_ln_block_8/u_mean_x_sum/div_data_out[17]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_8/x_mean_long[18]' driven by pin 'u_spu_ln_top/u_spu_ln_block_8/u_mean_x_sum/div_data_out[18]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_9/x_square_mean_long[20]' driven by pin 'u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/div_data_out[20]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_9/x_square_mean_long[21]' driven by pin 'u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/div_data_out[21]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_9/x_square_mean_long[22]' driven by pin 'u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/div_data_out[22]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_9/x_square_mean_long[23]' driven by pin 'u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/div_data_out[23]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_9/x_square_mean_long[24]' driven by pin 'u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/div_data_out[24]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_9/x_square_mean_long[25]' driven by pin 'u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/div_data_out[25]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_9/x_square_mean_long[26]' driven by pin 'u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/div_data_out[26]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_9/x_square_mean_long[27]' driven by pin 'u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/div_data_out[27]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_9/x_square_mean_long[28]' driven by pin 'u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/div_data_out[28]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_9/mean_x_sum_valid' driven by pin 'u_spu_ln_top/u_spu_ln_block_9/u_mean_x_sum/div_ack' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_9/x_mean_long[10]' driven by pin 'u_spu_ln_top/u_spu_ln_block_9/u_mean_x_sum/div_data_out[10]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_9/x_mean_long[11]' driven by pin 'u_spu_ln_top/u_spu_ln_block_9/u_mean_x_sum/div_data_out[11]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_9/x_mean_long[12]' driven by pin 'u_spu_ln_top/u_spu_ln_block_9/u_mean_x_sum/div_data_out[12]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_9/x_mean_long[13]' driven by pin 'u_spu_ln_top/u_spu_ln_block_9/u_mean_x_sum/div_data_out[13]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_9/x_mean_long[14]' driven by pin 'u_spu_ln_top/u_spu_ln_block_9/u_mean_x_sum/div_data_out[14]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_9/x_mean_long[15]' driven by pin 'u_spu_ln_top/u_spu_ln_block_9/u_mean_x_sum/div_data_out[15]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_9/x_mean_long[16]' driven by pin 'u_spu_ln_top/u_spu_ln_block_9/u_mean_x_sum/div_data_out[16]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_9/x_mean_long[17]' driven by pin 'u_spu_ln_top/u_spu_ln_block_9/u_mean_x_sum/div_data_out[17]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_9/x_mean_long[18]' driven by pin 'u_spu_ln_top/u_spu_ln_block_9/u_mean_x_sum/div_data_out[18]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_10/x_square_mean_long[20]' driven by pin 'u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/div_data_out[20]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_10/x_square_mean_long[21]' driven by pin 'u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/div_data_out[21]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_10/x_square_mean_long[22]' driven by pin 'u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/div_data_out[22]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_10/x_square_mean_long[23]' driven by pin 'u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/div_data_out[23]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_10/x_square_mean_long[24]' driven by pin 'u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/div_data_out[24]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_10/x_square_mean_long[25]' driven by pin 'u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/div_data_out[25]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_10/x_square_mean_long[26]' driven by pin 'u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/div_data_out[26]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_10/x_square_mean_long[27]' driven by pin 'u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/div_data_out[27]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_10/x_square_mean_long[28]' driven by pin 'u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/div_data_out[28]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_10/mean_x_sum_valid' driven by pin 'u_spu_ln_top/u_spu_ln_block_10/u_mean_x_sum/div_ack' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_10/x_mean_long[10]' driven by pin 'u_spu_ln_top/u_spu_ln_block_10/u_mean_x_sum/div_data_out[10]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_10/x_mean_long[11]' driven by pin 'u_spu_ln_top/u_spu_ln_block_10/u_mean_x_sum/div_data_out[11]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_10/x_mean_long[12]' driven by pin 'u_spu_ln_top/u_spu_ln_block_10/u_mean_x_sum/div_data_out[12]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_10/x_mean_long[13]' driven by pin 'u_spu_ln_top/u_spu_ln_block_10/u_mean_x_sum/div_data_out[13]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_10/x_mean_long[14]' driven by pin 'u_spu_ln_top/u_spu_ln_block_10/u_mean_x_sum/div_data_out[14]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_10/x_mean_long[15]' driven by pin 'u_spu_ln_top/u_spu_ln_block_10/u_mean_x_sum/div_data_out[15]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_10/x_mean_long[16]' driven by pin 'u_spu_ln_top/u_spu_ln_block_10/u_mean_x_sum/div_data_out[16]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_10/x_mean_long[17]' driven by pin 'u_spu_ln_top/u_spu_ln_block_10/u_mean_x_sum/div_data_out[17]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_10/x_mean_long[18]' driven by pin 'u_spu_ln_top/u_spu_ln_block_10/u_mean_x_sum/div_data_out[18]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_11/x_square_mean_long[20]' driven by pin 'u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/div_data_out[20]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_11/x_square_mean_long[21]' driven by pin 'u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/div_data_out[21]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_11/x_square_mean_long[22]' driven by pin 'u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/div_data_out[22]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_11/x_square_mean_long[23]' driven by pin 'u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/div_data_out[23]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_11/x_square_mean_long[24]' driven by pin 'u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/div_data_out[24]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_11/x_square_mean_long[25]' driven by pin 'u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/div_data_out[25]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_11/x_square_mean_long[26]' driven by pin 'u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/div_data_out[26]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_11/x_square_mean_long[27]' driven by pin 'u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/div_data_out[27]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_11/x_square_mean_long[28]' driven by pin 'u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/div_data_out[28]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_11/mean_x_sum_valid' driven by pin 'u_spu_ln_top/u_spu_ln_block_11/u_mean_x_sum/div_ack' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_11/x_mean_long[10]' driven by pin 'u_spu_ln_top/u_spu_ln_block_11/u_mean_x_sum/div_data_out[10]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_11/x_mean_long[11]' driven by pin 'u_spu_ln_top/u_spu_ln_block_11/u_mean_x_sum/div_data_out[11]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_11/x_mean_long[12]' driven by pin 'u_spu_ln_top/u_spu_ln_block_11/u_mean_x_sum/div_data_out[12]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_11/x_mean_long[13]' driven by pin 'u_spu_ln_top/u_spu_ln_block_11/u_mean_x_sum/div_data_out[13]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_11/x_mean_long[14]' driven by pin 'u_spu_ln_top/u_spu_ln_block_11/u_mean_x_sum/div_data_out[14]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_11/x_mean_long[15]' driven by pin 'u_spu_ln_top/u_spu_ln_block_11/u_mean_x_sum/div_data_out[15]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_11/x_mean_long[16]' driven by pin 'u_spu_ln_top/u_spu_ln_block_11/u_mean_x_sum/div_data_out[16]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_11/x_mean_long[17]' driven by pin 'u_spu_ln_top/u_spu_ln_block_11/u_mean_x_sum/div_data_out[17]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_11/x_mean_long[18]' driven by pin 'u_spu_ln_top/u_spu_ln_block_11/u_mean_x_sum/div_data_out[18]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_12/x_square_mean_long[20]' driven by pin 'u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/div_data_out[20]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_12/x_square_mean_long[21]' driven by pin 'u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/div_data_out[21]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_12/x_square_mean_long[22]' driven by pin 'u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/div_data_out[22]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_12/x_square_mean_long[23]' driven by pin 'u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/div_data_out[23]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_12/x_square_mean_long[24]' driven by pin 'u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/div_data_out[24]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_12/x_square_mean_long[25]' driven by pin 'u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/div_data_out[25]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_12/x_square_mean_long[26]' driven by pin 'u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/div_data_out[26]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_12/x_square_mean_long[27]' driven by pin 'u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/div_data_out[27]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_12/x_square_mean_long[28]' driven by pin 'u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/div_data_out[28]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_12/mean_x_sum_valid' driven by pin 'u_spu_ln_top/u_spu_ln_block_12/u_mean_x_sum/div_ack' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_12/x_mean_long[10]' driven by pin 'u_spu_ln_top/u_spu_ln_block_12/u_mean_x_sum/div_data_out[10]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_12/x_mean_long[11]' driven by pin 'u_spu_ln_top/u_spu_ln_block_12/u_mean_x_sum/div_data_out[11]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_12/x_mean_long[12]' driven by pin 'u_spu_ln_top/u_spu_ln_block_12/u_mean_x_sum/div_data_out[12]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_12/x_mean_long[13]' driven by pin 'u_spu_ln_top/u_spu_ln_block_12/u_mean_x_sum/div_data_out[13]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_12/x_mean_long[14]' driven by pin 'u_spu_ln_top/u_spu_ln_block_12/u_mean_x_sum/div_data_out[14]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_12/x_mean_long[15]' driven by pin 'u_spu_ln_top/u_spu_ln_block_12/u_mean_x_sum/div_data_out[15]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_12/x_mean_long[16]' driven by pin 'u_spu_ln_top/u_spu_ln_block_12/u_mean_x_sum/div_data_out[16]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_12/x_mean_long[17]' driven by pin 'u_spu_ln_top/u_spu_ln_block_12/u_mean_x_sum/div_data_out[17]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_12/x_mean_long[18]' driven by pin 'u_spu_ln_top/u_spu_ln_block_12/u_mean_x_sum/div_data_out[18]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_13/x_square_mean_long[20]' driven by pin 'u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/div_data_out[20]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_13/x_square_mean_long[21]' driven by pin 'u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/div_data_out[21]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_13/x_square_mean_long[22]' driven by pin 'u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/div_data_out[22]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_13/x_square_mean_long[23]' driven by pin 'u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/div_data_out[23]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_13/x_square_mean_long[24]' driven by pin 'u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/div_data_out[24]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_13/x_square_mean_long[25]' driven by pin 'u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/div_data_out[25]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_13/x_square_mean_long[26]' driven by pin 'u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/div_data_out[26]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_13/x_square_mean_long[27]' driven by pin 'u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/div_data_out[27]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_13/x_square_mean_long[28]' driven by pin 'u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/div_data_out[28]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_13/mean_x_sum_valid' driven by pin 'u_spu_ln_top/u_spu_ln_block_13/u_mean_x_sum/div_ack' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_13/x_mean_long[10]' driven by pin 'u_spu_ln_top/u_spu_ln_block_13/u_mean_x_sum/div_data_out[10]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_13/x_mean_long[11]' driven by pin 'u_spu_ln_top/u_spu_ln_block_13/u_mean_x_sum/div_data_out[11]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_13/x_mean_long[12]' driven by pin 'u_spu_ln_top/u_spu_ln_block_13/u_mean_x_sum/div_data_out[12]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_13/x_mean_long[13]' driven by pin 'u_spu_ln_top/u_spu_ln_block_13/u_mean_x_sum/div_data_out[13]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_13/x_mean_long[14]' driven by pin 'u_spu_ln_top/u_spu_ln_block_13/u_mean_x_sum/div_data_out[14]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_13/x_mean_long[15]' driven by pin 'u_spu_ln_top/u_spu_ln_block_13/u_mean_x_sum/div_data_out[15]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_13/x_mean_long[16]' driven by pin 'u_spu_ln_top/u_spu_ln_block_13/u_mean_x_sum/div_data_out[16]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_13/x_mean_long[17]' driven by pin 'u_spu_ln_top/u_spu_ln_block_13/u_mean_x_sum/div_data_out[17]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_13/x_mean_long[18]' driven by pin 'u_spu_ln_top/u_spu_ln_block_13/u_mean_x_sum/div_data_out[18]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_14/x_square_mean_long[20]' driven by pin 'u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/div_data_out[20]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_14/x_square_mean_long[21]' driven by pin 'u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/div_data_out[21]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_14/x_square_mean_long[22]' driven by pin 'u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/div_data_out[22]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_14/x_square_mean_long[23]' driven by pin 'u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/div_data_out[23]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_14/x_square_mean_long[24]' driven by pin 'u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/div_data_out[24]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_14/x_square_mean_long[25]' driven by pin 'u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/div_data_out[25]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_14/x_square_mean_long[26]' driven by pin 'u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/div_data_out[26]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_14/x_square_mean_long[27]' driven by pin 'u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/div_data_out[27]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_14/x_square_mean_long[28]' driven by pin 'u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/div_data_out[28]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_14/mean_x_sum_valid' driven by pin 'u_spu_ln_top/u_spu_ln_block_14/u_mean_x_sum/div_ack' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_14/x_mean_long[10]' driven by pin 'u_spu_ln_top/u_spu_ln_block_14/u_mean_x_sum/div_data_out[10]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_14/x_mean_long[11]' driven by pin 'u_spu_ln_top/u_spu_ln_block_14/u_mean_x_sum/div_data_out[11]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_14/x_mean_long[12]' driven by pin 'u_spu_ln_top/u_spu_ln_block_14/u_mean_x_sum/div_data_out[12]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_14/x_mean_long[13]' driven by pin 'u_spu_ln_top/u_spu_ln_block_14/u_mean_x_sum/div_data_out[13]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_14/x_mean_long[14]' driven by pin 'u_spu_ln_top/u_spu_ln_block_14/u_mean_x_sum/div_data_out[14]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_14/x_mean_long[15]' driven by pin 'u_spu_ln_top/u_spu_ln_block_14/u_mean_x_sum/div_data_out[15]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_14/x_mean_long[16]' driven by pin 'u_spu_ln_top/u_spu_ln_block_14/u_mean_x_sum/div_data_out[16]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_14/x_mean_long[17]' driven by pin 'u_spu_ln_top/u_spu_ln_block_14/u_mean_x_sum/div_data_out[17]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_14/x_mean_long[18]' driven by pin 'u_spu_ln_top/u_spu_ln_block_14/u_mean_x_sum/div_data_out[18]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_15/x_square_mean_long[20]' driven by pin 'u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/div_data_out[20]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_15/x_square_mean_long[21]' driven by pin 'u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/div_data_out[21]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_15/x_square_mean_long[22]' driven by pin 'u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/div_data_out[22]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_15/x_square_mean_long[23]' driven by pin 'u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/div_data_out[23]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_15/x_square_mean_long[24]' driven by pin 'u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/div_data_out[24]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_15/x_square_mean_long[25]' driven by pin 'u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/div_data_out[25]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_15/x_square_mean_long[26]' driven by pin 'u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/div_data_out[26]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_15/x_square_mean_long[27]' driven by pin 'u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/div_data_out[27]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_15/x_square_mean_long[28]' driven by pin 'u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/div_data_out[28]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_15/mean_x_sum_valid' driven by pin 'u_spu_ln_top/u_spu_ln_block_15/u_mean_x_sum/div_ack' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_15/x_mean_long[10]' driven by pin 'u_spu_ln_top/u_spu_ln_block_15/u_mean_x_sum/div_data_out[10]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_15/x_mean_long[11]' driven by pin 'u_spu_ln_top/u_spu_ln_block_15/u_mean_x_sum/div_data_out[11]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_15/x_mean_long[12]' driven by pin 'u_spu_ln_top/u_spu_ln_block_15/u_mean_x_sum/div_data_out[12]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_15/x_mean_long[13]' driven by pin 'u_spu_ln_top/u_spu_ln_block_15/u_mean_x_sum/div_data_out[13]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_15/x_mean_long[14]' driven by pin 'u_spu_ln_top/u_spu_ln_block_15/u_mean_x_sum/div_data_out[14]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_15/x_mean_long[15]' driven by pin 'u_spu_ln_top/u_spu_ln_block_15/u_mean_x_sum/div_data_out[15]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_15/x_mean_long[16]' driven by pin 'u_spu_ln_top/u_spu_ln_block_15/u_mean_x_sum/div_data_out[16]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_15/x_mean_long[17]' driven by pin 'u_spu_ln_top/u_spu_ln_block_15/u_mean_x_sum/div_data_out[17]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_15/x_mean_long[18]' driven by pin 'u_spu_ln_top/u_spu_ln_block_15/u_mean_x_sum/div_data_out[18]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_0/x_square_mean_long[20]' driven by pin 'u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/div_data_out[20]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_0/x_square_mean_long[21]' driven by pin 'u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/div_data_out[21]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_0/x_square_mean_long[22]' driven by pin 'u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/div_data_out[22]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_0/x_square_mean_long[23]' driven by pin 'u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/div_data_out[23]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_0/x_square_mean_long[24]' driven by pin 'u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/div_data_out[24]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_0/x_square_mean_long[25]' driven by pin 'u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/div_data_out[25]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_0/x_square_mean_long[26]' driven by pin 'u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/div_data_out[26]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_0/x_square_mean_long[27]' driven by pin 'u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/div_data_out[27]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_0/x_square_mean_long[28]' driven by pin 'u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/div_data_out[28]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_0/mean_x_sum_valid' driven by pin 'u_spu_ln_top/u_spu_ln_block_0/u_mean_x_sum/div_ack' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_0/x_mean_long[10]' driven by pin 'u_spu_ln_top/u_spu_ln_block_0/u_mean_x_sum/div_data_out[10]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_0/x_mean_long[11]' driven by pin 'u_spu_ln_top/u_spu_ln_block_0/u_mean_x_sum/div_data_out[11]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_0/x_mean_long[12]' driven by pin 'u_spu_ln_top/u_spu_ln_block_0/u_mean_x_sum/div_data_out[12]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_0/x_mean_long[13]' driven by pin 'u_spu_ln_top/u_spu_ln_block_0/u_mean_x_sum/div_data_out[13]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_0/x_mean_long[14]' driven by pin 'u_spu_ln_top/u_spu_ln_block_0/u_mean_x_sum/div_data_out[14]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_0/x_mean_long[15]' driven by pin 'u_spu_ln_top/u_spu_ln_block_0/u_mean_x_sum/div_data_out[15]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_0/x_mean_long[16]' driven by pin 'u_spu_ln_top/u_spu_ln_block_0/u_mean_x_sum/div_data_out[16]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_0/x_mean_long[17]' driven by pin 'u_spu_ln_top/u_spu_ln_block_0/u_mean_x_sum/div_data_out[17]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_0/x_mean_long[18]' driven by pin 'u_spu_ln_top/u_spu_ln_block_0/u_mean_x_sum/div_data_out[18]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A1/DecV[0]' driven by pin 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A1/u_spu_sm_expu_mul/dataOut[0]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A2/DecV[0]' driven by pin 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A2/u_spu_sm_expu_mul/dataOut[0]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A3/DecV[0]' driven by pin 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A3/u_spu_sm_expu_mul/dataOut[0]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A4/DecV[0]' driven by pin 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A4/u_spu_sm_expu_mul/dataOut[0]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A5/DecV[0]' driven by pin 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A5/u_spu_sm_expu_mul/dataOut[0]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A6/DecV[0]' driven by pin 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A6/u_spu_sm_expu_mul/dataOut[0]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A7/DecV[0]' driven by pin 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A7/u_spu_sm_expu_mul/dataOut[0]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B0/DecV[0]' driven by pin 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B0/u_spu_sm_expu_mul/dataOut[0]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B1/DecV[0]' driven by pin 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B1/u_spu_sm_expu_mul/dataOut[0]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2/DecV[0]' driven by pin 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2/u_spu_sm_expu_mul/dataOut[0]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B3/DecV[0]' driven by pin 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B3/u_spu_sm_expu_mul/dataOut[0]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B4/DecV[0]' driven by pin 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B4/u_spu_sm_expu_mul/dataOut[0]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B5/DecV[0]' driven by pin 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B5/u_spu_sm_expu_mul/dataOut[0]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B6/DecV[0]' driven by pin 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B6/u_spu_sm_expu_mul/dataOut[0]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B7/DecV[0]' driven by pin 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B7/u_spu_sm_expu_mul/dataOut[0]' has no loads. (LINT-2)
Warning: In design 'Special_PU', net 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A0/DecV[0]' driven by pin 'u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A0/u_spu_sm_expu_mul/dataOut[0]' has no loads. (LINT-2)
Warning: In design 'Special_PU', port 'spu_instr[127]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[126]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[125]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[124]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[123]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[122]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[121]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[120]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[95]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[94]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[93]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[79]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[78]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[77]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[63]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[62]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[61]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[60]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[59]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[58]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[57]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[56]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[39]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[38]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[37]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[36]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', port 'spu_instr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_ln_block', port 'out_cnt[12]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_ln_block', port 'out_cnt[11]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_ln_block', port 'out_cnt[10]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_ln_block', port 'out_cnt[9]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_ln_block', port 'out_cnt[8]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_ln_block', port 'out_cnt[7]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_ln_block', port 'out_cnt[6]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_ln_block', port 'out_cnt[5]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_ln_block', port 'out_cnt[4]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_ln_block', port 'out_cnt[3]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_ln_block', port 'out_cnt[2]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_ln_block', port 'out_cnt[1]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_ln_block', port 'out_cnt[0]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_ln_block', port 'ln_channel_number[10]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_sm_block', port 'sm_channel_number[11]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_sm_block', port 'sm_channel_number[10]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_sm_block', port 'sm_channel_number[9]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_sm_block', port 'sm_channel_number[8]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_sm_block', port 'sm_channel_number[7]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_sm_block', port 'sm_channel_number[6]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_sm_block', port 'sm_channel_number[5]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_sm_block', port 'sm_channel_number[4]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_sm_block', port 'sm_channel_number[3]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_sm_block', port 'sm_channel_number[2]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_sm_block', port 'sm_channel_number[1]' is not connected to any nets. (LINT-28)
Warning: In design 'spu_sm_block', port 'sm_channel_number[0]' is not connected to any nets. (LINT-28)
Warning: In design 'Special_PU', a pin on submodule 'u_spu_ln_top' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'token_per_block[12]' is connected to logic 0. 
Warning: In design 'Special_PU', a pin on submodule 'u_spu_sm_top' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'token_per_block[12]' is connected to logic 0. 
Warning: In design 'spu_ln_block', a pin on submodule 'u_spu_ln_sqrt' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din_i[3]' is connected to logic 0. 
Warning: In design 'spu_ln_block', a pin on submodule 'u_spu_ln_sqrt' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din_i[2]' is connected to logic 0. 
Warning: In design 'spu_ln_block', a pin on submodule 'u_spu_ln_sqrt' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din_i[1]' is connected to logic 0. 
Warning: In design 'spu_ln_block', a pin on submodule 'u_spu_ln_sqrt' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din_i[0]' is connected to logic 1. 
Warning: In design 'spu_ln_block', a pin on submodule 'u_reci_sqrt' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data0[0]' is connected to logic 1. 
Warning: In design 'spu_ln_block', the same net is connected to more than one pin on submodule 'u_spu_ln_sqrt'. (LINT-33)
   Net '*Logic0*' is connected to pins 'din_i[3]', 'din_i[2]'', 'din_i[1]'.
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_1/sqrt_reci_finish' has multiple drivers (unknown wired-logic type). (LINT-38)
Warning: In design 'Special_PU', net 'u_spu_ln_top/u_spu_ln_block_1/sum_div_finish' has multiple drivers (unknown wired-logic type). (LINT-38)
Warning: In design 'spu_ln_block', output port 'sum_div_finish' is driven from the outside. (LINT-64)
Warning: In design 'spu_ln_block', output port 'sqrt_reci_finish' is driven from the outside. (LINT-64)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_15', output port 'sum_div_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_15', output port 'sqrt_reci_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_14', output port 'sum_div_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_14', output port 'sqrt_reci_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_13', output port 'sum_div_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_13', output port 'sqrt_reci_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_12', output port 'sum_div_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_12', output port 'sqrt_reci_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_11', output port 'sum_div_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_11', output port 'sqrt_reci_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_10', output port 'sum_div_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_10', output port 'sqrt_reci_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_9', output port 'sum_div_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_9', output port 'sqrt_reci_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_8', output port 'sum_div_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_8', output port 'sqrt_reci_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_7', output port 'sum_div_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_7', output port 'sqrt_reci_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_6', output port 'sum_div_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_6', output port 'sqrt_reci_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_5', output port 'sum_div_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_5', output port 'sqrt_reci_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_4', output port 'sum_div_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_4', output port 'sqrt_reci_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_3', output port 'sum_div_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_3', output port 'sqrt_reci_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_2', output port 'sum_div_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_2', output port 'sqrt_reci_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_1', output port 'sum_div_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_1', output port 'sqrt_reci_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_0', output port 'sum_div_finish' is not being used in accordance with its stated direction. (LINT-68)
Warning: In design 'u_spu_ln_top/u_spu_ln_block_0', output port 'sqrt_reci_finish' is not being used in accordance with its stated direction. (LINT-68)
1
