\hypertarget{struct_r_t_c___type_def}{}\doxysection{RTC\+\_\+\+Type\+Def Struct Reference}
\label{struct_r_t_c___type_def}\index{RTC\_TypeDef@{RTC\_TypeDef}}


Real-\/\+Time Clock.  




{\ttfamily \#include $<$stm32f103x6.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_r_t_c___type_def_acc2f82d559cfd955b5a68c1b54c5fc35}\label{struct_r_t_c___type_def_acc2f82d559cfd955b5a68c1b54c5fc35}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries CRH}
\item 
\mbox{\Hypertarget{struct_r_t_c___type_def_ae3e1b95965ce8c9f06490047cb9967a9}\label{struct_r_t_c___type_def_ae3e1b95965ce8c9f06490047cb9967a9}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries CRL}
\item 
\mbox{\Hypertarget{struct_r_t_c___type_def_a6d8529957b9401e614203b2389f290a4}\label{struct_r_t_c___type_def_a6d8529957b9401e614203b2389f290a4}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries PRLH}
\item 
\mbox{\Hypertarget{struct_r_t_c___type_def_a4d5d3c1969bb190e095335b98d11c197}\label{struct_r_t_c___type_def_a4d5d3c1969bb190e095335b98d11c197}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries PRLL}
\item 
\mbox{\Hypertarget{struct_r_t_c___type_def_a0c7aed7845db21cbed704a636f53e023}\label{struct_r_t_c___type_def_a0c7aed7845db21cbed704a636f53e023}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries DIVH}
\item 
\mbox{\Hypertarget{struct_r_t_c___type_def_a36bb5c9678921fde2b5bc811d310a8c5}\label{struct_r_t_c___type_def_a36bb5c9678921fde2b5bc811d310a8c5}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries DIVL}
\item 
\mbox{\Hypertarget{struct_r_t_c___type_def_abeeeb09de7999ec993e00d136f679de0}\label{struct_r_t_c___type_def_abeeeb09de7999ec993e00d136f679de0}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries CNTH}
\item 
\mbox{\Hypertarget{struct_r_t_c___type_def_aaea1cf878c3e7ab37309e673eb50101b}\label{struct_r_t_c___type_def_aaea1cf878c3e7ab37309e673eb50101b}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries CNTL}
\item 
\mbox{\Hypertarget{struct_r_t_c___type_def_a2525206b87d6b19a6d0b565c99f711f8}\label{struct_r_t_c___type_def_a2525206b87d6b19a6d0b565c99f711f8}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries ALRH}
\item 
\mbox{\Hypertarget{struct_r_t_c___type_def_a13af31dc4addc634ff6d562cd00ac1e6}\label{struct_r_t_c___type_def_a13af31dc4addc634ff6d562cd00ac1e6}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries ALRL}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Real-\/\+Time Clock. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/media/rodrigo\+\_\+che/\+\_\+files/\+Git\+Hub/arch\+\_\+ex\+\_\+button\+\_\+led\+\_\+stm32/arch\+\_\+ex\+\_\+button\+\_\+led\+\_\+stm32/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F1xx/\+Include/\mbox{\hyperlink{stm32f103x6_8h}{stm32f103x6.\+h}}\end{DoxyCompactItemize}
