Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Study/THU/2016Autumn/CPU/THINPAD/Timer.vhd" in Library work.
Architecture behavioral of Entity timer is up to date.
Compiling vhdl file "D:/Study/THU/2016Autumn/CPU/THINPAD/DigitLights.vhd" in Library work.
Architecture behavioral of Entity digitlights is up to date.
Compiling vhdl file "D:/Study/THU/2016Autumn/CPU/THINPAD/Memory.vhd" in Library work.
Architecture behavioral of Entity memory is up to date.
Compiling vhdl file "D:/Study/THU/2016Autumn/CPU/THINPAD/Main.vhd" in Library work.
Architecture behavioral of Entity main is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DigitLights> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Memory> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Main> in library <work> (Architecture <behavioral>).
Entity <Main> analyzed. Unit <Main> generated.

Analyzing Entity <Timer> in library <work> (Architecture <behavioral>).
Entity <Timer> analyzed. Unit <Timer> generated.

Analyzing Entity <DigitLights> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "D:/Study/THU/2016Autumn/CPU/THINPAD/DigitLights.vhd" line 57: Mux is complete : default of case is discarded
Entity <DigitLights> analyzed. Unit <DigitLights> generated.

Analyzing Entity <Memory> in library <work> (Architecture <behavioral>).
Entity <Memory> analyzed. Unit <Memory> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Timer>.
    Related source file is "D:/Study/THU/2016Autumn/CPU/THINPAD/Timer.vhd".
    Found 1-bit register for signal <CLK_MINOR_CURRENT>.
    Found 7-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Timer> synthesized.


Synthesizing Unit <DigitLights>.
    Related source file is "D:/Study/THU/2016Autumn/CPU/THINPAD/DigitLights.vhd".
    Found 16x7-bit ROM for signal <L>.
    Summary:
	inferred   1 ROM(s).
Unit <DigitLights> synthesized.


Synthesizing Unit <Memory>.
    Related source file is "D:/Study/THU/2016Autumn/CPU/THINPAD/Memory.vhd".
    Found 18-bit register for signal <ADDR>.
    Found 1-bit register for signal <EN>.
    Found 1-bit register for signal <OE>.
    Found 1-bit register for signal <WE>.
    Found 16-bit register for signal <ReadData>.
    Found 16-bit tristate buffer for signal <DATA>.
    Found 18-bit 4-to-1 multiplexer for signal <ADDR$mux0000>.
    Found 16-bit register for signal <Mtridata_DATA> created at line 71.
    Found 1-bit register for signal <Mtrien_DATA> created at line 71.
    Found 1-bit register for signal <Reading>.
    Found 1-bit register for signal <Writing>.
    Summary:
	inferred  56 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <Memory> synthesized.


Synthesizing Unit <Main>.
    Related source file is "D:/Study/THU/2016Autumn/CPU/THINPAD/Main.vhd".
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PS2KB_DATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DATA_READY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TBRE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TSRE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <st> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CLK_MINOR> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 8                                              |
    | Inputs             | 0                                              |
    | Outputs            | 8                                              |
    | Clock              | CLK_FROM_KEY              (rising_edge)        |
    | Power Up State     | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <Address>.
    Found 2-bit register for signal <Mode>.
    Found 16-bit register for signal <WriteData>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  34 D-type flip-flop(s).
Unit <Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 1
 7-bit up counter                                      : 1
# Registers                                            : 13
 1-bit register                                        : 7
 16-bit register                                       : 4
 18-bit register                                       : 1
 2-bit register                                        : 1
# Multiplexers                                         : 1
 18-bit 4-to-1 multiplexer                             : 1
# Tristates                                            : 1
 16-bit tristate buffer                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:8]> with one-hot encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 00000001
 000001 | 00000010
 000010 | 00000100
 000011 | 00001000
 000101 | 00010000
 000110 | 00100000
 000111 | 01000000
 001001 | 10000000
--------------------
WARNING:Xst:1290 - Hierarchical block <TIMER_ENTITY> is unconnected in block <Main>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 1
 7-bit up counter                                      : 1
# Registers                                            : 91
 Flip-Flops                                            : 91
# Multiplexers                                         : 1
 18-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <TIMER_ENTITY/CLK_MINOR_CURRENT> of sequential type is unconnected in block <Main>.
WARNING:Xst:1710 - FF/Latch <ADDR_16> (without init value) has a constant value of 0 in block <Memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ADDR_17> (without init value) has a constant value of 0 in block <Memory>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 96
 Flip-Flops                                            : 96

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 192

Cell Usage :
# BELS                             : 55
#      GND                         : 1
#      LUT2                        : 6
#      LUT3                        : 9
#      LUT4                        : 35
#      MUXF5                       : 3
#      VCC                         : 1
# FlipFlops/Latches                : 96
#      FD                          : 8
#      FDC                         : 1
#      FDE                         : 81
#      FDP                         : 2
#      FDPE                        : 2
#      FDS                         : 2
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 184
#      IBUF                        : 16
#      IOBUF                       : 16
#      OBUF                        : 152
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                       49  out of   8672     0%  
 Number of Slice Flip Flops:             80  out of  17344     0%  
 Number of 4 input LUTs:                 50  out of  17344     0%  
 Number of IOs:                         192
 Number of bonded IOBs:                 186  out of    250    74%  
    IOB Flip Flops:                      16
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_FROM_KEY                       | BUFGP                  | 42    |
CLK1                               | BUFGP                  | 54    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------+------------------------+-------+
Control Signal                          | Buffer(FF name)        | Load  |
----------------------------------------+------------------------+-------+
ME/EN_not0001_inv(ME/ADDR_cmp_eq00001:O)| NONE(ME/EN)            | 5     |
----------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.946ns (Maximum Frequency: 253.421MHz)
   Minimum input arrival time before clock: 1.973ns
   Maximum output required time after clock: 9.037ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_FROM_KEY'
  Clock period: 3.946ns (frequency: 253.421MHz)
  Total number of paths / destination ports: 66 / 44
-------------------------------------------------------------------------
Delay:               3.946ns (Levels of Logic = 1)
  Source:            state_FSM_FFd4 (FF)
  Destination:       Address_0 (FF)
  Source Clock:      CLK_FROM_KEY rising
  Destination Clock: CLK_FROM_KEY rising

  Data Path: state_FSM_FFd4 to Address_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.591   1.062  state_FSM_FFd4 (state_FSM_FFd4)
     LUT2:I1->O           16   0.704   1.034  Address_mux0000<0>11 (N1)
     FDE:CE                    0.555          Address_0
    ----------------------------------------
    Total                      3.946ns (1.850ns logic, 2.096ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK1'
  Clock period: 3.739ns (frequency: 267.451MHz)
  Total number of paths / destination ports: 109 / 72
-------------------------------------------------------------------------
Delay:               3.739ns (Levels of Logic = 1)
  Source:            ME/Reading (FF)
  Destination:       ME/ReadData_15 (FF)
  Source Clock:      CLK1 rising
  Destination Clock: CLK1 rising

  Data Path: ME/Reading to ME/ReadData_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             9   0.591   0.855  ME/Reading (ME/Reading)
     LUT3:I2->O           16   0.704   1.034  ME/ReadData_and00001 (ME/ReadData_and0000)
     FDE:CE                    0.555          ME/ReadData_0
    ----------------------------------------
    Total                      3.739ns (1.850ns logic, 1.889ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_FROM_KEY'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.973ns (Levels of Logic = 1)
  Source:            SW_DIP<0> (PAD)
  Destination:       WriteData_0 (FF)
  Destination Clock: CLK_FROM_KEY rising

  Data Path: SW_DIP<0> to WriteData_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  SW_DIP_0_IBUF (SW_DIP_0_IBUF)
     FDE:D                     0.308          WriteData_0
    ----------------------------------------
    Total                      1.973ns (1.526ns logic, 0.447ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK1'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            RAM2DATA<15> (PAD)
  Destination:       ME/ReadData_15 (FF)
  Destination Clock: CLK1 rising

  Data Path: RAM2DATA<15> to ME/ReadData_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.218   0.420  RAM2DATA_15_IOBUF (N30)
     FDE:D                     0.308          ME/ReadData_15
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK1'
  Total number of paths / destination ports: 67 / 51
-------------------------------------------------------------------------
Offset:              4.897ns (Levels of Logic = 1)
  Source:            ME/Mtrien_DATA (FF)
  Destination:       RAM2DATA<15> (PAD)
  Source Clock:      CLK1 rising

  Data Path: ME/Mtrien_DATA to RAM2DATA<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.591   1.034  ME/Mtrien_DATA (ME/Mtrien_DATA)
     IOBUF:T->IO               3.272          RAM2DATA_15_IOBUF (RAM2DATA<15>)
    ----------------------------------------
    Total                      4.897ns (3.863ns logic, 1.034ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_FROM_KEY'
  Total number of paths / destination ports: 93 / 7
-------------------------------------------------------------------------
Offset:              9.037ns (Levels of Logic = 5)
  Source:            state_FSM_FFd5 (FF)
  Destination:       DYP1<0> (PAD)
  Source Clock:      CLK_FROM_KEY rising

  Data Path: state_FSM_FFd5 to DYP1<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.591   0.844  state_FSM_FFd5 (state_FSM_FFd5)
     LUT2:I0->O            9   0.704   0.855  DL/Mrom_L5121 (N16)
     LUT3:I2->O            1   0.704   0.000  DL/Mrom_L32_G (N101)
     MUXF5:I1->O           2   0.321   0.622  DL/Mrom_L32 (N4)
     LUT4:I0->O            1   0.704   0.420  DL/Mrom_L12 (DYP1_0_OBUF)
     OBUF:I->O                 3.272          DYP1_0_OBUF (DYP1<0>)
    ----------------------------------------
    Total                      9.037ns (6.296ns logic, 2.741ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.89 secs
 
--> 

Total memory usage is 307860 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    1 (   0 filtered)

