INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guthr/Desktop/EDU/Semester 3/CMPEN331/Final Project/Final Project.srcs/sources_1/new/main_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstrMem
INFO: [VRFC 10-311] analyzing module IFIDReg
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-311] analyzing module IDEXEReg
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Mux32x2
INFO: [VRFC 10-311] analyzing module EXEMEMReg
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-311] analyzing module MEMWBReg
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module Mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guthr/Desktop/EDU/Semester 3/CMPEN331/Final Project/Final Project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
