0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sim_1/new/tb_mul.v,1712949530,verilog,,,,tb_ImgProc,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/Arraymul_eight_four.v,1712943047,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/Exact8.v,,Arraymul_eight_four,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/Exact8.v,1712942924,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/Arraymul_eight_four.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,array_combine_88,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/allblocks.v,1712943846,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cda.v,,HA;pi0;pi1;pi2;pi3,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd0.v,1712944986,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd4.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/allblocks.v,cd0,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd1.v,1712947859,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd5.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/allblocks.v,cd1,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd2.v,1712944830,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd6.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/allblocks.v,cd2,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd3.v,1712944836,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd7.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/allblocks.v,cd3,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd4.v,1712944840,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd8.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/allblocks.v,cd4,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd5.v,1712944845,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd9.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/allblocks.v,cd5,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd6.v,1712944607,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cda.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/allblocks.v,cd6,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd7.v,1712944850,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cda.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/allblocks.v,cd7,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd8.v,1712944854,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cda.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/allblocks.v,cd8,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd9.v,1712944856,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cda.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/allblocks.v,cd9,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cda.v,1712944817,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cdm8_aa.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/allblocks.v,cda,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cdm8_40.v,1712945077,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd4.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd0.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/allblocks.v,cdm8_40,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cdm8_44.v,1712947323,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd4.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/allblocks.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,cdm8_44,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cdm8_51.v,1712947720,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd5.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd1.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/allblocks.v,cdm8_51,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cdm8_62.v,1712949266,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd2.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd6.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,cdm8_62,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cdm8_73.v,1712949506,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd3.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd7.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/allblocks.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,cdm8_73,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cdm8_74.v,1712949835,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd4.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd7.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/allblocks.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,cdm8_74,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cdm8_84.v,1712950351,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd4.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd8.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/allblocks.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,cdm8_84,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cdm8_95.v,1712950715,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd5.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd9.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,cdm8_95,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cdm8_a6.v,1712951143,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cda.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd6.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,cdm8_a6,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cdm8_a7.v,1712951577,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cda.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd7.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,cdm8_a7,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cdm8_a8.v,1712951977,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cda.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd8.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,cdm8_a8,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cdm8_a9.v,1712952282,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cda.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cd9.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,cdm8_a9,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cdm8_aa.v,1712952568,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cda.v;C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,cdm8_aa,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/cla_sixteen.v,1712943139,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/mul.v,,CLA;FullAdder;cla_sixteen,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/mul.v,1713004709,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/top_level.v,,ImgProc_mult_test,,,,,,,,
C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/top_level.v,1712749853,verilog,,C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sim_1/new/tb_mul.v,,FA;PP;top_level,,,,,,,,
