#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun 24 17:13:36 2021
# Process ID: 2872
# Current directory: C:/Users/liang/Desktop/OrgLab/reference/Lab05/Lab05_1/OExp05-Pipeline_CPU/VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11284 C:\Users\liang\Desktop\OrgLab\reference\Lab05\Lab05_1\OExp05-Pipeline_CPU\VGA\VGA.xpr
# Log file: C:/Users/liang/Desktop/OrgLab/reference/Lab05/Lab05_1/OExp05-Pipeline_CPU/VGA/vivado.log
# Journal file: C:/Users/liang/Desktop/OrgLab/reference/Lab05/Lab05_1/OExp05-Pipeline_CPU/VGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/liang/Desktop/OrgLab/reference/Lab05/Lab05_1/OExp05-Pipeline_CPU/VGA/VGA.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/liang/Desktop/OrgLab/reference/Lab05流水线/Lab05-1 流水线处理器集成  (学生版）/OExp05-Pipeline_CPU/VGA' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/reference/Lab05/Lab05_1/OExp05-Pipeline_CPU/VGA/VGA.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1107.949 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jun 24 17:14:12 2021] Launched synth_1...
Run output will be captured here: C:/Users/liang/Desktop/OrgLab/reference/Lab05/Lab05_1/OExp05-Pipeline_CPU/VGA/VGA.runs/synth_1/runme.log
ipx::package_project -root_dir c:/users/liang/desktop/orglab/reference/lab05/lab05_1/oexp05-pipeline_cpu/vga/vga.srcs/sources_1/imports/framework -vendor xilinx.com -library user -taxonomy /UserIP
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/liang/Desktop/OrgLab/reference/Lab05/Lab05_1/OExp05-Pipeline_CPU/VGA/VGA.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/liang/Desktop/OrgLab/reference/Lab05/Lab05_1/OExp05-Pipeline_CPU/VGA/VGA.srcs/sources_1'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:VGA:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab05/Lab05_1/OExp05-Pipeline_CPU/VGA/VGA.srcs/sources_1' will take precedence over the same IP in location c:/Users/liang/Desktop/OrgLab/reference/Lab05/Lab05_1/OExp05-Pipeline_CPU/VGA/VGA.srcs/sources_1/imports/Framework
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2631.457 ; gain = 1523.508
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/201706300081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 24 19:55:58 2021...
