Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sun May  3 19:47:45 2020
| Host              : silvio-pc running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.550        0.000                      0                15988        0.013        0.000                      0                15988        3.826        0.000                       0                  5900  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.328}      10.656          93.844          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            1.550        0.000                      0                15892        0.013        0.000                      0                15892        3.826        0.000                       0                  5900  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 9.098        0.000                      0                   96        0.173        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_0/inst/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 3.798ns (42.751%)  route 5.086ns (57.249%))
  Logic Levels:           26  (CARRY8=13 LUT1=1 LUT3=5 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.901ns = ( 12.557 - 10.656 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.014ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.916ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.986     2.193    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X8Y5           FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.292 f  design_1_i/GrayScale_Accel_0/inst/B_reg[1]/Q
                         net (fo=8, routed)           0.196     2.488    design_1_i/GrayScale_Accel_0/inst/B_reg_n_0_[1]
    SLICE_X10Y6          LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     2.588 r  design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_i_7/O
                         net (fo=1, routed)           0.010     2.598    design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_i_7_n_0
    SLICE_X10Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     2.888 r  design_1_i/GrayScale_Accel_0/inst/ConvertB_carry/O[5]
                         net (fo=2, routed)           0.223     3.111    design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_n_10
    SLICE_X8Y6           LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.205     3.316 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_2/O
                         net (fo=2, routed)           0.230     3.546    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_2_n_0
    SLICE_X8Y6           LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     3.660 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_7/O
                         net (fo=1, routed)           0.009     3.669    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_7_n_0
    SLICE_X8Y6           CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     3.817 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry/CO[7]
                         net (fo=1, routed)           0.028     3.845    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_n_0
    SLICE_X8Y7           CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.917 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry__0/O[0]
                         net (fo=2, routed)           0.418     4.335    design_1_i/GrayScale_Accel_0/inst/ConvertB[12]
    SLICE_X8Y1           LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.198     4.533 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.172     4.705    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_3_n_0
    SLICE_X8Y1           LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     4.803 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.012     4.815    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_11_n_0
    SLICE_X8Y1           CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.012 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.028     5.040    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_n_0
    SLICE_X8Y2           CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     5.126 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__1/O[2]
                         net (fo=26, routed)          0.619     5.745    design_1_i/GrayScale_Accel_0/inst/S0[18]
    SLICE_X9Y8           LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     5.922 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_106/O
                         net (fo=1, routed)           0.024     5.946    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_106_n_0
    SLICE_X9Y8           CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     6.148 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_46/CO[7]
                         net (fo=1, routed)           0.028     6.176    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_46_n_0
    SLICE_X9Y9           CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     6.248 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_20/O[0]
                         net (fo=3, routed)           0.347     6.595    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_20_n_15
    SLICE_X13Y7          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     6.634 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_45/O
                         net (fo=2, routed)           0.173     6.807    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_45_n_0
    SLICE_X14Y7          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     6.873 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_10/O
                         net (fo=2, routed)           0.350     7.223    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_10_n_0
    SLICE_X11Y7          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     7.323 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_18/O
                         net (fo=1, routed)           0.010     7.333    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_18_n_0
    SLICE_X11Y7          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.566 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.594    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_2_n_0
    SLICE_X11Y8          CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     7.723 f  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_2/O[6]
                         net (fo=17, routed)          0.447     8.170    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_2_n_9
    SLICE_X14Y11         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     8.270 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_167/O
                         net (fo=1, routed)           0.199     8.469    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_167_n_0
    SLICE_X13Y11         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.178     8.647 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_145/O[4]
                         net (fo=3, routed)           0.291     8.938    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_145_n_11
    SLICE_X11Y12         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.978 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_100/O
                         net (fo=1, routed)           0.330     9.308    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_100_n_0
    SLICE_X12Y11         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[5])
                                                      0.222     9.530 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_45/O[5]
                         net (fo=3, routed)           0.290     9.820    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_45_n_10
    SLICE_X10Y14         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     9.994 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_42/O
                         net (fo=1, routed)           0.011    10.005    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_42_n_0
    SLICE_X10Y14         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    10.201 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.229    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_12_n_0
    SLICE_X10Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116    10.345 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_4/CO[4]
                         net (fo=23, routed)          0.503    10.848    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_4_n_3
    SLICE_X14Y8          LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147    10.995 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[1]_i_1/O
                         net (fo=1, routed)           0.082    11.077    design_1_i/GrayScale_Accel_0/inst/S[1]
    SLICE_X14Y8          FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.734    12.557    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X14Y8          FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[1]/C
                         clock pessimism              0.175    12.732    
                         clock uncertainty           -0.132    12.600    
    SLICE_X14Y8          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    12.627    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_0/inst/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 3.798ns (43.302%)  route 4.973ns (56.698%))
  Logic Levels:           26  (CARRY8=13 LUT1=1 LUT3=5 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns = ( 12.559 - 10.656 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.014ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.916ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.986     2.193    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X8Y5           FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.292 f  design_1_i/GrayScale_Accel_0/inst/B_reg[1]/Q
                         net (fo=8, routed)           0.196     2.488    design_1_i/GrayScale_Accel_0/inst/B_reg_n_0_[1]
    SLICE_X10Y6          LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     2.588 r  design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_i_7/O
                         net (fo=1, routed)           0.010     2.598    design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_i_7_n_0
    SLICE_X10Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     2.888 r  design_1_i/GrayScale_Accel_0/inst/ConvertB_carry/O[5]
                         net (fo=2, routed)           0.223     3.111    design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_n_10
    SLICE_X8Y6           LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.205     3.316 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_2/O
                         net (fo=2, routed)           0.230     3.546    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_2_n_0
    SLICE_X8Y6           LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     3.660 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_7/O
                         net (fo=1, routed)           0.009     3.669    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_7_n_0
    SLICE_X8Y6           CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     3.817 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry/CO[7]
                         net (fo=1, routed)           0.028     3.845    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_n_0
    SLICE_X8Y7           CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.917 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry__0/O[0]
                         net (fo=2, routed)           0.418     4.335    design_1_i/GrayScale_Accel_0/inst/ConvertB[12]
    SLICE_X8Y1           LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.198     4.533 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.172     4.705    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_3_n_0
    SLICE_X8Y1           LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     4.803 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.012     4.815    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_11_n_0
    SLICE_X8Y1           CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.012 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.028     5.040    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_n_0
    SLICE_X8Y2           CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     5.126 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__1/O[2]
                         net (fo=26, routed)          0.619     5.745    design_1_i/GrayScale_Accel_0/inst/S0[18]
    SLICE_X9Y8           LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     5.922 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_106/O
                         net (fo=1, routed)           0.024     5.946    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_106_n_0
    SLICE_X9Y8           CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     6.148 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_46/CO[7]
                         net (fo=1, routed)           0.028     6.176    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_46_n_0
    SLICE_X9Y9           CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     6.248 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_20/O[0]
                         net (fo=3, routed)           0.347     6.595    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_20_n_15
    SLICE_X13Y7          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     6.634 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_45/O
                         net (fo=2, routed)           0.173     6.807    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_45_n_0
    SLICE_X14Y7          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     6.873 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_10/O
                         net (fo=2, routed)           0.350     7.223    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_10_n_0
    SLICE_X11Y7          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     7.323 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_18/O
                         net (fo=1, routed)           0.010     7.333    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_18_n_0
    SLICE_X11Y7          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.566 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.594    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_2_n_0
    SLICE_X11Y8          CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     7.723 f  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_2/O[6]
                         net (fo=17, routed)          0.447     8.170    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_2_n_9
    SLICE_X14Y11         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     8.270 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_167/O
                         net (fo=1, routed)           0.199     8.469    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_167_n_0
    SLICE_X13Y11         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.178     8.647 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_145/O[4]
                         net (fo=3, routed)           0.291     8.938    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_145_n_11
    SLICE_X11Y12         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.978 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_100/O
                         net (fo=1, routed)           0.330     9.308    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_100_n_0
    SLICE_X12Y11         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[5])
                                                      0.222     9.530 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_45/O[5]
                         net (fo=3, routed)           0.290     9.820    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_45_n_10
    SLICE_X10Y14         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     9.994 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_42/O
                         net (fo=1, routed)           0.011    10.005    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_42_n_0
    SLICE_X10Y14         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    10.201 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.229    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_12_n_0
    SLICE_X10Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116    10.345 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_4/CO[4]
                         net (fo=23, routed)          0.395    10.740    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_4_n_3
    SLICE_X14Y13         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147    10.887 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[17]_i_1/O
                         net (fo=1, routed)           0.077    10.964    design_1_i/GrayScale_Accel_0/inst/S[17]
    SLICE_X14Y13         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.736    12.559    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X14Y13         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[17]/C
                         clock pessimism              0.175    12.734    
                         clock uncertainty           -0.132    12.602    
    SLICE_X14Y13         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027    12.629    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[17]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_0/inst/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 3.798ns (43.307%)  route 4.972ns (56.693%))
  Logic Levels:           26  (CARRY8=13 LUT1=1 LUT3=5 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns = ( 12.559 - 10.656 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.014ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.916ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.986     2.193    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X8Y5           FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.292 f  design_1_i/GrayScale_Accel_0/inst/B_reg[1]/Q
                         net (fo=8, routed)           0.196     2.488    design_1_i/GrayScale_Accel_0/inst/B_reg_n_0_[1]
    SLICE_X10Y6          LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     2.588 r  design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_i_7/O
                         net (fo=1, routed)           0.010     2.598    design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_i_7_n_0
    SLICE_X10Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     2.888 r  design_1_i/GrayScale_Accel_0/inst/ConvertB_carry/O[5]
                         net (fo=2, routed)           0.223     3.111    design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_n_10
    SLICE_X8Y6           LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.205     3.316 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_2/O
                         net (fo=2, routed)           0.230     3.546    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_2_n_0
    SLICE_X8Y6           LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     3.660 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_7/O
                         net (fo=1, routed)           0.009     3.669    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_7_n_0
    SLICE_X8Y6           CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     3.817 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry/CO[7]
                         net (fo=1, routed)           0.028     3.845    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_n_0
    SLICE_X8Y7           CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.917 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry__0/O[0]
                         net (fo=2, routed)           0.418     4.335    design_1_i/GrayScale_Accel_0/inst/ConvertB[12]
    SLICE_X8Y1           LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.198     4.533 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.172     4.705    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_3_n_0
    SLICE_X8Y1           LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     4.803 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.012     4.815    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_11_n_0
    SLICE_X8Y1           CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.012 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.028     5.040    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_n_0
    SLICE_X8Y2           CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     5.126 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__1/O[2]
                         net (fo=26, routed)          0.619     5.745    design_1_i/GrayScale_Accel_0/inst/S0[18]
    SLICE_X9Y8           LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     5.922 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_106/O
                         net (fo=1, routed)           0.024     5.946    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_106_n_0
    SLICE_X9Y8           CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     6.148 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_46/CO[7]
                         net (fo=1, routed)           0.028     6.176    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_46_n_0
    SLICE_X9Y9           CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     6.248 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_20/O[0]
                         net (fo=3, routed)           0.347     6.595    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_20_n_15
    SLICE_X13Y7          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     6.634 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_45/O
                         net (fo=2, routed)           0.173     6.807    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_45_n_0
    SLICE_X14Y7          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     6.873 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_10/O
                         net (fo=2, routed)           0.350     7.223    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_10_n_0
    SLICE_X11Y7          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     7.323 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_18/O
                         net (fo=1, routed)           0.010     7.333    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_18_n_0
    SLICE_X11Y7          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.566 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.594    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_2_n_0
    SLICE_X11Y8          CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     7.723 f  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_2/O[6]
                         net (fo=17, routed)          0.447     8.170    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_2_n_9
    SLICE_X14Y11         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     8.270 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_167/O
                         net (fo=1, routed)           0.199     8.469    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_167_n_0
    SLICE_X13Y11         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.178     8.647 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_145/O[4]
                         net (fo=3, routed)           0.291     8.938    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_145_n_11
    SLICE_X11Y12         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.978 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_100/O
                         net (fo=1, routed)           0.330     9.308    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_100_n_0
    SLICE_X12Y11         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[5])
                                                      0.222     9.530 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_45/O[5]
                         net (fo=3, routed)           0.290     9.820    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_45_n_10
    SLICE_X10Y14         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     9.994 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_42/O
                         net (fo=1, routed)           0.011    10.005    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_42_n_0
    SLICE_X10Y14         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    10.201 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.229    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_12_n_0
    SLICE_X10Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116    10.345 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_4/CO[4]
                         net (fo=23, routed)          0.389    10.734    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_4_n_3
    SLICE_X14Y13         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147    10.881 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[15]_i_1/O
                         net (fo=1, routed)           0.082    10.963    design_1_i/GrayScale_Accel_0/inst/S[15]
    SLICE_X14Y13         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.736    12.559    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X14Y13         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[15]/C
                         clock pessimism              0.175    12.734    
                         clock uncertainty           -0.132    12.602    
    SLICE_X14Y13         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    12.629    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[15]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_0/inst/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.733ns  (logic 3.691ns (42.265%)  route 5.042ns (57.735%))
  Logic Levels:           26  (CARRY8=13 LUT1=1 LUT3=5 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 12.554 - 10.656 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.014ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.916ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.986     2.193    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X8Y5           FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.292 f  design_1_i/GrayScale_Accel_0/inst/B_reg[1]/Q
                         net (fo=8, routed)           0.196     2.488    design_1_i/GrayScale_Accel_0/inst/B_reg_n_0_[1]
    SLICE_X10Y6          LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     2.588 r  design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_i_7/O
                         net (fo=1, routed)           0.010     2.598    design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_i_7_n_0
    SLICE_X10Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     2.888 r  design_1_i/GrayScale_Accel_0/inst/ConvertB_carry/O[5]
                         net (fo=2, routed)           0.223     3.111    design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_n_10
    SLICE_X8Y6           LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.205     3.316 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_2/O
                         net (fo=2, routed)           0.230     3.546    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_2_n_0
    SLICE_X8Y6           LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     3.660 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_7/O
                         net (fo=1, routed)           0.009     3.669    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_7_n_0
    SLICE_X8Y6           CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     3.817 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry/CO[7]
                         net (fo=1, routed)           0.028     3.845    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_n_0
    SLICE_X8Y7           CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.917 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry__0/O[0]
                         net (fo=2, routed)           0.418     4.335    design_1_i/GrayScale_Accel_0/inst/ConvertB[12]
    SLICE_X8Y1           LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.198     4.533 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.172     4.705    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_3_n_0
    SLICE_X8Y1           LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     4.803 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.012     4.815    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_11_n_0
    SLICE_X8Y1           CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.012 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.028     5.040    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_n_0
    SLICE_X8Y2           CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     5.126 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__1/O[2]
                         net (fo=26, routed)          0.619     5.745    design_1_i/GrayScale_Accel_0/inst/S0[18]
    SLICE_X9Y8           LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     5.922 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_106/O
                         net (fo=1, routed)           0.024     5.946    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_106_n_0
    SLICE_X9Y8           CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     6.148 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_46/CO[7]
                         net (fo=1, routed)           0.028     6.176    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_46_n_0
    SLICE_X9Y9           CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     6.248 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_20/O[0]
                         net (fo=3, routed)           0.347     6.595    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_20_n_15
    SLICE_X13Y7          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     6.634 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_45/O
                         net (fo=2, routed)           0.173     6.807    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_45_n_0
    SLICE_X14Y7          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     6.873 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_10/O
                         net (fo=2, routed)           0.350     7.223    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_10_n_0
    SLICE_X11Y7          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     7.323 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_18/O
                         net (fo=1, routed)           0.010     7.333    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_18_n_0
    SLICE_X11Y7          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.566 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.594    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_2_n_0
    SLICE_X11Y8          CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     7.723 f  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_2/O[6]
                         net (fo=17, routed)          0.447     8.170    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_2_n_9
    SLICE_X14Y11         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     8.270 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_167/O
                         net (fo=1, routed)           0.199     8.469    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_167_n_0
    SLICE_X13Y11         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.178     8.647 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_145/O[4]
                         net (fo=3, routed)           0.291     8.938    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_145_n_11
    SLICE_X11Y12         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.978 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_100/O
                         net (fo=1, routed)           0.330     9.308    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_100_n_0
    SLICE_X12Y11         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[5])
                                                      0.222     9.530 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_45/O[5]
                         net (fo=3, routed)           0.290     9.820    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_45_n_10
    SLICE_X10Y14         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     9.994 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_42/O
                         net (fo=1, routed)           0.011    10.005    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_42_n_0
    SLICE_X10Y14         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    10.201 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.229    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_12_n_0
    SLICE_X10Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116    10.345 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_4/CO[4]
                         net (fo=23, routed)          0.483    10.828    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_4_n_3
    SLICE_X13Y9          LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.040    10.868 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[7]_i_1/O
                         net (fo=1, routed)           0.058    10.926    design_1_i/GrayScale_Accel_0/inst/S[7]
    SLICE_X13Y9          FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.731    12.554    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X13Y9          FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[7]/C
                         clock pessimism              0.175    12.729    
                         clock uncertainty           -0.132    12.597    
    SLICE_X13Y9          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    12.624    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_0/inst/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.733ns  (logic 3.690ns (42.254%)  route 5.043ns (57.746%))
  Logic Levels:           26  (CARRY8=13 LUT1=1 LUT3=5 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 12.554 - 10.656 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.014ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.916ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.986     2.193    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X8Y5           FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.292 f  design_1_i/GrayScale_Accel_0/inst/B_reg[1]/Q
                         net (fo=8, routed)           0.196     2.488    design_1_i/GrayScale_Accel_0/inst/B_reg_n_0_[1]
    SLICE_X10Y6          LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     2.588 r  design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_i_7/O
                         net (fo=1, routed)           0.010     2.598    design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_i_7_n_0
    SLICE_X10Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     2.888 r  design_1_i/GrayScale_Accel_0/inst/ConvertB_carry/O[5]
                         net (fo=2, routed)           0.223     3.111    design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_n_10
    SLICE_X8Y6           LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.205     3.316 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_2/O
                         net (fo=2, routed)           0.230     3.546    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_2_n_0
    SLICE_X8Y6           LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     3.660 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_7/O
                         net (fo=1, routed)           0.009     3.669    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_7_n_0
    SLICE_X8Y6           CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     3.817 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry/CO[7]
                         net (fo=1, routed)           0.028     3.845    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_n_0
    SLICE_X8Y7           CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.917 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry__0/O[0]
                         net (fo=2, routed)           0.418     4.335    design_1_i/GrayScale_Accel_0/inst/ConvertB[12]
    SLICE_X8Y1           LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.198     4.533 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.172     4.705    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_3_n_0
    SLICE_X8Y1           LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     4.803 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.012     4.815    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_11_n_0
    SLICE_X8Y1           CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.012 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.028     5.040    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_n_0
    SLICE_X8Y2           CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     5.126 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__1/O[2]
                         net (fo=26, routed)          0.619     5.745    design_1_i/GrayScale_Accel_0/inst/S0[18]
    SLICE_X9Y8           LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     5.922 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_106/O
                         net (fo=1, routed)           0.024     5.946    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_106_n_0
    SLICE_X9Y8           CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     6.148 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_46/CO[7]
                         net (fo=1, routed)           0.028     6.176    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_46_n_0
    SLICE_X9Y9           CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     6.248 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_20/O[0]
                         net (fo=3, routed)           0.347     6.595    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_20_n_15
    SLICE_X13Y7          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     6.634 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_45/O
                         net (fo=2, routed)           0.173     6.807    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_45_n_0
    SLICE_X14Y7          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     6.873 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_10/O
                         net (fo=2, routed)           0.350     7.223    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_10_n_0
    SLICE_X11Y7          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     7.323 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_18/O
                         net (fo=1, routed)           0.010     7.333    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_18_n_0
    SLICE_X11Y7          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.566 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.594    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_2_n_0
    SLICE_X11Y8          CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     7.723 f  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_2/O[6]
                         net (fo=17, routed)          0.447     8.170    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_2_n_9
    SLICE_X14Y11         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     8.270 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_167/O
                         net (fo=1, routed)           0.199     8.469    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_167_n_0
    SLICE_X13Y11         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.178     8.647 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_145/O[4]
                         net (fo=3, routed)           0.291     8.938    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_145_n_11
    SLICE_X11Y12         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.978 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_100/O
                         net (fo=1, routed)           0.330     9.308    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_100_n_0
    SLICE_X12Y11         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[5])
                                                      0.222     9.530 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_45/O[5]
                         net (fo=3, routed)           0.290     9.820    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_45_n_10
    SLICE_X10Y14         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     9.994 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_42/O
                         net (fo=1, routed)           0.011    10.005    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_42_n_0
    SLICE_X10Y14         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    10.201 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.229    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_12_n_0
    SLICE_X10Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116    10.345 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_4/CO[4]
                         net (fo=23, routed)          0.484    10.829    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_4_n_3
    SLICE_X13Y9          LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039    10.868 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[8]_i_1/O
                         net (fo=1, routed)           0.058    10.926    design_1_i/GrayScale_Accel_0/inst/S[8]
    SLICE_X13Y9          FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.731    12.554    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X13Y9          FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[8]/C
                         clock pessimism              0.175    12.729    
                         clock uncertainty           -0.132    12.597    
    SLICE_X13Y9          FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027    12.624    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_0/inst/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.738ns  (logic 3.765ns (43.088%)  route 4.973ns (56.912%))
  Logic Levels:           26  (CARRY8=13 LUT1=1 LUT3=5 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 12.560 - 10.656 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.014ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.916ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.986     2.193    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X8Y5           FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.292 f  design_1_i/GrayScale_Accel_0/inst/B_reg[1]/Q
                         net (fo=8, routed)           0.196     2.488    design_1_i/GrayScale_Accel_0/inst/B_reg_n_0_[1]
    SLICE_X10Y6          LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     2.588 r  design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_i_7/O
                         net (fo=1, routed)           0.010     2.598    design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_i_7_n_0
    SLICE_X10Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     2.888 r  design_1_i/GrayScale_Accel_0/inst/ConvertB_carry/O[5]
                         net (fo=2, routed)           0.223     3.111    design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_n_10
    SLICE_X8Y6           LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.205     3.316 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_2/O
                         net (fo=2, routed)           0.230     3.546    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_2_n_0
    SLICE_X8Y6           LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     3.660 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_7/O
                         net (fo=1, routed)           0.009     3.669    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_7_n_0
    SLICE_X8Y6           CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     3.817 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry/CO[7]
                         net (fo=1, routed)           0.028     3.845    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_n_0
    SLICE_X8Y7           CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.917 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry__0/O[0]
                         net (fo=2, routed)           0.418     4.335    design_1_i/GrayScale_Accel_0/inst/ConvertB[12]
    SLICE_X8Y1           LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.198     4.533 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.172     4.705    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_3_n_0
    SLICE_X8Y1           LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     4.803 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.012     4.815    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_11_n_0
    SLICE_X8Y1           CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.012 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.028     5.040    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_n_0
    SLICE_X8Y2           CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     5.126 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__1/O[2]
                         net (fo=26, routed)          0.619     5.745    design_1_i/GrayScale_Accel_0/inst/S0[18]
    SLICE_X9Y8           LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     5.922 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_106/O
                         net (fo=1, routed)           0.024     5.946    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_106_n_0
    SLICE_X9Y8           CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     6.148 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_46/CO[7]
                         net (fo=1, routed)           0.028     6.176    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_46_n_0
    SLICE_X9Y9           CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     6.248 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_20/O[0]
                         net (fo=3, routed)           0.347     6.595    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_20_n_15
    SLICE_X13Y7          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     6.634 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_45/O
                         net (fo=2, routed)           0.173     6.807    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_45_n_0
    SLICE_X14Y7          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     6.873 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_10/O
                         net (fo=2, routed)           0.350     7.223    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_10_n_0
    SLICE_X11Y7          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     7.323 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_18/O
                         net (fo=1, routed)           0.010     7.333    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_18_n_0
    SLICE_X11Y7          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.566 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.594    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_2_n_0
    SLICE_X11Y8          CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     7.723 f  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_2/O[6]
                         net (fo=17, routed)          0.447     8.170    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_2_n_9
    SLICE_X14Y11         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     8.270 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_167/O
                         net (fo=1, routed)           0.199     8.469    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_167_n_0
    SLICE_X13Y11         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.178     8.647 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_145/O[4]
                         net (fo=3, routed)           0.291     8.938    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_145_n_11
    SLICE_X11Y12         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.978 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_100/O
                         net (fo=1, routed)           0.330     9.308    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_100_n_0
    SLICE_X12Y11         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[5])
                                                      0.222     9.530 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_45/O[5]
                         net (fo=3, routed)           0.290     9.820    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_45_n_10
    SLICE_X10Y14         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     9.994 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_42/O
                         net (fo=1, routed)           0.011    10.005    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_42_n_0
    SLICE_X10Y14         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    10.201 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.229    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_12_n_0
    SLICE_X10Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116    10.345 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_4/CO[4]
                         net (fo=23, routed)          0.390    10.735    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_4_n_3
    SLICE_X14Y12         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114    10.849 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[12]_i_1/O
                         net (fo=1, routed)           0.082    10.931    design_1_i/GrayScale_Accel_0/inst/S[12]
    SLICE_X14Y12         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.737    12.560    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X14Y12         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[12]/C
                         clock pessimism              0.175    12.735    
                         clock uncertainty           -0.132    12.603    
    SLICE_X14Y12         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    12.630    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                         -10.931    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_0/inst/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 3.690ns (42.263%)  route 5.041ns (57.737%))
  Logic Levels:           26  (CARRY8=13 LUT1=1 LUT3=5 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 12.554 - 10.656 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.014ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.916ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.986     2.193    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X8Y5           FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.292 f  design_1_i/GrayScale_Accel_0/inst/B_reg[1]/Q
                         net (fo=8, routed)           0.196     2.488    design_1_i/GrayScale_Accel_0/inst/B_reg_n_0_[1]
    SLICE_X10Y6          LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     2.588 r  design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_i_7/O
                         net (fo=1, routed)           0.010     2.598    design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_i_7_n_0
    SLICE_X10Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     2.888 r  design_1_i/GrayScale_Accel_0/inst/ConvertB_carry/O[5]
                         net (fo=2, routed)           0.223     3.111    design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_n_10
    SLICE_X8Y6           LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.205     3.316 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_2/O
                         net (fo=2, routed)           0.230     3.546    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_2_n_0
    SLICE_X8Y6           LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     3.660 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_7/O
                         net (fo=1, routed)           0.009     3.669    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_7_n_0
    SLICE_X8Y6           CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     3.817 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry/CO[7]
                         net (fo=1, routed)           0.028     3.845    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_n_0
    SLICE_X8Y7           CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.917 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry__0/O[0]
                         net (fo=2, routed)           0.418     4.335    design_1_i/GrayScale_Accel_0/inst/ConvertB[12]
    SLICE_X8Y1           LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.198     4.533 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.172     4.705    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_3_n_0
    SLICE_X8Y1           LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     4.803 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.012     4.815    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_11_n_0
    SLICE_X8Y1           CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.012 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.028     5.040    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_n_0
    SLICE_X8Y2           CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     5.126 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__1/O[2]
                         net (fo=26, routed)          0.619     5.745    design_1_i/GrayScale_Accel_0/inst/S0[18]
    SLICE_X9Y8           LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     5.922 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_106/O
                         net (fo=1, routed)           0.024     5.946    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_106_n_0
    SLICE_X9Y8           CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     6.148 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_46/CO[7]
                         net (fo=1, routed)           0.028     6.176    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_46_n_0
    SLICE_X9Y9           CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     6.248 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_20/O[0]
                         net (fo=3, routed)           0.347     6.595    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_20_n_15
    SLICE_X13Y7          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     6.634 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_45/O
                         net (fo=2, routed)           0.173     6.807    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_45_n_0
    SLICE_X14Y7          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     6.873 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_10/O
                         net (fo=2, routed)           0.350     7.223    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_10_n_0
    SLICE_X11Y7          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     7.323 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_18/O
                         net (fo=1, routed)           0.010     7.333    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_18_n_0
    SLICE_X11Y7          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.566 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.594    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_2_n_0
    SLICE_X11Y8          CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     7.723 f  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_2/O[6]
                         net (fo=17, routed)          0.447     8.170    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_2_n_9
    SLICE_X14Y11         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     8.270 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_167/O
                         net (fo=1, routed)           0.199     8.469    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_167_n_0
    SLICE_X13Y11         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.178     8.647 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_145/O[4]
                         net (fo=3, routed)           0.291     8.938    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_145_n_11
    SLICE_X11Y12         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.978 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_100/O
                         net (fo=1, routed)           0.330     9.308    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_100_n_0
    SLICE_X12Y11         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[5])
                                                      0.222     9.530 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_45/O[5]
                         net (fo=3, routed)           0.290     9.820    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_45_n_10
    SLICE_X10Y14         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     9.994 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_42/O
                         net (fo=1, routed)           0.011    10.005    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_42_n_0
    SLICE_X10Y14         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    10.201 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.229    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_12_n_0
    SLICE_X10Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116    10.345 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_4/CO[4]
                         net (fo=23, routed)          0.482    10.827    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_4_n_3
    SLICE_X13Y9          LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.039    10.866 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[20]_i_1/O
                         net (fo=1, routed)           0.058    10.924    design_1_i/GrayScale_Accel_0/inst/S[20]
    SLICE_X13Y9          FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.731    12.554    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X13Y9          FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[20]/C
                         clock pessimism              0.175    12.729    
                         clock uncertainty           -0.132    12.597    
    SLICE_X13Y9          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    12.624    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[20]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_0/inst/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 3.689ns (42.252%)  route 5.042ns (57.748%))
  Logic Levels:           26  (CARRY8=13 LUT1=1 LUT3=5 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 12.554 - 10.656 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.014ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.916ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.986     2.193    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X8Y5           FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.292 f  design_1_i/GrayScale_Accel_0/inst/B_reg[1]/Q
                         net (fo=8, routed)           0.196     2.488    design_1_i/GrayScale_Accel_0/inst/B_reg_n_0_[1]
    SLICE_X10Y6          LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     2.588 r  design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_i_7/O
                         net (fo=1, routed)           0.010     2.598    design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_i_7_n_0
    SLICE_X10Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     2.888 r  design_1_i/GrayScale_Accel_0/inst/ConvertB_carry/O[5]
                         net (fo=2, routed)           0.223     3.111    design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_n_10
    SLICE_X8Y6           LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.205     3.316 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_2/O
                         net (fo=2, routed)           0.230     3.546    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_2_n_0
    SLICE_X8Y6           LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     3.660 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_7/O
                         net (fo=1, routed)           0.009     3.669    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_7_n_0
    SLICE_X8Y6           CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     3.817 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry/CO[7]
                         net (fo=1, routed)           0.028     3.845    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_n_0
    SLICE_X8Y7           CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.917 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry__0/O[0]
                         net (fo=2, routed)           0.418     4.335    design_1_i/GrayScale_Accel_0/inst/ConvertB[12]
    SLICE_X8Y1           LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.198     4.533 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.172     4.705    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_3_n_0
    SLICE_X8Y1           LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     4.803 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.012     4.815    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_11_n_0
    SLICE_X8Y1           CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.012 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.028     5.040    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_n_0
    SLICE_X8Y2           CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     5.126 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__1/O[2]
                         net (fo=26, routed)          0.619     5.745    design_1_i/GrayScale_Accel_0/inst/S0[18]
    SLICE_X9Y8           LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     5.922 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_106/O
                         net (fo=1, routed)           0.024     5.946    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_106_n_0
    SLICE_X9Y8           CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     6.148 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_46/CO[7]
                         net (fo=1, routed)           0.028     6.176    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_46_n_0
    SLICE_X9Y9           CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     6.248 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_20/O[0]
                         net (fo=3, routed)           0.347     6.595    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_20_n_15
    SLICE_X13Y7          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     6.634 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_45/O
                         net (fo=2, routed)           0.173     6.807    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_45_n_0
    SLICE_X14Y7          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     6.873 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_10/O
                         net (fo=2, routed)           0.350     7.223    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_10_n_0
    SLICE_X11Y7          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     7.323 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_18/O
                         net (fo=1, routed)           0.010     7.333    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_18_n_0
    SLICE_X11Y7          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.566 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.594    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_2_n_0
    SLICE_X11Y8          CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     7.723 f  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_2/O[6]
                         net (fo=17, routed)          0.447     8.170    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_2_n_9
    SLICE_X14Y11         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     8.270 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_167/O
                         net (fo=1, routed)           0.199     8.469    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_167_n_0
    SLICE_X13Y11         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.178     8.647 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_145/O[4]
                         net (fo=3, routed)           0.291     8.938    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_145_n_11
    SLICE_X11Y12         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.978 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_100/O
                         net (fo=1, routed)           0.330     9.308    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_100_n_0
    SLICE_X12Y11         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[5])
                                                      0.222     9.530 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_45/O[5]
                         net (fo=3, routed)           0.290     9.820    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_45_n_10
    SLICE_X10Y14         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     9.994 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_42/O
                         net (fo=1, routed)           0.011    10.005    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_42_n_0
    SLICE_X10Y14         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    10.201 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.229    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_12_n_0
    SLICE_X10Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116    10.345 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_4/CO[4]
                         net (fo=23, routed)          0.482    10.827    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_4_n_3
    SLICE_X13Y9          LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038    10.865 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[6]_i_1/O
                         net (fo=1, routed)           0.059    10.924    design_1_i/GrayScale_Accel_0/inst/S[6]
    SLICE_X13Y9          FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.731    12.554    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X13Y9          FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[6]/C
                         clock pessimism              0.175    12.729    
                         clock uncertainty           -0.132    12.597    
    SLICE_X13Y9          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    12.624    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_0/inst/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 3.714ns (42.538%)  route 5.017ns (57.462%))
  Logic Levels:           26  (CARRY8=13 LUT1=1 LUT3=5 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns = ( 12.559 - 10.656 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.014ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.916ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.986     2.193    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X8Y5           FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.292 f  design_1_i/GrayScale_Accel_0/inst/B_reg[1]/Q
                         net (fo=8, routed)           0.196     2.488    design_1_i/GrayScale_Accel_0/inst/B_reg_n_0_[1]
    SLICE_X10Y6          LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     2.588 r  design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_i_7/O
                         net (fo=1, routed)           0.010     2.598    design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_i_7_n_0
    SLICE_X10Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     2.888 r  design_1_i/GrayScale_Accel_0/inst/ConvertB_carry/O[5]
                         net (fo=2, routed)           0.223     3.111    design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_n_10
    SLICE_X8Y6           LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.205     3.316 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_2/O
                         net (fo=2, routed)           0.230     3.546    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_2_n_0
    SLICE_X8Y6           LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     3.660 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_7/O
                         net (fo=1, routed)           0.009     3.669    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_7_n_0
    SLICE_X8Y6           CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     3.817 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry/CO[7]
                         net (fo=1, routed)           0.028     3.845    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_n_0
    SLICE_X8Y7           CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.917 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry__0/O[0]
                         net (fo=2, routed)           0.418     4.335    design_1_i/GrayScale_Accel_0/inst/ConvertB[12]
    SLICE_X8Y1           LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.198     4.533 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.172     4.705    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_3_n_0
    SLICE_X8Y1           LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     4.803 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.012     4.815    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_11_n_0
    SLICE_X8Y1           CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.012 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.028     5.040    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_n_0
    SLICE_X8Y2           CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     5.126 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__1/O[2]
                         net (fo=26, routed)          0.619     5.745    design_1_i/GrayScale_Accel_0/inst/S0[18]
    SLICE_X9Y8           LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     5.922 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_106/O
                         net (fo=1, routed)           0.024     5.946    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_106_n_0
    SLICE_X9Y8           CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     6.148 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_46/CO[7]
                         net (fo=1, routed)           0.028     6.176    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_46_n_0
    SLICE_X9Y9           CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     6.248 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_20/O[0]
                         net (fo=3, routed)           0.347     6.595    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_20_n_15
    SLICE_X13Y7          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     6.634 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_45/O
                         net (fo=2, routed)           0.173     6.807    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_45_n_0
    SLICE_X14Y7          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     6.873 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_10/O
                         net (fo=2, routed)           0.350     7.223    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_10_n_0
    SLICE_X11Y7          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     7.323 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_18/O
                         net (fo=1, routed)           0.010     7.333    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_18_n_0
    SLICE_X11Y7          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.566 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.594    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_2_n_0
    SLICE_X11Y8          CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     7.723 f  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_2/O[6]
                         net (fo=17, routed)          0.447     8.170    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_2_n_9
    SLICE_X14Y11         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     8.270 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_167/O
                         net (fo=1, routed)           0.199     8.469    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_167_n_0
    SLICE_X13Y11         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.178     8.647 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_145/O[4]
                         net (fo=3, routed)           0.291     8.938    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_145_n_11
    SLICE_X11Y12         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.978 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_100/O
                         net (fo=1, routed)           0.330     9.308    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_100_n_0
    SLICE_X12Y11         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[5])
                                                      0.222     9.530 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_45/O[5]
                         net (fo=3, routed)           0.290     9.820    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_45_n_10
    SLICE_X10Y14         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     9.994 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_42/O
                         net (fo=1, routed)           0.011    10.005    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_42_n_0
    SLICE_X10Y14         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    10.201 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.229    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_12_n_0
    SLICE_X10Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116    10.345 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_4/CO[4]
                         net (fo=23, routed)          0.446    10.791    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_4_n_3
    SLICE_X14Y13         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063    10.854 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[19]_i_1/O
                         net (fo=1, routed)           0.070    10.924    design_1_i/GrayScale_Accel_0/inst/S[19]
    SLICE_X14Y13         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.736    12.559    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X14Y13         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[19]/C
                         clock pessimism              0.175    12.734    
                         clock uncertainty           -0.132    12.602    
    SLICE_X14Y13         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027    12.629    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[19]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_0/inst/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.730ns  (logic 3.764ns (43.116%)  route 4.966ns (56.884%))
  Logic Levels:           26  (CARRY8=13 LUT1=1 LUT3=5 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 12.560 - 10.656 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 1.014ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.916ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.986     2.193    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X8Y5           FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.292 f  design_1_i/GrayScale_Accel_0/inst/B_reg[1]/Q
                         net (fo=8, routed)           0.196     2.488    design_1_i/GrayScale_Accel_0/inst/B_reg_n_0_[1]
    SLICE_X10Y6          LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     2.588 r  design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_i_7/O
                         net (fo=1, routed)           0.010     2.598    design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_i_7_n_0
    SLICE_X10Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     2.888 r  design_1_i/GrayScale_Accel_0/inst/ConvertB_carry/O[5]
                         net (fo=2, routed)           0.223     3.111    design_1_i/GrayScale_Accel_0/inst/ConvertB_carry_n_10
    SLICE_X8Y6           LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.205     3.316 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_2/O
                         net (fo=2, routed)           0.230     3.546    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_2_n_0
    SLICE_X8Y6           LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     3.660 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_7/O
                         net (fo=1, routed)           0.009     3.669    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_i_7_n_0
    SLICE_X8Y6           CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     3.817 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry/CO[7]
                         net (fo=1, routed)           0.028     3.845    design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry_n_0
    SLICE_X8Y7           CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.917 r  design_1_i/GrayScale_Accel_0/inst/ConvertB__81_carry__0/O[0]
                         net (fo=2, routed)           0.418     4.335    design_1_i/GrayScale_Accel_0/inst/ConvertB[12]
    SLICE_X8Y1           LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.198     4.533 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.172     4.705    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_3_n_0
    SLICE_X8Y1           LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     4.803 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.012     4.815    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_i_11_n_0
    SLICE_X8Y1           CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.012 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.028     5.040    design_1_i/GrayScale_Accel_0/inst/S0__0_carry__0_n_0
    SLICE_X8Y2           CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     5.126 r  design_1_i/GrayScale_Accel_0/inst/S0__0_carry__1/O[2]
                         net (fo=26, routed)          0.619     5.745    design_1_i/GrayScale_Accel_0/inst/S0[18]
    SLICE_X9Y8           LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     5.922 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_106/O
                         net (fo=1, routed)           0.024     5.946    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_106_n_0
    SLICE_X9Y8           CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     6.148 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_46/CO[7]
                         net (fo=1, routed)           0.028     6.176    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_46_n_0
    SLICE_X9Y9           CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     6.248 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_20/O[0]
                         net (fo=3, routed)           0.347     6.595    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_20_n_15
    SLICE_X13Y7          LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     6.634 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_45/O
                         net (fo=2, routed)           0.173     6.807    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_45_n_0
    SLICE_X14Y7          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     6.873 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_10/O
                         net (fo=2, routed)           0.350     7.223    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_10_n_0
    SLICE_X11Y7          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     7.323 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_18/O
                         net (fo=1, routed)           0.010     7.333    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[3]_i_18_n_0
    SLICE_X11Y7          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.566 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.594    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[3]_i_2_n_0
    SLICE_X11Y8          CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     7.723 f  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_2/O[6]
                         net (fo=17, routed)          0.447     8.170    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]_i_2_n_9
    SLICE_X14Y11         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     8.270 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_167/O
                         net (fo=1, routed)           0.199     8.469    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_167_n_0
    SLICE_X13Y11         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.178     8.647 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_145/O[4]
                         net (fo=3, routed)           0.291     8.938    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_145_n_11
    SLICE_X11Y12         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.978 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_100/O
                         net (fo=1, routed)           0.330     9.308    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_100_n_0
    SLICE_X12Y11         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[5])
                                                      0.222     9.530 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_45/O[5]
                         net (fo=3, routed)           0.290     9.820    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_45_n_10
    SLICE_X10Y14         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     9.994 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_42/O
                         net (fo=1, routed)           0.011    10.005    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[22]_i_42_n_0
    SLICE_X10Y14         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    10.201 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.229    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_12_n_0
    SLICE_X10Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116    10.345 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_4/CO[4]
                         net (fo=23, routed)          0.388    10.733    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[22]_i_4_n_3
    SLICE_X14Y12         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113    10.846 r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata[18]_i_1/O
                         net (fo=1, routed)           0.077    10.923    design_1_i/GrayScale_Accel_0/inst/S[18]
    SLICE_X14Y12         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.737    12.560    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X14Y12         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[18]/C
                         clock pessimism              0.175    12.735    
                         clock uncertainty           -0.132    12.603    
    SLICE_X14Y12         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027    12.630    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[18]
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  1.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[137]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.072ns (39.130%)  route 0.112ns (60.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.751ns (routing 0.916ns, distribution 0.835ns)
  Clock Net Delay (Destination): 2.002ns (routing 1.014ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.751     1.918    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X9Y54          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.072     1.990 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[6]/Q
                         net (fo=2, routed)           0.112     2.102    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[146]_0[6]
    SLICE_X8Y53          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        2.002     2.209    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X8Y53          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[137]/C
                         clock pessimism             -0.175     2.034    
    SLICE_X8Y53          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.089    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[137]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.072ns (35.294%)  route 0.132ns (64.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.742ns (routing 0.916ns, distribution 0.826ns)
  Clock Net Delay (Destination): 2.013ns (routing 1.014ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.742     1.909    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/out
    SLICE_X9Y22          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.072     1.981 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[28]/Q
                         net (fo=4, routed)           0.132     2.113    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[62]_1[28]
    SLICE_X5Y23          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        2.013     2.220    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X5Y23          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[29]/C
                         clock pessimism             -0.175     2.045    
    SLICE_X5Y23          FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.054     2.099    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.069ns (39.655%)  route 0.105ns (60.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.735ns (routing 0.916ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.973ns (routing 1.014ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.735     1.902    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X2Y38          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.971 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[30]/Q
                         net (fo=2, routed)           0.105     2.076    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[66]_1[30]
    SLICE_X3Y38          FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.973     2.180    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X3Y38          FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[65]/C
                         clock pessimism             -0.175     2.005    
    SLICE_X3Y38          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.060    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.072ns (34.615%)  route 0.136ns (65.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.727ns (routing 0.916ns, distribution 0.811ns)
  Clock Net Delay (Destination): 2.039ns (routing 1.014ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.727     1.894    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X11Y29         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     1.966 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[9]/Q
                         net (fo=1, routed)           0.136     2.102    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[9]
    SLICE_X9Y29          SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        2.039     2.246    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X9Y29          SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4/CLK
                         clock pessimism             -0.175     2.071    
    SLICE_X9Y29          SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.014     2.085    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/rd_ptr_gray_sync1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/rd_ptr_gray_sync2_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.985ns (routing 0.518ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.577ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        0.985     1.096    design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X15Y18         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/rd_ptr_gray_sync1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.135 r  design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/rd_ptr_gray_sync1_reg_reg[8]/Q
                         net (fo=1, routed)           0.033     1.168    design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/rd_ptr_gray_sync1_reg[8]
    SLICE_X15Y18         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/rd_ptr_gray_sync2_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.113     1.251    design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X15Y18         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/rd_ptr_gray_sync2_reg_reg[8]/C
                         clock pessimism             -0.149     1.102    
    SLICE_X15Y18         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.149    design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/rd_ptr_gray_sync2_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.097ns (47.549%)  route 0.107ns (52.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.692ns (routing 0.916ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.959ns (routing 1.014ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.692     1.859    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/wr_clk
    SLICE_X15Y28         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.929 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[1]/Q
                         net (fo=5, routed)           0.068     1.997    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/grdc.rd_data_count_i_reg[1][1]
    SLICE_X16Y28         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.027     2.024 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i[1]_i_1/O
                         net (fo=1, routed)           0.039     2.063    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/grdc.diff_wr_rd_pntr_rdc[1]
    SLICE_X16Y28         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.959     2.166    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X16Y28         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[1]/C
                         clock pessimism             -0.176     1.990    
    SLICE_X16Y28         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.053     2.043    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/rd_ptr_gray_sync1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/rd_ptr_gray_sync2_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.985ns (routing 0.518ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.577ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        0.985     1.096    design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X15Y18         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/rd_ptr_gray_sync1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.135 r  design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/rd_ptr_gray_sync1_reg_reg[6]/Q
                         net (fo=1, routed)           0.034     1.169    design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/rd_ptr_gray_sync1_reg[6]
    SLICE_X15Y18         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/rd_ptr_gray_sync2_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.113     1.251    design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X15Y18         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/rd_ptr_gray_sync2_reg_reg[6]/C
                         clock pessimism             -0.149     1.102    
    SLICE_X15Y18         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.149    design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/rd_ptr_gray_sync2_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg_bram_1/DINADIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.070ns (29.536%)  route 0.167ns (70.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.750ns (routing 0.916ns, distribution 0.834ns)
  Clock Net Delay (Destination): 2.134ns (routing 1.014ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.750     1.917    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X4Y12          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     1.987 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[13]/Q
                         net (fo=2, routed)           0.167     2.154    design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_write_data[13]
    RAMB36_X0Y1          RAMB36E2                                     r  design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg_bram_1/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        2.134     2.341    design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/s00_axis_aclk
    RAMB36_X0Y1          RAMB36E2                                     r  design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.178     2.163    
    RAMB36_X0Y1          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[13])
                                                     -0.029     2.134    design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.072ns (39.560%)  route 0.110ns (60.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.736ns (routing 0.916ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.978ns (routing 1.014ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.736     1.903    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X7Y34          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.975 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/Q
                         net (fo=2, routed)           0.110     2.085    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[46]
    SLICE_X6Y33          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.978     2.185    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X6Y33          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[21]/C
                         clock pessimism             -0.175     2.010    
    SLICE_X6Y33          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     2.065    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/sts_received_clr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.059ns (49.580%)  route 0.060ns (50.420%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.007ns (routing 0.518ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.577ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.007     1.118    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X10Y36         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.157 f  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs_reg[0]/Q
                         net (fo=9, routed)           0.054     1.211    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/Q[0]
    SLICE_X11Y36         LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     1.231 r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/sts_received_clr_i_1__0/O
                         net (fo=1, routed)           0.006     1.237    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/sts_received_clr_cmb
    SLICE_X11Y36         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/sts_received_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.138     1.276    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X11Y36         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/sts_received_clr_reg/C
                         clock pessimism             -0.108     1.168    
    SLICE_X11Y36         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.215    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/sts_received_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.328 }
Period(ns):         10.656
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         10.656      7.653      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         10.656      7.653      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.656      7.656      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.656      8.917      RAMB36_X1Y4  design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.656      8.917      RAMB36_X1Y2  design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.656      8.917      RAMB36_X1Y3  design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.656      9.106      RAMB36_X1Y4  design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.656      9.106      RAMB36_X1Y0  design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.656      9.106      RAMB36_X1Y0  design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg_bram_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.656      9.106      RAMB36_X1Y6  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.328       3.828      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.328       3.828      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.328       4.755      SLICE_X4Y28  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.328       4.755      SLICE_X4Y28  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.328       4.755      SLICE_X4Y28  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.328       4.755      SLICE_X4Y28  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][23]_srl32/CLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.328       3.828      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.328       3.828      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.328       4.755      SLICE_X5Y22  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.328       4.755      SLICE_X5Y22  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.328       4.755      SLICE_X5Y22  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.328       4.755      SLICE_X5Y22  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        9.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.098ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.277ns (22.339%)  route 0.963ns (77.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.969ns = ( 12.625 - 10.656 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.055ns (routing 1.014ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.916ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        2.055     2.262    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y63          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.361 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.223     2.584    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y63         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.762 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.740     3.502    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y66          FDPE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.802    12.625    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y66          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.179    12.804    
                         clock uncertainty           -0.132    12.672    
    SLICE_X9Y66          FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.072    12.600    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                  9.098    

Slack (MET) :             9.098ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.277ns (22.339%)  route 0.963ns (77.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.969ns = ( 12.625 - 10.656 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.055ns (routing 1.014ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.916ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        2.055     2.262    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y63          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.361 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.223     2.584    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y63         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.762 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.740     3.502    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y66          FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.802    12.625    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y66          FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.179    12.804    
                         clock uncertainty           -0.132    12.672    
    SLICE_X9Y66          FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.072    12.600    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                  9.098    

Slack (MET) :             9.100ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.277ns (22.375%)  route 0.961ns (77.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.969ns = ( 12.625 - 10.656 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.055ns (routing 1.014ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.916ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        2.055     2.262    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y63          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.361 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.223     2.584    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y63         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.762 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.738     3.500    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y66          FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.802    12.625    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y66          FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.179    12.804    
                         clock uncertainty           -0.132    12.672    
    SLICE_X9Y66          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    12.600    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                          -3.500    
  -------------------------------------------------------------------
                         slack                                  9.100    

Slack (MET) :             9.100ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.277ns (22.375%)  route 0.961ns (77.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.969ns = ( 12.625 - 10.656 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.055ns (routing 1.014ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.916ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        2.055     2.262    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y63          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.361 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.223     2.584    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y63         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.762 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.738     3.500    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y66          FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.802    12.625    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y66          FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.179    12.804    
                         clock uncertainty           -0.132    12.672    
    SLICE_X9Y66          FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072    12.600    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                          -3.500    
  -------------------------------------------------------------------
                         slack                                  9.100    

Slack (MET) :             9.100ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.277ns (22.375%)  route 0.961ns (77.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.969ns = ( 12.625 - 10.656 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.055ns (routing 1.014ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.916ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        2.055     2.262    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y63          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.361 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.223     2.584    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y63         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.762 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.738     3.500    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y66          FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.802    12.625    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y66          FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.179    12.804    
                         clock uncertainty           -0.132    12.672    
    SLICE_X9Y66          FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072    12.600    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                          -3.500    
  -------------------------------------------------------------------
                         slack                                  9.100    

Slack (MET) :             9.106ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.277ns (22.649%)  route 0.946ns (77.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 12.616 - 10.656 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.055ns (routing 1.014ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.916ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        2.055     2.262    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y63          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.361 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.223     2.584    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y63         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.762 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.723     3.485    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y66         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.793    12.616    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y66         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.179    12.795    
                         clock uncertainty           -0.132    12.663    
    SLICE_X10Y66         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    12.591    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.591    
                         arrival time                          -3.485    
  -------------------------------------------------------------------
                         slack                                  9.106    

Slack (MET) :             9.106ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.277ns (22.649%)  route 0.946ns (77.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 12.616 - 10.656 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.055ns (routing 1.014ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.916ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        2.055     2.262    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y63          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.361 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.223     2.584    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y63         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.762 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.723     3.485    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y66         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.793    12.616    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y66         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.179    12.795    
                         clock uncertainty           -0.132    12.663    
    SLICE_X10Y66         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.072    12.591    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.591    
                         arrival time                          -3.485    
  -------------------------------------------------------------------
                         slack                                  9.106    

Slack (MET) :             9.110ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.277ns (22.649%)  route 0.946ns (77.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 12.620 - 10.656 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.055ns (routing 1.014ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.916ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        2.055     2.262    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y63          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.361 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.223     2.584    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y63         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.762 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.723     3.485    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y66         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.797    12.620    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y66         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.179    12.799    
                         clock uncertainty           -0.132    12.667    
    SLICE_X10Y66         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    12.595    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                          -3.485    
  -------------------------------------------------------------------
                         slack                                  9.110    

Slack (MET) :             9.110ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.277ns (22.649%)  route 0.946ns (77.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 12.620 - 10.656 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.055ns (routing 1.014ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.916ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        2.055     2.262    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y63          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.361 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.223     2.584    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y63         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.762 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.723     3.485    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y66         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.797    12.620    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y66         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.179    12.799    
                         clock uncertainty           -0.132    12.667    
    SLICE_X10Y66         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    12.595    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                          -3.485    
  -------------------------------------------------------------------
                         slack                                  9.110    

Slack (MET) :             9.110ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.277ns (22.649%)  route 0.946ns (77.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 12.620 - 10.656 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.055ns (routing 1.014ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.916ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        2.055     2.262    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y63          FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.361 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.223     2.584    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y63         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.762 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.723     3.485    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y66         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.797    12.620    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y66         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.179    12.799    
                         clock uncertainty           -0.132    12.667    
    SLICE_X10Y66         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072    12.595    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                          -3.485    
  -------------------------------------------------------------------
                         slack                                  9.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.089ns (42.995%)  route 0.118ns (57.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.035ns (routing 0.518ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.577ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.035     1.146    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y67          FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.185 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.215    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X7Y67          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     1.265 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.088     1.353    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X6Y67          FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.173     1.311    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y67          FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.111     1.200    
    SLICE_X6Y67          FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.180    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.089ns (42.995%)  route 0.118ns (57.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.035ns (routing 0.518ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.577ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.035     1.146    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y67          FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.185 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.215    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X7Y67          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     1.265 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.088     1.353    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X6Y67          FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.173     1.311    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y67          FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.111     1.200    
    SLICE_X6Y67          FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.180    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.089ns (42.995%)  route 0.118ns (57.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.035ns (routing 0.518ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.577ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.035     1.146    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y67          FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.185 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.215    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X7Y67          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     1.265 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.088     1.353    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X6Y67          FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.173     1.311    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y67          FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.111     1.200    
    SLICE_X6Y67          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.180    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.089ns (42.995%)  route 0.118ns (57.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.035ns (routing 0.518ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.577ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.035     1.146    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y67          FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.185 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.215    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X7Y67          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     1.265 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.088     1.353    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X6Y67          FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.173     1.311    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y67          FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.111     1.200    
    SLICE_X6Y67          FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.180    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.053ns (28.191%)  route 0.135ns (71.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.010ns (routing 0.518ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.577ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.010     1.121    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y51         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.160 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.190    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X11Y51         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.014     1.204 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.105     1.309    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y51         FDPE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.145     1.283    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y51         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.145     1.138    
    SLICE_X12Y51         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.118    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.053ns (28.191%)  route 0.135ns (71.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.010ns (routing 0.518ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.577ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.010     1.121    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y51         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.160 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.190    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X11Y51         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.014     1.204 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.105     1.309    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y51         FDPE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.145     1.283    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y51         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.145     1.138    
    SLICE_X12Y51         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.118    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.053ns (28.191%)  route 0.135ns (71.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.010ns (routing 0.518ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.577ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.010     1.121    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y51         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.160 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.190    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X11Y51         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.014     1.204 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.105     1.309    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X11Y51         FDPE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.145     1.283    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X11Y51         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.145     1.138    
    SLICE_X11Y51         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.118    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.053ns (28.191%)  route 0.135ns (71.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.010ns (routing 0.518ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.577ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.010     1.121    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y51         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.160 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.190    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X11Y51         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.014     1.204 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.105     1.309    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X11Y51         FDPE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.145     1.283    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X11Y51         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.145     1.138    
    SLICE_X11Y51         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.118    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.053ns (28.191%)  route 0.135ns (71.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.010ns (routing 0.518ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.577ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.010     1.121    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y51         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.160 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.190    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X11Y51         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.014     1.204 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.105     1.309    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X11Y51         FDPE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.145     1.283    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X11Y51         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.145     1.138    
    SLICE_X11Y51         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.118    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.053ns (28.191%)  route 0.135ns (71.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.010ns (routing 0.518ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.577ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.010     1.121    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y51         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.160 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.190    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X11Y51         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.014     1.204 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.105     1.309    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y51         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5900, routed)        1.145     1.283    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y51         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.145     1.138    
    SLICE_X12Y51         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.118    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.191    





