# RISC-V 32-bit CPU Study Notes

This repository keeps track of study notes for Eklavya Project of making a RISC-V CPU

**Problem Statement:** Design and implement a 32-bit [RISC-V](https://youtu.be/Ps0JFsyX2fU) core on [FPGA](https://youtu.be/CfmlsDW3Z4c). This core should be able to execute small programs written in assembly (cyclone 2 fpga).

**Mentees:** Zain Siddavatam and Harsh Koulgi
**Mentors:** Siddesh and Premraj Jadhav

