{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.833706",
   "Default View_TopLeft":"787,-191",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0
#  -string -flagsOSRD
preplace port port-id_UART_RXD_0 -pg 1 -lvl 0 -x -10 -y 440 -defaultsOSRD
preplace port port-id_UART_TXD_0 -pg 1 -lvl 7 -x 2210 -y 390 -defaultsOSRD
preplace port port-id_clk_in1_0 -pg 1 -lvl 0 -x -10 -y 70 -defaultsOSRD
preplace port port-id_ext_reset_in_0 -pg 1 -lvl 0 -x -10 -y 520 -defaultsOSRD
preplace inst UART_0 -pg 1 -lvl 6 -x 2020 -y 440 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 5 -x 1620 -y 540 -defaultsOSRD
preplace inst to_ram_0 -pg 1 -lvl 1 -x 180 -y 100 -defaultsOSRD
preplace inst RAM64_0 -pg 1 -lvl 2 -x 520 -y 130 -defaultsOSRD
preplace inst DummyFFT_0 -pg 1 -lvl 3 -x 860 -y 150 -defaultsOSRD
preplace inst RAM128_0 -pg 1 -lvl 4 -x 1230 -y 150 -defaultsOSRD
preplace inst ToUART_0 -pg 1 -lvl 5 -x 1620 -y 220 -defaultsOSRD
preplace inst system_ila_1 -pg 1 -lvl 5 -x 1620 -y -100 -defaultsOSRD
preplace netloc DummyFFT_0_o_128 1 3 1 1020 110n
preplace netloc DummyFFT_0_o_DV 1 3 1 N 130
preplace netloc DummyFFT_0_o_Rd_Addr 1 1 3 350 -40 NJ -40 1010
preplace netloc DummyFFT_0_o_Rd_En 1 1 3 360 0 NJ 0 1000
preplace netloc DummyFFT_0_o_Wr_Addr 1 3 1 1050 110n
preplace netloc RAM128_0_o_Rd_DV 1 4 1 1430 130n
preplace netloc RAM128_0_o_Rd_Data 1 4 1 1450 -100n
preplace netloc RAM64_0_o_Rd_DV 1 2 1 680 120n
preplace netloc RAM64_0_o_Rd_Data 1 2 1 N 140
preplace netloc ToUART_0_o_Rd_Addr 1 3 3 1070 20 NJ 20 1810
preplace netloc ToUART_0_o_Rd_En 1 3 3 1060 10 NJ 10 1790
preplace netloc ToUART_0_o_UART_Data 1 5 1 1810 240n
preplace netloc ToUART_0_o_UART_Valid 1 5 1 1790 260n
preplace netloc UART_0_DIN_RDY 1 4 3 1450 320 NJ 320 2170
preplace netloc UART_0_DOUT 1 0 7 30 -30 NJ -30 700J -10 NJ -10 NJ -10 NJ -10 2180
preplace netloc UART_0_DOUT_VLD 1 0 7 40 -20 NJ -20 NJ -20 NJ -20 NJ -20 NJ -20 2190
preplace netloc UART_0_UART_TXD 1 6 1 N 390
preplace netloc UART_RXD_0_1 1 0 6 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ
preplace netloc clk_wiz_1_clk_out1 1 0 6 20 190 340 10 720 40 1040 30 1420 400 NJ
preplace netloc ext_reset_in_0_1 1 0 5 40J 520 NJ 520 NJ 520 NJ 520 NJ
preplace netloc proc_sys_reset_0_peripheral_reset 1 5 1 1800 420n
preplace netloc to_ram_0_o_Data_Rd 1 1 2 320 -10 690J
preplace netloc to_ram_0_o_wr_addr 1 1 1 N 90
preplace netloc to_ram_0_o_wr_data 1 1 1 N 130
preplace netloc to_ram_0_o_wr_dv 1 1 1 N 110
preplace netloc RAM128_0_o_RAM_Full 1 4 1 1440 -80n
levelinfo -pg 1 -10 180 520 860 1230 1620 2020 2210
pagesize -pg 1 -db -bbox -sgen -160 -180 2350 640
"
}
{
   "da_board_cnt":"1",
   "da_clkrst_cnt":"22"
}
