[View]
Entity=video_mem
Architecture=Behavioral
TopLevelType=1
[file:.\src\corund10.vhd]
Enabled=0
[file:.\src\corund10_lib.vhd]
Enabled=1
[file:.\src\crc32.vhd]
Enabled=1
[file:.\src\resync.vhd]
Enabled=1
[file:.\src\sync.vhd]
Enabled=1
[file:.\src\sysled.vhd]
Enabled=1
[file:.\src\ethrx_module.vhd]
Enabled=1
[file:.\src\lib_CameraLink.vhd]
Enabled=1
[file:.\quartus\rxlink.v]
Enabled=1
[file:.\src\sony_dpa.vhd]
Enabled=1
[file:.\src\sony_cam.vhd]
Enabled=1
[file:.\src\CameraLink.bde]
Enabled=1
[file:.\compile\CameraLink.vhd]
Generated=TRUE
Enabled=1
[file:.\src\freq_control.vhd]
Enabled=1
[file:.\src\freq_test.vhd]
Enabled=1
[file:.\ip\int_gen.v]
Enabled=1
[file:.\ip\flash\synthesis\flash.v]
Enabled=1
[file:.\ip\dbg\synthesis\dbg.v]
Enabled=1
[file:.\src\CORAL_MAX.vhd]
Enabled=1
[file:.\src\CORAL_MAX_QSPI.vhd]
Enabled=1
[file:.\src\CORAL_MAX_PRG.vhd]
Enabled=1
[file:.\src\DPI_lib.vhd]
Enabled=1
[file:.\src\CMD_lib.vhd]
Enabled=1
[file:.\src\IPram_lib.vhd]
Enabled=1
[file:.\src\TRAFram_lib.vhd]
Enabled=1
[file:.\src\LEDs_lib.vhd]
Enabled=1
[file:.\src\tb_delay.vhd]
Enabled=1
[file:.\src\rst_control.vhd]
Enabled=1
[file:.\src\splitter.vhd]
Enabled=1
[file:.\src\ipn_control.vhd]
LIB=
Enabled=1
Syntax 2002=0
Syntax 93=0
Syntax 2006=0
Syntax 2008=1
[file:.\src\ipn_control_hw2.vhd]
Enabled=1
[file:.\src\ipt_control.vhd]
Enabled=1
[file:.\src\ipt_control_hw2.vhd]
Enabled=1
[file:.\src\MAX_controller.vhd]
Enabled=1
[file:.\src\stat_control.vhd]
Enabled=0
[file:.\src\traffic_control.vhd]
Enabled=1
[file:.\src\traffic_control_hw2.vhd]
Enabled=1
[file:.\src\balancing.vhd]
Enabled=1
[file:.\src\MISC_Controller.vhd]
Enabled=1
[file:.\src\Segmentation.vhd]
Enabled=1
[file:.\src\DPI.bde]
Enabled=0
[file:.\compile\dpi.vhd]
Generated=TRUE
Enabled=1
[file:.\src\DPIhw2.bde]
Enabled=1
[file:.\compile\dpihw2.vhd]
Generated=TRUE
Enabled=1
[file:.\src\DPI_main.bde]
LIB=dpi
Enabled=1
[file:.\compile\dpi_main.vhd]
Generated=TRUE
Enabled=1
[file:.\src\TB_DPI_main.bde]
Enabled=0
[file:.\compile\tb_dpi_main.vhd]
Generated=TRUE
Enabled=1
[file:.\src\tb_sloadPLD.bde]
Enabled=0
[file:.\compile\tb_sloadpld.vhd]
Generated=TRUE
Enabled=1
[file:.\src\TB_DPIhw2.bde]
Enabled=1
[file:.\compile\tb_dpihw2.vhd]
Generated=TRUE
Enabled=1
[file:.\src\common\sync.vhd]
Enabled=1
[file:.\src\common\crc32.vhd]
Enabled=1
[file:.\src\common\clear_err.vhd]
Enabled=1
[file:.\src\common\ser_to_fifo.vhd]
Enabled=1
[file:.\src\common\fifo_to_ser.vhd]
Enabled=1
[file:.\src\common\check_box.vhd]
Enabled=1
[file:.\src\common\sha256.vhd]
Enabled=0
[file:.\src\common\error_controller.vhd]
Enabled=1
[file:.\src\common\packet_fifo.vhd]
Enabled=1
[file:.\src\tb\tb_gen.vhd]
Enabled=1
[file:.\src\tb\tb_xgmii_gen.vhd]
Enabled=1
[file:.\src\tb\tb_GMII_gen.vhd]
Enabled=1
[file:.\src\tb\package_utility.vhd]
Enabled=1
[file:.\src\tb\CY7C1470BV33.v]
Enabled=1
[file:.\src\tb\tb_delay.vhd]
Enabled=0
[file:.\src\tb\1024Mb_ddr2\ddr2_parameters.vh]
Enabled=1
[file:.\src\tb\1024Mb_ddr2\ddr2_module.v]
Enabled=0
[file:.\src\tb\1024Mb_ddr2\readme.txt]
Enabled=1
[file:.\src\tb\1024Mb_ddr2\tb.do]
Enabled=1
[file:.\src\tb\1024Mb_ddr2\ddr2.v]
Enabled=0
[file:.\src\tb\sdram\Params.v]
Enabled=1
[file:.\src\tb\sdram\mt48lc16m16a2.v]
Enabled=1
[file:.\src\GBEchannel\eth_receiver.vhd]
Enabled=1
[file:.\src\GBEchannel\ip_parser.vhd]
Enabled=1
[file:.\src\GBEchannel\out_control.vhd]
Enabled=1
[file:.\src\GBEchannel\eth_transmitter.vhd]
Enabled=1
[file:.\src\GBEchannel\data_writer.vhd]
Enabled=1
[file:.\src\GBEchannel\GBEchannel.bde]
LIB=
Enabled=1
[file:.\compile\gbechannel.vhd]
Generated=TRUE
Enabled=1
[file:.\DPIhw2\rgmii\altera_tse_rgmii_module.v]
Enabled=0
[file:.\src\altera_create\fifo_32x512.vhd]
Enabled=1
[file:.\src\altera_create\fifo_128x512.vhd]
Enabled=1
[file:.\src\altera_create\fifo_32x128.vhd]
Enabled=1
[file:.\src\altera_create\fifo_10x8192.vhd]
Enabled=1
[file:.\src\altera_create\fifo_128x128.vhd]
Enabled=1
[file:.\src\altera_create\fifo_36x512.vhd]
Enabled=1
[file:.\src\altera_create\fifo_40x512.vhd]
Enabled=1
[file:.\src\altera_create\pll_25MHz.vhd]
Enabled=1
[file:.\src\altera_create\pll_GBE.vhd]
Enabled=0
[file:.\src\altera_create\fifo_56x128.vhd]
Enabled=1
[file:.\src\altera_create\fifo_48x128.vhd]
Enabled=1
[file:.\src\altera_create\speed_mem.vhd]
Enabled=1
[file:.\src\altera_create\fifo_10x4096.vhd]
Enabled=1
[file:.\src\altera_create\fifo_36x256u.vhd]
Enabled=1
[file:.\src\altera_create\fifo_256x128.vhd]
Enabled=1
[file:.\src\altera_create\fifo_40x256w.vhd]
Enabled=1
[file:.\src\altera_create\ram_48x256.vhd]
Enabled=1
[file:.\src\altera_create\fifo_256x32.vhd]
Enabled=1
[file:.\src\altera_create\mem_8x8192.vhd]
Enabled=1
[file:.\src\altera_create\mem_48x32.vhd]
Enabled=1
[file:.\src\altera_create\strategy_mem.vhd]
Enabled=1
[file:.\src\altera_create\sub32x32.vhd]
Enabled=1
[file:.\src\altera_create\add32x32.vhd]
Enabled=1
[file:.\src\altera_create\div32x32.vhd]
Enabled=1
[file:.\src\altera_create\fifo_80x128.vhd]
Enabled=1
[file:.\src\altera_create\fifo_80x256.vhd]
Enabled=1
[file:.\src\altera_create\fifo_80x1024.vhd]
Enabled=1
[file:.\src\altera_create\mem_8x16384.vhd]
Enabled=1
[file:.\src\altera_create\mem_8x32768.vhd]
Enabled=1
[file:.\src\altera_create\mem_32x256.vhd]
Enabled=1
[file:.\src\altera_create\mult32x16.vhd]
Enabled=1
[file:.\src\altera_create\mult32x32.vhd]
Enabled=1
[file:.\src\altera_create\fifo_512x32.vhd]
Enabled=1
[file:.\src\altera_create\ram_72x256.vhd]
Enabled=1
[file:.\src\altera_create\ram_128x256.vhd]
Enabled=1
[file:.\src\altera_create\mult32x24.vhd]
Enabled=1
[file:.\src\altera_create\hw2_pll_25MHz.vhd]
Enabled=1
[file:.\src\altera_create\fifo_80x2048.vhd]
Enabled=1
[file:.\DPIhw2\hw2_pll_sdram.vhd]
Enabled=1
[file:.\src\altera_PCIe\PCIe_syn.v]
Enabled=0
[file:.\src\altera_sdr_sdram\Command.vhd]
Enabled=1
[file:.\src\altera_sdr_sdram\control_interface.vhd]
Enabled=1
[file:.\src\altera_sdr_sdram\sdr_data_path.vhd]
Enabled=1
[file:.\src\altera_sdr_sdram\sdr_sdram.vhd]
Enabled=1
[file:.\src\Manager\mng_rst.vhd]
Enabled=0
[file:.\src\Manager\mng_parser.vhd]
Enabled=1
[file:.\src\Manager\mng_writer.vhd]
Enabled=0
[file:.\src\Manager\eth_TxConverter.vhd]
Enabled=1
[file:.\src\Manager\eth_RxConverter.vhd]
Enabled=0
[file:.\src\Manager\mng_RxController.vhd]
Enabled=0
[file:.\src\Manager\mng_TxController.vhd]
Enabled=1
[file:.\src\Manager\manager.bde]
Enabled=1
[file:.\compile\manager.vhd]
Generated=TRUE
Enabled=1
[file:.\src\add_pld\WDog.vhd]
Enabled=1
[file:.\src\add_pld\initData.vhd]
Enabled=1
[file:.\src\add_pld\flash_at45db161d.vhd]
Enabled=1
[file:.\src\add_pld\sloadPLD.vhd]
Enabled=1
[file:.\src\add_pld\add_pld.vhd]
Enabled=1
[file:.\src\add_pld\intMEM.vhd]
Enabled=1
[file:.\src\dpi_maxv\initData_maxv.vhd]
Enabled=1
[file:.\src\dpi_maxv\intMEM_maxv.vhd]
Enabled=1
[file:.\src\dpi_maxv\dpi_maxv.vhd]
Enabled=1
[file:.\src\HDMI_core.bde]
Enabled=1
[file:.\compile\HDMI_core.vhd]
Generated=TRUE
Enabled=1
[file:.\src\gem.bde]
Enabled=1
[file:.\compile\gem.vhd]
Generated=TRUE
Enabled=1
[file:.\src\c10_hdmi.v]
Enabled=1
[file:.\src\pcie_phy.vhd]
Enabled=1
[file:.\ip\debug\synth\debug.v]
Enabled=1
[file:.\src\hdmi_to_YCC.bde]
Enabled=1
[file:.\compile\hdmi_to_YCC.vhd]
Generated=TRUE
Enabled=1
[file:.\ip\jitter_Cfifo\synth\jitter_Cfifo.v]
Enabled=1
[file:.\ip\jitter_Yfifo\synth\jitter_Yfifo.v]
Enabled=1
[file:.\ip\pll_core\synth\pll_core.v]
Enabled=1
[file:.\src\PCIe_module.bde]
Enabled=1
[file:.\compile\PCIe_module.vhd]
Generated=TRUE
Enabled=1
[file:.\src\hdmi_crop.vhd]
Enabled=1
[file:.\src\hdmi_in.vhd]
Enabled=1
[file:.\src\hdmi_mux.vhd]
Enabled=1
[file:.\src\hdmi_scaling.vhd]
Enabled=1
[file:.\src\RGB444_to_YCC444.vhd]
Enabled=1
[file:.\src\hdmi_bifurcation.vhd]
Enabled=1
[file:.\src\hdmi_freq.vhd]
Enabled=1
[file:.\src\info_controller.vhd]
Enabled=1
[file:.\src\YCC444_to_YCC420.vhd]
Enabled=1
[file:.\src\lib_hdmi.vhd]
Enabled=1
[file:.\src\sync_mode.vhd]
Enabled=1
[file:.\ip\fifo_hextvideo\synth\fifo_hextvideo.v]
Enabled=1
[file:.\src\mult_video.vhd]
Enabled=1
[file:.\src\div_video.vhd]
Enabled=1
[file:.\ip\lpm_multvideo\synth\lpm_multvideo.v]
Enabled=1
[file:.\ip\lpm_divvideo\synth\lpm_divvideo.v]
Enabled=1
[file:.\ip\pcie_x2\synth\pcie_x2.v]
Enabled=1
[file:.\src\adrPCIe_controller.vhd]
Enabled=1
[file:.\src\cfgPCIe_controller.vhd]
Enabled=1
[file:.\src\errPCIe_controller.vhd]
Enabled=1
[file:.\src\rxpcie_controller.vhd]
Enabled=1
[file:.\src\txPCIe_controller.vhd]
Enabled=1
[file:.\ip\mem_bar2\synth\mem_bar2.v]
Enabled=1
[file:.\ip\int_gen\synth\int_gen.v]
Enabled=1
[file:.\ip\gen_memory\synth\gen_memory.v]
Enabled=1
[file:.\ip\fpga_conf\synth\fpga_conf.v]
Enabled=1
[file:.\src\gen_load.vhd]
Enabled=1
[file:.\src\STM.bde]
Enabled=1
[file:.\compile\STM.vhd]
Generated=TRUE
Enabled=1
[file:.\src\sync_time.vhd]
Enabled=1
[file:.\ip\fifo_hdmi\synth\fifo_hdmi.v]
Enabled=1
[file:.\ip\mem_bar2\sim\mem_bar2.v]
Enabled=1
[file:.\src\hdmi_to_fifo.vhd]
Enabled=0
[file:.\ip\lpm_divadr\synth\lpm_divadr.v]
Enabled=1
[file:.\ip\lpm_multadr\synth\lpm_multadr.v]
Enabled=1
[file:.\src\time_controller.vhd]
Enabled=1
[file:.\ip\CameraLink\synth\CameraLink.v]
Enabled=1
[file:.\ip\lpm_divfreq\synth\lpm_divfreq.v]
Enabled=1
[file:.\src\cl_test.vhd]
Enabled=1
[file:.\src\Vic_conv.vhd]
Enabled=1
[file:.\src\hdmi_to_YCC422.bde]
Enabled=1
[file:.\compile\hdmi_to_YCC422.vhd]
Generated=TRUE
Enabled=1
[file:.\src\YCC444_to_YCC422.vhd]
Enabled=1
[file:.\rtl\nios\synth\nios.v]
Enabled=1
[file:.\rtl\nios\nios_inst.v]
Enabled=1
[file:.\src\HDMI.bde]
Enabled=1
[file:.\compile\HDMI.vhd]
Generated=TRUE
Enabled=1
[file:.\src\HDMIvic.bde]
Enabled=1
[file:.\compile\HDMIvic.vhd]
Generated=TRUE
Enabled=1
[file:.\src\DDR_ctr.vhd]
Enabled=1
[file:.\src\SET_ctr.vhd]
Enabled=1
[file:.\src\ETH_ctr.vhd]
Enabled=1
[file:.\src\HDMI_ETH_core.bde]
Enabled=1
[file:.\compile\HDMI_ETH_core.vhd]
Generated=TRUE
Enabled=1
[file:.\src\hdmi_jpeg_eth.bde]
Enabled=1
[file:.\compile\hdmi_jpeg_eth.vhd]
Generated=TRUE
Enabled=1
[file:.\src\tb_YCC.bde]
Enabled=1
[file:.\compile\tb_YCC.vhd]
Generated=TRUE
Enabled=1
[file:.\src\tb_genHDMI.vhd]
Enabled=1
[file:.\src\tb_genAvalonST.vhd]
Enabled=1
[file:.\src\tb_genSTD.vhd]
Enabled=1
[file:.\src\tb_gen.vhd]
Enabled=1
[file:.\src\tb_HDMI.bde]
Enabled=1
[file:.\compile\tb_HDMI.vhd]
Generated=TRUE
Enabled=1
[file:.\src\conv_hdmi_info.vhd]
Enabled=1
[file:.\src\hdmi_core_vic.bde]
Enabled=1
[file:.\compile\hdmi_core_vic.vhd]
Generated=TRUE
Enabled=1
[file:.\src\hdmi_vic.bde]
Enabled=1
[file:.\compile\hdmi_vic.vhd]
Generated=TRUE
Enabled=1
[file:.\ip\pll_core_vic\synth\pll_core_vic.v]
Enabled=1
[file:.\src\freq_measuring.vhd]
Enabled=1
[file:.\src\jpeg\AC_CR_ROM.vhd]
Enabled=1
[file:.\src\jpeg\AC_ROM.vhd]
Enabled=1
[file:.\src\jpeg\BUF_FIFO.vhd]
Enabled=1
[file:.\src\jpeg\ByteStuffer.vhd]
Enabled=1
[file:.\src\jpeg\ClkGen.vhd]
Enabled=1
[file:.\src\jpeg\CtrlSM.vhd]
Enabled=1
[file:.\src\jpeg\DBUFCTL.VHD]
Enabled=1
[file:.\src\jpeg\DC_CR_ROM.vhd]
Enabled=1
[file:.\src\jpeg\DC_ROM.vhd]
Enabled=1
[file:.\src\jpeg\DCT_TROM.vhd]
Enabled=1
[file:.\src\jpeg\DCT1D.vhd]
Enabled=1
[file:.\src\jpeg\DCT2D.VHD]
Enabled=1
[file:.\src\jpeg\DoubleFifo.vhd]
Enabled=1
[file:.\src\jpeg\FDCT.vhd]
Enabled=1
[file:.\src\jpeg\GPL_V2_Image_pkg.vhd]
Enabled=1
[file:.\src\jpeg\HostBFM.vhd]
Enabled=1
[file:.\src\jpeg\Huffman.vhd]
Enabled=1
[file:.\src\jpeg\JFIFGen.vhd]
Enabled=1
[file:.\src\jpeg\JPEG_PKG.vhd]
Enabled=1
[file:.\src\jpeg\JPEG_TB.VHD]
Enabled=1
[file:.\src\jpeg\JpegEnc.vhd]
Enabled=1
[file:.\src\jpeg\MDCT.VHD]
Enabled=1
[file:.\src\jpeg\MDCT_PKG.vhd]
Enabled=1
[file:.\src\jpeg\MDCTTB_PKG.vhd]
Enabled=1
[file:.\src\jpeg\OutMux.vhd]
Enabled=1
[file:.\src\jpeg\QUANT_TOP.VHD]
Enabled=1
[file:.\src\jpeg\QUANTIZER.vhd]
Enabled=1
[file:.\src\jpeg\r_divider.vhd]
Enabled=1
[file:.\src\jpeg\RLE.VHD]
Enabled=1
[file:.\src\jpeg\RLE_TOP.VHD]
Enabled=1
[file:.\src\jpeg\RleDoubleFifo.vhd]
Enabled=1
[file:.\src\jpeg\ROME.VHD]
Enabled=1
[file:.\src\jpeg\ROMO.VHD]
Enabled=1
[file:.\src\jpeg\ROMR.vhd]
Enabled=1
[file:.\src\jpeg\SingleSM.vhd]
Enabled=1
[file:.\src\jpeg\ZIGZAG.VHD]
Enabled=1
[file:.\src\jpeg\ZZ_TOP.VHD]
Enabled=1
[file:.\ip\ram_RAMQ\synth\ram_RAMQ.v]
Enabled=1
[file:.\ip\ram_header\synth\ram_header.v]
Enabled=1
[file:.\ip\ram_DBUF\synth\ram_DBUF.v]
Enabled=1
[file:.\ip\fifo_rle\synth\fifo_rle.v]
Enabled=1
[file:.\ip\fifo_FDCT\synth\fifo_FDCT.v]
Enabled=1
[file:.\ip\ram_MDCT\synth\ram_MDCT.v]
Enabled=1
[file:.\ip\fifo_ZIGZAG\synth\fifo_ZIGZAG.v]
Enabled=1
[file:.\ip\ram_picture\synth\ram_picture.v]
Enabled=1
[file:.\ip\ram_FRAM1\synth\ram_FRAM1.v]
Enabled=1
[file:.\ip\fifo_huffman\synth\fifo_huffman.v]
Enabled=1
[file:.\ip\mem_ddr3\synth\mem_ddr3.v]
Enabled=1
[file:.\ip\fifo_jitterYCC422\synth\fifo_jitterYCC422.v]
Enabled=1
[file:.\ip\fifo_jitterJPEG\synth\fifo_jitterJPEG.v]
Enabled=1
[file:.\ip\fifo_jitterETH\synth\fifo_jitterETH.v]
Enabled=1
[file:.\ip\fifo_Ydata\synth\fifo_Ydata.v]
Enabled=1
[file:.\ip\fifo_Cdata\synth\fifo_Cdata.v]
Enabled=1
[file:.\src\const.vhd]
Enabled=1
[file:.\src\sdelay.vhd]
Enabled=1
[file:.\src\hdmi_gen.vhd]
Enabled=1
[file:.\src\avlPCIe_controller.vhd]
Enabled=1
[file:.\src\FW_load.vhd]
Enabled=1
[file:.\ip\mem_bar4\synth\mem_bar4.v]
Enabled=1
[file:.\ip\avl_fifo\synth\avl_fifo.v]
Enabled=1
[file:.\src\freq_read.vhd]
Enabled=1
[file:.\ip\chipID\synth\chipID.v]
Enabled=1
[file:.\ip\temp_sensor\synth\temp_sensor.v]
Enabled=1
[file:.\ip\amm_mux\synth\amm_mux.v]
Enabled=1
[file:.\src\avlmm_param.vhd]
Enabled=1
[file:.\rtl\hdmi_rx\hdmi_rx_top.v]
Enabled=1
[file:.\ip\main_pll\synth\main_pll.v]
Enabled=1
[file:.\src\MALAHIT.bde]
Enabled=1
[file:.\compile\MALAHIT.vhd]
Generated=TRUE
Enabled=1
[file:.\src\pcie_top.bde]
Enabled=1
[file:.\compile\pcie_top.vhd]
Generated=TRUE
Enabled=1
[file:.\vcap_cyc\src\lib_CameraLink.vhd]
Enabled=1
[file:.\vcap_cyc\src\lib_leds.vhd]
Enabled=1
[file:.\vcap_cyc\src\sync.vhd]
Enabled=1
[file:.\vcap_cyc\src\sony_dpa.vhd]
Enabled=1
[file:.\vcap_cyc\src\sony_cam.vhd]
Enabled=1
[file:.\vcap_cyc\src\hdmi_conv.vhd]
Enabled=1
[file:.\vcap_cyc\src\hdmi_gen.vhd]
Enabled=1
[file:.\vcap_cyc\src\hdmi_freq.vhd]
Enabled=1
[file:.\vcap_cyc\src\glob_clk\synthesis\glob_clk.v]
Enabled=1
[file:.\vcap_cyc\quartus\rxlink.v]
Enabled=1
[file:.\vcap_cyc\src\CameraLink.bde]
Enabled=1
[file:.\vcap_cyc\vcap10_cyc_2019-06-21_17-25_5d0ce826\vcap10_cyc\vcap_cyc\src\micrel_stat.v]
Enabled=1
[file:.\vcap_cyc\vcap10_cyc_2019-06-21_17-25_5d0ce826\vcap10_cyc\vcap_cyc\synthesis\pll_25M.v]
Enabled=1
[file:.\vcap_cyc\src\LED.vhd]
Enabled=1
[file:.\vcap_cyc\src\delay.vhd]
Enabled=1
[file:.\vcap_cyc\vcap10_cyc_2019-06-21_17-25_5d0ce826\vcap10_cyc\vcap_cyc\synthesis\dbg\synthesis\dbg.v]
Enabled=1
[file:.\vcap_cyc\vcap10_cyc_2019-06-21_17-25_5d0ce826\vcap10_cyc\vcap_cyc\src\Ethernet\eth_rgmii_test.v]
Enabled=1
[file:.\vcap_cyc\vcap10_cyc_2019-06-21_17-25_5d0ce826\vcap10_cyc\vcap_cyc\src\top.v]
Enabled=1
[file:.\vcap_cyc\vcap10_cyc_2019-06-21_17-25_5d0ce826\vcap10_cyc\vcap_cyc\src\vcap10_cyc.v]
Enabled=1
[file:.\src\lib_switch.vhd]
Enabled=1
[file:.\src\lib_leds.vhd]
Enabled=1
[file:.\src\lib_xgmii.vhd]
Enabled=1
[file:.\src\lib_packet.vhd]
Enabled=1
[file:.\src\lib_mrp.vhd]
Enabled=1
[file:.\src\lib_cmd.vhd]
Enabled=1
[file:.\src\lib_queue.vhd]
Enabled=1
[file:.\src\lib_structures.vhd]
Enabled=1
[file:.\src\lib_mac.vhd]
Enabled=1
[file:.\src\lib_l3.vhd]
Enabled=1
[file:.\src\lib_config.vhd]
Enabled=1
[file:.\arria10_066_lib\dcfifo_intended_device_family.vhd]
Enabled=1
[file:.\src\fifo_cmd.vhd]
Enabled=1
[file:.\src\fifo_ddr4data.vhd]
Enabled=1
[file:.\src\fifo_macdata.vhd]
Enabled=1
[file:.\src\fifo_ipl3macdata.vhd]
Enabled=1
[file:.\src\fifo_queuedata.vhd]
Enabled=1
[file:.\src\fifo_mrpramdata.vhd]
Enabled=1
[file:.\src\multiplexer.vhd]
Enabled=1
[file:.\src\ctrMDI.vhd]
Enabled=1
[file:.\src\VLAN_controller.vhd]
Enabled=1
[file:.\src\trunc_controller.vhd]
Enabled=1
[file:.\src\flow_controler.vhd]
Enabled=1
[file:.\src\statistic.vhd]
Enabled=1
[file:.\src\key_control.vhd]
Enabled=1
[file:.\src\init_hash.vhd]
Enabled=1
[file:.\src\cmd_reader.vhd]
Enabled=1
[file:.\src\ctrOUT.vhd]
Enabled=1
[file:.\src\ctrIN.vhd]
Enabled=1
[file:.\src\err_converter.vhd]
Enabled=1
[file:.\src\input_converter.vhd]
Enabled=1
[file:.\src\output_converter.vhd]
Enabled=1
[file:.\src\in_controller.vhd]
Enabled=1
[file:.\src\maxv_controller.vhd]
Enabled=1
[file:.\src\out_controller.vhd]
Enabled=1
[file:.\src\mrp_engine.vhd]
Enabled=1
[file:.\src\MRP_controller.vhd]
Enabled=1
[file:.\src\L3_controller.vhd]
Enabled=1
[file:.\src\MAC_controller.vhd]
Enabled=1
[file:.\src\queue_controller.vhd]
Enabled=1
[file:.\src\data_controller.vhd]
Enabled=1
[file:.\src_trx\config.sv]
Enabled=1
VerilogLanguage=7
[file:.\src_trx\envelope_transmitter_arria_1g10g.v]
Enabled=1
VerilogLanguage=7
[file:.\arria10_066_lib\phy_reset0\synth\phy_reset0.v]
Enabled=1
[file:.\arria10_066_lib\G10xG1\synth\G10xG1.v]
Enabled=1
[file:.\src\conv_avl2avl.vhd]
Enabled=1
[file:.\src\avl_to_rldram.vhd]
Enabled=1
[file:.\src\avl_to_2rldram576MB.vhd]
Enabled=1
[file:.\src\conv_to_xgmii.vhd]
Enabled=1
[file:.\src\conv_to_gmii.vhd]
Enabled=1
[file:.\src\conv_to_LED.vhd]
Enabled=1
[file:.\src\usxgmii_to_xgmii.vhd]
Enabled=1
[file:.\src\gmii_to_xgmii.vhd]
Enabled=1
[file:.\src\leds_converter.vhd]
Enabled=1
[file:.\src\eth10gbe.bde]
Enabled=1
[file:.\compile\eth10gbe.vhd]
Generated=TRUE
Enabled=1
[file:.\src\max_wdog.vhd]
Enabled=1
[file:.\src\Fub1.vhd]
Enabled=1
[file:.\src\in_controller_array.bde]
Enabled=1
[file:.\compile\in_controller_array.vhd]
Generated=TRUE
Enabled=1
[file:.\src\out_controller_array.bde]
Enabled=1
[file:.\compile\out_controller_array.vhd]
Generated=TRUE
Enabled=1
[file:.\src\eth10x1gbe.bde]
Enabled=1
[file:.\compile\eth10x1gbe.vhd]
Generated=TRUE
Enabled=1
[file:.\src\PHY_10GBASER.bde]
Enabled=1
[file:.\compile\PHY_10GBASER.vhd]
Generated=TRUE
Enabled=1
[file:.\src\PHY_1GBE.bde]
Enabled=1
[file:.\compile\PHY_1GBE.vhd]
Generated=TRUE
Enabled=1
[file:.\src\PHY_5GQSGMII.bde]
Enabled=1
[file:.\compile\PHY_5GQSGMII.vhd]
Generated=TRUE
Enabled=1
[file:.\arria10_066_lib\Native_PHY_5GBASER\synth\Native_PHY_5GBASER.v]
Enabled=1
[file:.\arria10_066_lib\PHY8_Reset\synth\PHY8_Reset.v]
Enabled=1
[file:.\arria10_066_lib\max_probes\synthesis\max_probes.v]
Enabled=1
[file:.\arria10_066_lib\mem_VLAN_PT\synth\mem_VLAN_PT.v]
Enabled=1
[file:.\arria10_066_lib\mem_VLAN_BMT\synth\mem_VLAN_BMT.v]
Enabled=1
[file:.\src\leds_controller.vhd]
Enabled=1
[file:.\arria10_066_lib\PHY6_Reset\synth\PHY6_Reset.v]
Enabled=1
[file:.\arria10_066_lib\Native_PHY_10GBASER\synth\Native_PHY_10GBASER.v]
Enabled=1
[file:.\arria10_066_lib\main_pll\synth\main_pll.v]
Enabled=1
[file:.\arria10_066_lib\Native_PHY_GbE\synth\Native_PHY_GbE.v]
Enabled=1
[file:.\src_trx\envelope_transmitter_arria_xgmii.v]
LIB=Active library
Strict2001=
Enabled=1
SystemVerilog3=
VerilogLanguage=0
DisabledAssertionsProcessing=None
DisableEmbeddedOvaPslProcessing=0
DisableOvaProcessing=0
DisablePslProcessing=0
DisableSvaProcessing=0
[file:.\src\qsgmii_test.vhd]
Enabled=1
[file:.\arria10_066_lib\qsgmii_testmem\synth\qsgmii_testmem.v]
Enabled=1
[file:.\src\4xsgmii_to_xgmii.bde]
Enabled=1
[file:.\compile\4xsgmii_to_xgmii.vhd]
Generated=TRUE
Enabled=1
[file:.\src\swapper_K28b1.vhd]
Enabled=1
[file:.\src\xgmii_p.vhd]
Enabled=1
[file:.\arria10_066_lib\CPUmem\synth\CPUmem.v]
Enabled=1
[file:.\arria10_066_lib\SYS_ID\synth\SYS_ID.v]
Enabled=1
[file:.\arria10_066_lib\IDboard\synth\IDboard.v]
Enabled=1
[file:.\arria10_066_lib\mrp_mem\synth\mrp_mem.v]
Enabled=1
[file:.\arria10_066_lib\voltage_sensor\synth\voltage_sensor.v]
Enabled=1
[file:.\src\conv_to_gmii_test.vhd]
Enabled=1
[file:.\src\chready_ctr.vhd]
Enabled=1
[file:.\arria10_066_lib\conv_clock\synth\conv_clock.v]
Enabled=1
[file:.\arria10_066_lib\mem_rnd0\synth\mem_rnd0.v]
Enabled=1
[file:.\arria10_066_lib\mem_statincbyte\synth\mem_statincbyte.v]
Enabled=1
[file:.\src\max_pflash.vhd]
Enabled=1
[file:.\src\max_svisor.vhd]
Enabled=1
[file:.\src\set_led.vhd]
Enabled=1
[file:.\src\phy_loop.bde]
Enabled=1
[file:.\compile\phy_loop.vhd]
Generated=TRUE
Enabled=1
[file:.\src\PHY_ALL.bde]
Enabled=1
[file:.\compile\PHY_ALL.vhd]
Generated=TRUE
Enabled=1
[file:.\src\switch_core.bde]
Enabled=1
[file:.\compile\switch_core.vhd]
Generated=TRUE
Enabled=1
[file:.\arria10_066_lib\RLDRAM3\synth\RLDRAM3.v]
Enabled=1
[file:.\arria10_066_lib\SODIMM_DDR4x2\synth\SODIMM_DDR4x2.v]
Enabled=1
[file:.\src\switch_a66.bde]
Enabled=1
[file:.\compile\switch_a66.vhd]
Generated=TRUE
Enabled=1
[file:.\src\switch_max.bde]
Enabled=1
[file:.\compile\switch_max.vhd]
Generated=TRUE
Enabled=1
[file:.\src\memtest_a66.bde]
Enabled=1
[file:.\compile\memtest_a66.vhd]
Generated=TRUE
Enabled=1
[file:.\src\cfg_maxv.bde]
Enabled=1
[file:.\compile\cfg_maxv.vhd]
Generated=TRUE
Enabled=1
[file:.\src\phytest_a66.bde]
Enabled=1
[file:.\compile\phytest_a66.vhd]
Generated=TRUE
Enabled=1
[file:.\src\VEGA_lib.vhd]
Enabled=1
[file:.\src\ldi_out.vhd]
Enabled=1
[file:.\src\video_fifo.vhd]
Enabled=1
[file:.\src\video_in_fifo.vhd]
Enabled=1
[file:.\src\video_out_fifo.vhd]
Enabled=1
[file:.\src\LDI_in.vhd]
Enabled=1
[file:.\src\hdmi_to_audio.vhd]
Enabled=1
[file:.\src\video_mode.vhd]
Enabled=1
[file:.\src\conf_ctr.vhd]
Enabled=1
[file:.\src\hdmi_audio.vhd]
Enabled=1
[file:.\src\choice_videoout.vhd]
Enabled=1
[file:.\src\dcfifo_intended_device_family.vhd]
Enabled=1
[file:.\src\amm_test.vhd]
Enabled=1
[file:.\src\DMAdbg.bde]
Enabled=1
[file:.\compile\DMAdbg.vhd]
Generated=TRUE
Enabled=1
[file:.\ip\fifo36b\synth\fifo36b.v]
Enabled=1
[file:.\src\LCD_backlight.vhd]
Enabled=1
[file:.\src\video_ctr.bde]
Enabled=1
[file:.\compile\video_ctr.vhd]
Generated=TRUE
Enabled=1
[file:.\src\VEGA_core.bde]
Enabled=1
[file:.\compile\VEGA_core.vhd]
Generated=TRUE
Enabled=1
[file:.\src\vega_factory.bde]
Enabled=1
[file:.\compile\vega_factory.vhd]
Generated=TRUE
Enabled=1
[file:.\src\VEGA.bde]
Enabled=1
[file:.\compile\VEGA.vhd]
Generated=TRUE
[file:.\src\VEGA_ddrtest.bde]
Enabled=1
[file:.\compile\VEGA_ddrtest.vhd]
Generated=TRUE
Enabled=1
[file:.\src\VEGA_hdmitest.bde]
Enabled=1
[file:.\compile\VEGA_hdmitest.vhd]
Generated=TRUE
Enabled=1
[file:.\tb\tb_3gen.vhd]
Enabled=1
[file:.\tb\tb_gen.vhd]
Enabled=1
[file:.\tb\tb_gen_100M.vhd]
Enabled=1
[file:.\src\tb_genspi.vhd]
Enabled=1
[file:.\tb\tb_video.vhd]
Enabled=1
[file:.\tb\tb_gen_load.bde]
Enabled=1
[file:.\compile\tb_gen_load.vhd]
Generated=TRUE
Enabled=1
[file:.\src\tb_spi.bde]
Enabled=1
[file:.\compile\tb_spi.vhd]
Generated=TRUE
Enabled=1
[file:.\src\tb_LDIout.bde]
Enabled=1
[file:.\compile\tb_LDIout.vhd]
Generated=TRUE
Enabled=1
[file:.\src\tb_conf.bde]
Enabled=1
[file:.\compile\tb_conf.vhd]
Generated=TRUE
Enabled=1
[file:.\src\tb_avl.vhd]
Enabled=1
[file:.\src\tb_DMA.bde]
Enabled=1
[file:.\tb\tb_VEGA_core.bde]
Enabled=1
[file:.\compile\tb_VEGA_core.vhd]
Generated=TRUE
Enabled=1
[file:.\ip\fifo64b128\synth\fifo64b128.v]
Enabled=1
[file:.\ip\fifo_128b_to_64b\synth\fifo_128b_to_64b.v]
Enabled=1
[file:.\ip\fifo128b64\synth\fifo128b64.v]
Enabled=1
[file:.\ip\fifo64b\synth\fifo64b.v]
Enabled=1
[file:.\ip\fifo128b\synth\fifo128b.v]
Enabled=1
[file:.\ip\ASMIloader\synth\ASMIloader.v]
Enabled=1
[file:.\ip\qspiflash\synth\qspiflash.v]
Enabled=1
[file:.\ip\ldi_rx\synth\ldi_rx.v]
Enabled=1
[file:.\ip\ldi_tx\synth\ldi_tx.v]
Enabled=1
[file:.\ip\ddr3mem\synth\ddr3mem.v]
Enabled=1
[file:.\ip\lvds_pll\synth\lvds_pll.v]
Enabled=1
[file:.\ip\DMA_dbg\synth\DMA_dbg.v]
Enabled=1
[file:.\ip\dbg_sp\synth\dbg_sp.v]
Enabled=1
[file:.\ip\dma_memA\synth\dma_memA.v]
Enabled=1
[file:.\ip\dma_memB\synth\dma_memB.v]
Enabled=1
[file:.\ip\dma_mem\synth\dma_mem.v]
Enabled=1
[file:.\ip\mem_dbg\synth\mem_dbg.v]
Enabled=1
[file:.\src\vicont10_maxv.v]
Enabled=0
[file:.\src\To_Do.txt]
Enabled=1
[file:.\src\flash_switch.v]
Enabled=1
[file:.\src\leds.v]
Enabled=1
[file:.\src\vicont10a_maxv.v]
Enabled=1
[file:.\src\wdg.v]
Enabled=1
[file:.\src\Common\rise_fall_ena.v]
Enabled=1
[file:.\src\Common\cnt_mod.v]
Enabled=1
[file:.\src\Common\dff_aclr_ena.v]
Enabled=1
[file:.\src\Common\resync.v]
Enabled=1
[file:.\src\Common\async_tg_div.v]
Enabled=1
[file:.\src\DOCs\Vicont10_MAX_V_pinout.xls]
Enabled=1
[file:.\src\DOCs\RegisterMap_Vicont.txt]
Enabled=1
[file:.\src\DOCs\Si5338_register map Vicont.xls]
Enabled=1
[file:.\src\PCPU\pcpu_top.v]
Enabled=1
[file:.\src\PCPU\data.hex]
Enabled=1
[file:.\src\PCPU\pcpu_cmd_pcnt.v]
Enabled=1
[file:.\src\PCPU\pcpu_i2c.v]
Enabled=1
[file:.\src\PCPU\pcpu_inst_set.v]
Enabled=0
[file:.\src\PCPU\pcpu_io.v]
Enabled=1
[file:.\src\PCPU\pcpu_leds.v]
Enabled=0
[file:.\src\PCPU\pcpu_pmem_Si5338_dump.v]
Enabled=0
[file:.\src\PCPU\pcpu_pmem_compile.v]
Enabled=1
[file:.\src\PCPU\pcpu_vars.v]
Enabled=1
[file:.\src\PCPU\pcpu_flash_pld.v]
Enabled=1
[file:.\src\PCPU\pcpu_pmem_Si5338_dump##CNT_CSET.v]
Enabled=0
[file:.\src\PCPU\PCPU_TB\pcpu_top_tb.v]
Enabled=1
[file:.\src\TB\aclr_gen.v]
Enabled=1
[file:.\src\TB\clk_gen_freq.v]
Enabled=1
[file:.\src\TCL\Vicont10_maxv.sdc]
Enabled=1
[file:.\src\TCL\Vicont10a_maxv.sdc]
Enabled=1
[file:.\src\TCL\vicont10a_maxv_start.tcl]
Enabled=1
[file:.\src\TCL\add\delete_empty.tcl]
Enabled=1
[file:.\src\TCL\add\delete_pof.tcl]
Enabled=1
[file:.\src\TCL\add\delete_rbf.tcl]
Enabled=1
[file:.\src\TCL\add\delete_sof.tcl]
Enabled=1
[file:.\src\TCL\add\mem_rw_block_compile_time.tcl]
Enabled=1
[file:.\src\TCL\add\mk_thex_archive.tcl]
Enabled=1
[file:.\src\TCL\add\PCB_NAME_inc_v.tcl]
Enabled=1
[file:.\src\TCL\add\save_rpt_pf.tcl]
Enabled=1
[file:.\src\TCL\add\set_t_thex_file.tcl]
Enabled=1
[file:.\src\TCL\Arch\vicont10_maxv_start.tcl]
Enabled=1
[file:.\src\UFM\ufm_mem.vhd]
Enabled=1
[file:.\src\UFM\ufm_par_mem.v]
Enabled=1
[file:.\src\UFM\ufm_par_read_sm.v]
Enabled=1
[file:.\src\FLASH\flash_rd_sm.v]
Enabled=1
[file:.\src\FDETECT\fdet.v]
Enabled=1
[file:.\src\IOMUX\iomux.v]
Enabled=1
[file:.\src\BOOT\free_run_sm.v]
Enabled=1
[file:.\src\VIZACX_lib.vhd]
Enabled=1
[file:.\src\hdmi_lib.vhd]
Enabled=1
[file:.\src\eth_crc32.vhd]
Enabled=1
[file:.\src\eth_parser.vhd]
Enabled=1
[file:.\src\eth_transmitter.vhd]
Enabled=1
[file:.\src\eth_receiver.vhd]
Enabled=1
[file:.\src\glob_clk.v]
Enabled=1
[file:.\src\c10_hdmi2_demo.v]
Enabled=1
[file:.\src\eth_tx_controller.vhd]
Enabled=1
[file:.\src\gpu_controller.vhd]
Enabled=1
[file:.\src\eth_rx.bde]
Enabled=1
[file:.\src\eth_tx.bde]
Enabled=1
[file:.\src\VIZACX_core.bde]
Enabled=1
[file:.\compile\VIZACX_core.vhd]
Generated=TRUE
Enabled=1
[file:.\src\VIZACX.bde]
Enabled=1
[file:.\compile\VIZACX.vhd]
Generated=TRUE
Enabled=1
[file:.\src\VIZACX_factory.bde]
Enabled=1
[file:.\ip\mem_ibtnrd\synth\mem_ibtnrd.v]
Enabled=1
[file:.\src\ibutton_rd.vhd]
Enabled=1
[file:.\ip\mem_ibtnwr\synth\mem_ibtnwr.v]
Enabled=1
[file:.\src\ibutton_wr.vhd]
Enabled=1
[file:.\src\VIZAPTZ_lib.vhd]
Enabled=1
[file:.\src\sonycamera_lib.vhd]
Enabled=1
[file:.\ip\rxlink\synth\rxlink.v]
Enabled=1
[file:.\src_link\ethlink.v]
Enabled=1
[file:.\src\mdio_clause22.vhd]
Enabled=1
[file:.\src\hdmi_conv.vhd]
Enabled=1
[file:.\src\VIZAPTZ_core.bde]
Enabled=1
[file:.\compile\VIZAPTZ_core.vhd]
Generated=TRUE
Enabled=1
[file:.\src\VIZAPTZ.bde]
Enabled=1
[file:.\compile\VIZAPTZ.vhd]
Generated=TRUE
[file:.\src\eth_checking.vhd]
Enabled=1
[file:.\src\gowin_ip\cam_rpll.vhd]
Enabled=1
[file:.\src\gowin_ip\cam_ddr.v]
Enabled=1
[file:.\src\des1to7.vhd]
Enabled=1
[file:.\src\sony_des.vhd]
Enabled=1
[file:.\src\gowin_ip\fifo_hextvideo.v]
Enabled=1
[file:.\src\hdmi_bifurcat.vhd]
Enabled=1
[file:.\src\YCC422_to_YCC420.vhd]
Enabled=1
[file:.\src\CameraLink.vhd]
Enabled=1
[file:.\src\gowin_ip\dma_mem.vhd]
Enabled=1
[file:.\src\gowin_ip\video_rpll.vhd]
Enabled=1
[file:.\src\viza_led.vhd]
Enabled=1
[file:.\src\eth_module.vhd]
Enabled=1
[file:.\src\gowin_ip\fifo_Y.v]
Enabled=1
[file:.\src\gowin_ip\fifo_C.v]
Enabled=1
[file:.\src\vizaptz.vhd]
Enabled=1
[file:.\simulation\video_lib.vhd]
Enabled=0
[file:.\simulation\VideoSource.vhd]
Enabled=0
[file:.\simulation\sonycam_tb.vhd]
Enabled=0
[file:.\simulation\VIZAPTZ_TB.vhd]
Enabled=0
[file:.\src\gpu.vhd]
Enabled=1
[file:.\src\lcd_module.vhd]
Enabled=1
[file:.\src\LCDserializer.vhd]
Enabled=1
[file:.\src\ser7to1.vhd]
Enabled=1
[file:.\src\gowin_ip\spi_rpll.vhd]
Enabled=1
[file:.\src\gowin_ip\video_mem\video_mem.vhd]
Enabled=1
[file:.\src\gowin_ip\ddrout\ddrout.v]
Enabled=1
[file:.\src\gowin_ip\ethrx_rPLL\ethrx_rPLL.vhd]
Enabled=1
[file:.\src\gowin_ip\ethtx_rpll\ethtx_rpll.vhd]
Enabled=1
[file:.\src\gowin_ip\lcd_clkdiv\lcd_clkdiv.vhd]
Enabled=1
[file:.\src\gowin_ip\lcd_rpll\lcd_rpll.vhd]
Enabled=1
[file:.\src\gowin_ip\logo_rom\logo_rom.v]
Enabled=1
[file:.\src\gowin_ip\main_osc\main_osc.vhd]
Enabled=1
[file:.\src\gowin_ip\rgmii_rx\rgmii_rx.v]
Enabled=1
[file:.\src\gowin_ip\rgmii_tx\rgmii_tx.v]
Enabled=1
[file:.\src\gowin_ip\sdram_int\sdram_int.v]
Enabled=0
[file:.\src\gowin_ip\sdram_rpll\sdram_rpll.v]
Enabled=1
[file:.\src\gowin_ip\ethdma_mem.vhd]
Enabled=1
[file:.\src\gowin_ip\main_osc.vhd]
Enabled=1
[file:.\src\gowin_ip\ethtx_rpll.vhd]
Enabled=1
[file:.\src\gowin_ip\ethrx_rPLL.vhd]
Enabled=1
[file:.\src\gowin_ip\rgmii_rx.v]
Enabled=1
[file:.\src\gowin_ip\rgmii_tx.v]
Enabled=1
[file:.\simulation\ClkGen.vhd]
Enabled=0
[file:.\src\gowin_ip\cos_table\cos_table.v]
Enabled=1
[file:.\src\lcd_lib.vhd]
Enabled=1
[file:.\src\gen_logo.vhd]
Enabled=1
[file:.\src\lcd_ind.vhd]
Enabled=1
[file:.\src\gowin_ip\intram\intram.v]
Enabled=1
[file:.\src\gowin_ip\rom_touch\rom_touch.v]
Enabled=1
[file:.\src\hdmi_ind.vhd]
Enabled=1
[file:.\src\corund10cpu.vhd]
Enabled=1
[file:.\src\eth_TxConverter.vhd]
Enabled=1
[file:.\src\eth_RxConverter.vhd]
Enabled=1
[file:.\ip\eth_fifo.vhd]
Enabled=1
[file:.\quartus\mem10b.vhd]
Enabled=1
[file:.\ip\eth_pll.vhd]
Enabled=1
[file:.\src\clear_err.vhd]
Enabled=1
[file:.\quartus\DB.vhd]
Enabled=1
[file:.\src\EthScaner.bde]
Enabled=1
[file:.\compile\EthScaner.vhd]
Generated=TRUE
Enabled=1
[file:.\src\EthScaner_maxv.bde]
Enabled=1
[file:.\src\ethrx_ctr.vhd]
Enabled=1
[file:.\src\ethtx_ctr.vhd]
Enabled=1
[file:.\src\grafics_ctr.vhd]
Enabled=1
[file:.\src\common_lib.vhd]
Enabled=1
[file:.\src\mvkgw_lib.vhd]
Enabled=1
[file:.\src\gowin_ip\spi_rpll\spi_rpll.vhd]
Enabled=1
[file:.\src\gowin_ip\cam_rpll\cam_rpll.vhd]
Enabled=1
[file:.\src\gowin_ip\ddrin\ddrin.v]
Enabled=1
[file:.\src\gowin_ip\fifo_hextvideo\fifo_hextvideo.v]
Enabled=1
[file:.\src\gowin_ip\fifo_Y\fifo_Y.v]
Enabled=1
[file:.\src\gowin_ip\fifo_C\fifo_C.v]
Enabled=1
[file:.\src\hdmi_graffics.vhd]
Enabled=1
[file:.\src\ethtx_mux.vhd]
Enabled=1
[file:.\src\yuv_ind.vhd]
Enabled=1
[file:.\src\graffics_ctr.vhd]
Enabled=1
[file:.\src\mcu_module.vhd]
Enabled=1
[file:.\src\mvkgw.vhd]
Enabled=1
[file:.\src\hdmi_check.vhd]
Enabled=1
[file:.\src\vimon10_lib.vhd]
Enabled=1
[file:.\src\vimon10.vhd]
Enabled=1
[file:.\src\eth_lib.vhd]
Enabled=0
[file:.\src\gowin_ip\dma_mem\dma_mem.vhd]
Enabled=1
[file:.\src\gowin_ip\ethdma_mem\ethdma_mem.vhd]
Enabled=1
[file:.\src\gowin_ip\gowin_dlldly\ethtx_shift.v]
Enabled=1
[file:.\src\gowin_ip\clkdiv_d2\clkdiv_d2.v]
Enabled=1
[file:.\src\gowin_ip\eth_rpll\eth_rpll.v]
Enabled=1
[file:.\src\gowin_ip\gowin_dcs\clk_sel.v]
Enabled=1
[file:.\src\sysreg.vhd]
Enabled=1
[file:.\src\err_controller.vhd]
Enabled=1
[file:.\src\eth_control.vhd]
Enabled=1
[file:.\src\ethrx_dma.vhd]
Enabled=1
[file:.\src\ethtx_dma.vhd]
Enabled=1
[file:.\src\avl_module.vhd]
Enabled=1
[file:.\src\DMA_mm.vhd]
Enabled=1
[file:.\src\SPI_MM.vhd]
Enabled=1
[file:.\src\DMA.bde]
Enabled=1
[file:.\compile\DMA.vhd]
Generated=TRUE
Enabled=1
[file:.\src\gen_ethvideo.vhd]
Enabled=0
[file:.\src\ethtx_module.vhd]
Enabled=1
[file:.\src\diagnostics_ctr.vhd]
Enabled=1
[file:.\src\lcd_touch.vhd]
Enabled=1
[file:.\src\i2c.vhd]
Enabled=1
[file:.\src\gowin_ip\touch_mult\touch_mult.v]
Enabled=1
[file:.\src\touch_to_eth.vhd]
Enabled=1
[file:.\src\eth_gen.vhd]
Enabled=1
[file:.\src\sysreg_ctr.vhd]
Enabled=1
[file:.\src\avl_mod1.vhd]
Enabled=1
[file:.\src\SPI_cpu.vhd]
Enabled=1
[file:.\src\gowin_ip\video_mem\video_mem1024x32.vhd]
Enabled=1
[file:.\src\gowin_ip\video_mem\video_mem4096x32.vhd]
Enabled=1
[file:.\src\YCC420_to_YCC444div2.vhd]
Enabled=1
[file:.\src\gowin_ip\indexDDR_table\indexDDR_table.v]
Enabled=1
[file:.\src\ycc2rgb.vhd]
Enabled=1
