###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 31 01:18:52 2025
#  Command:           timeDesign -signoff -pathReports -slackReports -numPat...
###############################################################
Path 1: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.340
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.771
- Arrival Time                  4.899
= Slack Time                    5.872
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.872 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.682 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.680 |    7.551 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.215 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.130 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.008 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.736 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2]       | RN ^       | SDFFRQX2M | 1.022 | 0.035 |   4.899 |   10.771 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.872 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.845 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.750 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.639 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.524 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.409 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.294 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.178 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.145 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.959 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.797 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.722 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.664 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.592 | 
     | CLK_R_M__L5_I3                               | A v -> Y ^ | CLKINVX40M | 0.056 | 0.059 |   1.339 |   -4.533 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] | CK ^       | SDFFRQX2M  | 0.056 | 0.001 |   1.340 |   -4.532 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.340
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.771
- Arrival Time                  4.899
= Slack Time                    5.872
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.872 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.682 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.551 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.215 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.130 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.008 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.736 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2]        | RN ^       | SDFFRQX2M | 1.022 | 0.035 |   4.899 |   10.771 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.872 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.845 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.750 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.639 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.524 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.409 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.295 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.178 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.145 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.959 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.797 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.722 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.664 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.592 | 
     | CLK_R_M__L5_I3                              | A v -> Y ^ | CLKINVX40M | 0.056 | 0.059 |   1.339 |   -4.533 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] | CK ^       | SDFFRQX2M  | 0.056 | 0.001 |   1.340 |   -4.532 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.349
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.781
- Arrival Time                  4.908
= Slack Time                    5.873
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.873 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.684 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.680 |    7.553 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.216 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.132 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.010 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.737 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3]       | RN ^       | SDFFRQX2M | 1.020 | 0.044 |   4.908 |   10.781 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.873 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.847 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.752 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.640 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.525 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.410 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.296 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.180 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.146 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.960 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.798 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.723 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.665 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.593 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.530 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.349 |   -4.524 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.341
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.772
- Arrival Time                  4.899
= Slack Time                    5.873
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.873 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.684 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.553 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.216 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.132 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.010 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.737 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2]        | RN ^       | SDFFRQX2M | 1.022 | 0.035 |   4.899 |   10.772 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.873 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.847 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.752 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.640 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.525 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.410 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.296 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.180 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.146 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.960 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.798 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.723 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.666 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.593 | 
     | CLK_R_M__L5_I3                              | A v -> Y ^ | CLKINVX40M | 0.056 | 0.059 |   1.339 |   -4.534 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] | CK ^       | SDFFRQX2M  | 0.056 | 0.002 |   1.341 |   -4.532 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.348
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.780
- Arrival Time                  4.907
= Slack Time                    5.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.873 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.684 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.553 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.216 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.132 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.010 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.738 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5]       | RN ^       | SDFFRQX2M | 1.020 | 0.043 |   4.907 |   10.780 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.873 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.847 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.752 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.640 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.526 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.411 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.296 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.180 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.146 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.960 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.798 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.723 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.666 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.594 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.530 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] | CK ^       | SDFFRQX2M  | 0.062 | 0.005 |   1.348 |   -4.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.346
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.778
- Arrival Time                  4.904
= Slack Time                    5.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.874 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.684 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.553 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.217 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.132 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.010 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.738 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3]       | RN ^       | SDFFRQX2M | 1.021 | 0.040 |   4.904 |   10.778 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.874 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.847 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.752 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.641 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.526 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.411 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.296 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.180 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.146 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.961 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.799 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.723 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.666 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.594 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.531 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] | CK ^       | SDFFRQX2M  | 0.061 | 0.002 |   1.346 |   -4.528 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.346
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.778
- Arrival Time                  4.904
= Slack Time                    5.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.874 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.684 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.553 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.217 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.132 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.010 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.738 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4]       | RN ^       | SDFFRQX2M | 1.021 | 0.040 |   4.904 |   10.778 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.874 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.847 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.752 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.641 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.526 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.411 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.296 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.180 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.146 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.961 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.799 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.723 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.666 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.594 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.531 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] | CK ^       | SDFFRQX2M  | 0.061 | 0.003 |   1.346 |   -4.528 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.348
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.781
- Arrival Time                  4.907
= Slack Time                    5.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.874 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.684 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.553 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.217 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.132 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.010 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.738 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3]       | RN ^       | SDFFRQX2M | 1.020 | 0.043 |   4.907 |   10.781 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.874 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.847 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.752 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.641 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.526 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.411 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.296 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.180 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.146 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.961 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.799 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.723 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.666 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.594 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.531 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] | CK ^       | SDFFRQX2M  | 0.062 | 0.005 |   1.348 |   -4.525 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.348
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.781
- Arrival Time                  4.907
= Slack Time                    5.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.874 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.684 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.553 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.217 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.132 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.010 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.738 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5]       | RN ^       | SDFFRQX2M | 1.020 | 0.043 |   4.907 |   10.781 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.874 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.847 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.752 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.641 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.526 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.411 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.296 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.180 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.146 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.961 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.799 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.723 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.666 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.594 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.531 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] | CK ^       | SDFFRQX2M  | 0.062 | 0.005 |   1.348 |   -4.525 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.342
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.773
- Arrival Time                  4.899
= Slack Time                    5.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.874 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.685 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.554 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.217 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.133 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.011 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.738 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1]        | RN ^       | SDFFRQX2M | 1.022 | 0.035 |   4.899 |   10.773 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.874 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.848 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.753 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.641 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.526 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.411 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.297 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.181 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.147 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.961 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.799 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.724 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.667 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.594 | 
     | CLK_R_M__L5_I3                              | A v -> Y ^ | CLKINVX40M | 0.056 | 0.059 |   1.339 |   -4.535 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] | CK ^       | SDFFRQX2M  | 0.056 | 0.003 |   1.342 |   -4.532 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.349
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.781
- Arrival Time                  4.907
= Slack Time                    5.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.874 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.685 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.554 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.217 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.133 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.011 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.738 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3]       | RN ^       | SDFFRQX2M | 1.020 | 0.043 |   4.907 |   10.781 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.874 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.848 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.753 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.641 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.526 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.411 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.297 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.181 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.147 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.961 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.799 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.724 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.667 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.594 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.531 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.349 |   -4.525 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.341
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.772
- Arrival Time                  4.898
= Slack Time                    5.875
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.875 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.685 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.680 |    7.554 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.217 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.133 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.011 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.739 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7]        | RN ^       | SDFFRQX2M | 1.022 | 0.034 |   4.898 |   10.772 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.875 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.848 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.753 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.642 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.527 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.412 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.297 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.181 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.147 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.962 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.800 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.724 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.667 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.595 | 
     | CLK_R_M__L5_I3                              | A v -> Y ^ | CLKINVX40M | 0.056 | 0.059 |   1.339 |   -4.536 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] | CK ^       | SDFFRQX2M  | 0.056 | 0.002 |   1.341 |   -4.533 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.349
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.782
- Arrival Time                  4.907
= Slack Time                    5.875
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.875 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.685 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.680 |    7.554 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.218 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.133 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.011 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.739 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2]       | RN ^       | SDFFRQX2M | 1.020 | 0.043 |   4.907 |   10.782 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.875 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.848 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.753 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.642 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.527 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.412 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.297 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.181 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.147 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.962 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.800 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.724 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.667 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.595 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.532 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.349 |   -4.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.349
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.781
- Arrival Time                  4.906
= Slack Time                    5.875
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.875 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.685 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.554 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.218 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.133 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.011 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.739 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2]       | RN ^       | SDFFRQX2M | 1.020 | 0.042 |   4.906 |   10.781 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.875 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.848 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.753 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.642 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.527 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.412 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.297 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.181 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.147 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.962 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.800 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.725 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.667 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.595 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.532 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.349 |   -4.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.349
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.782
- Arrival Time                  4.906
= Slack Time                    5.875
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.875 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.686 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.555 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.218 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.134 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.012 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.740 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2]       | RN ^       | SDFFRQX2M | 1.021 | 0.042 |   4.906 |   10.782 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.875 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.849 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.754 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.642 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.527 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.412 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.298 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.182 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.148 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.962 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.800 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.725 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.668 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.595 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.532 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.349 |   -4.526 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.347
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.780
- Arrival Time                  4.904
= Slack Time                    5.876
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.876 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.686 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.555 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.219 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.134 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.012 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.740 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5]        | RN ^       | SDFFRQX2M | 1.021 | 0.040 |   4.904 |   10.780 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.876 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.849 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.754 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.643 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.528 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.413 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.298 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.182 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.148 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.963 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.801 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.725 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.668 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.596 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.533 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] | CK ^       | SDFFRQX2M  | 0.062 | 0.004 |   1.347 |   -4.529 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.348
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.781
- Arrival Time                  4.905
= Slack Time                    5.876
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.876 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.686 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.555 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.219 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.134 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.012 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.740 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3]       | RN ^       | SDFFRQX2M | 1.021 | 0.041 |   4.905 |   10.781 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.876 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.849 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.754 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.643 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.528 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.413 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.298 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.182 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.148 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.963 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.801 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.726 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.668 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.596 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.533 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] | CK ^       | SDFFRQX2M  | 0.062 | 0.005 |   1.348 |   -4.528 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.348
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.781
- Arrival Time                  4.905
= Slack Time                    5.876
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.876 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.686 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.680 |    7.555 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.219 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.134 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.012 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.740 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4]       | RN ^       | SDFFRQX2M | 1.021 | 0.041 |   4.905 |   10.781 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.876 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.849 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.754 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.643 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.528 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.413 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.299 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.182 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.149 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.963 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.801 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.726 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.668 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.596 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.533 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] | CK ^       | SDFFRQX2M  | 0.062 | 0.005 |   1.348 |   -4.528 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.349
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.781
- Arrival Time                  4.905
= Slack Time                    5.876
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.876 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.686 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.555 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.219 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.134 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.012 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.740 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1]       | RN ^       | SDFFRQX2M | 1.021 | 0.041 |   4.905 |   10.781 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.876 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.849 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.754 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.643 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.528 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.413 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.299 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.182 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.149 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.963 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.801 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.726 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.668 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.596 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.533 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.349 |   -4.527 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][0] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][0] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.341
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.772
- Arrival Time                  4.896
= Slack Time                    5.876
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.876 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.686 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.555 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.219 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.134 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.012 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.740 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][0]        | RN ^       | SDFFRQX2M | 1.023 | 0.032 |   4.896 |   10.772 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.876 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.849 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.754 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.643 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.528 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.413 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.299 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.182 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.149 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.963 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.801 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.726 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.668 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.596 | 
     | CLK_R_M__L5_I3                              | A v -> Y ^ | CLKINVX40M | 0.056 | 0.059 |   1.339 |   -4.537 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][0] | CK ^       | SDFFRQX2M  | 0.056 | 0.002 |   1.341 |   -4.535 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.348
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.781
- Arrival Time                  4.905
= Slack Time                    5.876
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.876 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.686 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.555 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.219 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.134 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.012 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.740 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4]        | RN ^       | SDFFRQX2M | 1.021 | 0.041 |   4.905 |   10.781 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.876 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.849 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.754 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.643 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.528 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.413 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.299 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.182 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.149 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.963 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.801 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.726 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.668 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.596 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.533 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] | CK ^       | SDFFRQX2M  | 0.062 | 0.005 |   1.348 |   -4.528 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.347
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.780
- Arrival Time                  4.904
= Slack Time                    5.876
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.876 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.686 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.555 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.219 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.134 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.012 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.740 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6]       | RN ^       | SDFFRQX2M | 1.021 | 0.039 |   4.904 |   10.780 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.876 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.849 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.754 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.643 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.528 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.413 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.299 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.182 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.149 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.963 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.801 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.726 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.668 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.596 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.533 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] | CK ^       | SDFFRQX2M  | 0.062 | 0.004 |   1.347 |   -4.529 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.345
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.777
- Arrival Time                  4.900
= Slack Time                    5.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.877 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.688 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.557 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.220 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.135 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.014 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.741 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4]        | RN ^       | SDFFRQX2M | 1.022 | 0.036 |   4.900 |   10.777 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.877 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.851 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.756 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.644 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.529 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.414 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.300 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.184 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.150 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.964 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.802 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.727 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.670 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.597 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.534 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] | CK ^       | SDFFRQX2M  | 0.061 | 0.002 |   1.345 |   -4.532 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][7] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][7] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.344
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.775
- Arrival Time                  4.897
= Slack Time                    5.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.877 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.688 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.557 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.220 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.136 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.014 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.742 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][7]       | RN ^       | SDFFRQX2M | 1.022 | 0.033 |   4.897 |   10.775 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.877 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.851 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.756 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.644 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.530 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.415 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.300 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.184 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.150 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.964 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.802 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.727 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.670 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.598 | 
     | CLK_R_M__L5_I3                               | A v -> Y ^ | CLKINVX40M | 0.056 | 0.059 |   1.339 |   -4.538 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][7] | CK ^       | SDFFRQX2M  | 0.056 | 0.004 |   1.344 |   -4.534 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.346
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.778
- Arrival Time                  4.900
= Slack Time                    5.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.878 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.688 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.557 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.221 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.136 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.014 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.742 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3]        | RN ^       | SDFFRQX2M | 1.022 | 0.036 |   4.900 |   10.778 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.878 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.851 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.756 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.645 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.530 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.415 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.300 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.184 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.150 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.965 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.803 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.727 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.670 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.598 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.535 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] | CK ^       | SDFFRQX2M  | 0.061 | 0.002 |   1.345 |   -4.532 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.346
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.778
- Arrival Time                  4.900
= Slack Time                    5.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.878 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.688 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.680 |    7.557 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.221 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.136 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.014 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.742 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3]        | RN ^       | SDFFRQX2M | 1.022 | 0.036 |   4.900 |   10.778 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.878 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.851 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.756 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.645 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.530 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.415 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.300 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.184 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.150 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.965 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.803 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.727 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.670 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.598 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.535 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] | CK ^       | SDFFRQX2M  | 0.061 | 0.002 |   1.345 |   -4.532 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.349
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.782
- Arrival Time                  4.903
= Slack Time                    5.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.879 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.689 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.558 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.222 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.137 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.015 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.743 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6]       | RN ^       | SDFFRQX2M | 1.021 | 0.039 |   4.903 |   10.782 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.879 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.852 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.757 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.646 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.531 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.416 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.301 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.185 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.151 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.966 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.804 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.728 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.671 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.599 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.536 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.349 |   -4.530 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.346
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.778
- Arrival Time                  4.899
= Slack Time                    5.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.879 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.690 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.680 |    7.559 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.222 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.138 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.016 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.744 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5]        | RN ^       | SDFFRQX2M | 1.022 | 0.035 |   4.899 |   10.778 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.879 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.853 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.758 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.646 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.532 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.417 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.302 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.186 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.152 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.966 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.804 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.729 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.672 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.600 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.536 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] | CK ^       | SDFFRQX2M  | 0.061 | 0.003 |   1.346 |   -4.533 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.346
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.778
- Arrival Time                  4.898
= Slack Time                    5.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.879 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.690 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.559 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.222 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.138 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.016 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.744 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7]        | RN ^       | SDFFRQX2M | 1.022 | 0.034 |   4.898 |   10.778 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.879 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.853 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.758 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.646 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.532 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.417 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.302 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.186 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.152 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.966 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.804 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.729 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.672 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.600 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.536 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] | CK ^       | SDFFRQX2M  | 0.061 | 0.003 |   1.346 |   -4.534 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.346
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.778
- Arrival Time                  4.898
= Slack Time                    5.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.880 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.690 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.680 |    7.559 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.223 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.138 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.016 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.744 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6]        | RN ^       | SDFFRQX2M | 1.022 | 0.034 |   4.898 |   10.778 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.880 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.853 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.758 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.647 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.532 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.417 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.302 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.186 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.152 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.967 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.805 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.729 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.672 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.600 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.537 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] | CK ^       | SDFFRQX2M  | 0.061 | 0.003 |   1.346 |   -4.534 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.349
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.782
- Arrival Time                  4.902
= Slack Time                    5.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.880 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.690 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.559 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.223 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.138 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.016 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.744 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0]       | RN ^       | SDFFRQX2M | 1.021 | 0.038 |   4.902 |   10.782 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.880 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.853 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.758 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.647 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.532 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.417 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.302 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.186 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.152 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.967 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.805 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.729 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.672 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.600 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.537 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.349 |   -4.530 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.346
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.778
- Arrival Time                  4.898
= Slack Time                    5.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.880 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.690 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.559 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.223 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.138 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.016 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.744 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7]       | RN ^       | SDFFRQX2M | 1.022 | 0.034 |   4.898 |   10.778 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.880 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.853 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.758 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.647 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.532 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.417 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.303 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.186 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.153 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.967 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.805 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.730 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.672 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.600 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.537 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] | CK ^       | SDFFRQX2M  | 0.061 | 0.003 |   1.346 |   -4.534 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.347
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.779
- Arrival Time                  4.898
= Slack Time                    5.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.880 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.691 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.560 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.223 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.139 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.017 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.744 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6]        | RN ^       | SDFFRQX2M | 1.022 | 0.034 |   4.898 |   10.779 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.880 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.854 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.759 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.647 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.532 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.417 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.303 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.187 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.153 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.967 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.805 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.730 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.673 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.600 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.537 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] | CK ^       | SDFFRQX2M  | 0.061 | 0.003 |   1.346 |   -4.534 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.350
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.782
- Arrival Time                  4.902
= Slack Time                    5.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.880 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.691 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.560 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.223 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.139 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.017 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.744 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1]       | RN ^       | SDFFRQX2M | 1.021 | 0.037 |   4.902 |   10.782 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.880 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.854 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.759 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.647 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.532 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.417 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.303 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.187 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.153 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.967 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.805 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.730 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.673 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.600 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.537 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.350 |   -4.531 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.350
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.782
- Arrival Time                  4.899
= Slack Time                    5.882
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.882 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.693 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.562 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.225 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.141 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.019 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.747 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1]       | RN ^       | SDFFRQX2M | 1.022 | 0.035 |   4.899 |   10.782 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.882 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.856 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.761 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.649 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.535 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.420 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.305 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.189 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.155 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.969 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.807 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.732 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.675 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.603 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.539 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.350 |   -4.533 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][0] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][0] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.350
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.782
- Arrival Time                  4.894
= Slack Time                    5.888
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.888 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.698 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.568 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.231 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.146 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.025 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.752 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][0]       | RN ^       | SDFFRQX2M | 1.023 | 0.030 |   4.894 |   10.782 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.888 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.861 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.766 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.655 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.540 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.425 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.311 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.195 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.161 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.975 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.813 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.738 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.680 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.072 |   1.280 |   -4.608 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.061 | 0.063 |   1.343 |   -4.545 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][0] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.350 |   -4.539 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.364
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.801
- Arrival Time                  4.910
= Slack Time                    5.891
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.891 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.701 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.570 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.234 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.149 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.027 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.755 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3]        | RN ^       | SDFFRQX2M | 1.020 | 0.046 |   4.910 |   10.801 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.891 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.864 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.769 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.658 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.543 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.428 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.314 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.198 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.164 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.978 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.816 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.741 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.683 | 
     | CLK_R_M__L4_I0                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.280 |   -4.611 | 
     | CLK_R_M__L5_I0                              | A v -> Y ^ | CLKINVX40M | 0.079 | 0.065 |   1.345 |   -4.546 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] | CK ^       | SDFFRQX2M  | 0.090 | 0.019 |   1.364 |   -4.527 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.365
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.803
- Arrival Time                  4.910
= Slack Time                    5.892
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.892 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.703 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.572 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.235 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.151 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.029 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.757 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5]        | RN ^       | SDFFRQX2M | 1.020 | 0.046 |   4.910 |   10.803 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.892 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.866 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.771 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.659 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.544 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.429 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.315 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.199 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.165 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.979 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.817 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.742 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.685 | 
     | CLK_R_M__L4_I0                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.280 |   -4.612 | 
     | CLK_R_M__L5_I0                              | A v -> Y ^ | CLKINVX40M | 0.079 | 0.065 |   1.345 |   -4.547 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] | CK ^       | SDFFRQX2M  | 0.090 | 0.020 |   1.365 |   -4.527 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.366
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.803
- Arrival Time                  4.910
= Slack Time                    5.893
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.893 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.703 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.572 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.236 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.151 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.029 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.757 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5]       | RN ^       | SDFFRQX2M | 1.020 | 0.046 |   4.910 |   10.803 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.893 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.866 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.771 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.660 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.545 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.430 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.315 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.199 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.165 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.980 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.818 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.743 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.685 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.280 |   -4.613 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.079 | 0.065 |   1.345 |   -4.548 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] | CK ^       | SDFFRQX2M  | 0.090 | 0.021 |   1.365 |   -4.527 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.366
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.804
- Arrival Time                  4.910
= Slack Time                    5.894
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.894 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.704 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.573 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.237 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.152 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.030 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.758 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4]       | RN ^       | SDFFRQX2M | 1.020 | 0.046 |   4.910 |   10.804 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.894 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.867 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.772 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.661 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.546 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.431 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.316 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.200 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.166 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.981 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.819 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.743 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.686 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.280 |   -4.613 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.079 | 0.065 |   1.345 |   -4.549 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] | CK ^       | SDFFRQX2M  | 0.090 | 0.021 |   1.366 |   -4.528 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.366
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.804
- Arrival Time                  4.910
= Slack Time                    5.894
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.894 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.704 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.573 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.237 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.152 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.030 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.758 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4]        | RN ^       | SDFFRQX2M | 1.020 | 0.046 |   4.910 |   10.804 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.894 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.867 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.772 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.661 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.546 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.431 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.316 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.200 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.166 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.981 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.819 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.743 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.686 | 
     | CLK_R_M__L4_I0                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.280 |   -4.613 | 
     | CLK_R_M__L5_I0                              | A v -> Y ^ | CLKINVX40M | 0.079 | 0.065 |   1.345 |   -4.549 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] | CK ^       | SDFFRQX2M  | 0.090 | 0.021 |   1.366 |   -4.528 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.366
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.804
- Arrival Time                  4.910
= Slack Time                    5.894
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.894 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.704 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.573 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.237 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.152 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.030 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.758 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4]        | RN ^       | SDFFRQX2M | 1.020 | 0.046 |   4.910 |   10.804 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.894 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.867 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.772 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.661 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.546 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.431 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.316 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.200 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.166 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.981 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.819 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.743 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.686 | 
     | CLK_R_M__L4_I0                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.280 |   -4.613 | 
     | CLK_R_M__L5_I0                              | A v -> Y ^ | CLKINVX40M | 0.079 | 0.065 |   1.345 |   -4.549 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] | CK ^       | SDFFRQX2M  | 0.090 | 0.021 |   1.366 |   -4.528 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.366
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.804
- Arrival Time                  4.909
= Slack Time                    5.895
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.895 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.706 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.575 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.238 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.154 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.032 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.760 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4]       | RN ^       | SDFFRQX2M | 1.020 | 0.044 |   4.909 |   10.804 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.895 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.869 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.774 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.662 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.548 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.433 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.318 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.202 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.168 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.982 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.820 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.745 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.688 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.280 |   -4.615 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.079 | 0.065 |   1.345 |   -4.550 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] | CK ^       | SDFFRQX2M  | 0.091 | 0.021 |   1.366 |   -4.529 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.367
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.805
- Arrival Time                  4.909
= Slack Time                    5.896
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.896 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.706 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.575 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.238 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.154 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.032 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.760 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5]       | RN ^       | SDFFRQX2M | 1.020 | 0.045 |   4.909 |   10.805 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.895 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.869 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.774 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.662 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.548 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.433 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.318 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.202 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.168 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.983 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.820 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.745 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.688 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.280 |   -4.615 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.079 | 0.065 |   1.345 |   -4.551 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] | CK ^       | SDFFRQX2M  | 0.091 | 0.022 |   1.367 |   -4.529 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.369
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.807
- Arrival Time                  4.910
= Slack Time                    5.897
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.897 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.707 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.680 |    7.576 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.240 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.155 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.033 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.761 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4]       | RN ^       | SDFFRQX2M | 1.020 | 0.046 |   4.910 |   10.807 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.897 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.870 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.775 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.664 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.549 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.434 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.319 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.203 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.169 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.984 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.822 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.747 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.689 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.280 |   -4.617 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.079 | 0.065 |   1.345 |   -4.552 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] | CK ^       | SDFFRQX2M  | 0.091 | 0.024 |   1.369 |   -4.528 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.369
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.807
- Arrival Time                  4.908
= Slack Time                    5.899
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.899 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.709 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.578 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.242 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.157 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.035 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.763 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3]       | RN ^       | SDFFRQX2M | 1.020 | 0.044 |   4.908 |   10.807 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.899 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.872 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.777 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.666 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.551 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.436 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.321 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.205 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.171 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.986 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.824 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.748 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.691 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.280 |   -4.618 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.079 | 0.065 |   1.345 |   -4.554 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] | CK ^       | SDFFRQX2M  | 0.091 | 0.024 |   1.369 |   -4.529 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.369
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.807
- Arrival Time                  4.908
= Slack Time                    5.899
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.899 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.709 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.578 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.242 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.157 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.035 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.763 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4]       | RN ^       | SDFFRQX2M | 1.020 | 0.044 |   4.908 |   10.807 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.899 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.872 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.777 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.666 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.551 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.436 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.321 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.205 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.171 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.986 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.824 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.748 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.691 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.280 |   -4.618 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.079 | 0.065 |   1.345 |   -4.554 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] | CK ^       | SDFFRQX2M  | 0.091 | 0.024 |   1.369 |   -4.529 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.369
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.807
- Arrival Time                  4.908
= Slack Time                    5.899
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.899 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.709 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.578 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.242 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.157 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.035 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.763 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5]       | RN ^       | SDFFRQX2M | 1.020 | 0.044 |   4.908 |   10.807 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.899 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.872 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.777 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.666 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.551 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.436 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.321 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.205 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.171 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.986 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.824 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.748 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.691 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.280 |   -4.618 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.079 | 0.065 |   1.345 |   -4.554 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] | CK ^       | SDFFRQX2M  | 0.091 | 0.024 |   1.369 |   -4.530 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.369
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.807
- Arrival Time                  4.908
= Slack Time                    5.899
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.899 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.709 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.679 |    7.578 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.242 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.157 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.035 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.763 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2]       | RN ^       | SDFFRQX2M | 1.020 | 0.044 |   4.908 |   10.807 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.899 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.872 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.777 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.666 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.551 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.436 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.322 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.205 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.172 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.986 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.824 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.749 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.691 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.280 |   -4.619 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.079 | 0.065 |   1.345 |   -4.554 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] | CK ^       | SDFFRQX2M  | 0.091 | 0.024 |   1.369 |   -4.530 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][0] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][0] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.361
- Setup                         0.363
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.797
- Arrival Time                  4.896
= Slack Time                    5.901
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    5.901 | 
     | U5_mux2X1/FE_PHC4_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.133 | 0.810 |   0.810 |    6.712 | 
     | U5_mux2X1/FE_PHC7_scan_rst                         | A ^ -> Y ^ | DLY4X1M   | 0.170 | 0.869 |   1.680 |    7.581 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.048 | 0.663 |   2.343 |    8.244 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.147 | 0.915 |   3.258 |    9.159 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.878 |   4.136 |   10.038 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.023 | 0.728 |   4.864 |   10.765 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][0]       | RN ^       | SDFFRQX2M | 1.023 | 0.032 |   4.896 |   10.797 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.901 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.874 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.780 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.668 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.553 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.438 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -5.324 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -5.208 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.727 |   -5.174 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.102 | 0.186 |   0.913 |   -4.988 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.113 | 0.162 |   1.075 |   -4.826 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.075 |   1.150 |   -4.751 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.069 | 0.057 |   1.208 |   -4.693 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.280 |   -4.621 | 
     | CLK_R_M__L5_I1                               | A v -> Y ^ | CLKINVX40M | 0.082 | 0.069 |   1.349 |   -4.552 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][0] | CK ^       | SDFFRQX2M  | 0.086 | 0.012 |   1.361 |   -4.540 | 
     +-------------------------------------------------------------------------------------------------------------+ 

