<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › video › davinci › vpbe_osd_regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>vpbe_osd_regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2006-2010 Texas Instruments Inc</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation version 2.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _VPBE_OSD_REGS_H</span>
<span class="cp">#define _VPBE_OSD_REGS_H</span>

<span class="cm">/* VPBE Global Registers */</span>
<span class="cp">#define VPBE_PID				0x0</span>
<span class="cp">#define VPBE_PCR				0x4</span>

<span class="cm">/* VPSS CLock Registers */</span>
<span class="cp">#define VPSSCLK_PID				0x00</span>
<span class="cp">#define VPSSCLK_CLKCTRL				0x04</span>

<span class="cm">/* VPSS Buffer Logic Registers */</span>
<span class="cp">#define VPSSBL_PID				0x00</span>
<span class="cp">#define VPSSBL_PCR				0x04</span>
<span class="cp">#define VPSSBL_BCR				0x08</span>
<span class="cp">#define VPSSBL_INTSTAT				0x0C</span>
<span class="cp">#define VPSSBL_INTSEL				0x10</span>
<span class="cp">#define VPSSBL_EVTSEL				0x14</span>
<span class="cp">#define VPSSBL_MEMCTRL				0x18</span>
<span class="cp">#define VPSSBL_CCDCMUX				0x1C</span>

<span class="cm">/* DM365 ISP5 system configuration */</span>
<span class="cp">#define ISP5_PID				0x0</span>
<span class="cp">#define ISP5_PCCR				0x4</span>
<span class="cp">#define ISP5_BCR				0x8</span>
<span class="cp">#define ISP5_INTSTAT				0xC</span>
<span class="cp">#define ISP5_INTSEL1				0x10</span>
<span class="cp">#define ISP5_INTSEL2				0x14</span>
<span class="cp">#define ISP5_INTSEL3				0x18</span>
<span class="cp">#define ISP5_EVTSEL				0x1c</span>
<span class="cp">#define ISP5_CCDCMUX				0x20</span>

<span class="cm">/* VPBE On-Screen Display Subsystem Registers (OSD) */</span>
<span class="cp">#define OSD_MODE				0x00</span>
<span class="cp">#define OSD_VIDWINMD				0x04</span>
<span class="cp">#define OSD_OSDWIN0MD				0x08</span>
<span class="cp">#define OSD_OSDWIN1MD				0x0C</span>
<span class="cp">#define OSD_OSDATRMD				0x0C</span>
<span class="cp">#define OSD_RECTCUR				0x10</span>
<span class="cp">#define OSD_VIDWIN0OFST				0x18</span>
<span class="cp">#define OSD_VIDWIN1OFST				0x1C</span>
<span class="cp">#define OSD_OSDWIN0OFST				0x20</span>
<span class="cp">#define OSD_OSDWIN1OFST				0x24</span>
<span class="cp">#define OSD_VIDWINADH				0x28</span>
<span class="cp">#define OSD_VIDWIN0ADL				0x2C</span>
<span class="cp">#define OSD_VIDWIN0ADR				0x2C</span>
<span class="cp">#define OSD_VIDWIN1ADL				0x30</span>
<span class="cp">#define OSD_VIDWIN1ADR				0x30</span>
<span class="cp">#define OSD_OSDWINADH				0x34</span>
<span class="cp">#define OSD_OSDWIN0ADL				0x38</span>
<span class="cp">#define OSD_OSDWIN0ADR				0x38</span>
<span class="cp">#define OSD_OSDWIN1ADL				0x3C</span>
<span class="cp">#define OSD_OSDWIN1ADR				0x3C</span>
<span class="cp">#define OSD_BASEPX				0x40</span>
<span class="cp">#define OSD_BASEPY				0x44</span>
<span class="cp">#define OSD_VIDWIN0XP				0x48</span>
<span class="cp">#define OSD_VIDWIN0YP				0x4C</span>
<span class="cp">#define OSD_VIDWIN0XL				0x50</span>
<span class="cp">#define OSD_VIDWIN0YL				0x54</span>
<span class="cp">#define OSD_VIDWIN1XP				0x58</span>
<span class="cp">#define OSD_VIDWIN1YP				0x5C</span>
<span class="cp">#define OSD_VIDWIN1XL				0x60</span>
<span class="cp">#define OSD_VIDWIN1YL				0x64</span>
<span class="cp">#define OSD_OSDWIN0XP				0x68</span>
<span class="cp">#define OSD_OSDWIN0YP				0x6C</span>
<span class="cp">#define OSD_OSDWIN0XL				0x70</span>
<span class="cp">#define OSD_OSDWIN0YL				0x74</span>
<span class="cp">#define OSD_OSDWIN1XP				0x78</span>
<span class="cp">#define OSD_OSDWIN1YP				0x7C</span>
<span class="cp">#define OSD_OSDWIN1XL				0x80</span>
<span class="cp">#define OSD_OSDWIN1YL				0x84</span>
<span class="cp">#define OSD_CURXP				0x88</span>
<span class="cp">#define OSD_CURYP				0x8C</span>
<span class="cp">#define OSD_CURXL				0x90</span>
<span class="cp">#define OSD_CURYL				0x94</span>
<span class="cp">#define OSD_W0BMP01				0xA0</span>
<span class="cp">#define OSD_W0BMP23				0xA4</span>
<span class="cp">#define OSD_W0BMP45				0xA8</span>
<span class="cp">#define OSD_W0BMP67				0xAC</span>
<span class="cp">#define OSD_W0BMP89				0xB0</span>
<span class="cp">#define OSD_W0BMPAB				0xB4</span>
<span class="cp">#define OSD_W0BMPCD				0xB8</span>
<span class="cp">#define OSD_W0BMPEF				0xBC</span>
<span class="cp">#define OSD_W1BMP01				0xC0</span>
<span class="cp">#define OSD_W1BMP23				0xC4</span>
<span class="cp">#define OSD_W1BMP45				0xC8</span>
<span class="cp">#define OSD_W1BMP67				0xCC</span>
<span class="cp">#define OSD_W1BMP89				0xD0</span>
<span class="cp">#define OSD_W1BMPAB				0xD4</span>
<span class="cp">#define OSD_W1BMPCD				0xD8</span>
<span class="cp">#define OSD_W1BMPEF				0xDC</span>
<span class="cp">#define OSD_VBNDRY				0xE0</span>
<span class="cp">#define OSD_EXTMODE				0xE4</span>
<span class="cp">#define OSD_MISCCTL				0xE8</span>
<span class="cp">#define OSD_CLUTRAMYCB				0xEC</span>
<span class="cp">#define OSD_CLUTRAMCR				0xF0</span>
<span class="cp">#define OSD_TRANSPVAL				0xF4</span>
<span class="cp">#define OSD_TRANSPVALL				0xF4</span>
<span class="cp">#define OSD_TRANSPVALU				0xF8</span>
<span class="cp">#define OSD_TRANSPBMPIDX			0xFC</span>
<span class="cp">#define OSD_PPVWIN0ADR				0xFC</span>

<span class="cm">/* bit definitions */</span>
<span class="cp">#define VPBE_PCR_VENC_DIV			(1 &lt;&lt; 1)</span>
<span class="cp">#define VPBE_PCR_CLK_OFF			(1 &lt;&lt; 0)</span>

<span class="cp">#define VPSSBL_INTSTAT_HSSIINT			(1 &lt;&lt; 14)</span>
<span class="cp">#define VPSSBL_INTSTAT_CFALDINT			(1 &lt;&lt; 13)</span>
<span class="cp">#define VPSSBL_INTSTAT_IPIPE_INT5		(1 &lt;&lt; 12)</span>
<span class="cp">#define VPSSBL_INTSTAT_IPIPE_INT4		(1 &lt;&lt; 11)</span>
<span class="cp">#define VPSSBL_INTSTAT_IPIPE_INT3		(1 &lt;&lt; 10)</span>
<span class="cp">#define VPSSBL_INTSTAT_IPIPE_INT2		(1 &lt;&lt; 9)</span>
<span class="cp">#define VPSSBL_INTSTAT_IPIPE_INT1		(1 &lt;&lt; 8)</span>
<span class="cp">#define VPSSBL_INTSTAT_IPIPE_INT0		(1 &lt;&lt; 7)</span>
<span class="cp">#define VPSSBL_INTSTAT_IPIPEIFINT		(1 &lt;&lt; 6)</span>
<span class="cp">#define VPSSBL_INTSTAT_OSDINT			(1 &lt;&lt; 5)</span>
<span class="cp">#define VPSSBL_INTSTAT_VENCINT			(1 &lt;&lt; 4)</span>
<span class="cp">#define VPSSBL_INTSTAT_H3AINT			(1 &lt;&lt; 3)</span>
<span class="cp">#define VPSSBL_INTSTAT_CCDC_VDINT2		(1 &lt;&lt; 2)</span>
<span class="cp">#define VPSSBL_INTSTAT_CCDC_VDINT1		(1 &lt;&lt; 1)</span>
<span class="cp">#define VPSSBL_INTSTAT_CCDC_VDINT0		(1 &lt;&lt; 0)</span>

<span class="cm">/* DM365 ISP5 bit definitions */</span>
<span class="cp">#define ISP5_INTSTAT_VENCINT			(1 &lt;&lt; 21)</span>
<span class="cp">#define ISP5_INTSTAT_OSDINT			(1 &lt;&lt; 20)</span>

<span class="cm">/* VMOD TVTYP options for HDMD=0 */</span>
<span class="cp">#define SDTV_NTSC				0</span>
<span class="cp">#define SDTV_PAL				1</span>
<span class="cm">/* VMOD TVTYP options for HDMD=1 */</span>
<span class="cp">#define HDTV_525P				0</span>
<span class="cp">#define HDTV_625P				1</span>
<span class="cp">#define HDTV_1080I				2</span>
<span class="cp">#define HDTV_720P				3</span>

<span class="cp">#define OSD_MODE_CS				(1 &lt;&lt; 15)</span>
<span class="cp">#define OSD_MODE_OVRSZ				(1 &lt;&lt; 14)</span>
<span class="cp">#define OSD_MODE_OHRSZ				(1 &lt;&lt; 13)</span>
<span class="cp">#define OSD_MODE_EF				(1 &lt;&lt; 12)</span>
<span class="cp">#define OSD_MODE_VVRSZ				(1 &lt;&lt; 11)</span>
<span class="cp">#define OSD_MODE_VHRSZ				(1 &lt;&lt; 10)</span>
<span class="cp">#define OSD_MODE_FSINV				(1 &lt;&lt; 9)</span>
<span class="cp">#define OSD_MODE_BCLUT				(1 &lt;&lt; 8)</span>
<span class="cp">#define OSD_MODE_CABG_SHIFT			0</span>
<span class="cp">#define OSD_MODE_CABG				(0xff &lt;&lt; 0)</span>

<span class="cp">#define OSD_VIDWINMD_VFINV			(1 &lt;&lt; 15)</span>
<span class="cp">#define OSD_VIDWINMD_V1EFC			(1 &lt;&lt; 14)</span>
<span class="cp">#define OSD_VIDWINMD_VHZ1_SHIFT			12</span>
<span class="cp">#define OSD_VIDWINMD_VHZ1			(3 &lt;&lt; 12)</span>
<span class="cp">#define OSD_VIDWINMD_VVZ1_SHIFT			10</span>
<span class="cp">#define OSD_VIDWINMD_VVZ1			(3 &lt;&lt; 10)</span>
<span class="cp">#define OSD_VIDWINMD_VFF1			(1 &lt;&lt; 9)</span>
<span class="cp">#define OSD_VIDWINMD_ACT1			(1 &lt;&lt; 8)</span>
<span class="cp">#define OSD_VIDWINMD_V0EFC			(1 &lt;&lt; 6)</span>
<span class="cp">#define OSD_VIDWINMD_VHZ0_SHIFT			4</span>
<span class="cp">#define OSD_VIDWINMD_VHZ0			(3 &lt;&lt; 4)</span>
<span class="cp">#define OSD_VIDWINMD_VVZ0_SHIFT			2</span>
<span class="cp">#define OSD_VIDWINMD_VVZ0			(3 &lt;&lt; 2)</span>
<span class="cp">#define OSD_VIDWINMD_VFF0			(1 &lt;&lt; 1)</span>
<span class="cp">#define OSD_VIDWINMD_ACT0			(1 &lt;&lt; 0)</span>

<span class="cp">#define OSD_OSDWIN0MD_ATN0E			(1 &lt;&lt; 14)</span>
<span class="cp">#define OSD_OSDWIN0MD_RGB0E			(1 &lt;&lt; 13)</span>
<span class="cp">#define OSD_OSDWIN0MD_BMP0MD_SHIFT		13</span>
<span class="cp">#define OSD_OSDWIN0MD_BMP0MD			(3 &lt;&lt; 13)</span>
<span class="cp">#define OSD_OSDWIN0MD_CLUTS0			(1 &lt;&lt; 12)</span>
<span class="cp">#define OSD_OSDWIN0MD_OHZ0_SHIFT		10</span>
<span class="cp">#define OSD_OSDWIN0MD_OHZ0			(3 &lt;&lt; 10)</span>
<span class="cp">#define OSD_OSDWIN0MD_OVZ0_SHIFT		8</span>
<span class="cp">#define OSD_OSDWIN0MD_OVZ0			(3 &lt;&lt; 8)</span>
<span class="cp">#define OSD_OSDWIN0MD_BMW0_SHIFT		6</span>
<span class="cp">#define OSD_OSDWIN0MD_BMW0			(3 &lt;&lt; 6)</span>
<span class="cp">#define OSD_OSDWIN0MD_BLND0_SHIFT		3</span>
<span class="cp">#define OSD_OSDWIN0MD_BLND0			(7 &lt;&lt; 3)</span>
<span class="cp">#define OSD_OSDWIN0MD_TE0			(1 &lt;&lt; 2)</span>
<span class="cp">#define OSD_OSDWIN0MD_OFF0			(1 &lt;&lt; 1)</span>
<span class="cp">#define OSD_OSDWIN0MD_OACT0			(1 &lt;&lt; 0)</span>

<span class="cp">#define OSD_OSDWIN1MD_OASW			(1 &lt;&lt; 15)</span>
<span class="cp">#define OSD_OSDWIN1MD_ATN1E			(1 &lt;&lt; 14)</span>
<span class="cp">#define OSD_OSDWIN1MD_RGB1E			(1 &lt;&lt; 13)</span>
<span class="cp">#define OSD_OSDWIN1MD_BMP1MD_SHIFT		13</span>
<span class="cp">#define OSD_OSDWIN1MD_BMP1MD			(3 &lt;&lt; 13)</span>
<span class="cp">#define OSD_OSDWIN1MD_CLUTS1			(1 &lt;&lt; 12)</span>
<span class="cp">#define OSD_OSDWIN1MD_OHZ1_SHIFT		10</span>
<span class="cp">#define OSD_OSDWIN1MD_OHZ1			(3 &lt;&lt; 10)</span>
<span class="cp">#define OSD_OSDWIN1MD_OVZ1_SHIFT		8</span>
<span class="cp">#define OSD_OSDWIN1MD_OVZ1			(3 &lt;&lt; 8)</span>
<span class="cp">#define OSD_OSDWIN1MD_BMW1_SHIFT		6</span>
<span class="cp">#define OSD_OSDWIN1MD_BMW1			(3 &lt;&lt; 6)</span>
<span class="cp">#define OSD_OSDWIN1MD_BLND1_SHIFT		3</span>
<span class="cp">#define OSD_OSDWIN1MD_BLND1			(7 &lt;&lt; 3)</span>
<span class="cp">#define OSD_OSDWIN1MD_TE1			(1 &lt;&lt; 2)</span>
<span class="cp">#define OSD_OSDWIN1MD_OFF1			(1 &lt;&lt; 1)</span>
<span class="cp">#define OSD_OSDWIN1MD_OACT1			(1 &lt;&lt; 0)</span>

<span class="cp">#define OSD_OSDATRMD_OASW			(1 &lt;&lt; 15)</span>
<span class="cp">#define OSD_OSDATRMD_OHZA_SHIFT			10</span>
<span class="cp">#define OSD_OSDATRMD_OHZA			(3 &lt;&lt; 10)</span>
<span class="cp">#define OSD_OSDATRMD_OVZA_SHIFT			8</span>
<span class="cp">#define OSD_OSDATRMD_OVZA			(3 &lt;&lt; 8)</span>
<span class="cp">#define OSD_OSDATRMD_BLNKINT_SHIFT		6</span>
<span class="cp">#define OSD_OSDATRMD_BLNKINT			(3 &lt;&lt; 6)</span>
<span class="cp">#define OSD_OSDATRMD_OFFA			(1 &lt;&lt; 1)</span>
<span class="cp">#define OSD_OSDATRMD_BLNK			(1 &lt;&lt; 0)</span>

<span class="cp">#define OSD_RECTCUR_RCAD_SHIFT			8</span>
<span class="cp">#define OSD_RECTCUR_RCAD			(0xff &lt;&lt; 8)</span>
<span class="cp">#define OSD_RECTCUR_CLUTSR			(1 &lt;&lt; 7)</span>
<span class="cp">#define OSD_RECTCUR_RCHW_SHIFT			4</span>
<span class="cp">#define OSD_RECTCUR_RCHW			(7 &lt;&lt; 4)</span>
<span class="cp">#define OSD_RECTCUR_RCVW_SHIFT			1</span>
<span class="cp">#define OSD_RECTCUR_RCVW			(7 &lt;&lt; 1)</span>
<span class="cp">#define OSD_RECTCUR_RCACT			(1 &lt;&lt; 0)</span>

<span class="cp">#define OSD_VIDWIN0OFST_V0LO			(0x1ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_VIDWIN1OFST_V1LO			(0x1ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_OSDWIN0OFST_O0LO			(0x1ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_OSDWIN1OFST_O1LO			(0x1ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_WINOFST_AH_SHIFT			9</span>

<span class="cp">#define OSD_VIDWIN0OFST_V0AH			(0xf &lt;&lt; 9)</span>
<span class="cp">#define OSD_VIDWIN1OFST_V1AH			(0xf &lt;&lt; 9)</span>
<span class="cp">#define OSD_OSDWIN0OFST_O0AH			(0xf &lt;&lt; 9)</span>
<span class="cp">#define OSD_OSDWIN1OFST_O1AH			(0xf &lt;&lt; 9)</span>

<span class="cp">#define OSD_VIDWINADH_V1AH_SHIFT		8</span>
<span class="cp">#define OSD_VIDWINADH_V1AH			(0x7f &lt;&lt; 8)</span>
<span class="cp">#define OSD_VIDWINADH_V0AH_SHIFT		0</span>
<span class="cp">#define OSD_VIDWINADH_V0AH			(0x7f &lt;&lt; 0)</span>

<span class="cp">#define OSD_VIDWIN0ADL_V0AL			(0xffff &lt;&lt; 0)</span>

<span class="cp">#define OSD_VIDWIN1ADL_V1AL			(0xffff &lt;&lt; 0)</span>

<span class="cp">#define OSD_OSDWINADH_O1AH_SHIFT		8</span>
<span class="cp">#define OSD_OSDWINADH_O1AH			(0x7f &lt;&lt; 8)</span>
<span class="cp">#define OSD_OSDWINADH_O0AH_SHIFT		0</span>
<span class="cp">#define OSD_OSDWINADH_O0AH			(0x7f &lt;&lt; 0)</span>

<span class="cp">#define OSD_OSDWIN0ADL_O0AL			(0xffff &lt;&lt; 0)</span>

<span class="cp">#define OSD_OSDWIN1ADL_O1AL			(0xffff &lt;&lt; 0)</span>

<span class="cp">#define OSD_BASEPX_BPX				(0x3ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_BASEPY_BPY				(0x1ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_VIDWIN0XP_V0X			(0x7ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_VIDWIN0YP_V0Y			(0x7ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_VIDWIN0XL_V0W			(0x7ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_VIDWIN0YL_V0H			(0x7ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_VIDWIN1XP_V1X			(0x7ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_VIDWIN1YP_V1Y			(0x7ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_VIDWIN1XL_V1W			(0x7ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_VIDWIN1YL_V1H			(0x7ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_OSDWIN0XP_W0X			(0x7ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_OSDWIN0YP_W0Y			(0x7ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_OSDWIN0XL_W0W			(0x7ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_OSDWIN0YL_W0H			(0x7ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_OSDWIN1XP_W1X			(0x7ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_OSDWIN1YP_W1Y			(0x7ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_OSDWIN1XL_W1W			(0x7ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_OSDWIN1YL_W1H			(0x7ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_CURXP_RCSX				(0x7ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_CURYP_RCSY				(0x7ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_CURXL_RCSW				(0x7ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_CURYL_RCSH				(0x7ff &lt;&lt; 0)</span>

<span class="cp">#define OSD_EXTMODE_EXPMDSEL			(1 &lt;&lt; 15)</span>
<span class="cp">#define OSD_EXTMODE_SCRNHEXP_SHIFT		13</span>
<span class="cp">#define OSD_EXTMODE_SCRNHEXP			(3 &lt;&lt; 13)</span>
<span class="cp">#define OSD_EXTMODE_SCRNVEXP			(1 &lt;&lt; 12)</span>
<span class="cp">#define OSD_EXTMODE_OSD1BLDCHR			(1 &lt;&lt; 11)</span>
<span class="cp">#define OSD_EXTMODE_OSD0BLDCHR			(1 &lt;&lt; 10)</span>
<span class="cp">#define OSD_EXTMODE_ATNOSD1EN			(1 &lt;&lt; 9)</span>
<span class="cp">#define OSD_EXTMODE_ATNOSD0EN			(1 &lt;&lt; 8)</span>
<span class="cp">#define OSD_EXTMODE_OSDHRSZ15			(1 &lt;&lt; 7)</span>
<span class="cp">#define OSD_EXTMODE_VIDHRSZ15			(1 &lt;&lt; 6)</span>
<span class="cp">#define OSD_EXTMODE_ZMFILV1HEN			(1 &lt;&lt; 5)</span>
<span class="cp">#define OSD_EXTMODE_ZMFILV1VEN			(1 &lt;&lt; 4)</span>
<span class="cp">#define OSD_EXTMODE_ZMFILV0HEN			(1 &lt;&lt; 3)</span>
<span class="cp">#define OSD_EXTMODE_ZMFILV0VEN			(1 &lt;&lt; 2)</span>
<span class="cp">#define OSD_EXTMODE_EXPFILHEN			(1 &lt;&lt; 1)</span>
<span class="cp">#define OSD_EXTMODE_EXPFILVEN			(1 &lt;&lt; 0)</span>

<span class="cp">#define OSD_MISCCTL_BLDSEL			(1 &lt;&lt; 15)</span>
<span class="cp">#define OSD_MISCCTL_S420D			(1 &lt;&lt; 14)</span>
<span class="cp">#define OSD_MISCCTL_BMAPT			(1 &lt;&lt; 13)</span>
<span class="cp">#define OSD_MISCCTL_DM365M			(1 &lt;&lt; 12)</span>
<span class="cp">#define OSD_MISCCTL_RGBEN			(1 &lt;&lt; 7)</span>
<span class="cp">#define OSD_MISCCTL_RGBWIN			(1 &lt;&lt; 6)</span>
<span class="cp">#define OSD_MISCCTL_DMANG			(1 &lt;&lt; 6)</span>
<span class="cp">#define OSD_MISCCTL_TMON			(1 &lt;&lt; 5)</span>
<span class="cp">#define OSD_MISCCTL_RSEL			(1 &lt;&lt; 4)</span>
<span class="cp">#define OSD_MISCCTL_CPBSY			(1 &lt;&lt; 3)</span>
<span class="cp">#define OSD_MISCCTL_PPSW			(1 &lt;&lt; 2)</span>
<span class="cp">#define OSD_MISCCTL_PPRV			(1 &lt;&lt; 1)</span>

<span class="cp">#define OSD_CLUTRAMYCB_Y_SHIFT			8</span>
<span class="cp">#define OSD_CLUTRAMYCB_Y			(0xff &lt;&lt; 8)</span>
<span class="cp">#define OSD_CLUTRAMYCB_CB_SHIFT			0</span>
<span class="cp">#define OSD_CLUTRAMYCB_CB			(0xff &lt;&lt; 0)</span>

<span class="cp">#define OSD_CLUTRAMCR_CR_SHIFT			8</span>
<span class="cp">#define OSD_CLUTRAMCR_CR			(0xff &lt;&lt; 8)</span>
<span class="cp">#define OSD_CLUTRAMCR_CADDR_SHIFT		0</span>
<span class="cp">#define OSD_CLUTRAMCR_CADDR			(0xff &lt;&lt; 0)</span>

<span class="cp">#define OSD_TRANSPVAL_RGBTRANS			(0xffff &lt;&lt; 0)</span>

<span class="cp">#define OSD_TRANSPVALL_RGBL			(0xffff &lt;&lt; 0)</span>

<span class="cp">#define OSD_TRANSPVALU_Y_SHIFT			8</span>
<span class="cp">#define OSD_TRANSPVALU_Y			(0xff &lt;&lt; 8)</span>
<span class="cp">#define OSD_TRANSPVALU_RGBU_SHIFT		0</span>
<span class="cp">#define OSD_TRANSPVALU_RGBU			(0xff &lt;&lt; 0)</span>

<span class="cp">#define OSD_TRANSPBMPIDX_BMP1_SHIFT		8</span>
<span class="cp">#define OSD_TRANSPBMPIDX_BMP1			(0xff &lt;&lt; 8)</span>
<span class="cp">#define OSD_TRANSPBMPIDX_BMP0_SHIFT		0</span>
<span class="cp">#define OSD_TRANSPBMPIDX_BMP0			0xff</span>

<span class="cp">#endif				</span><span class="cm">/* _DAVINCI_VPBE_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
