{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620025992851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620025992856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 03 09:13:12 2021 " "Processing started: Mon May 03 09:13:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620025992856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620025992856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_16X2 -c LCD_16X2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_16X2 -c LCD_16X2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620025992856 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620025993154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620025993154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfsubtractor.vhd 3 1 " "Found 3 design units, including 1 entities, in source file halfsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfsubtractor-main " "Found design unit 1: halfsubtractor-main" {  } { { "halfsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/halfsubtractor.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001747 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 halfsubtractor_package " "Found design unit 2: halfsubtractor_package" {  } { { "halfsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/halfsubtractor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001747 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfsubtractor " "Found entity 1: halfsubtractor" {  } { { "halfsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/halfsubtractor.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026001747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsubtractor.vhd 3 1 " "Found 3 design units, including 1 entities, in source file fullsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullsubtractor-main " "Found design unit 1: fullsubtractor-main" {  } { { "fullsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/fullsubtractor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001748 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fullsubtractor_package " "Found design unit 2: fullsubtractor_package" {  } { { "fullsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/fullsubtractor.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001748 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullsubtractor " "Found entity 1: fullsubtractor" {  } { { "fullsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/fullsubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026001748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-main " "Found design unit 1: halfadder-main" {  } { { "halfadder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/halfadder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001750 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 halfadder_package " "Found design unit 2: halfadder_package" {  } { { "halfadder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/halfadder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001750 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "halfadder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/halfadder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026001750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-main " "Found design unit 1: fulladder-main" {  } { { "fulladder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/fulladder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001752 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fulladder_package " "Found design unit 2: fulladder_package" {  } { { "fulladder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/fulladder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001752 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026001752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 3 1 " "Found 3 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-main " "Found design unit 1: alu-main" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001754 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu_package " "Found design unit 2: alu_package" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001754 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026001754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 3 1 " "Found 3 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behavioral " "Found design unit 1: clk_div-behavioral" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/clk_div.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clk_div_package " "Found design unit 2: clk_div_package" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/clk_div.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001755 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/clk_div.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026001755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytoascii.vhd 3 1 " "Found 3 design units, including 1 entities, in source file keytoascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyToASCII-arch " "Found design unit 1: KeyToASCII-arch" {  } { { "KeyToASCII.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/KeyToASCII.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001756 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 KeyToASCII_package " "Found design unit 2: KeyToASCII_package" {  } { { "KeyToASCII.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/KeyToASCII.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001756 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyToASCII " "Found entity 1: KeyToASCII" {  } { { "KeyToASCII.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/KeyToASCII.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026001756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd16x2_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd16x2_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd16x2_ctrl-rtl " "Found design unit 1: lcd16x2_ctrl-rtl" {  } { { "lcd16x2_ctrl.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/lcd16x2_ctrl.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001758 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd16x2_ctrl " "Found entity 1: lcd16x2_ctrl" {  } { { "lcd16x2_ctrl.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/lcd16x2_ctrl.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026001758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcu_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calcu_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calcu_main-behavior " "Found design unit 1: calcu_main-behavior" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001760 ""} { "Info" "ISGN_ENTITY_NAME" "1 calcu_main " "Found entity 1: calcu_main" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026001760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_in.vhd 3 1 " "Found 3 design units, including 1 entities, in source file keyboard_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_in-arch " "Found design unit 1: keyboard_in-arch" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001762 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 keyboard_in_package " "Found design unit 2: keyboard_in_package" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001762 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_in " "Found entity 1: keyboard_in" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026001762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4b.vhd 3 1 " "Found 3 design units, including 1 entities, in source file adder4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4b-main " "Found design unit 1: adder4b-main" {  } { { "adder4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/adder4b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001764 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder4b_package " "Found design unit 2: adder4b_package" {  } { { "adder4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/adder4b.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001764 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4b " "Found entity 1: adder4b" {  } { { "adder4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/adder4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026001764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor4b.vhd 3 1 " "Found 3 design units, including 1 entities, in source file subtractor4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor4b-main " "Found design unit 1: subtractor4b-main" {  } { { "subtractor4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/subtractor4b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001765 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 subtractor4b_package " "Found design unit 2: subtractor4b_package" {  } { { "subtractor4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/subtractor4b.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001765 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor4b " "Found entity 1: subtractor4b" {  } { { "subtractor4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/subtractor4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026001765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier4b.vhd 3 1 " "Found 3 design units, including 1 entities, in source file multiplier4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier4b-main " "Found design unit 1: multiplier4b-main" {  } { { "multiplier4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/multiplier4b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001767 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 multiplier4b_package " "Found design unit 2: multiplier4b_package" {  } { { "multiplier4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/multiplier4b.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001767 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier4b " "Found entity 1: multiplier4b" {  } { { "multiplier4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/multiplier4b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026001767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator4b.vhd 3 1 " "Found 3 design units, including 1 entities, in source file comparator4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator4b-main " "Found design unit 1: comparator4b-main" {  } { { "comparator4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/comparator4b.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001769 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 comparator4b_package " "Found design unit 2: comparator4b_package" {  } { { "comparator4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/comparator4b.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001769 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator4b " "Found entity 1: comparator4b" {  } { { "comparator4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/comparator4b.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026001769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcu_main_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calcu_main_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calcu_main_tb-behavior_tb " "Found design unit 1: calcu_main_tb-behavior_tb" {  } { { "calcu_main_tb.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001770 ""} { "Info" "ISGN_ENTITY_NAME" "1 calcu_main_tb " "Found entity 1: calcu_main_tb" {  } { { "calcu_main_tb.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620026001770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026001770 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calcu_main " "Elaborating entity \"calcu_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620026002047 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "beep calcu_main.vhd(23) " "VHDL Signal Declaration warning at calcu_main.vhd(23): used explicit default value for signal \"beep\" because signal was never assigned a value" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620026002112 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operador calcu_main.vhd(119) " "VHDL Process Statement warning at calcu_main.vhd(119): signal \"operador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002130 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operador calcu_main.vhd(136) " "VHDL Process Statement warning at calcu_main.vhd(136): signal \"operador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002132 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato1 calcu_main.vhd(229) " "VHDL Process Statement warning at calcu_main.vhd(229): signal \"dato1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002134 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato2 calcu_main.vhd(239) " "VHDL Process Statement warning at calcu_main.vhd(239): signal \"dato2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002134 "|calcu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "case4 calcu_main.vhd(114) " "VHDL Process Statement warning at calcu_main.vhd(114): inferring latch(es) for signal or variable \"case4\", which holds its previous value in one or more paths through the process" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620026002140 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset calcu_main.vhd(250) " "VHDL Process Statement warning at calcu_main.vhd(250): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002141 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(263) " "VHDL Process Statement warning at calcu_main.vhd(263): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002141 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(265) " "VHDL Process Statement warning at calcu_main.vhd(265): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002142 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(302) " "VHDL Process Statement warning at calcu_main.vhd(302): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002142 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line1 calcu_main.vhd(304) " "VHDL Process Statement warning at calcu_main.vhd(304): signal \"line1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002142 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line2 calcu_main.vhd(305) " "VHDL Process Statement warning at calcu_main.vhd(305): signal \"line2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002142 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(313) " "VHDL Process Statement warning at calcu_main.vhd(313): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002145 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato1 calcu_main.vhd(313) " "VHDL Process Statement warning at calcu_main.vhd(313): signal \"dato1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002145 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(315) " "VHDL Process Statement warning at calcu_main.vhd(315): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002145 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato1 calcu_main.vhd(337) " "VHDL Process Statement warning at calcu_main.vhd(337): signal \"dato1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002145 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(352) " "VHDL Process Statement warning at calcu_main.vhd(352): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002145 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line1 calcu_main.vhd(354) " "VHDL Process Statement warning at calcu_main.vhd(354): signal \"line1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002145 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line2 calcu_main.vhd(355) " "VHDL Process Statement warning at calcu_main.vhd(355): signal \"line2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002146 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(363) " "VHDL Process Statement warning at calcu_main.vhd(363): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002147 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operador calcu_main.vhd(363) " "VHDL Process Statement warning at calcu_main.vhd(363): signal \"operador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002147 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(365) " "VHDL Process Statement warning at calcu_main.vhd(365): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002147 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato1 calcu_main.vhd(387) " "VHDL Process Statement warning at calcu_main.vhd(387): signal \"dato1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002148 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operador calcu_main.vhd(389) " "VHDL Process Statement warning at calcu_main.vhd(389): signal \"operador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 389 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002148 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(402) " "VHDL Process Statement warning at calcu_main.vhd(402): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 402 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002148 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line1 calcu_main.vhd(405) " "VHDL Process Statement warning at calcu_main.vhd(405): signal \"line1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 405 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002148 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line2 calcu_main.vhd(406) " "VHDL Process Statement warning at calcu_main.vhd(406): signal \"line2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002148 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(413) " "VHDL Process Statement warning at calcu_main.vhd(413): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002149 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato2 calcu_main.vhd(413) " "VHDL Process Statement warning at calcu_main.vhd(413): signal \"dato2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002149 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato1 calcu_main.vhd(436) " "VHDL Process Statement warning at calcu_main.vhd(436): signal \"dato1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002149 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operador calcu_main.vhd(438) " "VHDL Process Statement warning at calcu_main.vhd(438): signal \"operador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002149 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato2 calcu_main.vhd(440) " "VHDL Process Statement warning at calcu_main.vhd(440): signal \"dato2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002150 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decenas calcu_main.vhd(443) " "VHDL Process Statement warning at calcu_main.vhd(443): signal \"decenas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002150 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "unidades calcu_main.vhd(444) " "VHDL Process Statement warning at calcu_main.vhd(444): signal \"unidades\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 444 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002150 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "case4 calcu_main.vhd(445) " "VHDL Process Statement warning at calcu_main.vhd(445): signal \"case4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002150 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line1 calcu_main.vhd(454) " "VHDL Process Statement warning at calcu_main.vhd(454): signal \"line1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 454 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002150 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line2 calcu_main.vhd(455) " "VHDL Process Statement warning at calcu_main.vhd(455): signal \"line2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002150 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(495) " "VHDL Process Statement warning at calcu_main.vhd(495): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 495 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002151 "|calcu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dato1 calcu_main.vhd(258) " "VHDL Process Statement warning at calcu_main.vhd(258): inferring latch(es) for signal or variable \"dato1\", which holds its previous value in one or more paths through the process" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620026002153 "|calcu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "line1 calcu_main.vhd(258) " "VHDL Process Statement warning at calcu_main.vhd(258): inferring latch(es) for signal or variable \"line1\", which holds its previous value in one or more paths through the process" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620026002153 "|calcu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "line2 calcu_main.vhd(258) " "VHDL Process Statement warning at calcu_main.vhd(258): inferring latch(es) for signal or variable \"line2\", which holds its previous value in one or more paths through the process" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620026002154 "|calcu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "line1_buffer calcu_main.vhd(258) " "VHDL Process Statement warning at calcu_main.vhd(258): inferring latch(es) for signal or variable \"line1_buffer\", which holds its previous value in one or more paths through the process" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620026002154 "|calcu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "line2_buffer calcu_main.vhd(258) " "VHDL Process Statement warning at calcu_main.vhd(258): inferring latch(es) for signal or variable \"line2_buffer\", which holds its previous value in one or more paths through the process" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620026002154 "|calcu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "operador calcu_main.vhd(258) " "VHDL Process Statement warning at calcu_main.vhd(258): inferring latch(es) for signal or variable \"operador\", which holds its previous value in one or more paths through the process" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620026002155 "|calcu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dato2 calcu_main.vhd(258) " "VHDL Process Statement warning at calcu_main.vhd(258): inferring latch(es) for signal or variable \"dato2\", which holds its previous value in one or more paths through the process" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620026002155 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset calcu_main.vhd(505) " "VHDL Process Statement warning at calcu_main.vhd(505): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 505 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002155 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solucion calcu_main.vhd(519) " "VHDL Process Statement warning at calcu_main.vhd(519): signal \"solucion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 519 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002155 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solucion calcu_main.vhd(528) " "VHDL Process Statement warning at calcu_main.vhd(528): signal \"solucion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 528 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002155 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solucion calcu_main.vhd(537) " "VHDL Process Statement warning at calcu_main.vhd(537): signal \"solucion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 537 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002155 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solucion calcu_main.vhd(546) " "VHDL Process Statement warning at calcu_main.vhd(546): signal \"solucion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 546 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002155 "|calcu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outdig calcu_main.vhd(513) " "VHDL Process Statement warning at calcu_main.vhd(513): inferring latch(es) for signal or variable \"outdig\", which holds its previous value in one or more paths through the process" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 513 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620026002155 "|calcu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outled calcu_main.vhd(513) " "VHDL Process Statement warning at calcu_main.vhd(513): inferring latch(es) for signal or variable \"outled\", which holds its previous value in one or more paths through the process" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 513 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620026002156 "|calcu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "othersled calcu_main.vhd(513) " "VHDL Process Statement warning at calcu_main.vhd(513): inferring latch(es) for signal or variable \"othersled\", which holds its previous value in one or more paths through the process" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 513 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620026002156 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "othersled\[0\] calcu_main.vhd(513) " "Inferred latch for \"othersled\[0\]\" at calcu_main.vhd(513)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002164 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "othersled\[1\] calcu_main.vhd(513) " "Inferred latch for \"othersled\[1\]\" at calcu_main.vhd(513)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002164 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "othersled\[2\] calcu_main.vhd(513) " "Inferred latch for \"othersled\[2\]\" at calcu_main.vhd(513)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002164 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "othersled\[3\] calcu_main.vhd(513) " "Inferred latch for \"othersled\[3\]\" at calcu_main.vhd(513)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002164 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "othersled\[4\] calcu_main.vhd(513) " "Inferred latch for \"othersled\[4\]\" at calcu_main.vhd(513)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002164 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "othersled\[5\] calcu_main.vhd(513) " "Inferred latch for \"othersled\[5\]\" at calcu_main.vhd(513)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002164 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outled\[0\] calcu_main.vhd(513) " "Inferred latch for \"outled\[0\]\" at calcu_main.vhd(513)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002164 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outled\[1\] calcu_main.vhd(513) " "Inferred latch for \"outled\[1\]\" at calcu_main.vhd(513)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002164 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdig\[0\] calcu_main.vhd(513) " "Inferred latch for \"outdig\[0\]\" at calcu_main.vhd(513)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002164 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdig\[1\] calcu_main.vhd(513) " "Inferred latch for \"outdig\[1\]\" at calcu_main.vhd(513)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002164 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdig\[2\] calcu_main.vhd(513) " "Inferred latch for \"outdig\[2\]\" at calcu_main.vhd(513)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002164 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outdig\[3\] calcu_main.vhd(513) " "Inferred latch for \"outdig\[3\]\" at calcu_main.vhd(513)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002165 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[0\] calcu_main.vhd(258) " "Inferred latch for \"dato2\[0\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002165 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[1\] calcu_main.vhd(258) " "Inferred latch for \"dato2\[1\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002165 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[2\] calcu_main.vhd(258) " "Inferred latch for \"dato2\[2\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002165 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[3\] calcu_main.vhd(258) " "Inferred latch for \"dato2\[3\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002165 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[4\] calcu_main.vhd(258) " "Inferred latch for \"dato2\[4\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002165 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[5\] calcu_main.vhd(258) " "Inferred latch for \"dato2\[5\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002165 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[6\] calcu_main.vhd(258) " "Inferred latch for \"dato2\[6\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002165 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[7\] calcu_main.vhd(258) " "Inferred latch for \"dato2\[7\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002165 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operador\[0\] calcu_main.vhd(258) " "Inferred latch for \"operador\[0\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002165 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operador\[1\] calcu_main.vhd(258) " "Inferred latch for \"operador\[1\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002165 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operador\[2\] calcu_main.vhd(258) " "Inferred latch for \"operador\[2\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002165 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operador\[3\] calcu_main.vhd(258) " "Inferred latch for \"operador\[3\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002165 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operador\[4\] calcu_main.vhd(258) " "Inferred latch for \"operador\[4\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002165 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operador\[5\] calcu_main.vhd(258) " "Inferred latch for \"operador\[5\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002165 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operador\[6\] calcu_main.vhd(258) " "Inferred latch for \"operador\[6\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002165 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operador\[7\] calcu_main.vhd(258) " "Inferred latch for \"operador\[7\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002165 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[0\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[0\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002165 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[1\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[1\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002166 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[2\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[2\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002166 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[3\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[3\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002166 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[4\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[4\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002166 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[5\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[5\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002166 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[6\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[6\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002166 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[7\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[7\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002166 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[8\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[8\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002166 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[9\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[9\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002166 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[10\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[10\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002166 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[11\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[11\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002166 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[12\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[12\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002166 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[13\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[13\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002166 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[14\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[14\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002166 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[15\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[15\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002166 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[16\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[16\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002166 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[17\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[17\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002167 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[18\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[18\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002167 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[19\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[19\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002167 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[20\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[20\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002167 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[21\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[21\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002167 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[22\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[22\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002167 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[23\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[23\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002167 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[24\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[24\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002167 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[25\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[25\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002167 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[26\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[26\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002167 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[27\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[27\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002167 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[28\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[28\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002167 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[29\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[29\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002167 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[30\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[30\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002167 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[31\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[31\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002168 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[32\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[32\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002168 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[33\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[33\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002168 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[34\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[34\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002168 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[35\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[35\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002168 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[36\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[36\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002168 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[37\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[37\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002168 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[38\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[38\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002168 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[39\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[39\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002168 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[40\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[40\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002168 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[41\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[41\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002168 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[42\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[42\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002168 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[43\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[43\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002168 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[44\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[44\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002168 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[45\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[45\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002169 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[46\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[46\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002169 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[47\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[47\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002169 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[48\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[48\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002169 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[49\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[49\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002169 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[50\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[50\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002169 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[51\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[51\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002169 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[52\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[52\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002169 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[53\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[53\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002169 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[54\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[54\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002169 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[55\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[55\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002169 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[56\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[56\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002169 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[57\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[57\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002169 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[58\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[58\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002170 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[59\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[59\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002170 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[60\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[60\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002170 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[61\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[61\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002170 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[62\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[62\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002170 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[63\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[63\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002170 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[64\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[64\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002170 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[65\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[65\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002170 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[66\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[66\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002170 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[67\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[67\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002170 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[68\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[68\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002170 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[69\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[69\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002170 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[70\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[70\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002170 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[71\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[71\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002170 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[72\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[72\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002170 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[73\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[73\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002171 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[74\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[74\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002171 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[75\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[75\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002171 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[76\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[76\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002171 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[77\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[77\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002171 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[78\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[78\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002171 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[79\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[79\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002171 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[80\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[80\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002171 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[81\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[81\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002171 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[82\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[82\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002171 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[83\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[83\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002171 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[84\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[84\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002171 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[85\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[85\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002171 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[86\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[86\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002171 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[87\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[87\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002171 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[88\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[88\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002171 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[89\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[89\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002172 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[90\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[90\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002172 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[91\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[91\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002172 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[92\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[92\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002172 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[93\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[93\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002172 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[94\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[94\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002172 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[95\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[95\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002172 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[96\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[96\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002172 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[97\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[97\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002172 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[98\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[98\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002172 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[99\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[99\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002172 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[100\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[100\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002172 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[101\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[101\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002172 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[102\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[102\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002172 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[103\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[103\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[104\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[104\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[105\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[105\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[106\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[106\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[107\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[107\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[108\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[108\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[109\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[109\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[110\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[110\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[111\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[111\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[112\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[112\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[113\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[113\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[114\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[114\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[115\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[115\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[116\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[116\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[117\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[117\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[118\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[118\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[119\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[119\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[120\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[120\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[121\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[121\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[122\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[122\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[123\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[123\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[124\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[124\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[125\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[125\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[126\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[126\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[127\] calcu_main.vhd(258) " "Inferred latch for \"line2_buffer\[127\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[0\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[0\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[1\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[1\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[2\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[2\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[3\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[3\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[4\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[4\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[5\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[5\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[6\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[6\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[7\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[7\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[8\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[8\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[9\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[9\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[10\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[10\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[11\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[11\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[12\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[12\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[13\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[13\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[14\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[14\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[15\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[15\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[16\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[16\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[17\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[17\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[18\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[18\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[19\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[19\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[20\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[20\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[21\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[21\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[22\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[22\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[23\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[23\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[24\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[24\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[25\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[25\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[26\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[26\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[27\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[27\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[28\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[28\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[29\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[29\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[30\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[30\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[31\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[31\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[32\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[32\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[33\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[33\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[34\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[34\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[35\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[35\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[36\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[36\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[37\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[37\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[38\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[38\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[39\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[39\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[40\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[40\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[41\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[41\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[42\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[42\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[43\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[43\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[44\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[44\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[45\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[45\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[46\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[46\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[47\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[47\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[48\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[48\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[49\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[49\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[50\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[50\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[51\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[51\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[52\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[52\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[53\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[53\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[54\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[54\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[55\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[55\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[56\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[56\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[57\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[57\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[58\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[58\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[59\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[59\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[60\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[60\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[61\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[61\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[62\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[62\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[63\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[63\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[64\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[64\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[65\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[65\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[66\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[66\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[67\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[67\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[68\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[68\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[69\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[69\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[70\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[70\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[71\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[71\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[72\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[72\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[73\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[73\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[74\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[74\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[75\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[75\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[76\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[76\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[77\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[77\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[78\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[78\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[79\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[79\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[80\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[80\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[81\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[81\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[82\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[82\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[83\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[83\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[84\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[84\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[85\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[85\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[86\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[86\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[87\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[87\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[88\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[88\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002181 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[89\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[89\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002181 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[90\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[90\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002181 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[91\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[91\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002181 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[92\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[92\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002181 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[93\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[93\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002181 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[94\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[94\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002181 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[95\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[95\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002181 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[96\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[96\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002181 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[97\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[97\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002181 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[98\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[98\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002181 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[99\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[99\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002181 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[100\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[100\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002181 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[101\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[101\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002181 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[102\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[102\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[103\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[103\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[104\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[104\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[105\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[105\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[106\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[106\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[107\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[107\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[108\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[108\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[109\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[109\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[110\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[110\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[111\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[111\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[112\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[112\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[113\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[113\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[114\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[114\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[115\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[115\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[116\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[116\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[117\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[117\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[118\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[118\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[119\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[119\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[120\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[120\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[121\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[121\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[122\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[122\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[123\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[123\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[124\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[124\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[125\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[125\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[126\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[126\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[127\] calcu_main.vhd(258) " "Inferred latch for \"line1_buffer\[127\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[0\] calcu_main.vhd(258) " "Inferred latch for \"line2\[0\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[1\] calcu_main.vhd(258) " "Inferred latch for \"line2\[1\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[2\] calcu_main.vhd(258) " "Inferred latch for \"line2\[2\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[3\] calcu_main.vhd(258) " "Inferred latch for \"line2\[3\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[4\] calcu_main.vhd(258) " "Inferred latch for \"line2\[4\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[5\] calcu_main.vhd(258) " "Inferred latch for \"line2\[5\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[6\] calcu_main.vhd(258) " "Inferred latch for \"line2\[6\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[7\] calcu_main.vhd(258) " "Inferred latch for \"line2\[7\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[8\] calcu_main.vhd(258) " "Inferred latch for \"line2\[8\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[9\] calcu_main.vhd(258) " "Inferred latch for \"line2\[9\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[10\] calcu_main.vhd(258) " "Inferred latch for \"line2\[10\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[11\] calcu_main.vhd(258) " "Inferred latch for \"line2\[11\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[12\] calcu_main.vhd(258) " "Inferred latch for \"line2\[12\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[13\] calcu_main.vhd(258) " "Inferred latch for \"line2\[13\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[14\] calcu_main.vhd(258) " "Inferred latch for \"line2\[14\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[15\] calcu_main.vhd(258) " "Inferred latch for \"line2\[15\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[16\] calcu_main.vhd(258) " "Inferred latch for \"line2\[16\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[17\] calcu_main.vhd(258) " "Inferred latch for \"line2\[17\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[18\] calcu_main.vhd(258) " "Inferred latch for \"line2\[18\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[19\] calcu_main.vhd(258) " "Inferred latch for \"line2\[19\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[20\] calcu_main.vhd(258) " "Inferred latch for \"line2\[20\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[21\] calcu_main.vhd(258) " "Inferred latch for \"line2\[21\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[22\] calcu_main.vhd(258) " "Inferred latch for \"line2\[22\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[23\] calcu_main.vhd(258) " "Inferred latch for \"line2\[23\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[24\] calcu_main.vhd(258) " "Inferred latch for \"line2\[24\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[25\] calcu_main.vhd(258) " "Inferred latch for \"line2\[25\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[26\] calcu_main.vhd(258) " "Inferred latch for \"line2\[26\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[27\] calcu_main.vhd(258) " "Inferred latch for \"line2\[27\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[28\] calcu_main.vhd(258) " "Inferred latch for \"line2\[28\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[29\] calcu_main.vhd(258) " "Inferred latch for \"line2\[29\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[30\] calcu_main.vhd(258) " "Inferred latch for \"line2\[30\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[31\] calcu_main.vhd(258) " "Inferred latch for \"line2\[31\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[32\] calcu_main.vhd(258) " "Inferred latch for \"line2\[32\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[33\] calcu_main.vhd(258) " "Inferred latch for \"line2\[33\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[34\] calcu_main.vhd(258) " "Inferred latch for \"line2\[34\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[35\] calcu_main.vhd(258) " "Inferred latch for \"line2\[35\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[36\] calcu_main.vhd(258) " "Inferred latch for \"line2\[36\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[37\] calcu_main.vhd(258) " "Inferred latch for \"line2\[37\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[38\] calcu_main.vhd(258) " "Inferred latch for \"line2\[38\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[39\] calcu_main.vhd(258) " "Inferred latch for \"line2\[39\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[40\] calcu_main.vhd(258) " "Inferred latch for \"line2\[40\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[41\] calcu_main.vhd(258) " "Inferred latch for \"line2\[41\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[42\] calcu_main.vhd(258) " "Inferred latch for \"line2\[42\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[43\] calcu_main.vhd(258) " "Inferred latch for \"line2\[43\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[44\] calcu_main.vhd(258) " "Inferred latch for \"line2\[44\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[45\] calcu_main.vhd(258) " "Inferred latch for \"line2\[45\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[46\] calcu_main.vhd(258) " "Inferred latch for \"line2\[46\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[47\] calcu_main.vhd(258) " "Inferred latch for \"line2\[47\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[48\] calcu_main.vhd(258) " "Inferred latch for \"line2\[48\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[49\] calcu_main.vhd(258) " "Inferred latch for \"line2\[49\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[50\] calcu_main.vhd(258) " "Inferred latch for \"line2\[50\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[51\] calcu_main.vhd(258) " "Inferred latch for \"line2\[51\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[52\] calcu_main.vhd(258) " "Inferred latch for \"line2\[52\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[53\] calcu_main.vhd(258) " "Inferred latch for \"line2\[53\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[54\] calcu_main.vhd(258) " "Inferred latch for \"line2\[54\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[55\] calcu_main.vhd(258) " "Inferred latch for \"line2\[55\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[56\] calcu_main.vhd(258) " "Inferred latch for \"line2\[56\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[57\] calcu_main.vhd(258) " "Inferred latch for \"line2\[57\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[58\] calcu_main.vhd(258) " "Inferred latch for \"line2\[58\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[59\] calcu_main.vhd(258) " "Inferred latch for \"line2\[59\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[60\] calcu_main.vhd(258) " "Inferred latch for \"line2\[60\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[61\] calcu_main.vhd(258) " "Inferred latch for \"line2\[61\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[62\] calcu_main.vhd(258) " "Inferred latch for \"line2\[62\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[63\] calcu_main.vhd(258) " "Inferred latch for \"line2\[63\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[64\] calcu_main.vhd(258) " "Inferred latch for \"line2\[64\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[65\] calcu_main.vhd(258) " "Inferred latch for \"line2\[65\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[66\] calcu_main.vhd(258) " "Inferred latch for \"line2\[66\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[67\] calcu_main.vhd(258) " "Inferred latch for \"line2\[67\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[68\] calcu_main.vhd(258) " "Inferred latch for \"line2\[68\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[69\] calcu_main.vhd(258) " "Inferred latch for \"line2\[69\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[70\] calcu_main.vhd(258) " "Inferred latch for \"line2\[70\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[71\] calcu_main.vhd(258) " "Inferred latch for \"line2\[71\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[72\] calcu_main.vhd(258) " "Inferred latch for \"line2\[72\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[73\] calcu_main.vhd(258) " "Inferred latch for \"line2\[73\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[74\] calcu_main.vhd(258) " "Inferred latch for \"line2\[74\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[75\] calcu_main.vhd(258) " "Inferred latch for \"line2\[75\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[76\] calcu_main.vhd(258) " "Inferred latch for \"line2\[76\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[77\] calcu_main.vhd(258) " "Inferred latch for \"line2\[77\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[78\] calcu_main.vhd(258) " "Inferred latch for \"line2\[78\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[79\] calcu_main.vhd(258) " "Inferred latch for \"line2\[79\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[80\] calcu_main.vhd(258) " "Inferred latch for \"line2\[80\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[81\] calcu_main.vhd(258) " "Inferred latch for \"line2\[81\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[82\] calcu_main.vhd(258) " "Inferred latch for \"line2\[82\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[83\] calcu_main.vhd(258) " "Inferred latch for \"line2\[83\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[84\] calcu_main.vhd(258) " "Inferred latch for \"line2\[84\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[85\] calcu_main.vhd(258) " "Inferred latch for \"line2\[85\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[86\] calcu_main.vhd(258) " "Inferred latch for \"line2\[86\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[87\] calcu_main.vhd(258) " "Inferred latch for \"line2\[87\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[88\] calcu_main.vhd(258) " "Inferred latch for \"line2\[88\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[89\] calcu_main.vhd(258) " "Inferred latch for \"line2\[89\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[90\] calcu_main.vhd(258) " "Inferred latch for \"line2\[90\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[91\] calcu_main.vhd(258) " "Inferred latch for \"line2\[91\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[92\] calcu_main.vhd(258) " "Inferred latch for \"line2\[92\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[93\] calcu_main.vhd(258) " "Inferred latch for \"line2\[93\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[94\] calcu_main.vhd(258) " "Inferred latch for \"line2\[94\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[95\] calcu_main.vhd(258) " "Inferred latch for \"line2\[95\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[96\] calcu_main.vhd(258) " "Inferred latch for \"line2\[96\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[97\] calcu_main.vhd(258) " "Inferred latch for \"line2\[97\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[98\] calcu_main.vhd(258) " "Inferred latch for \"line2\[98\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[99\] calcu_main.vhd(258) " "Inferred latch for \"line2\[99\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[100\] calcu_main.vhd(258) " "Inferred latch for \"line2\[100\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[101\] calcu_main.vhd(258) " "Inferred latch for \"line2\[101\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[102\] calcu_main.vhd(258) " "Inferred latch for \"line2\[102\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[103\] calcu_main.vhd(258) " "Inferred latch for \"line2\[103\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[104\] calcu_main.vhd(258) " "Inferred latch for \"line2\[104\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[105\] calcu_main.vhd(258) " "Inferred latch for \"line2\[105\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[106\] calcu_main.vhd(258) " "Inferred latch for \"line2\[106\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[107\] calcu_main.vhd(258) " "Inferred latch for \"line2\[107\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[108\] calcu_main.vhd(258) " "Inferred latch for \"line2\[108\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[109\] calcu_main.vhd(258) " "Inferred latch for \"line2\[109\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[110\] calcu_main.vhd(258) " "Inferred latch for \"line2\[110\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[111\] calcu_main.vhd(258) " "Inferred latch for \"line2\[111\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[112\] calcu_main.vhd(258) " "Inferred latch for \"line2\[112\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[113\] calcu_main.vhd(258) " "Inferred latch for \"line2\[113\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[114\] calcu_main.vhd(258) " "Inferred latch for \"line2\[114\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[115\] calcu_main.vhd(258) " "Inferred latch for \"line2\[115\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[116\] calcu_main.vhd(258) " "Inferred latch for \"line2\[116\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[117\] calcu_main.vhd(258) " "Inferred latch for \"line2\[117\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[118\] calcu_main.vhd(258) " "Inferred latch for \"line2\[118\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[119\] calcu_main.vhd(258) " "Inferred latch for \"line2\[119\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[120\] calcu_main.vhd(258) " "Inferred latch for \"line2\[120\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[121\] calcu_main.vhd(258) " "Inferred latch for \"line2\[121\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[122\] calcu_main.vhd(258) " "Inferred latch for \"line2\[122\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[123\] calcu_main.vhd(258) " "Inferred latch for \"line2\[123\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[124\] calcu_main.vhd(258) " "Inferred latch for \"line2\[124\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[125\] calcu_main.vhd(258) " "Inferred latch for \"line2\[125\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[126\] calcu_main.vhd(258) " "Inferred latch for \"line2\[126\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[127\] calcu_main.vhd(258) " "Inferred latch for \"line2\[127\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[0\] calcu_main.vhd(258) " "Inferred latch for \"line1\[0\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[1\] calcu_main.vhd(258) " "Inferred latch for \"line1\[1\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[2\] calcu_main.vhd(258) " "Inferred latch for \"line1\[2\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[3\] calcu_main.vhd(258) " "Inferred latch for \"line1\[3\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[4\] calcu_main.vhd(258) " "Inferred latch for \"line1\[4\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[5\] calcu_main.vhd(258) " "Inferred latch for \"line1\[5\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[6\] calcu_main.vhd(258) " "Inferred latch for \"line1\[6\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[7\] calcu_main.vhd(258) " "Inferred latch for \"line1\[7\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[8\] calcu_main.vhd(258) " "Inferred latch for \"line1\[8\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[9\] calcu_main.vhd(258) " "Inferred latch for \"line1\[9\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[10\] calcu_main.vhd(258) " "Inferred latch for \"line1\[10\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[11\] calcu_main.vhd(258) " "Inferred latch for \"line1\[11\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[12\] calcu_main.vhd(258) " "Inferred latch for \"line1\[12\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[13\] calcu_main.vhd(258) " "Inferred latch for \"line1\[13\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[14\] calcu_main.vhd(258) " "Inferred latch for \"line1\[14\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[15\] calcu_main.vhd(258) " "Inferred latch for \"line1\[15\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[16\] calcu_main.vhd(258) " "Inferred latch for \"line1\[16\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[17\] calcu_main.vhd(258) " "Inferred latch for \"line1\[17\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[18\] calcu_main.vhd(258) " "Inferred latch for \"line1\[18\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[19\] calcu_main.vhd(258) " "Inferred latch for \"line1\[19\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[20\] calcu_main.vhd(258) " "Inferred latch for \"line1\[20\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[21\] calcu_main.vhd(258) " "Inferred latch for \"line1\[21\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[22\] calcu_main.vhd(258) " "Inferred latch for \"line1\[22\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[23\] calcu_main.vhd(258) " "Inferred latch for \"line1\[23\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[24\] calcu_main.vhd(258) " "Inferred latch for \"line1\[24\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[25\] calcu_main.vhd(258) " "Inferred latch for \"line1\[25\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[26\] calcu_main.vhd(258) " "Inferred latch for \"line1\[26\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[27\] calcu_main.vhd(258) " "Inferred latch for \"line1\[27\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[28\] calcu_main.vhd(258) " "Inferred latch for \"line1\[28\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[29\] calcu_main.vhd(258) " "Inferred latch for \"line1\[29\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[30\] calcu_main.vhd(258) " "Inferred latch for \"line1\[30\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[31\] calcu_main.vhd(258) " "Inferred latch for \"line1\[31\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[32\] calcu_main.vhd(258) " "Inferred latch for \"line1\[32\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[33\] calcu_main.vhd(258) " "Inferred latch for \"line1\[33\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[34\] calcu_main.vhd(258) " "Inferred latch for \"line1\[34\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[35\] calcu_main.vhd(258) " "Inferred latch for \"line1\[35\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[36\] calcu_main.vhd(258) " "Inferred latch for \"line1\[36\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[37\] calcu_main.vhd(258) " "Inferred latch for \"line1\[37\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[38\] calcu_main.vhd(258) " "Inferred latch for \"line1\[38\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[39\] calcu_main.vhd(258) " "Inferred latch for \"line1\[39\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[40\] calcu_main.vhd(258) " "Inferred latch for \"line1\[40\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[41\] calcu_main.vhd(258) " "Inferred latch for \"line1\[41\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[42\] calcu_main.vhd(258) " "Inferred latch for \"line1\[42\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[43\] calcu_main.vhd(258) " "Inferred latch for \"line1\[43\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[44\] calcu_main.vhd(258) " "Inferred latch for \"line1\[44\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[45\] calcu_main.vhd(258) " "Inferred latch for \"line1\[45\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[46\] calcu_main.vhd(258) " "Inferred latch for \"line1\[46\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[47\] calcu_main.vhd(258) " "Inferred latch for \"line1\[47\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[48\] calcu_main.vhd(258) " "Inferred latch for \"line1\[48\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[49\] calcu_main.vhd(258) " "Inferred latch for \"line1\[49\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[50\] calcu_main.vhd(258) " "Inferred latch for \"line1\[50\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[51\] calcu_main.vhd(258) " "Inferred latch for \"line1\[51\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[52\] calcu_main.vhd(258) " "Inferred latch for \"line1\[52\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[53\] calcu_main.vhd(258) " "Inferred latch for \"line1\[53\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[54\] calcu_main.vhd(258) " "Inferred latch for \"line1\[54\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[55\] calcu_main.vhd(258) " "Inferred latch for \"line1\[55\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[56\] calcu_main.vhd(258) " "Inferred latch for \"line1\[56\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[57\] calcu_main.vhd(258) " "Inferred latch for \"line1\[57\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[58\] calcu_main.vhd(258) " "Inferred latch for \"line1\[58\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[59\] calcu_main.vhd(258) " "Inferred latch for \"line1\[59\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[60\] calcu_main.vhd(258) " "Inferred latch for \"line1\[60\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[61\] calcu_main.vhd(258) " "Inferred latch for \"line1\[61\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[62\] calcu_main.vhd(258) " "Inferred latch for \"line1\[62\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[63\] calcu_main.vhd(258) " "Inferred latch for \"line1\[63\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[64\] calcu_main.vhd(258) " "Inferred latch for \"line1\[64\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[65\] calcu_main.vhd(258) " "Inferred latch for \"line1\[65\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[66\] calcu_main.vhd(258) " "Inferred latch for \"line1\[66\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[67\] calcu_main.vhd(258) " "Inferred latch for \"line1\[67\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[68\] calcu_main.vhd(258) " "Inferred latch for \"line1\[68\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[69\] calcu_main.vhd(258) " "Inferred latch for \"line1\[69\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[70\] calcu_main.vhd(258) " "Inferred latch for \"line1\[70\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[71\] calcu_main.vhd(258) " "Inferred latch for \"line1\[71\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[72\] calcu_main.vhd(258) " "Inferred latch for \"line1\[72\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[73\] calcu_main.vhd(258) " "Inferred latch for \"line1\[73\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[74\] calcu_main.vhd(258) " "Inferred latch for \"line1\[74\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[75\] calcu_main.vhd(258) " "Inferred latch for \"line1\[75\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[76\] calcu_main.vhd(258) " "Inferred latch for \"line1\[76\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[77\] calcu_main.vhd(258) " "Inferred latch for \"line1\[77\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[78\] calcu_main.vhd(258) " "Inferred latch for \"line1\[78\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[79\] calcu_main.vhd(258) " "Inferred latch for \"line1\[79\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[80\] calcu_main.vhd(258) " "Inferred latch for \"line1\[80\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[81\] calcu_main.vhd(258) " "Inferred latch for \"line1\[81\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[82\] calcu_main.vhd(258) " "Inferred latch for \"line1\[82\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[83\] calcu_main.vhd(258) " "Inferred latch for \"line1\[83\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[84\] calcu_main.vhd(258) " "Inferred latch for \"line1\[84\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[85\] calcu_main.vhd(258) " "Inferred latch for \"line1\[85\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[86\] calcu_main.vhd(258) " "Inferred latch for \"line1\[86\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[87\] calcu_main.vhd(258) " "Inferred latch for \"line1\[87\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[88\] calcu_main.vhd(258) " "Inferred latch for \"line1\[88\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[89\] calcu_main.vhd(258) " "Inferred latch for \"line1\[89\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[90\] calcu_main.vhd(258) " "Inferred latch for \"line1\[90\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[91\] calcu_main.vhd(258) " "Inferred latch for \"line1\[91\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[92\] calcu_main.vhd(258) " "Inferred latch for \"line1\[92\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[93\] calcu_main.vhd(258) " "Inferred latch for \"line1\[93\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[94\] calcu_main.vhd(258) " "Inferred latch for \"line1\[94\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[95\] calcu_main.vhd(258) " "Inferred latch for \"line1\[95\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[96\] calcu_main.vhd(258) " "Inferred latch for \"line1\[96\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[97\] calcu_main.vhd(258) " "Inferred latch for \"line1\[97\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[98\] calcu_main.vhd(258) " "Inferred latch for \"line1\[98\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[99\] calcu_main.vhd(258) " "Inferred latch for \"line1\[99\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[100\] calcu_main.vhd(258) " "Inferred latch for \"line1\[100\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[101\] calcu_main.vhd(258) " "Inferred latch for \"line1\[101\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[102\] calcu_main.vhd(258) " "Inferred latch for \"line1\[102\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[103\] calcu_main.vhd(258) " "Inferred latch for \"line1\[103\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[104\] calcu_main.vhd(258) " "Inferred latch for \"line1\[104\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[105\] calcu_main.vhd(258) " "Inferred latch for \"line1\[105\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[106\] calcu_main.vhd(258) " "Inferred latch for \"line1\[106\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[107\] calcu_main.vhd(258) " "Inferred latch for \"line1\[107\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[108\] calcu_main.vhd(258) " "Inferred latch for \"line1\[108\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[109\] calcu_main.vhd(258) " "Inferred latch for \"line1\[109\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[110\] calcu_main.vhd(258) " "Inferred latch for \"line1\[110\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[111\] calcu_main.vhd(258) " "Inferred latch for \"line1\[111\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[112\] calcu_main.vhd(258) " "Inferred latch for \"line1\[112\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[113\] calcu_main.vhd(258) " "Inferred latch for \"line1\[113\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[114\] calcu_main.vhd(258) " "Inferred latch for \"line1\[114\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[115\] calcu_main.vhd(258) " "Inferred latch for \"line1\[115\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[116\] calcu_main.vhd(258) " "Inferred latch for \"line1\[116\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[117\] calcu_main.vhd(258) " "Inferred latch for \"line1\[117\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[118\] calcu_main.vhd(258) " "Inferred latch for \"line1\[118\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[119\] calcu_main.vhd(258) " "Inferred latch for \"line1\[119\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[120\] calcu_main.vhd(258) " "Inferred latch for \"line1\[120\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[121\] calcu_main.vhd(258) " "Inferred latch for \"line1\[121\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[122\] calcu_main.vhd(258) " "Inferred latch for \"line1\[122\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[123\] calcu_main.vhd(258) " "Inferred latch for \"line1\[123\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[124\] calcu_main.vhd(258) " "Inferred latch for \"line1\[124\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[125\] calcu_main.vhd(258) " "Inferred latch for \"line1\[125\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[126\] calcu_main.vhd(258) " "Inferred latch for \"line1\[126\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[127\] calcu_main.vhd(258) " "Inferred latch for \"line1\[127\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[0\] calcu_main.vhd(258) " "Inferred latch for \"dato1\[0\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[1\] calcu_main.vhd(258) " "Inferred latch for \"dato1\[1\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[2\] calcu_main.vhd(258) " "Inferred latch for \"dato1\[2\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[3\] calcu_main.vhd(258) " "Inferred latch for \"dato1\[3\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[4\] calcu_main.vhd(258) " "Inferred latch for \"dato1\[4\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[5\] calcu_main.vhd(258) " "Inferred latch for \"dato1\[5\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[6\] calcu_main.vhd(258) " "Inferred latch for \"dato1\[6\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[7\] calcu_main.vhd(258) " "Inferred latch for \"dato1\[7\]\" at calcu_main.vhd(258)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "case4\[0\] calcu_main.vhd(114) " "Inferred latch for \"case4\[0\]\" at calcu_main.vhd(114)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002204 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "case4\[1\] calcu_main.vhd(114) " "Inferred latch for \"case4\[1\]\" at calcu_main.vhd(114)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002204 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "case4\[2\] calcu_main.vhd(114) " "Inferred latch for \"case4\[2\]\" at calcu_main.vhd(114)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002204 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "case4\[3\] calcu_main.vhd(114) " "Inferred latch for \"case4\[3\]\" at calcu_main.vhd(114)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002204 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "case4\[4\] calcu_main.vhd(114) " "Inferred latch for \"case4\[4\]\" at calcu_main.vhd(114)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002204 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "case4\[5\] calcu_main.vhd(114) " "Inferred latch for \"case4\[5\]\" at calcu_main.vhd(114)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002204 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "case4\[6\] calcu_main.vhd(114) " "Inferred latch for \"case4\[6\]\" at calcu_main.vhd(114)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002205 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "case4\[7\] calcu_main.vhd(114) " "Inferred latch for \"case4\[7\]\" at calcu_main.vhd(114)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002205 "|calcu_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd16x2_ctrl lcd16x2_ctrl:DUT " "Elaborating entity \"lcd16x2_ctrl\" for hierarchy \"lcd16x2_ctrl:DUT\"" {  } { { "calcu_main.vhd" "DUT" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620026002478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:CLK10 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:CLK10\"" {  } { { "calcu_main.vhd" "CLK10" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620026002513 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clk_div.vhd(15) " "VHDL Process Statement warning at clk_div.vhd(15): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/clk_div.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002523 "|calcu_main|clk_div:CLK10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:CLKDIS " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:CLKDIS\"" {  } { { "calcu_main.vhd" "CLKDIS" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620026002524 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clk_div.vhd(15) " "VHDL Process Statement warning at clk_div.vhd(15): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/clk_div.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002543 "|calcu_main|clk_div:CLKDIS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_in keyboard_in:KB0 " "Elaborating entity \"keyboard_in\" for hierarchy \"keyboard_in:KB0\"" {  } { { "calcu_main.vhd" "KB0" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620026002544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyToASCII keyboard_in:KB0\|KeyToASCII:OUT1 " "Elaborating entity \"KeyToASCII\" for hierarchy \"keyboard_in:KB0\|KeyToASCII:OUT1\"" {  } { { "keyboard_in.vhd" "OUT1" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620026002564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU0 " "Elaborating entity \"alu\" for hierarchy \"alu:ALU0\"" {  } { { "calcu_main.vhd" "ALU0" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620026002580 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solAdd alu.vhd(35) " "VHDL Process Statement warning at alu.vhd(35): signal \"solAdd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002601 "|calcu_main|alu:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solSub alu.vhd(36) " "VHDL Process Statement warning at alu.vhd(36): signal \"solSub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002601 "|calcu_main|alu:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solMul alu.vhd(37) " "VHDL Process Statement warning at alu.vhd(37): signal \"solMul\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002601 "|calcu_main|alu:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solCom alu.vhd(38) " "VHDL Process Statement warning at alu.vhd(38): signal \"solCom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620026002601 "|calcu_main|alu:ALU0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "solucion alu.vhd(32) " "VHDL Process Statement warning at alu.vhd(32): inferring latch(es) for signal or variable \"solucion\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620026002601 "|calcu_main|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "solucion\[2\] alu.vhd(32) " "Inferred latch for \"solucion\[2\]\" at alu.vhd(32)" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002601 "|calcu_main|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "solucion\[3\] alu.vhd(32) " "Inferred latch for \"solucion\[3\]\" at alu.vhd(32)" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002601 "|calcu_main|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "solucion\[4\] alu.vhd(32) " "Inferred latch for \"solucion\[4\]\" at alu.vhd(32)" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002601 "|calcu_main|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "solucion\[5\] alu.vhd(32) " "Inferred latch for \"solucion\[5\]\" at alu.vhd(32)" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002601 "|calcu_main|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "solucion\[6\] alu.vhd(32) " "Inferred latch for \"solucion\[6\]\" at alu.vhd(32)" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002601 "|calcu_main|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "solucion\[7\] alu.vhd(32) " "Inferred latch for \"solucion\[7\]\" at alu.vhd(32)" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002602 "|calcu_main|alu:ALU0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4b alu:ALU0\|adder4b:A4B " "Elaborating entity \"adder4b\" for hierarchy \"alu:ALU0\|adder4b:A4B\"" {  } { { "alu.vhd" "A4B" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620026002602 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Sa8b\[7..5\] adder4b.vhd(7) " "Using initial value X (don't care) for net \"Sa8b\[7..5\]\" at adder4b.vhd(7)" {  } { { "adder4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/adder4b.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002620 "|calcu_main|alu:ALU0|adder4b:A3B"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder alu:ALU0\|adder4b:A4B\|fulladder:FA0 " "Elaborating entity \"fulladder\" for hierarchy \"alu:ALU0\|adder4b:A4B\|fulladder:FA0\"" {  } { { "adder4b.vhd" "FA0" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/adder4b.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620026002620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder alu:ALU0\|adder4b:A4B\|fulladder:FA0\|halfadder:HA1 " "Elaborating entity \"halfadder\" for hierarchy \"alu:ALU0\|adder4b:A4B\|fulladder:FA0\|halfadder:HA1\"" {  } { { "fulladder.vhd" "HA1" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/fulladder.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620026002629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor4b alu:ALU0\|subtractor4b:S4B " "Elaborating entity \"subtractor4b\" for hierarchy \"alu:ALU0\|subtractor4b:S4B\"" {  } { { "alu.vhd" "S4B" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620026002644 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Ds8b\[7..5\] subtractor4b.vhd(7) " "Using initial value X (don't care) for net \"Ds8b\[7..5\]\" at subtractor4b.vhd(7)" {  } { { "subtractor4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/subtractor4b.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026002654 "|calcu_main|alu:ALU0|subtractor4b:S3B"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullsubtractor alu:ALU0\|subtractor4b:S4B\|fullsubtractor:FS0 " "Elaborating entity \"fullsubtractor\" for hierarchy \"alu:ALU0\|subtractor4b:S4B\|fullsubtractor:FS0\"" {  } { { "subtractor4b.vhd" "FS0" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/subtractor4b.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620026002654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfsubtractor alu:ALU0\|subtractor4b:S4B\|fullsubtractor:FS0\|halfsubtractor:HS1 " "Elaborating entity \"halfsubtractor\" for hierarchy \"alu:ALU0\|subtractor4b:S4B\|fullsubtractor:FS0\|halfsubtractor:HS1\"" {  } { { "fullsubtractor.vhd" "HS1" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/fullsubtractor.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620026002665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier4b alu:ALU0\|multiplier4b:M4B " "Elaborating entity \"multiplier4b\" for hierarchy \"alu:ALU0\|multiplier4b:M4B\"" {  } { { "alu.vhd" "M4B" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620026002679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator4b alu:ALU0\|comparator4b:C4B " "Elaborating entity \"comparator4b\" for hierarchy \"alu:ALU0\|comparator4b:C4B\"" {  } { { "alu.vhd" "C4B" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620026002698 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:ALU0\|solucion\[0\] " "Converted tri-state buffer \"alu:ALU0\|solucion\[0\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1620026003381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:ALU0\|solucion\[1\] " "Converted tri-state buffer \"alu:ALU0\|solucion\[1\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1620026003381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:ALU0\|solucion\[2\] " "Converted tri-state buffer \"alu:ALU0\|solucion\[2\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1620026003381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:ALU0\|solucion\[3\] " "Converted tri-state buffer \"alu:ALU0\|solucion\[3\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1620026003381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:ALU0\|solucion\[4\] " "Converted tri-state buffer \"alu:ALU0\|solucion\[4\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1620026003381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:ALU0\|solucion\[5\] " "Converted tri-state buffer \"alu:ALU0\|solucion\[5\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1620026003381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:ALU0\|solucion\[6\] " "Converted tri-state buffer \"alu:ALU0\|solucion\[6\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1620026003381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:ALU0\|solucion\[7\] " "Converted tri-state buffer \"alu:ALU0\|solucion\[7\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1620026003381 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1620026003381 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line2\[9\] line2\[8\] " "Duplicate LATCH primitive \"line2\[9\]\" merged with LATCH primitive \"line2\[8\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line2\[11\] line2\[8\] " "Duplicate LATCH primitive \"line2\[11\]\" merged with LATCH primitive \"line2\[8\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line2\[14\] line2\[8\] " "Duplicate LATCH primitive \"line2\[14\]\" merged with LATCH primitive \"line2\[8\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[35\] line2\[8\] " "Duplicate LATCH primitive \"line1\[35\]\" merged with LATCH primitive \"line2\[8\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[42\] line2\[8\] " "Duplicate LATCH primitive \"line1\[42\]\" merged with LATCH primitive \"line2\[8\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line2\[13\] line2\[72\] " "Duplicate LATCH primitive \"line2\[13\]\" merged with LATCH primitive \"line2\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line2\[60\] line2\[72\] " "Duplicate LATCH primitive \"line2\[60\]\" merged with LATCH primitive \"line2\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line2\[74\] line2\[72\] " "Duplicate LATCH primitive \"line2\[74\]\" merged with LATCH primitive \"line2\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line2\[75\] line2\[72\] " "Duplicate LATCH primitive \"line2\[75\]\" merged with LATCH primitive \"line2\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line2\[76\] line2\[72\] " "Duplicate LATCH primitive \"line2\[76\]\" merged with LATCH primitive \"line2\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[2\] line2\[72\] " "Duplicate LATCH primitive \"line1\[2\]\" merged with LATCH primitive \"line2\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[108\] line2\[72\] " "Duplicate LATCH primitive \"line1\[108\]\" merged with LATCH primitive \"line2\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[62\] line1\[96\] " "Duplicate LATCH primitive \"line1\[62\]\" merged with LATCH primitive \"line1\[96\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[90\] line1\[96\] " "Duplicate LATCH primitive \"line1\[90\]\" merged with LATCH primitive \"line1\[96\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[98\] line1\[96\] " "Duplicate LATCH primitive \"line1\[98\]\" merged with LATCH primitive \"line1\[96\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[124\] line1\[96\] " "Duplicate LATCH primitive \"line1\[124\]\" merged with LATCH primitive \"line1\[96\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[1\] line1\[48\] " "Duplicate LATCH primitive \"line1\[1\]\" merged with LATCH primitive \"line1\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[24\] line1\[48\] " "Duplicate LATCH primitive \"line1\[24\]\" merged with LATCH primitive \"line1\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[25\] line1\[48\] " "Duplicate LATCH primitive \"line1\[25\]\" merged with LATCH primitive \"line1\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[38\] line1\[48\] " "Duplicate LATCH primitive \"line1\[38\]\" merged with LATCH primitive \"line1\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[73\] line1\[48\] " "Duplicate LATCH primitive \"line1\[73\]\" merged with LATCH primitive \"line1\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[74\] line1\[48\] " "Duplicate LATCH primitive \"line1\[74\]\" merged with LATCH primitive \"line1\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[75\] line1\[48\] " "Duplicate LATCH primitive \"line1\[75\]\" merged with LATCH primitive \"line1\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[106\] line1\[48\] " "Duplicate LATCH primitive \"line1\[106\]\" merged with LATCH primitive \"line1\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[120\] line1\[48\] " "Duplicate LATCH primitive \"line1\[120\]\" merged with LATCH primitive \"line1\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[0\] line1\[32\] " "Duplicate LATCH primitive \"line1\[0\]\" merged with LATCH primitive \"line1\[32\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[33\] line1\[32\] " "Duplicate LATCH primitive \"line1\[33\]\" merged with LATCH primitive \"line1\[32\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[34\] line1\[32\] " "Duplicate LATCH primitive \"line1\[34\]\" merged with LATCH primitive \"line1\[32\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[46\] line1\[32\] " "Duplicate LATCH primitive \"line1\[46\]\" merged with LATCH primitive \"line1\[32\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[54\] line1\[32\] " "Duplicate LATCH primitive \"line1\[54\]\" merged with LATCH primitive \"line1\[32\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[58\] line1\[112\] " "Duplicate LATCH primitive \"line1\[58\]\" merged with LATCH primitive \"line1\[112\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[91\] line1\[112\] " "Duplicate LATCH primitive \"line1\[91\]\" merged with LATCH primitive \"line1\[112\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[105\] line1\[112\] " "Duplicate LATCH primitive \"line1\[105\]\" merged with LATCH primitive \"line1\[112\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[114\] line1\[112\] " "Duplicate LATCH primitive \"line1\[114\]\" merged with LATCH primitive \"line1\[112\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[78\] line1\[72\] " "Duplicate LATCH primitive \"line1\[78\]\" merged with LATCH primitive \"line1\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[82\] line1\[72\] " "Duplicate LATCH primitive \"line1\[82\]\" merged with LATCH primitive \"line1\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[100\] line1\[72\] " "Duplicate LATCH primitive \"line1\[100\]\" merged with LATCH primitive \"line1\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[121\] line1\[72\] " "Duplicate LATCH primitive \"line1\[121\]\" merged with LATCH primitive \"line1\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[36\] line1\[88\] " "Duplicate LATCH primitive \"line1\[36\]\" merged with LATCH primitive \"line1\[88\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[40\] line1\[88\] " "Duplicate LATCH primitive \"line1\[40\]\" merged with LATCH primitive \"line1\[88\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[43\] line1\[88\] " "Duplicate LATCH primitive \"line1\[43\]\" merged with LATCH primitive \"line1\[88\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[116\] line1\[88\] " "Duplicate LATCH primitive \"line1\[116\]\" merged with LATCH primitive \"line1\[88\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[52\] line1\[56\] " "Duplicate LATCH primitive \"line1\[52\]\" merged with LATCH primitive \"line1\[56\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[66\] line1\[56\] " "Duplicate LATCH primitive \"line1\[66\]\" merged with LATCH primitive \"line1\[56\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[84\] line1\[56\] " "Duplicate LATCH primitive \"line1\[84\]\" merged with LATCH primitive \"line1\[56\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[30\] line1\[68\] " "Duplicate LATCH primitive \"line1\[30\]\" merged with LATCH primitive \"line1\[68\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[60\] line1\[68\] " "Duplicate LATCH primitive \"line1\[60\]\" merged with LATCH primitive \"line1\[68\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[65\] line1\[68\] " "Duplicate LATCH primitive \"line1\[65\]\" merged with LATCH primitive \"line1\[68\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[97\] line1\[68\] " "Duplicate LATCH primitive \"line1\[97\]\" merged with LATCH primitive \"line1\[68\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[122\] line1\[68\] " "Duplicate LATCH primitive \"line1\[122\]\" merged with LATCH primitive \"line1\[68\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[123\] line1\[68\] " "Duplicate LATCH primitive \"line1\[123\]\" merged with LATCH primitive \"line1\[68\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[26\] line1\[44\] " "Duplicate LATCH primitive \"line1\[26\]\" merged with LATCH primitive \"line1\[44\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[27\] line1\[44\] " "Duplicate LATCH primitive \"line1\[27\]\" merged with LATCH primitive \"line1\[44\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[28\] line1\[44\] " "Duplicate LATCH primitive \"line1\[28\]\" merged with LATCH primitive \"line1\[44\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[89\] line1\[44\] " "Duplicate LATCH primitive \"line1\[89\]\" merged with LATCH primitive \"line1\[44\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[41\] line1\[81\] " "Duplicate LATCH primitive \"line1\[41\]\" merged with LATCH primitive \"line1\[81\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[50\] line1\[81\] " "Duplicate LATCH primitive \"line1\[50\]\" merged with LATCH primitive \"line1\[81\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[99\] line1\[81\] " "Duplicate LATCH primitive \"line1\[99\]\" merged with LATCH primitive \"line1\[81\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[107\] line1\[81\] " "Duplicate LATCH primitive \"line1\[107\]\" merged with LATCH primitive \"line1\[81\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[113\] line1\[81\] " "Duplicate LATCH primitive \"line1\[113\]\" merged with LATCH primitive \"line1\[81\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[51\] line1\[49\] " "Duplicate LATCH primitive \"line1\[51\]\" merged with LATCH primitive \"line1\[49\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[57\] line1\[49\] " "Duplicate LATCH primitive \"line1\[57\]\" merged with LATCH primitive \"line1\[49\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[59\] line1\[49\] " "Duplicate LATCH primitive \"line1\[59\]\" merged with LATCH primitive \"line1\[49\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line2_buffer\[9\] line2_buffer\[8\] " "Duplicate LATCH primitive \"line2_buffer\[9\]\" merged with LATCH primitive \"line2_buffer\[8\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line2_buffer\[11\] line2_buffer\[8\] " "Duplicate LATCH primitive \"line2_buffer\[11\]\" merged with LATCH primitive \"line2_buffer\[8\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line2_buffer\[14\] line2_buffer\[8\] " "Duplicate LATCH primitive \"line2_buffer\[14\]\" merged with LATCH primitive \"line2_buffer\[8\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[35\] line2_buffer\[8\] " "Duplicate LATCH primitive \"line1_buffer\[35\]\" merged with LATCH primitive \"line2_buffer\[8\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[42\] line2_buffer\[8\] " "Duplicate LATCH primitive \"line1_buffer\[42\]\" merged with LATCH primitive \"line2_buffer\[8\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line2_buffer\[13\] line2_buffer\[72\] " "Duplicate LATCH primitive \"line2_buffer\[13\]\" merged with LATCH primitive \"line2_buffer\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line2_buffer\[60\] line2_buffer\[72\] " "Duplicate LATCH primitive \"line2_buffer\[60\]\" merged with LATCH primitive \"line2_buffer\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line2_buffer\[74\] line2_buffer\[72\] " "Duplicate LATCH primitive \"line2_buffer\[74\]\" merged with LATCH primitive \"line2_buffer\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line2_buffer\[75\] line2_buffer\[72\] " "Duplicate LATCH primitive \"line2_buffer\[75\]\" merged with LATCH primitive \"line2_buffer\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line2_buffer\[76\] line2_buffer\[72\] " "Duplicate LATCH primitive \"line2_buffer\[76\]\" merged with LATCH primitive \"line2_buffer\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[2\] line2_buffer\[72\] " "Duplicate LATCH primitive \"line1_buffer\[2\]\" merged with LATCH primitive \"line2_buffer\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[108\] line2_buffer\[72\] " "Duplicate LATCH primitive \"line1_buffer\[108\]\" merged with LATCH primitive \"line2_buffer\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[62\] line1_buffer\[96\] " "Duplicate LATCH primitive \"line1_buffer\[62\]\" merged with LATCH primitive \"line1_buffer\[96\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[90\] line1_buffer\[96\] " "Duplicate LATCH primitive \"line1_buffer\[90\]\" merged with LATCH primitive \"line1_buffer\[96\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[98\] line1_buffer\[96\] " "Duplicate LATCH primitive \"line1_buffer\[98\]\" merged with LATCH primitive \"line1_buffer\[96\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[124\] line1_buffer\[96\] " "Duplicate LATCH primitive \"line1_buffer\[124\]\" merged with LATCH primitive \"line1_buffer\[96\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[1\] line1_buffer\[48\] " "Duplicate LATCH primitive \"line1_buffer\[1\]\" merged with LATCH primitive \"line1_buffer\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[24\] line1_buffer\[48\] " "Duplicate LATCH primitive \"line1_buffer\[24\]\" merged with LATCH primitive \"line1_buffer\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[25\] line1_buffer\[48\] " "Duplicate LATCH primitive \"line1_buffer\[25\]\" merged with LATCH primitive \"line1_buffer\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[38\] line1_buffer\[48\] " "Duplicate LATCH primitive \"line1_buffer\[38\]\" merged with LATCH primitive \"line1_buffer\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[73\] line1_buffer\[48\] " "Duplicate LATCH primitive \"line1_buffer\[73\]\" merged with LATCH primitive \"line1_buffer\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[74\] line1_buffer\[48\] " "Duplicate LATCH primitive \"line1_buffer\[74\]\" merged with LATCH primitive \"line1_buffer\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[75\] line1_buffer\[48\] " "Duplicate LATCH primitive \"line1_buffer\[75\]\" merged with LATCH primitive \"line1_buffer\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[106\] line1_buffer\[48\] " "Duplicate LATCH primitive \"line1_buffer\[106\]\" merged with LATCH primitive \"line1_buffer\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[120\] line1_buffer\[48\] " "Duplicate LATCH primitive \"line1_buffer\[120\]\" merged with LATCH primitive \"line1_buffer\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[0\] line1_buffer\[32\] " "Duplicate LATCH primitive \"line1_buffer\[0\]\" merged with LATCH primitive \"line1_buffer\[32\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[33\] line1_buffer\[32\] " "Duplicate LATCH primitive \"line1_buffer\[33\]\" merged with LATCH primitive \"line1_buffer\[32\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[34\] line1_buffer\[32\] " "Duplicate LATCH primitive \"line1_buffer\[34\]\" merged with LATCH primitive \"line1_buffer\[32\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[46\] line1_buffer\[32\] " "Duplicate LATCH primitive \"line1_buffer\[46\]\" merged with LATCH primitive \"line1_buffer\[32\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[54\] line1_buffer\[32\] " "Duplicate LATCH primitive \"line1_buffer\[54\]\" merged with LATCH primitive \"line1_buffer\[32\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[58\] line1_buffer\[112\] " "Duplicate LATCH primitive \"line1_buffer\[58\]\" merged with LATCH primitive \"line1_buffer\[112\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[91\] line1_buffer\[112\] " "Duplicate LATCH primitive \"line1_buffer\[91\]\" merged with LATCH primitive \"line1_buffer\[112\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[105\] line1_buffer\[112\] " "Duplicate LATCH primitive \"line1_buffer\[105\]\" merged with LATCH primitive \"line1_buffer\[112\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[114\] line1_buffer\[112\] " "Duplicate LATCH primitive \"line1_buffer\[114\]\" merged with LATCH primitive \"line1_buffer\[112\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[78\] line1_buffer\[72\] " "Duplicate LATCH primitive \"line1_buffer\[78\]\" merged with LATCH primitive \"line1_buffer\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[82\] line1_buffer\[72\] " "Duplicate LATCH primitive \"line1_buffer\[82\]\" merged with LATCH primitive \"line1_buffer\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[100\] line1_buffer\[72\] " "Duplicate LATCH primitive \"line1_buffer\[100\]\" merged with LATCH primitive \"line1_buffer\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[121\] line1_buffer\[72\] " "Duplicate LATCH primitive \"line1_buffer\[121\]\" merged with LATCH primitive \"line1_buffer\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[36\] line1_buffer\[88\] " "Duplicate LATCH primitive \"line1_buffer\[36\]\" merged with LATCH primitive \"line1_buffer\[88\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[40\] line1_buffer\[88\] " "Duplicate LATCH primitive \"line1_buffer\[40\]\" merged with LATCH primitive \"line1_buffer\[88\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[43\] line1_buffer\[88\] " "Duplicate LATCH primitive \"line1_buffer\[43\]\" merged with LATCH primitive \"line1_buffer\[88\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[116\] line1_buffer\[88\] " "Duplicate LATCH primitive \"line1_buffer\[116\]\" merged with LATCH primitive \"line1_buffer\[88\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[52\] line1_buffer\[56\] " "Duplicate LATCH primitive \"line1_buffer\[52\]\" merged with LATCH primitive \"line1_buffer\[56\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[66\] line1_buffer\[56\] " "Duplicate LATCH primitive \"line1_buffer\[66\]\" merged with LATCH primitive \"line1_buffer\[56\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[84\] line1_buffer\[56\] " "Duplicate LATCH primitive \"line1_buffer\[84\]\" merged with LATCH primitive \"line1_buffer\[56\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[30\] line1_buffer\[68\] " "Duplicate LATCH primitive \"line1_buffer\[30\]\" merged with LATCH primitive \"line1_buffer\[68\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[60\] line1_buffer\[68\] " "Duplicate LATCH primitive \"line1_buffer\[60\]\" merged with LATCH primitive \"line1_buffer\[68\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[65\] line1_buffer\[68\] " "Duplicate LATCH primitive \"line1_buffer\[65\]\" merged with LATCH primitive \"line1_buffer\[68\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[97\] line1_buffer\[68\] " "Duplicate LATCH primitive \"line1_buffer\[97\]\" merged with LATCH primitive \"line1_buffer\[68\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[122\] line1_buffer\[68\] " "Duplicate LATCH primitive \"line1_buffer\[122\]\" merged with LATCH primitive \"line1_buffer\[68\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[123\] line1_buffer\[68\] " "Duplicate LATCH primitive \"line1_buffer\[123\]\" merged with LATCH primitive \"line1_buffer\[68\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[26\] line1_buffer\[44\] " "Duplicate LATCH primitive \"line1_buffer\[26\]\" merged with LATCH primitive \"line1_buffer\[44\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[27\] line1_buffer\[44\] " "Duplicate LATCH primitive \"line1_buffer\[27\]\" merged with LATCH primitive \"line1_buffer\[44\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[28\] line1_buffer\[44\] " "Duplicate LATCH primitive \"line1_buffer\[28\]\" merged with LATCH primitive \"line1_buffer\[44\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[89\] line1_buffer\[44\] " "Duplicate LATCH primitive \"line1_buffer\[89\]\" merged with LATCH primitive \"line1_buffer\[44\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[41\] line1_buffer\[81\] " "Duplicate LATCH primitive \"line1_buffer\[41\]\" merged with LATCH primitive \"line1_buffer\[81\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[50\] line1_buffer\[81\] " "Duplicate LATCH primitive \"line1_buffer\[50\]\" merged with LATCH primitive \"line1_buffer\[81\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[99\] line1_buffer\[81\] " "Duplicate LATCH primitive \"line1_buffer\[99\]\" merged with LATCH primitive \"line1_buffer\[81\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[107\] line1_buffer\[81\] " "Duplicate LATCH primitive \"line1_buffer\[107\]\" merged with LATCH primitive \"line1_buffer\[81\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[113\] line1_buffer\[81\] " "Duplicate LATCH primitive \"line1_buffer\[113\]\" merged with LATCH primitive \"line1_buffer\[81\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[51\] line1_buffer\[49\] " "Duplicate LATCH primitive \"line1_buffer\[51\]\" merged with LATCH primitive \"line1_buffer\[49\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[57\] line1_buffer\[49\] " "Duplicate LATCH primitive \"line1_buffer\[57\]\" merged with LATCH primitive \"line1_buffer\[49\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[59\] line1_buffer\[49\] " "Duplicate LATCH primitive \"line1_buffer\[59\]\" merged with LATCH primitive \"line1_buffer\[49\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620026004981 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1620026004981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[48\] " "Latch line2\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004996 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dato2\[0\] " "Latch dato2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard_in:KB0\|b_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal keyboard_in:KB0\|b_reg\[8\]" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004996 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dato2\[1\] " "Latch dato2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard_in:KB0\|b_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal keyboard_in:KB0\|b_reg\[8\]" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004997 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dato2\[2\] " "Latch dato2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard_in:KB0\|b_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal keyboard_in:KB0\|b_reg\[8\]" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004997 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dato2\[3\] " "Latch dato2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard_in:KB0\|b_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal keyboard_in:KB0\|b_reg\[8\]" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004997 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dato2\[4\] " "Latch dato2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard_in:KB0\|b_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal keyboard_in:KB0\|b_reg\[8\]" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004997 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dato2\[5\] " "Latch dato2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard_in:KB0\|b_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal keyboard_in:KB0\|b_reg\[8\]" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004997 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dato2\[6\] " "Latch dato2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard_in:KB0\|b_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal keyboard_in:KB0\|b_reg\[8\]" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004997 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "operador\[0\] " "Latch operador\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard_in:KB0\|b_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal keyboard_in:KB0\|b_reg\[8\]" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004997 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "operador\[1\] " "Latch operador\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard_in:KB0\|b_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal keyboard_in:KB0\|b_reg\[8\]" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004997 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "operador\[2\] " "Latch operador\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard_in:KB0\|b_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal keyboard_in:KB0\|b_reg\[8\]" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004997 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "operador\[3\] " "Latch operador\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard_in:KB0\|b_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal keyboard_in:KB0\|b_reg\[8\]" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004997 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "operador\[4\] " "Latch operador\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard_in:KB0\|b_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal keyboard_in:KB0\|b_reg\[8\]" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004997 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "operador\[5\] " "Latch operador\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard_in:KB0\|b_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal keyboard_in:KB0\|b_reg\[8\]" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004997 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "operador\[6\] " "Latch operador\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard_in:KB0\|b_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal keyboard_in:KB0\|b_reg\[8\]" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004997 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dato1\[0\] " "Latch dato1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard_in:KB0\|b_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal keyboard_in:KB0\|b_reg\[8\]" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004998 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dato1\[1\] " "Latch dato1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard_in:KB0\|b_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal keyboard_in:KB0\|b_reg\[8\]" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004998 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dato1\[2\] " "Latch dato1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard_in:KB0\|b_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal keyboard_in:KB0\|b_reg\[8\]" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004998 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dato1\[3\] " "Latch dato1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard_in:KB0\|b_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal keyboard_in:KB0\|b_reg\[8\]" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004998 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dato1\[4\] " "Latch dato1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard_in:KB0\|b_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal keyboard_in:KB0\|b_reg\[8\]" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004998 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dato1\[5\] " "Latch dato1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard_in:KB0\|b_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal keyboard_in:KB0\|b_reg\[8\]" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004998 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dato1\[6\] " "Latch dato1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard_in:KB0\|b_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal keyboard_in:KB0\|b_reg\[8\]" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004998 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[8\] " "Latch line2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004998 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[72\] " "Latch line2\[72\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004998 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[88\] " "Latch line2\[88\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dato2\[0\] " "Ports D and ENA on the latch are fed by the same signal dato2\[0\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004998 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[0\] " "Latch line2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004998 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[64\] " "Latch line2\[64\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004998 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[104\] " "Latch line2\[104\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador\[0\] " "Ports D and ENA on the latch are fed by the same signal operador\[0\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004998 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[56\] " "Latch line2\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004998 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[120\] " "Latch line2\[120\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dato1\[0\] " "Ports D and ENA on the latch are fed by the same signal dato1\[0\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004998 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line1\[96\] " "Latch line1\[96\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S2 " "Ports D and ENA on the latch are fed by the same signal estado.S2" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004999 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line1\[48\] " "Latch line1\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S2 " "Ports D and ENA on the latch are fed by the same signal estado.S2" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004999 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line1\[32\] " "Latch line1\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S1 " "Ports D and ENA on the latch are fed by the same signal estado.S1" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004999 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line1\[112\] " "Latch line1\[112\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S3 " "Ports D and ENA on the latch are fed by the same signal estado.S3" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004999 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line1\[72\] " "Latch line1\[72\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S1 " "Ports D and ENA on the latch are fed by the same signal estado.S1" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004999 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line1\[88\] " "Latch line1\[88\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S1 " "Ports D and ENA on the latch are fed by the same signal estado.S1" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004999 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line1\[56\] " "Latch line1\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S1 " "Ports D and ENA on the latch are fed by the same signal estado.S1" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004999 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[68\] " "Latch line2\[68\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004999 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[4\] " "Latch line2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004999 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[52\] " "Latch line2\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004999 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[108\] " "Latch line2\[108\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador\[4\] " "Ports D and ENA on the latch are fed by the same signal operador\[4\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004999 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[92\] " "Latch line2\[92\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dato2\[4\] " "Ports D and ENA on the latch are fed by the same signal dato2\[4\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004999 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[124\] " "Latch line2\[124\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dato1\[4\] " "Ports D and ENA on the latch are fed by the same signal dato1\[4\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026004999 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026004999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line1\[68\] " "Latch line1\[68\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S2 " "Ports D and ENA on the latch are fed by the same signal estado.S2" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005000 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line1\[44\] " "Latch line1\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S3 " "Ports D and ENA on the latch are fed by the same signal estado.S3" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005000 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[49\] " "Latch line2\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005000 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[89\] " "Latch line2\[89\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dato2\[1\] " "Ports D and ENA on the latch are fed by the same signal dato2\[1\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005000 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[1\] " "Latch line2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005000 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[65\] " "Latch line2\[65\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005000 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[105\] " "Latch line2\[105\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador\[1\] " "Ports D and ENA on the latch are fed by the same signal operador\[1\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005000 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[57\] " "Latch line2\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005000 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[121\] " "Latch line2\[121\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dato1\[1\] " "Ports D and ENA on the latch are fed by the same signal dato1\[1\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005000 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line1\[81\] " "Latch line1\[81\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S1 " "Ports D and ENA on the latch are fed by the same signal estado.S1" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005000 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line1\[49\] " "Latch line1\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S2 " "Ports D and ENA on the latch are fed by the same signal estado.S2" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005000 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[69\] " "Latch line2\[69\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador\[5\] " "Ports D and ENA on the latch are fed by the same signal operador\[5\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005000 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[93\] " "Latch line2\[93\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dato2\[5\] " "Ports D and ENA on the latch are fed by the same signal dato2\[5\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005000 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[53\] " "Latch line2\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005000 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[5\] " "Latch line2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005000 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[109\] " "Latch line2\[109\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador\[5\] " "Ports D and ENA on the latch are fed by the same signal operador\[5\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005001 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[125\] " "Latch line2\[125\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dato1\[5\] " "Ports D and ENA on the latch are fed by the same signal dato1\[5\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005001 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[66\] " "Latch line2\[66\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005001 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[58\] " "Latch line2\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005001 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[2\] " "Latch line2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005001 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[50\] " "Latch line2\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005001 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[106\] " "Latch line2\[106\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador\[2\] " "Ports D and ENA on the latch are fed by the same signal operador\[2\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005001 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[90\] " "Latch line2\[90\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dato2\[2\] " "Ports D and ENA on the latch are fed by the same signal dato2\[2\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005001 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[122\] " "Latch line2\[122\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dato1\[2\] " "Ports D and ENA on the latch are fed by the same signal dato1\[2\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005001 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[70\] " "Latch line2\[70\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador\[5\] " "Ports D and ENA on the latch are fed by the same signal operador\[5\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005001 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[94\] " "Latch line2\[94\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dato2\[6\] " "Ports D and ENA on the latch are fed by the same signal dato2\[6\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005001 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[54\] " "Latch line2\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005001 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[6\] " "Latch line2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005001 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[110\] " "Latch line2\[110\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador\[6\] " "Ports D and ENA on the latch are fed by the same signal operador\[6\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005001 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[126\] " "Latch line2\[126\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dato1\[6\] " "Ports D and ENA on the latch are fed by the same signal dato1\[6\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005001 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line1\[70\] " "Latch line1\[70\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S3 " "Ports D and ENA on the latch are fed by the same signal estado.S3" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005002 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[51\] " "Latch line2\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005002 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[91\] " "Latch line2\[91\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dato2\[3\] " "Ports D and ENA on the latch are fed by the same signal dato2\[3\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005002 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[3\] " "Latch line2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005002 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[67\] " "Latch line2\[67\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005002 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[107\] " "Latch line2\[107\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador\[3\] " "Ports D and ENA on the latch are fed by the same signal operador\[3\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005002 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[59\] " "Latch line2\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005002 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[123\] " "Latch line2\[123\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dato1\[3\] " "Ports D and ENA on the latch are fed by the same signal dato1\[3\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005002 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:ALU0\|solucion\[2\]\$latch " "Latch alu:ALU0\|solucion\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador\[6\] " "Ports D and ENA on the latch are fed by the same signal operador\[6\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005002 ""}  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:ALU0\|solucion\[4\]\$latch " "Latch alu:ALU0\|solucion\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador\[6\] " "Ports D and ENA on the latch are fed by the same signal operador\[6\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005002 ""}  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:ALU0\|solucion\[6\]\$latch " "Latch alu:ALU0\|solucion\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador\[6\] " "Ports D and ENA on the latch are fed by the same signal operador\[6\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005002 ""}  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:ALU0\|solucion\[5\]\$latch " "Latch alu:ALU0\|solucion\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador\[6\] " "Ports D and ENA on the latch are fed by the same signal operador\[6\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005002 ""}  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:ALU0\|solucion\[3\]\$latch " "Latch alu:ALU0\|solucion\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador\[6\] " "Ports D and ENA on the latch are fed by the same signal operador\[6\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005002 ""}  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:ALU0\|solucion\[7\]\$latch " "Latch alu:ALU0\|solucion\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador\[6\] " "Ports D and ENA on the latch are fed by the same signal operador\[6\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005003 ""}  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "case4\[0\] " "Latch case4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador\[3\] " "Ports D and ENA on the latch are fed by the same signal operador\[3\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005003 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "case4\[4\] " "Latch case4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador\[3\] " "Ports D and ENA on the latch are fed by the same signal operador\[3\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005003 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "case4\[1\] " "Latch case4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador\[3\] " "Ports D and ENA on the latch are fed by the same signal operador\[3\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005003 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "case4\[5\] " "Latch case4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador\[3\] " "Ports D and ENA on the latch are fed by the same signal operador\[3\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005003 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "case4\[2\] " "Latch case4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador\[3\] " "Ports D and ENA on the latch are fed by the same signal operador\[3\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005003 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "case4\[6\] " "Latch case4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador\[3\] " "Ports D and ENA on the latch are fed by the same signal operador\[3\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005003 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "case4\[3\] " "Latch case4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operador\[3\] " "Ports D and ENA on the latch are fed by the same signal operador\[3\]" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620026005003 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620026005003 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620026005530 "|calcu_main|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "othersled\[0\] VCC " "Pin \"othersled\[0\]\" is stuck at VCC" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 513 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620026005530 "|calcu_main|othersled[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "othersled\[1\] VCC " "Pin \"othersled\[1\]\" is stuck at VCC" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 513 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620026005530 "|calcu_main|othersled[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "othersled\[2\] VCC " "Pin \"othersled\[2\]\" is stuck at VCC" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 513 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620026005530 "|calcu_main|othersled[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "othersled\[3\] VCC " "Pin \"othersled\[3\]\" is stuck at VCC" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 513 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620026005530 "|calcu_main|othersled[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "othersled\[4\] VCC " "Pin \"othersled\[4\]\" is stuck at VCC" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 513 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620026005530 "|calcu_main|othersled[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "othersled\[5\] VCC " "Pin \"othersled\[5\]\" is stuck at VCC" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 513 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620026005530 "|calcu_main|othersled[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beep VCC " "Pin \"beep\" is stuck at VCC" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620026005530 "|calcu_main|beep"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620026005530 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620026005744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620026008465 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620026008465 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "880 " "Implemented 880 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620026009210 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620026009210 ""} { "Info" "ICUT_CUT_TM_LCELLS" "852 " "Implemented 852 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620026009210 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620026009210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 269 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 269 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620026009255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 03 09:13:29 2021 " "Processing ended: Mon May 03 09:13:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620026009255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620026009255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620026009255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620026009255 ""}
