.orig x0000

HALT

.end

;; === post-conditions ===
;; PC = x0001, IR = xf025
;; Cycle Count = 5 (3 cycles for fetch macro state, 1 cycle for decode, 1 cycle for HALT)