
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'drauch' on host 'yoshi.ece.utexas.edu' (Linux_x86_64 version 3.10.0-1160.11.1.el7.x86_64) on Mon Mar 15 13:20:44 CDT 2021
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/ecelrc/students/drauch/research/scale-cnn/networks/td_fused/layers/tdf6/r4_o1'
Sourcing Tcl script 'tdf6.tcl'
INFO: [HLS 200-1510] Running: open_project -reset tdf6_prj 
INFO: [HLS 200-10] Creating and opening project '/home/ecelrc/students/drauch/research/scale-cnn/networks/td_fused/layers/tdf6/r4_o1/tdf6_prj'.
INFO: [HLS 200-1510] Running: add_files -cflags -I .. -I /home/ecelrc/students/drauch/research/scale-cnn/common -D FAST_COMPILE=0 /home/ecelrc/students/drauch/research/scale-cnn/common/global_defines.h tdf6.cpp 
INFO: [HLS 200-10] Adding design file '/home/ecelrc/students/drauch/research/scale-cnn/common/global_defines.h' to the project
INFO: [HLS 200-10] Adding design file 'tdf6.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb -cflags -I .. -I /home/ecelrc/students/drauch/research/scale-cnn/common/test -I /home/ecelrc/students/drauch/research/scale-cnn/common /home/ecelrc/students/drauch/research/scale-cnn/common/test/tb_utils.cpp ../test/golden.cpp ../test/tb_tdf6.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/ecelrc/students/drauch/research/scale-cnn/common/test/tb_utils.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../test/golden.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../test/tb_tdf6.cpp' to the project
INFO: [HLS 200-1510] Running: set_top tdf6_top 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/ecelrc/students/drauch/research/scale-cnn/networks/td_fused/layers/tdf6/r4_o1/tdf6_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/ecelrc/students/drauch/research/scale-cnn/networks/td_fused/layers/tdf6/r4_o1/tdf6_prj/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu3p-ffvc1517-3-e 
INFO: [HLS 200-10] Setting target device to 'xcvu3p-ffvc1517-3-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram tdf6_top in_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram tdf6_top out_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram tdf6_top filter_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram tdf6_top adjustments 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 tdf6_top in_data -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 tdf6_top filter_data -dim 4 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 tdf6_top out_data -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 tdf6_top adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 3 tdf6 ifmap_vec 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 4 tdf6 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 2 tdf6 products 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf6_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 tdf6_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf6_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 tdf6_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf6_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 tdf6_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_dataflow tdf6/TOP_LOOP 
INFO: [HLS 200-1510] Running: config_op hadd -impl fulldsp -latency 1 
INFO: [HLS 200-1445] Configure operator 'hadd' with implementation style 'fulldsp'.
INFO: [HLS 200-1446] Configure operator 'hadd' with latency 1.
INFO: [HLS 200-1510] Running: config_op hmul -impl maxdsp -latency 1 
INFO: [HLS 200-1445] Configure operator 'hmul' with implementation style 'maxdsp'.
INFO: [HLS 200-1446] Configure operator 'hmul' with latency 1.
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../../../../../../common/test/tb_utils.cpp in debug mode
   Compiling ../../../../../test/golden.cpp in debug mode
   Compiling ../../../../../test/tb_tdf6.cpp in debug mode
   Compiling ../../../../tdf6.cpp in debug mode
   Generating csim.exe
In file included from /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/include/hls_hotbm_apfixed.h:45:0,
                 from /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/include/hls_math.h:1065,
                 from ../../../../tdf6_conv_stages.h:8,
                 from ../../../../tdf6.cpp:6:
/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/include/utils/x_hls_utils.h:243:40: warning: ‘hls_preserve’ attribute directive ignored [-Wattributes]
 __attribute__((hls_preserve)) T reg(T d)
                                        ^
Beginning functional validation.
Generating random inputs.
Running synthesized function...
Running golden comparison function...
Comparing expected vs. actual values.
0 out of 25088 points exceeded low error threshold.
14913 out of 25088 points equaled their exact expected values.
Validation successful.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 14 seconds. CPU system time: 1.32 seconds. Elapsed time: 15.59 seconds; current allocated memory: 239.939 MB.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 240.146 MB.
INFO: [HLS 200-10] Analyzing design file 'tdf6.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5301] unused parameter 'k': ./tdf6_conv_stages.h:76:37
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 34.02 seconds. CPU system time: 2.51 seconds. Elapsed time: 36.85 seconds; current allocated memory: 243.509 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'adjust(decimal16, decimal16, decimal16, decimal16)' into 'tdf6_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (./tdf6_conv_stages.h:223:20)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (tdf6.cpp:197:9)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf6_conv_stages.h:50:18) in function 'tdf6_readFilters' completely with a factor of 1 (./tdf6_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_2' (./tdf6_conv_stages.h:90:27) in function 'tdf6_writeOutputs_unaligned' completely with a factor of 4 (./tdf6_conv_stages.h:90:27)
INFO: [HLS 214-188] Unrolling loop 'OUTPUT_LOOP' (tdf6.cpp:33:17) in function 'tdf6_accum_1' partially with a factor of 4 (tdf6.cpp:33:17)
INFO: [HLS 214-178] Inlining function 'fp_struct<decimal16>::fp_struct(decimal16)' into 'int generic_signbit<decimal16>(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<decimal16>::__signbit() const' into 'int generic_signbit<decimal16>(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:11:0)
INFO: [HLS 214-178] Inlining function 'int generic_signbit<decimal16>(decimal16)' into 'hls::signbit(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/signbithalf.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf6_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (./tdf6_conv_stages.h:212:0)
WARNING: [HLS 214-167] The program may have out of bound array access (./tdf6_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (./tdf6_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (./tdf6_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (./tdf6_conv_stages.h:94:37)
INFO: [HLS 214-248] cyclic reshaped array 'out_data' on dimension 3 with 4 (tdf6.cpp:196:137)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.4 seconds. CPU system time: 0.68 seconds. Elapsed time: 7.54 seconds; current allocated memory: 244.818 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 244.819 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'ADJUST_LOOP' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12) in function 'tdf6_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [HLS 200-489] Unrolling loop 'ADJUST_LOOP' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12) in function 'tdf6_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.45 seconds; current allocated memory: 265.965 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 287.094 MB.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_85_1' (./tdf6_conv_stages.h:85) in function 'tdf6_writeOutputs_unaligned' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (tdf6.cpp:59) in function 'tdf6_accum_2' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'DP_OUTER_1' (./tdf6_conv_stages.h:147) in function 'tdf6_dot_product' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'DP_OUTER_2' (./tdf6_conv_stages.h:148) in function 'tdf6_dot_product' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DP_OUTER_3' (./tdf6_conv_stages.h:149) in function 'tdf6_dot_product' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'FL4' (./tdf6_conv_stages.h:47) in function 'tdf6_readFilters' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'FL5' (./tdf6_conv_stages.h:48) in function 'tdf6_readFilters' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ACCUM_LOOP_OUTER' (tdf6.cpp:25) in function 'tdf6_accum_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_85_1' (./tdf6_conv_stages.h:85) in function 'tdf6_writeOutputs_unaligned' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (tdf6.cpp:67) in function 'tdf6_accum_2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'DP_OUTER_1' (./tdf6_conv_stages.h:147) in function 'tdf6_dot_product' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'DP_OUTER_2' (./tdf6_conv_stages.h:148) in function 'tdf6_dot_product' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'DP_OUTER_3' (./tdf6_conv_stages.h:149) in function 'tdf6_dot_product' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'DP_INNER' (./tdf6_conv_stages.h:152) in function 'tdf6_dot_product' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'FL4' (./tdf6_conv_stages.h:47) in function 'tdf6_readFilters' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'FL5' (./tdf6_conv_stages.h:48) in function 'tdf6_readFilters' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'FL6' (./tdf6_conv_stages.h:49) in function 'tdf6_readFilters' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'IL6' (./tdf6_conv_stages.h:25) in function 'tdf6_readInputs' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ACCUM_LOOP_INNER' (tdf6.cpp:27) in function 'tdf6_accum_1' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'in_data' (tdf6.cpp:197) in dimension 3 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'filter_data' (tdf6.cpp:198) in dimension 4 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'adjustments' (tdf6.cpp:199) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'ifmap_vec' (tdf6.cpp:156) in dimension 3 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (tdf6.cpp:157) in dimension 4 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'products' (tdf6.cpp:158) in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'sums' (tdf6.cpp:159) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputs' (tdf6.cpp:160) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'indices' (tdf6.cpp:163) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum1_out_0' (tdf6.cpp:181) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'outputRow'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (tdf6.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'psum' (tdf6.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec3.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs3.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs3.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec3.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs4.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs5.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs6.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs4.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs5.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs6.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0' (tdf6.cpp:156) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.1' (tdf6.cpp:156) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.2' (tdf6.cpp:156) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.3' (tdf6.cpp:156) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0' (tdf6.cpp:157) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.1' (tdf6.cpp:157) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.2' (tdf6.cpp:157) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.3' (tdf6.cpp:157) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0.0' (tdf6.cpp:156) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.1.0' (tdf6.cpp:156) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.2.0' (tdf6.cpp:156) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.3.0' (tdf6.cpp:156) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.0' (tdf6.cpp:157) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.1.0' (tdf6.cpp:157) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.2.0' (tdf6.cpp:157) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.3.0' (tdf6.cpp:157) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.0.0' (tdf6.cpp:157) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.1.0.0' (tdf6.cpp:157) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.2.0.0' (tdf6.cpp:157) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.3.0.0' (tdf6.cpp:157) in dimension 1 automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop TOP_LOOP (tdf6.cpp:153)  of function 'tdf6'.
INFO: [HLS 200-988] Store statement on variable  'sums[0]19' (tdf6.cpp:159) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf6.cpp:153:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_TOP_LOOP' (tdf6.cpp:153:7), detected/extracted 10 process function(s): 
	 'tdf6_get_next_ijk'
	 'tdf6_readInputs'
	 'tdf6_readFilters'
	 'tdf6_dot_product'
	 'tdf6_accum_1'
	 'tdf6_accum_2'
	 'tdf6_accum_3'
	 'Block_entry_proc_proc'
	 'tdf6_adjust'
	 'tdf6_writeOutputs_unaligned'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.31 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.62 seconds; current allocated memory: 331.412 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0]' (./tdf6_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1]' (./tdf6_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3]' (./tdf6_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2]' (./tdf6_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0]' (./tdf6_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1]' (./tdf6_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3]' (./tdf6_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2]' (./tdf6_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out[1]' (tdf6.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out[0]' (tdf6.cpp:19).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out[1]' (tdf6.cpp:19).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out[0]' (tdf6.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out[1]' (tdf6.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out[0]' (tdf6.cpp:19).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out[1]' (tdf6.cpp:19).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out[0]' (tdf6.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out[1]' (tdf6.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out[0]' (tdf6.cpp:19).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out[1]' (tdf6.cpp:19).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out[0]' (tdf6.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out[1]' (tdf6.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out[0]' (tdf6.cpp:19).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out[1]' (tdf6.cpp:19).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out[0]' (tdf6.cpp:19).
INFO: [HLS 200-472] Inferring partial write operation for 'filter_data' (tdf6.cpp:202:28)
INFO: [HLS 200-472] Inferring partial write operation for 'adjustments' (tdf6.cpp:203:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ifmap_vec[0][0][0]' (./tdf6_conv_stages.h:33:35)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_vecs[0][0][0][0]' (./tdf6_conv_stages.h:55:43)
INFO: [HLS 200-472] Inferring partial write operation for 'products[0]' (./tdf6_conv_stages.h:153:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (tdf6.cpp:75:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[0]' (tdf6.cpp:45:15)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
WARNING: [HLS 200-1449] Process tdf6_readInputs has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.92 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.1 seconds; current allocated memory: 446.893 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tdf6_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf6_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 447.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 447.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf6_readInputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'IL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 447.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 447.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf6_readFilters' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'FL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 448.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 448.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf6_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DP_OUTER_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'DP_OUTER_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 448.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 448.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf6_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ACCUM_LOOP_OUTER'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 6, loop 'ACCUM_LOOP_OUTER'
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'OUTPUT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 449.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 450.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf6_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 450.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 451.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf6_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 451.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 451.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 451.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 451.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf6_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 451.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 451.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf6_writeOutputs_unaligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 451.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 451.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_TOP_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 452.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 452.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 452.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 452.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf6_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 452.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'filter_data' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'adjustments' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 452.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf6_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'i' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'k' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf6_get_next_ijk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 453.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf6_readInputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf6_readInputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 454.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf6_readFilters' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf6_readFilters'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 455.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf6_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf6_dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 456.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf6_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf6_accum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 458.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf6_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf6_accum_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 462.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf6_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf6_accum_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 463.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 463.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf6_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf6_adjust'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 464.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf6_writeOutputs_unaligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outputCount' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputChanIdx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf6_writeOutputs_unaligned'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 465.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_TOP_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_TOP_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 468.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 469.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf6_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tdf6_top/dummy_val' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tdf6_top/out_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tdf6_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf6_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 470.386 MB.
INFO: [HLS 200-741] Implementing PIPO tdf6_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_0_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'tdf6_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO tdf6_top_dataflow_in_loop_TOP_LOOP_products_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'tdf6_top_dataflow_in_loop_TOP_LOOP_products_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO tdf6_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'tdf6_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO tdf6_top_dataflow_in_loop_TOP_LOOP_accum2_out_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'tdf6_top_dataflow_in_loop_TOP_LOOP_accum2_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'indices_01_c_U(tdf6_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_12_c_U(tdf6_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c_U(tdf6_top_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c1_U(tdf6_top_fifo_w5_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_01_c2_U(tdf6_top_fifo_w5_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_12_c3_U(tdf6_top_fifo_w10_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_channel_U(tdf6_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_0_U(tdf6_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_0_U(tdf6_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tdf6_readFilters_U0_U(tdf6_top_start_for_tdf6_readFilters_U0)' using Shift Registers.
WARNING: [RTMG 210-274] Memory 'tdf6_top_in_data' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'tdf6_top_in_data_rom' using ultra ROMs.
INFO: [RTMG 210-278] Implementing memory 'tdf6_top_filter_data_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tdf6_top_adjustments_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO tdf6_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_0_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO tdf6_top_dataflow_in_loop_TOP_LOOP_products_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf6_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO tdf6_top_dataflow_in_loop_TOP_LOOP_accum2_out_0_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO tdf6_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_0_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO tdf6_top_dataflow_in_loop_TOP_LOOP_products_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf6_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO tdf6_top_dataflow_in_loop_TOP_LOOP_accum2_out_0_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.71 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.87 seconds; current allocated memory: 479.243 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for tdf6_top.
INFO: [VLOG 209-307] Generating Verilog RTL for tdf6_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.69 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 57.24 seconds. CPU system time: 4.41 seconds. Elapsed time: 66.04 seconds; current allocated memory: 480.662 MB.
INFO: [HLS 200-112] Total CPU user time: 76.15 seconds. Total CPU system time: 7.59 seconds. Total elapsed time: 86.69 seconds; peak allocated memory: 479.243 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Mar 15 13:22:10 2021...
