{"vcs1":{"timestamp_begin":1684310238.239088201, "rt":1.27, "ut":0.36, "st":0.21}}
{"vcselab":{"timestamp_begin":1684310239.596527786, "rt":1.19, "ut":0.43, "st":0.15}}
{"link":{"timestamp_begin":1684310240.861547921, "rt":0.49, "ut":0.23, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684310237.593011764}
{"VCS_COMP_START_TIME": 1684310237.593011764}
{"VCS_COMP_END_TIME": 1684310242.960833039}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330604}}
{"stitch_vcselab": {"peak_mem": 211888}}
