Warning (10268): Verilog HDL information at FullMapSendController.v(51): always construct contains both blocking and non-blocking assignments File: /home/andreojr/dev/edu/engg52/controller/sudoku/quartus/UART_Memoria/FullMapSendController.v Line: 51
