<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='ecpu_alu.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: ecpu_alu
    <br/>
    Created: Mar 24, 2009
    <br/>
    Updated: Dec 20, 2009
    <br/>
    SVN Updated: Apr 30, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Arithmetic core
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    
     Design done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: GPL
   </p>
   <div id="d_Comments">
    <h2>
     
     
     Comments
    </h2>
    <p id="p_Comments">
     # ECPU 0.1.alpha
     <br/>
     # ==============
     <br/>
     #
     <br/>
     # Background
     <br/>
     # ========
     <br/>
     # Resurrected university project originally written in VHDL.
     <br/>
     # Converted to Verilog by hand and fixed bugs.
     <br/>
     #
     <br/>
     # Modifications made in verilog post-conversion:
     <br/>
     # - New barrel shifter
     <br/>
     # - Reviewed opcode list
     <br/>
     # - Enhanced testbench to allow for random stimulus (verilog only tb)
     <br/>
     # - Tested using Icarus
     <br/>
     #
     <br/>
     # Currently checking for synthesis:
     <br/>
     # - Passes synthesis checks using "veriwell ... +synopsys"
     <br/>
     #
     <br/>
     # Features
     <br/>
     # ========
     <br/>
     # * 15 working opcodes/functions :
     <br/>
     #     cADD_AB
     <br/>
     #     cINC_A
     <br/>
     #     cINC_B
     <br/>
     #     cSUB_AB
     <br/>
     #     cCMP_AB   - Same as Xor
     <br/>
     #     cASL_AbyB - Uses last three bits of B (barrel shift)
     <br/>
     #     cASR_AbyB - Uses last three bits of B (barrel shift)
     <br/>
     #     cCLR      - Clear outputs
     <br/>
     #     cDEC_A
     <br/>
     #     cDEC_B
     <br/>
     #     cMUL_AB   - not implemented [yet]
     <br/>
     #     cCPL_A
     <br/>
     #     cAND_AB
     <br/>
     #     cOR_AB
     <br/>
     #     cXOR_AB
     <br/>
     #     cCPL_B
     <br/>
     #
     <br/>
     # * Flags C, V, Z - not implemented [yet]
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
