Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Sep  1 15:31:02 2025
| Host         : TOR00094 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7k325t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1751 |
|    Minimum number of control sets                        |  1744 |
|    Addition due to synthesis replication                 |     1 |
|    Addition due to physical synthesis replication        |     6 |
| Unused register locations in slices containing registers |  4828 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1751 |
| >= 0 to < 4        |   143 |
| >= 4 to < 6        |   558 |
| >= 6 to < 8        |   163 |
| >= 8 to < 10       |   110 |
| >= 10 to < 12      |    60 |
| >= 12 to < 14      |   136 |
| >= 14 to < 16      |    28 |
| >= 16              |   553 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           38399 |         7740 |
| No           | No                    | Yes                    |            2178 |          641 |
| No           | Yes                   | No                     |           14545 |         4021 |
| Yes          | No                    | No                     |            7365 |         1625 |
| Yes          | No                    | Yes                    |            3050 |          703 |
| Yes          | Yes                   | No                     |           10179 |         2565 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                               Clock Signal                                                                              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                                                  Set/Reset Signal                                                                                                                                  | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/tc_reg_0                                                                              |                1 |              1 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                     | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                          |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/tc_reg_0                                                                                                  |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/tc_reg_0                                                                              |                1 |              1 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                     | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                          |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_reg_0                                                                              |                1 |              1 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/reset_sync_chain_0                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_reg_0                                                                                                   |                1 |              1 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                     | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                          |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[5].delay_reset_pe/tc_reg_0                                                                              |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/tc_reg_0                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                               |                1 |              1 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.reset_sync_lite_slv/lite_sync_reset                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/tc_reg_0                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_LLR_mux/ival                                                                                                                                                                                                    | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.source/owLLR[6][0]_i_1_n_0                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                                     | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_LLR_mux/ival                                                                                                                                                                                                    | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.source/owLLR[4][0]_i_1_n_0                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/tc_reg_0                                                                            |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_LLR_mux/ival                                                                                                                                                                                                    | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.source/owLLR[5][0]_i_1_n_0                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_LLR_mux/ival                                                                                                                                                                                                    | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.source/owLLR[2][0]_i_1_n_0                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                     | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                          |                1 |              1 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                                                                                                              |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/tc_reg_0                                                                                                   |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/tc_reg_0                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.source/bwrite_done1_out                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                     | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                          |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/tc_reg_0                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_LLR_mux/ival                                                                                                                                                                                                    | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.source/owLLR[7][0]_i_1_n_0                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_LLR_mux/ival                                                                                                                                                                                                    | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.source/owLLR                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/tc_reg_0                                                                            |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_reg_0                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_LLR_mux/ival                                                                                                                                                                                                    | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.source/owLLR[3][0]_i_1_n_0                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                     | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                          |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[5].delay_reset_pe/tc_reg_0                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_LLR_mux/ival                                                                                                                                                                                                    | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.source/owLLR[1][0]_i_1_n_0                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                     | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                          |                1 |              1 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                     | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                          |                1 |              1 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                     | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                          |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                     | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                          |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/tc_reg_0                                                                            |                1 |              1 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                     | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                          |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/tc_reg_0                                                                            |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/tc_reg_0                                                                            |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/tc_reg_0                                                                                                   |                1 |              1 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                     | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                          |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/tc_reg_0                                                                              |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/tc_reg_0                                                                                                   |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/tc_reg_0                                                                            |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[5].delay_reset_pe/tc_reg_0                                                                            |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/tc_reg_0                                                                              |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_reg_0                                                                              |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_reg_0                                                                            |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/tc_reg_0                                                                                                  |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/tc_reg_0                                                                                                  |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_reg_0                                                                                                  |                1 |              1 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/s_aresetn_0                                                                                                                                                 |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/tc_reg_0                                                                                                  |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/tc_reg_0                                                                              |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/tc_reg_0                                                                              |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/tc_reg_0                                                                              |                1 |              1 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                                     | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[5].delay_reset_pe/tc_reg_0                                                                              |                1 |              1 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/p_0_in0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                               |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                        |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                               |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg_0                                                                                             |                1 |              2 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg_0                                                                                             |                2 |              2 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg_0                                                                                             |                2 |              2 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg_0                                                                                             |                2 |              2 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg_0                                                                                               |                2 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg_0                                                                                               |                2 |              2 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg_0                                                                                               |                2 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                             |                1 |              2 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg_0                                                                                               |                2 |              2 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg_0                                                                                                                    |                1 |              2 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg_0                                                                                                                    |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                   |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/ibuf__iwtag                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg_0                                                                                                                   |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg_0                                                                                                                   |                2 |              2 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/up_core_preset                                                                                                                                                                                              |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |              3 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk                                                                                                                           |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_core_preset                                                                                                                                                                                              |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/up_core_preset                                                                                                                                                                                              |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg_0                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                       |                2 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                    |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg_0                                                                     | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                  |                2 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                          |                2 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/my_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                  |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                            |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/my_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                   |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                            |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/up_core_preset                                                                                                                                                                                                              |                1 |              3 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk                                                                                                                           |                                                                                                                                                                                                                                                          | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset                                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk                                                                                                                           |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/up_core_preset                                                                                                                                                                                                              |                1 |              3 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg_0                                                                   | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                |                2 |              3 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk                                                                                                                           |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/map_i_ram_sub/E[0]                                                                                                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                2 |              3 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]                                                                                                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                2 |              3 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg_0                                                                   | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/your_instance_name/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                            |                1 |              3 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg_0                                                                                         | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                      |                2 |              3 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                    |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/up_core_preset                                                                                                                                                                                              |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/up_core_preset                                                                                                                                                                                              |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                            |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg_0                                                                     | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                  |                2 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/up_core_preset                                                                                                                                                                                              |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_27[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_62[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_78[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_80[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_66[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_81[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_47[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_82[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_83[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_35[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_49[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_5[0]                                                                                                                                                                                         | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_45[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_29[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_37[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_46[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_48[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_55[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_57[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_31[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_33[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_54[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_58[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_60[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_64[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_65[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_4[0]                                                                                                                                                                                         | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_44[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_53[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_50[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_28[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_42[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_63[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_56[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_68[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_70[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_39[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_67[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_7[0]                                                                                                                                                                                         | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_72[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_30[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_6[0]                                                                                                                                                                                         | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_86[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_89[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_88[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_9[0]                                                                                                                                                                                         | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_90[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_92[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_91[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_85[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_87[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_84[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_93[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/addr_gen__ienable                                                                                                                                                                                    | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/baddr[4]                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_dac_par_type0                                                                                                                                                                              | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/p1                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/p1[0][3]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/val2out                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_adc_sync0                                                                                                                                                                                  | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/ctrl/oc_nv_mode_reg_1[0]                                                                                                                                                                                  | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/ctrl/oc_nv_mode_reg_0[0]                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/ctrl/ctrl__oaddr_enable                                                                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/ctrl/oc_nv_mode_reg_2[0]                                                                                                                                                                                                            |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_18                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_13                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_19                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_2                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_20                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_21                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_22                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_16                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_1                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_10                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_11                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_12                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_17                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_14                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_15                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_30                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_28                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_31                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_32                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_33                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_34                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_35                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_39                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_14                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_8                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_9                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_22                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_36                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_6                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_31                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_25                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_37                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_42                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_45                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_1                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_10                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_16                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_18                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_20                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_34                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_23                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_44                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_25                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_11                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_33                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_27                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_32                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_35                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_30                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_4                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_46                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_2                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_24                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_26                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_28                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_36                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_29                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_40                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_43                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_26                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_47                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_23                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_7                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_12                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_41                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_15                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_48                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_17                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_19                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_27                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_21                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_29                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_24                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_38                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_5                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_13                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_3                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_5                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_56                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/mem_list_reg_1                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_42                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_49                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/mem_list_reg_4                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_71                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/mem_list_reg                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_53                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_6                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_4                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_55                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_61                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_43                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_8                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_47                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/mem_list_reg_3                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_48                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_65                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_37                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_40                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_52                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_59                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_67                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_50                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_57                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_69                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_7                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_46                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_70                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_9                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_63                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_44                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_68                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/mem_list_reg_2                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/mem_list_reg_5                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_51                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_58                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_38                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_39                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_54                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_60                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_66                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/mem_list_reg_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_64                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/mem_list_reg_6                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_45                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_62                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_rx_0/inst/RX_phy_sub/parallel2series_soft/now_order[2]_i_1_n_0                                                                                                                                                                           | design_1_i/only_rx_0/inst/RX_phy_sub/filter_sop_sub/rst                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/wr_probe_out[0]                                                                                                                                                                                                 | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/vio_0/inst/PROBE_IN_INST/Read_int                                                                                                                                                                                                             | design_1_i/vio_0/inst/PROBE_IN_INST/addr_count[3]_i_1_n_0                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/done_int_d                                                                                                                        | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/index_M_out[2]_i_1_n_0                                                                                                                                                                                   | design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/del_rst_reg_0[0]                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/TX_DV_reg_reg_n_0                                                                                                                                                                           | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/spi_master_inst/s00_axi_aresetn_4[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/spi_master_inst/TX_DV_reg_reg[0]                                                                                                                                                            | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_sync_src_request_id/E[0]                                                                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                                                                                                              |                1 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                  |                3 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                  |                4 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/demapper_ss_sub/count_ss[3]_i_1_n_0                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[0].engine/vn[min2][4]_i_1__23_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                  |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                4 |              4 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3_41                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/TX_DV_reg_reg_n_0                                                                                                                                                                           | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/s00_axi_aresetn_3[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/TX_DV_reg_reg[0]                                                                                                                                                            | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0          |                2 |              4 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0               |                2 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/CLK_AXI/AXI_reset/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0               |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[0].engine/vn[min2][4]_i_1__15_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[0].engine/vn[min2][4]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                            |                3 |              4 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/mem[3][3]_i_1_n_0                                                                                                         | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0              |                2 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[0].engine/p_63_out                                                                                                                                        | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[0].engine/raddr_reg[0][0][baddr][3]                                                                                                                                                 |                2 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/sync_reset_out_reg[0]                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[0].engine/vn[min2][4]_i_1__7_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[0].engine/p_42_out                                                                                                                                        | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[0].engine/raddr_reg[1][0][baddr][3]                                                                                                                                                 |                2 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0              |                2 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                     |                3 |              4 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/mem[0][3]_i_1_n_0                                                                                                         | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                1 |              4 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/mem[2][3]_i_1_n_0                                                                                                         | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                1 |              4 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/mem[1][3]_i_1_n_0                                                                                                         | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                1 |              4 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/next_pat_count                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                1 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg_0                                                                                         | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/done_int_d                                                                                                  | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                   |                1 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[5].delay_reset_pe/tc_reg_0                                                  | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                |                2 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg_0                                                                   | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/speed_test_sub/count_dtct_p1[3]_i_1_n_0                                                                                                                                                                                        | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/speed_test_sub/count_dtct_p2[3]_i_1_n_0                                                                                                                                                                                        | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/done_int_d                                                                                                  | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                   |                1 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[5].delay_reset_pe/tc_reg_0                                                  | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                |                2 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg_0                                                                   | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                |                2 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/done_int_d                                                                                                    | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                     |                1 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[5].delay_reset_pe/tc_reg_0                                                    | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                  |                2 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg_0                                                                     | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                  |                2 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/done_int_d                                                                                                    | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                     |                1 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[5].delay_reset_pe/tc_reg_0                                                    | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                  |                2 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg_0                                                                     | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                  |                2 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/done_int_d                                                                                                                         | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg_0                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/do_reset                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/AD9364/divclk_64_rst1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/din_wr                                                                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                    |                3 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                 |                4 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                 |                3 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                 |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1_3                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[6].wr_probe_out[6]_i_1_n_0                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[3]_2[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[3]_3[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[3]_1[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                           |                3 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                           |                4 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                           |                3 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                           |                4 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                              |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[3]_4[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/clear                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/E[0]                                                                                                                                                                                                 | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_20[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/SS[0]                                                                                                                                                  |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_23[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_24[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_12[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_22[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_25[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                           |                4 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                           |                3 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                           |                3 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                           |                4 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                              |                4 |              4 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_0[0]                                                                                                                                                                                         | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_1[0]                                                                                                                                                                                         | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_16[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_11[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_14[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_15[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg[0]                                                                                                                                                                                           | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_17[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                             |                3 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                |                4 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                             |                4 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                             |                4 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                             |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_18[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_2[0]                                                                                                                                                                                         | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_21[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_19[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_10[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_13[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_26[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_52[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_73[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_51[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_40[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_69[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                |                3 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                             |                3 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                             |                4 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                             |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_71[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_74[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                             |                4 |              4 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_75[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_adc_sync0                                                                                                                                                                                  | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_dac_par_type0                                                                                                                                                                              | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[3]_1[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[3]_3[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[3]_4[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[3]_2[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_dac_par_type0                                                                                                                                                                              | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_adc_sync0                                                                                                                                                                                  | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[3]_4[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[3]_2[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[3]_1[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[3]_3[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_adc_sync0                                                                                                                                                                                                  | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_dac_par_type0                                                                                                                                                                                              | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[3]_3[0]                                                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_req_gen/id                                                                                                                                                                             | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/reset_gen[2].reset_sync_reg[0]_0[0]                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_76[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id0                                                                                                                                                             | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/E[0]                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/SR[0]                                                                                                                                                       |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/id0                                                                                                                                              | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_36[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_34[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_59[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_77[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_38[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_79[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_43[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_8[0]                                                                                                                                                                                         | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_3[0]                                                                                                                                                                                         | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_32[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_41[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/val_reg_61[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[1]_0[3]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_1_n_0                                                                                  | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_51[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1_n_0                                                                                                                                                                                                      |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_LLR_mux/buffer[2][4]_i_1_n_0                                                                                                                                                                                    | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[2].engine/vn[min2][4]_i_2__17_n_0                                                                                                                         | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[2].engine/vn[min2][4]_i_1__17_n_0                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_0[0]                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/data_out_channel/SS[0]                                                                                                                                                                         |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[3].engine/vn[min2][4]_i_2__10_n_0                                                                                                                         | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[3].engine/vn[min2][4]_i_1__10_n_0                                                                                                                                                   |                3 |              5 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.min_value_0[4]_i_1_n_0                                                                                | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[2].engine/vn[min2][4]_i_2__9_n_0                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[2].engine/vn[min2][4]_i_1__9_n_0                                                                                                                                                    |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_53[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_23[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.next_min_value_1                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/SR[0]                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/r_SPI_Clk_Edges[4]_i_1_n_0                                                                                                                                                  | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/dac_valid_q0                                                                                                                                                                                                           | design_1_i/AD9364/dac_fifo_ad9364_0/inst/dout_raddr[4]_i_1_n_0                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[1].engine/vn[min2][4]_i_2__8_n_0                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[1].engine/vn[min2][4]_i_1__8_n_0                                                                                                                                                    |                1 |              5 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.next_max_value_1                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_14[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr[4]_i_1_n_0                                                                                                                                                                                            | design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/dac_valid_q0                                                                                                                                                                                           | design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/dout_raddr[4]_i_1_n_0                                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[0].engine/vn[min2][4]_i_2__7_n_0                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[0].engine/vn[min2][4]_i_1__7_n_0                                                                                                                                                    |                2 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/SS[0]                                                                                                                                                    |                3 |              5 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_valid_int_reg_0                                                                                                                                                                                                     |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_6[0]                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[5].engine/vn[min2][4]_i_2__28_n_0                                                                                                                         | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[5].engine/vn[min2][4]_i_1__28_n_0                                                                                                                                                   |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_17[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/SR[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_45[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_30[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_27[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[3].engine/vn[min2][4]_i_2__2_n_0                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[3].engine/vn[min2][4]_i_1__2_n_0                                                                                                                                                    |                2 |              5 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.next_max_value_0                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_10[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_36[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[1].engine/vn[min2][4]_i_2__16_n_0                                                                                                                         | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[1].engine/vn[min2][4]_i_1__16_n_0                                                                                                                                                   |                1 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/din_waddr[4]_i_1_n_0                                                                                                                                                                              | design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/din_enable[0]_i_1_n_0                                                                                                                                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[7].engine/vn[min2][4]_i_2__6_n_0                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[7].engine/vn[min2][4]_i_1__6_n_0                                                                                                                                                    |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[1]_0[6]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/mem[1][4]_i_1_n_0                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[0].engine/oval_reg_n_0                                                                                                                                    | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[0].engine/raddr_reg[2][0][baddr][3]                                                                                                                                                 |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[6].engine/vn[min2][4]_i_2__29_n_0                                                                                                                         | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[6].engine/vn[min2][4]_i_1__29_n_0                                                                                                                                                   |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_29[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_21[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[5].engine/vn[min2][4]_i_2__4_n_0                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[5].engine/vn[min2][4]_i_1__4_n_0                                                                                                                                                    |                2 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/data_out_channel/SS[0]                                                                                                                                                                        |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_8[0]                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_15[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_19[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/spi_master_inst/r_SPI_Clk_Edges[4]_i_1__0_n_0                                                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/SR[0]                                                                                                                  |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_4[0]                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[4].engine/vn[min2][4]_i_2__3_n_0                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[4].engine/vn[min2][4]_i_1__3_n_0                                                                                                                                                    |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_57[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_2[0]                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]                                                                                                                                                         | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/reset_gen[1].reset_sync_reg[0][0]                                                                                                                                                      |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_44[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_55[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_25[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/even_qam_llr__oqam[0]                                                                                                                                                                               |                2 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/SS[0]                                                                                                                                                  |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[1].engine/vn[min2][4]_i_2__0_n_0                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[1].engine/vn[min2][4]_i_1__0_n_0                                                                                                                                                    |                2 |              5 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/mem[3][4]_i_1_n_0                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_42[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_32[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/dac_valid_q0                                                                                                                                                                                           | design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/dout_raddr[4]_i_1_n_0                                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/mem[2][4]_i_1_n_0                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_38[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_LLR_mux/buffer[6][4]_i_1_n_0                                                                                                                                                                                    | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[3].engine/vn[min2][4]_i_2__18_n_0                                                                                                                         | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[3].engine/vn[min2][4]_i_1__18_n_0                                                                                                                                                   |                2 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr[4]_i_1_n_0                                                                                                                                                                              | design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_0                                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                        | design_1_i/only_rx_0/inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[7].engine/vn[min2][4]_i_2__30_n_0                                                                                                                         | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[7].engine/vn[min2][4]_i_1__30_n_0                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_34[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                1 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr[4]_i_1_n_0                                                                                                                                                                              | design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1_n_0                                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/ctrl/ctrl__oload_mode                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[4].engine/vn[min2][4]_i_2__19_n_0                                                                                                                         | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[4].engine/vn[min2][4]_i_1__19_n_0                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[2].engine/vn[min2][4]_i_2__25_n_0                                                                                                                         | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[2].engine/vn[min2][4]_i_1__25_n_0                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[7].engine/vn[min2][4]_i_2__14_n_0                                                                                                                         | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[7].engine/vn[min2][4]_i_1__14_n_0                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[4].engine/vn[min2][4]_i_2__11_n_0                                                                                                                         | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[4].engine/vn[min2][4]_i_1__11_n_0                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[3].engine/vn[min2][4]_i_2__26_n_0                                                                                                                         | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[3].engine/vn[min2][4]_i_1__26_n_0                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[5].engine/vn[min2][4]_i_2__20_n_0                                                                                                                         | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[5].engine/vn[min2][4]_i_1__20_n_0                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/TX_phy_sub/series2parallel_sub/count1                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/series2parallel_sub/buffer[5]_i_1_n_0                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[0].engine/vn[min2][4]_i_2__23_n_0                                                                                                                         | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[0].engine/vn[min2][4]_i_1__23_n_0                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_47[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/map_i_ram_sub/odat_reg[1]_0[0]                                                                                                                                                                           | design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/map_i_ram_sub/SR[0]                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1__2_n_0                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1__1_n_0                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1__0_n_0                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1_n_0                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[6].engine/vn[min2][4]_i_2__21_n_0                                                                                                                         | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[6].engine/vn[min2][4]_i_1__21_n_0                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[0].engine/vn[min2][4]_i_2__15_n_0                                                                                                                         | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[0].engine/vn[min2][4]_i_1__15_n_0                                                                                                                                                   |                3 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[1]_0[3]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_valid_int_reg_0                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[1]_0[1]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[1]_0[2]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[1]_0[5]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_raddr_sync/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[7].engine/vn[min2][4]_i_2__22_n_0                                                                                                                         | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[7].engine/vn[min2][4]_i_1__22_n_0                                                                                                                                                   |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[1]_0[4]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[5].engine/vn[min2][4]_i_2__12_n_0                                                                                                                         | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[5].engine/vn[min2][4]_i_1__12_n_0                                                                                                                                                   |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1__0_n_0                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1__1_n_0                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1_n_0                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1__2_n_0                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              5 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/mem[0][4]_i_1_n_0                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                1 |              5 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/dac_valid_q0                                                                                                                                                                                           | design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr[4]_i_1_n_0                                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[1]_0[1]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[1]_0[2]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_load                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_reg_0                                                                        | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[1]_0[3]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[1]_0[5]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[1]_0[4]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[1]_0[6]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_12[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_reg_0                                                                         | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                       |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1__0_n_0                                                                                                                                          | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[0].engine/vn[min2][4]_i_2_n_0                                                                                                                             | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[0].engine/vn[min2][4]_i_1_n_0                                                                                                                                                       |                2 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/SS[0]                                                                                                                                                    |                4 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                          | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                          | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[9]_0[3]                                                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1_n_0                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[9]_0[5]                                                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[9]_0[6]                                                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[9]_0[4]                                                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[0].engine/oval_reg_n_0                                                                                                                                    | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[0].engine/raddr_reg[3][0][baddr][3]                                                                                                                                                 |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[9]_0[2]                                                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[9]_0[0]                                                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[9]_0[1]                                                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/arch_reg_slice_inst/state[0]_i_2__0_n_0                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/arch_reg_slice_inst/state[0]_i_1__1_n_0                                                                                                                                                    |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/state[0]_i_2_n_0                                                                                                                             | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/state[0]_i_1__0_n_0                                                                                                                                                    |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/state[0]_i_2__1_n_0                                                                                                                           | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/state[0]_i_1__2_n_0                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]                                                                                                                                                           | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0                                                                                                                                                                             |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_ready                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                                  | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                             |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[4].engine/vn[min2][4]_i_2__27_n_0                                                                                                                         | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[4].engine/vn[min2][4]_i_1__27_n_0                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[6].engine/vn[min2][4]_i_2__5_n_0                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[6].engine/vn[min2][4]_i_1__5_n_0                                                                                                                                                    |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/p_0_in0                                                                                                                                                         | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[4]_i_1_n_0                                                                                                                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[2].engine/vn[min2][4]_i_2__1_n_0                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[2].engine/vn[min2][4]_i_1__1_n_0                                                                                                                                                    |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                            | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                            | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_LLR_mux/buffer[1][4]_i_1_n_0                                                                                                                                                                                    | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_LLR_mux/buffer[3][4]_i_1_n_0                                                                                                                                                                                    | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_waddr_sync/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[2]_0                                                                                                         |                                                                                                                                                                                                                                                                                    |                3 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                               | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                         |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_0_out                                                                                                                      | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[6].engine/vn[min2][4]_i_2__13_n_0                                                                                                                         | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[6].engine/vn[min2][4]_i_1__13_n_0                                                                                                                                                   |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[1].engine/vn[min2][4]_i_2__24_n_0                                                                                                                         | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[1].engine/vn[min2][4]_i_1__24_n_0                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_LLR_mux/buffer[4][4]_i_1_n_0                                                                                                                                                                                    | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |                3 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                2 |              5 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_valid_int_reg_0                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_49[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[1]_0[1]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[1]_0[2]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_tap[4]_i_1_n_0                                                                                  | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                3 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[1]_0[4]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[1]_0[5]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[3]_40[0]                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[1]_0[6]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_LLR_mux/buffer[5][4]_i_1_n_0                                                                                                                                                                                    | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |                5 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out[1]_i_1_n_0                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/tc_reg_0                                                    | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                  |                3 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/tc_reg_0                                                    | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                  |                3 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/tc_reg_0                                                    | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                  |                3 |              6 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/dac_sync_count[5]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[1].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[1].engine/sort_done                                                                                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[2].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[2].engine/sort_done                                                                                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[3].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[3].engine/sort_done                                                                                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[4].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[4].engine/sort_done                                                                                                                                                                 |                2 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/AD9364/divclk_64_rst1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                       | design_1_i/AD9364/divclk_64_rst1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[5].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[5].engine/sort_done                                                                                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[6].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[6].engine/sort_done                                                                                                                                                                 |                1 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/seq_cnt_en                                                                                                                                                                                             | design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[7].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[7].engine/sort_done                                                                                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[4].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[4].engine/sort_done                                                                                                                                                                 |                1 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/oeop                                                                                                                                                                                                     | design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/del_rst_reg_0[0]                                                                                                                                                                                                                  |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[5].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[5].engine/sort_done                                                                                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[6].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[6].engine/sort_done                                                                                                                                                                 |                2 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/tc_reg_0                                                                         | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                       |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[7].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[7].engine/sort_done                                                                                                                                                                 |                2 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                2 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/tc_reg_0                                                                         | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                       |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/ctrl/E[0]                                                                                                                                                                                                 | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/ctrl/ctrl__oaddr_clear                                                                                                                                                                                                              |                2 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/tc_reg_0                                                                        | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                      |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_LLR_mux/isop_b0                                                                                                                                                                                                 | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |                4 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/tc_reg_0                                                                        | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                      |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/oreq_reg_1[0]                                                                                                                                                                                           | design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/rst_0                                                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_LLR_mux/ieof_b0                                                                                                                                                                                                 | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |                3 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/del_rst                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/tc_reg_0                                                    | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                  |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/cnt[p1done]_i_1_n_0                                                                                                                                                                                           | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/p1                                                                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/TX_phy_sub/series2parallel_sub/Q                                                                                                                                                                                               | design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/del_rst_reg_0[0]                                                                                                                                                                                                                  |                2 |              6 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/spi_master_inst/r_SPI_Clk_Count[5]_i_1__0_n_0                                                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/your_instance_name/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                  |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[3].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[3].engine/sort_done                                                                                                                                                                 |                2 |              6 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/r_SPI_Clk_Count[5]_i_1_n_0                                                                                                                                                  | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_reg_0                                                  | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                |                3 |              6 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/dac_sync_count[5]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                1 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/tc_reg_0                                                  | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                |                3 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/tc_reg_0                                                  | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                |                3 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/tc_reg_0                                                  | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[4].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[4].engine/sort_done                                                                                                                                                                 |                2 |              6 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/state[5]_i_1__0_n_0                                                                                                              | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.reset_sync_lite_slv/lite_sync_reset                                                                                                                                                                                      |                3 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0                                                                                                                                                                                                                     |                1 |              6 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                            |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[7].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[7].engine/sort_done                                                                                                                                                                 |                2 |              6 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                1 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/din_enable[0]_i_1_n_0                                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_0                                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[5].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[5].engine/sort_done                                                                                                                                                                 |                2 |              6 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/dac_sync_count[5]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[6].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[6].engine/sort_done                                                                                                                                                                 |                2 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1_n_0                                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[4].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[4].engine/sort_done                                                                                                                                                                 |                1 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_reg_0                                                  | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                |                3 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/tc_reg_0                                                  | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[3].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[3].engine/sort_done                                                                                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[2].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[2].engine/sort_done                                                                                                                                                                 |                2 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/tc_reg_0                                                  | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                |                3 |              6 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/CLK_AXI/AXI_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | design_1_i/CLK_AXI/AXI_reset/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/tc_reg_0                                                  | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                |                3 |              6 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                               | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[1].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[1].engine/sort_done                                                                                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[7].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[7].engine/sort_done                                                                                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[6].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[6].engine/sort_done                                                                                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[5].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[5].engine/sort_done                                                                                                                                                                 |                1 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[1].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[1].engine/sort_done                                                                                                                                                                 |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/dac_sync_count[5]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[2].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[2].engine/sort_done                                                                                                                                                                 |                1 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_reg_0                                                    | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                  |                3 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/tc_reg_0                                                    | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                  |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/tc_reg_0                                                    | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                  |                3 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/my_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[1].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[1].engine/sort_done                                                                                                                                                                 |                2 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/my_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                    |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[2].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[2].engine/sort_done                                                                                                                                                                 |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[3].engine/obusy_reg_n_0                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[3].engine/sort_done                                                                                                                                                                 |                2 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_reg_0                                                    | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                  |                3 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/Q[0]                                                                                                                                                                    |                5 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_adc_dfmt_se0_9                                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                3 |              7 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/tc_reg_0                                                                         | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[3].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/loc_val_reg_n_0                                                                                                                                                                         | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/cnt_val[6]_i_1_n_0                                                                                                                                                                                                |                2 |              7 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/sel                                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/tc_reg_0                                                    | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                  |                3 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Ratio_Count[0]_i_1_n_0                                                                                                   |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[0].engine/p_44_out                                                                                                                                        | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[0].engine/SR[0]                                                                                                                                                                     |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[6].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/interlayer_rmcp_sub/count_frame[6]_i_2_n_0                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/interlayer_rmcp_sub/count_frame[6]_i_1_n_0                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/demapper/osof                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_adc_dfmt_se0_11                                                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[1].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              7 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/sub_eq_sub/CEP                                                                                                                                                                                        | design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/sub_eq_sub/pilot_counter[6]_i_1_n_0                                                                                                                                                                                             |                4 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[6].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[5].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[6].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[0].engine/p_44_out                                                                                                                                        | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[0].engine/sort_done                                                                                                                                                                 |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[7].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[1].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/tc_reg_0                                                  | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[2].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[0].engine/p_23_out                                                                                                                                        | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[0].engine/sort_done                                                                                                                                                                 |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[1].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[4].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/count_err_sub/n_er[19]_i_1_n_0                                                                                                                                                                                                 | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[2].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              7 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/tc_reg_0                                                                         | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/s00_axi_aresetn_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/Q[0]                                                                                                                                                                    |                3 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_adc_dfmt_se0                                                                                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[2].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/tc_reg_0                                                    | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                  |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[5].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[0].engine/p_23_out                                                                                                                                        | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[0].engine/SR[0]                                                                                                                                                                     |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[4].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[7].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[3].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              7 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/tc_reg_0                                                  | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[5].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_adc_dfmt_se0_10                                                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                2 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_adc_dfmt_se0                                                                                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                2 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_adc_dfmt_se0_9                                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_adc_dfmt_se0_11                                                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[0].engine/p_2_out                                                                                                                                         | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[0].engine/sort_done                                                                                                                                                                 |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[0].engine/p_2_out                                                                                                                                         | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[0].engine/SR[0]                                                                                                                                                                     |                2 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_adc_dfmt_se0_10                                                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[3].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/control_index_symb_sub/buffer_fr                                                                                                                                                                                    | design_1_i/only_rx_0/inst/RX_phy_sub/filter_sop_sub/rst                                                                                                                                                                                                                            |                1 |              7 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/control_index_symb_sub/buffer_fr[2][6]_i_1_n_0                                                                                                                                                                      | design_1_i/only_rx_0/inst/RX_phy_sub/filter_sop_sub/rst                                                                                                                                                                                                                            |                1 |              7 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/control_index_symb_sub/buffer_fr[1][6]_i_1_n_0                                                                                                                                                                      | design_1_i/only_rx_0/inst/RX_phy_sub/filter_sop_sub/rst                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_adc_dfmt_se0_5                                                                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                2 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_adc_dfmt_se0                                                                                                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                2 |              7 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/control_index_symb_sub/buffer_fr[0][6]_i_1_n_0                                                                                                                                                                      | design_1_i/only_rx_0/inst/RX_phy_sub/filter_sop_sub/rst                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/spi_master_inst/s00_axi_aresetn_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[7].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[4].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[1].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/Q[0]                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[5].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              7 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/pilot_counter[6]_i_2_n_0                                                                                                                                                                                 | design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/pilot_counter0                                                                                                                                                                                                                     |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[6].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[2].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |              7 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/Q[0]                                                                                                                                                                                          |                2 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_2_n_0                                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_1_n_0                                                                                                                                                                |                1 |              7 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/tc_reg_0                                                                        | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                      |                3 |              7 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/tc_reg_0                                                                        | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                      |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[7].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_adc_dfmt_se0_9                                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[3].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[4].engine/obusy_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_adc_dfmt_se0_11                                                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_adc_dfmt_se0                                                                                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[0].engine/p_65_out                                                                                                                                        | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[0].engine/sort_done                                                                                                                                                                 |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[0].engine/p_65_out                                                                                                                                        | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[0].engine/SR[0]                                                                                                                                                                     |                2 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_adc_dfmt_se0_10                                                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/sel                                                                                                                                                                                                     | design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/clear                                                                                                                                                                                                                             |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                              |                2 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                         | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[2]_4[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                2 |              8 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0                                                                                                                                           | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                                                                                                              |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[2]_3[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                2 |              8 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[2]_1[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                         | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[2]_2[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                         | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                         | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                         | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                         | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                         | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                   | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                   | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[2]_2[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[2]_1[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[2]_3[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[2]_4[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[2]_1[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[2]_3[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/del_rst_reg_0[0]                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/axi_wrapper/Q[0]                                                                                                                                                                      |                5 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                 | design_1_i/only_rx_0/inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                       |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                   | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                    | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                           | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                2 |              8 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/do_reset                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_raddr                                                                                                                                                                                        | design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1_n_0                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/vnode/odat                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub_descrambler/descr_oval                                                                                                                                                                                           | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[0]_1[0]                                                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                2 |              8 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/next_state                                                                                                                              | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                3 |              8 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                           | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/prbs23_check_sub/odat[7]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                             |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                            | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                            | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                         | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                               | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                               | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                         | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                         | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                               | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                               | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                               | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                         | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                               | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/RESET_FLOPS[15].RST_FLOPS                                                                                                   |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                           | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                         | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0                                                               | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_18_out                                                                                                            | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                           |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                         | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                          | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |                2 |              8 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/Q[0]                                                                                                                                                                      |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                                                                          | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/p_1_in[16]                                                                                                                                                                         | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/ctrl/iter[cnt][7]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                         | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                         | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                         | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                         | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                         | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                         | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                         | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_rx_0/inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                         | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                         | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[2]_2[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[2]_4[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                             |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[0].v_engine_n_inst[0].engine/E[0]                                                                                                                                                | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[0].v_engine_n_inst[0].engine/SR[0]                                                                                                                                                                         |                3 |              9 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/s_aresetn_0                                                                                                            |                2 |              9 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/i_sync_status_src/E[0]                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                       |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_parallel2series_FIFO/buffer[7]_i_1_n_0                                                                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_S2P_conv_1x4/sop_reg_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_S2P_conv_1x4/E[0]                                                                                                                                                                                                 | design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/rst_0                                                                                                                                                                                                                             |                3 |              9 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/s_aresetn_0                                                                                                                                                 |                2 |              9 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                           |                3 |              9 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/p_1_in                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                     |                3 |              9 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[4]_i_1_n_0                                                                                                                               |                2 |              9 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                       |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                                                      |                2 |              9 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                         | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_LLR_mux/ival                                                                                                                                                                                                    | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.source/owaddr[8]_i_1_n_0                                                                                                                                                                                           |                2 |              9 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                     |                2 |              9 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |              9 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/cdc_sync_fifo_ram0                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |              9 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sync_cell_master.axi_chip2chip_sync_cell_inst/sync_flop_2_reg[2]_1                                                                                                |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/ctrl/ctrl__oaddr_enable                                                                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/addr_gen/zacc[0][8]_i_1_n_0                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[1].engine/vn[min1][4]_i_1__8_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[0].engine/vn[min1][4]_i_1__7_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[7].engine/vn[min1][4]_i_1__6_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[5].engine/vn[min1][4]_i_1__4_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[1].engine/vn[min1][4]_i_1__0_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[2].engine/vn[min1][4]_i_1__1_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[6].engine/vn[min1][4]_i_1__5_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[0].engine/vn[min1][4]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[0].engine/vn[min1][4]_i_1__15_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[1].engine/vn[min1][4]_i_1__16_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[2].engine/vn[min1][4]_i_1__17_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[3].engine/vn[min1][4]_i_1__18_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[0].engine/vn[min1][4]_i_1__23_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[1].engine/vn[min1][4]_i_1__24_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[2].engine/vn[min1][4]_i_1__25_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[3].engine/vn[min1][4]_i_1__26_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[4].engine/vn[min1][4]_i_1__27_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[5].engine/vn[min1][4]_i_1__28_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                             |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[6].engine/vn[min1][4]_i_1__29_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[7].engine/vn[min1][4]_i_1__30_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[4].engine/vn[min1][4]_i_1__19_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[5].engine/vn[min1][4]_i_1__20_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[6].engine/vn[min1][4]_i_1__21_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[7].engine/vn[min1][4]_i_1__22_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                  |                2 |             10 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/oqam_reg[0]_1                                                                                                                                                                                       |                2 |             10 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/oqam_reg[0]_0                                                                                                                                                                                       |                5 |             10 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk                                                                                                                           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                5 |             10 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                  |                2 |             10 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                  |                2 |             10 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                                  |                2 |             10 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                      |                2 |             10 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[3].engine/vn[min1][4]_i_1__2_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[4].engine/vn[min1][4]_i_1__3_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[7].engine/vn[min1][4]_i_1__14_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[4].engine/vn[min1][4]_i_1__11_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[5].engine/vn[min1][4]_i_1__12_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[6].engine/vn[min1][4]_i_1__13_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[3].engine/vn[min1][4]_i_1__10_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[2].engine/vn[min1][4]_i_1__9_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/osof                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             11 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                2 |             11 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                2 |             11 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/axi_wrapper/symbols_out_remaining[10]_i_1_n_0                                                                                                               | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/axi_wrapper/Q[0]                                                                                                                                                                      |                4 |             11 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.reset_sync_lite_slv/lite_sync_reset                                                                                                                                                                                      |                5 |             11 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                2 |             11 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                2 |             11 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]                                                                                                                                                         | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/SR[0]                                                                                                                                                                                  |                2 |             11 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/symbols_out_remaining[10]_i_1_n_0                                                                                                               | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/Q[0]                                                                                                                                                                      |                3 |             11 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/m_axis_data_tvalid                                                                                                           | design_1_i/only_rx_0/inst/RX_phy_sub/filter_sop_sub/rst                                                                                                                                                                                                                            |                2 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/ctrl/step[done]_i_2_n_0                                                                                                                                                                                   | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/ctrl/step2_out                                                                                                                                                                                                                      |                3 |             11 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/speed_test_sub/accumulator0                                                                                                                                                                                                    | design_1_i/only_rx_0/inst/speed_test_sub/accumulator[7]_i_1_n_0                                                                                                                                                                                                                    |                3 |             11 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/speed_test_sub/accumulator                                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |                2 |             11 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/del_rst_reg_1[0]                                                                                                                                                                                                                  |                4 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                 |                7 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                 |                4 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_P2S_conv_8x1/E[0]                                                                                                                                                                                                 | design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/rst_0                                                                                                                                                                                                                             |                4 |             11 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                 |                5 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                   | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/count_symb[0]_i_1_n_0                                                                                                                                                                                                                  |                3 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/load_enable_reg_0                                                                                                             | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                       |                4 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1/CE                                                                     | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                       |                4 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                     |                4 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                                        | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                     |                4 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                  |                4 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                                        | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                  |                4 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                  |                4 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                                        | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                  |                4 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                    |                4 |             12 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.state[11]_i_1_n_0                                                                                     | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                6 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                          | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                3 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/spi_master_inst/s00_axi_aresetn_2[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                               |                3 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/my_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                         | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/my_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                5 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/spi_master_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/s00_axi_aresetn_1[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                5 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/s00_axi_aresetn_2[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                             |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]_0                                                                                                                                                                                                          |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                             |                2 |             12 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                          |                4 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/interlayer_rmcp_sub/count_symb[11]_i_1_n_0                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/filter_sop_sub/rst                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                   | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                3 |             12 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                          |                5 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                                                                                                              |                3 |             12 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                          |                3 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/spi_master_inst/s00_axi_aresetn_3[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                                      | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                 |                4 |             12 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                          |                3 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                  |                4 |             12 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                          |                4 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/spi_master_inst/s00_axi_aresetn_1[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/my_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/my_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                    |                3 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/my_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                         | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/my_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                    |                5 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                4 |             12 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                          |                4 |             12 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                          |                4 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                                        | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                  |                4 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                                                                  |                3 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/my_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                        | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/my_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                5 |             12 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                          |                4 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1/CE                                                                    | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                      |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub_decoder_CRC/E[0]                                                                                                                                                                                                 | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_parallel2series_FIFO/E[0]                                                                                                                                                                                       | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |                2 |             12 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                          |                3 |             12 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                          |                3 |             12 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                          |                3 |             12 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                          |                3 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                3 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                5 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                                      | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                 |                4 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/DOUT_CNT_CTRL_0/cnt_valid_reg_0[0]                                                                                                 | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                       |                4 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/load_enable_reg_0                                                                                                            | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                      |                4 |             12 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                                          |                3 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                               |                4 |             12 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                                          |                3 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1__2_n_0                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                2 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1_n_0                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                2 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1__1_n_0                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                3 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1__0_n_0                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                2 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                                      | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                 |                4 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                 |                4 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                 |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_rx_0/inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                        | design_1_i/only_rx_0/inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                             |                3 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                           |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_P2S_conv_8x1/oval_reg_0[0]                                                                                                                                                                                        | design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/rst_0                                                                                                                                                                                                                             |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/bit_counter_0                                                                                                                                                                                           | design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/rst_0                                                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/DOUT_CNT_CTRL_0/cnt_valid_reg_0[0]                                                                                                | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                      |                4 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                                      | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                    |                4 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/DOUT_CNT_CTRL_0/cnt_valid_reg_0[0]                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/load_enable_reg_0                                                                                      | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1/CE                                              | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                           |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                 | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                           |                5 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                           |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                 | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                           |                5 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                           |                5 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                 | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                           |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                           |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                 | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                           |                4 |             13 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                             |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/DOUT_CNT_CTRL_0/cnt_valid_reg_0[0]                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                  | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                             |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub_decoder_CRC/ost_0                                                                                                                                                                                                | design_1_i/only_rx_0/inst/DeFEC_sub/sub_decoder_CRC/ost[15]_i_1_n_0                                                                                                                                                                                                                |                3 |             13 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                   | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                             |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/load_enable_reg_0                                                                                      | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1/CE                                              | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                              |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                 | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                              |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                   | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                 | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                           |                5 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                           |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                 | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                           |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                           |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                 | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                           |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                           |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                 | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                           |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                  | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                |                5 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/DOUT_CNT_CTRL_0/cnt_valid_reg_0[0]                                                                            | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                  |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/load_enable_reg_0                                                                                        | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                  |                4 |             13 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1/CE                                                | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                  |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                 | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                              |                5 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_dtct                                                                                                                                                                                           | design_1_i/only_rx_0/inst/RX_phy_sub/filter_sop_sub/rst                                                                                                                                                                                                                            |                3 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                              |                5 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                  | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                             |                5 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                   | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                             |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                  | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                             |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/pack_cnt                                                                                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |                3 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                   | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                             |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                  | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                             |                5 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fr_sync_sub/count_pream[0]_i_1_n_0                                                                                                                                                                                                            |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/SR[0]                                                                                                                                                                                                                             |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                   | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                             |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/DOUT_CNT_CTRL_0/cnt_valid_reg_0[0]                                                                            | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                  |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/load_enable_reg_0                                                                                        | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                  |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1/CE                                                | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                  |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                  | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                   | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                |                5 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                  | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                             |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                                     |                8 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                   | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                             |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                  | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                             |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                   | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                             |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                  | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                             |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                   | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                             |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                  | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                             |                5 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt_valid_reg_n_0                                   | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                             |                4 |             13 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt_valid_reg_n_0                                | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                           |                4 |             13 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/s_axi_aresetn_1[0]                                                                                                                                                                                                                      |                3 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_raddr_int_reg[5]_2[0]                                                                                                                                                                                                |                4 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_raddr_int_reg[5]_3[0]                                                                                                                                                                                                |                5 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_raddr_int_reg[5]_1[0]                                                                                                                                                                                                |                4 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/SR[0]                                                                                                                                                                                                                   |                4 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_raddr_int_reg[5]_2[0]                                                                                                                                                                                                |                3 |             14 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/m_axis_data_tvalid                                                                                                             | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/gen_real_time.data_out_reg[0]                                                                                                                                                                                 |                4 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_raddr_int_reg[5]_2[0]                                                                                                                                                                                                |                5 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_raddr_int_reg[5]_3[0]                                                                                                                                                                                                |                4 |             14 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/m_axis_data_tvalid                                                                                                             | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/gen_real_time.data_out_reg[0]                                                                                                                                                                                 |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/addr_p1[3]                                                                                                                                                                                                                                |                4 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_raddr_int_reg[5]_1[0]                                                                                                                                                                                                |                3 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_raddr_int_reg[5]_3[0]                                                                                                                                                                                                |                5 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/SR[0]                                                                                                                                                                                                                   |                4 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/p_1_in                                                                                                                                                                                                        | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                3 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_raddr_int_reg[5]_1[0]                                                                                                                                                                                                |                3 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/SR[0]                                                                                                                                                                                                                   |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/wr_probe_out[2]                                                                                                                                                                                                 | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                           |                2 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/SR[0]                                                                                                                                                                                                                                   |                3 |             14 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/osop                                                                                                                                                                                    | design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/n_sp_loc[0]_i_1__0_n_0                                                                                                                                                                                                     |                4 |             15 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fr_sync_sub/count_symb                                                                                                                                                                                              | design_1_i/only_rx_0/inst/RX_phy_sub/fr_sync_sub/count_symb[15]_i_1_n_0                                                                                                                                                                                                            |                3 |             15 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/n_sps[14]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                4 |             15 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/reset_gen[2].reset_sync_reg[0]_0[0]                                                                                                                                                                              |                4 |             15 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/filter_sop_sub/count_fr[15]                                                                                                                                                                                                                   |                3 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                          |                5 |             15 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/lfsr0_n_0                                                                                                                                                                                      | design_1_i/only_tx_0/inst/TX_phy_sub/modulator_sub/osop_reg_0[0]                                                                                                                                                                                                                   |                4 |             15 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                3 |             15 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/descramb_subcarier_sub/lfsr[14]_i_2_n_0                                                                                                                                                                             | design_1_i/only_rx_0/inst/RX_phy_sub/descramb_subcarier_sub/lfsr[14]_i_1_n_0                                                                                                                                                                                                       |                5 |             15 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[2]_0                                                                                                         | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/calib_intr_gen.tx_ch0_data[19]_i_1_n_0                                                                                                                                |                3 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                           | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                6 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                               |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                             |                5 |             16 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_int_reg[12]_0                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_int_reg[36]_0                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub_decoder_CRC/crc[15]_i_1_n_0                                                                                                                                                                                      | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                   |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                   |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_clock_mon/up_count0                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_clock_mon/up_count0                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.source/source__owfull                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/up_count0                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_clock_mon/up_count0                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_clock_mon/up_count0                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/up_count0                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_clock_mon/up_count0                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/up_count0                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/count_delay[0]                                                                                                                                                                                                             |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                 | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[36]_0                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/wr_probe_out[3]                                                                                                                                                                                                 | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[12]_0                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/p_1_in[8]                                                                                                                                                                          | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/crc[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/rst_0                                                                                                                                                                                                                             |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_scrambler/E[0]                                                                                                                                                                                                    | design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/rst_0                                                                                                                                                                                                                             |                2 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[1]_4[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                 |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                             |                3 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[1]_4[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                3 |             16 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[12]_0                                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[1]_4[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                3 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[1]_3[0]                                                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                               |                6 |             16 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[36]_0                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[12]_0                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_info_write                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[6].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[3].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[1].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[2].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[5].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[2].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[1].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/count_err_sub/n_er[23]_i_2_n_0                                                                                                                                                                                                 | design_1_i/only_rx_0/inst/count_err_sub/n_er[23]_i_1_n_0                                                                                                                                                                                                                           |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[7].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[6].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[6].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[3].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |             17 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[1]                                                                                                                                                                            |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[2].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[7].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[5].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |             17 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                      | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                           |                7 |             17 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                7 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[5].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[1].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |             17 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                            | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                 |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[4].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[7].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[4].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[1].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[6].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |             17 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_req_gen/burst_count[16]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[2].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[5].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[3].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[4].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[7].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[4].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[3].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |             17 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/next_ch0_data_out[31]                                                                                                            | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.reset_sync_lite_slv/lite_sync_reset                                                                                                                                                                                      |                3 |             18 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                5 |             18 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/next_ch0_data_out[17]                                                                                                            | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.reset_sync_lite_slv/lite_sync_reset                                                                                                                                                                                      |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                             |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                             |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                4 |             18 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                5 |             18 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                6 |             19 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                                    |                4 |             19 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                3 |             19 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                5 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/read_cnt[12]_i_1_n_0                                                                                                                                                                                   | design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/rst_0                                                                                                                                                                                                                             |                7 |             19 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                3 |             19 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle_i_1__8_n_0                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                5 |             20 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                   | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |             20 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle_i_1__8_n_0                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                3 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/your_instance_name/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                               | design_1_i/only_rx_0/inst/DeFEC_sub/your_instance_name/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                  |                7 |             20 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/ctrl_enable_reg                                                                                                                                                            |                6 |             20 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle_i_1__8_n_0                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                3 |             20 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                            |                                                                                                                                                                                                                                                                                    |                3 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/your_instance_name/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                        | design_1_i/only_rx_0/inst/DeFEC_sub/your_instance_name/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                  |                5 |             20 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                   | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |             20 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle_i_1__6_n_0                                                                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                4 |             20 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                            |                                                                                                                                                                                                                                                                                    |                4 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[0].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/prbs23_check_sub/state[23]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                5 |             21 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                 |                6 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[0].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                6 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[0].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |             21 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                        | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                     |                6 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[0].engine/sort_done                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |             22 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/p_1_in                                                                                                                                                                                        | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                5 |             22 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/p_1_in                                                                                                                                                                                        | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                4 |             22 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/p_1_in                                                                                                                                                                                        | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub0_P2S_conv_8x1/oreq                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             23 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                       |                7 |             23 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_tx_tdm_inst/state[3]_i_1__1_n_0                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.reset_sync_lite_slv/lite_sync_reset                                                                                                                                                                                      |                5 |             23 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/count_read[10]_i_1_n_0                                                                                                                                                                                                                 |                6 |             23 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out[24]_i_1__0_n_0                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[5].engine/sort_vn[vn_sign][23]_i_1__20_n_0                                                                                                                |                                                                                                                                                                                                                                                                                    |                4 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_p[47]_i_2_n_0                                                                                                                                                                        | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_p[47]_i_1_n_0                                                                                                                                                                                                  |                3 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_p[23]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[4].engine/sort_vn[vn_sign][23]_i_1__19_n_0                                                                                                                |                                                                                                                                                                                                                                                                                    |                4 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq                                                                                                                                                                         | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[7].engine/sort_vn[vn_sign][23]_i_1__30_n_0                                                                                                                |                                                                                                                                                                                                                                                                                    |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[6].engine/sort_vn[vn_sign][23]_i_1__29_n_0                                                                                                                |                                                                                                                                                                                                                                                                                    |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[5].engine/sort_vn[vn_sign][23]_i_1__28_n_0                                                                                                                |                                                                                                                                                                                                                                                                                    |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[4].engine/sort_vn[vn_sign][23]_i_1__27_n_0                                                                                                                |                                                                                                                                                                                                                                                                                    |                5 |             24 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/E[0]                                                                                                                               | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/data_out_channel/SS[0]                                                                                                                                                                         |                8 |             24 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fr_sync_sub/cordic_atan_1/U0/i_synth/i_nd_to_rdy/m_axis_dout_tvalid                                                                                                                                                 | design_1_i/only_rx_0/inst/RX_phy_sub/filter_sop_sub/rst                                                                                                                                                                                                                            |                8 |             24 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out[24]_i_1__0_n_0                                                                                      |                                                                                                                                                                                                                                                                                    |                5 |             24 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fr_sync_sub/cordic_atan_1/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/E[0]                                                                                                                   | design_1_i/only_rx_0/inst/RX_phy_sub/fr_sync_sub/cordic_atan_1/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                                                                                        |                4 |             24 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fr_sync_sub/cordic_atan_2/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/E[0]                                                                                                                   | design_1_i/only_rx_0/inst/RX_phy_sub/fr_sync_sub/cordic_atan_2/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                                                                                        |                7 |             24 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fr_sync_sub/cordic_rotate/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/E[0]                                                                                                                   | design_1_i/only_rx_0/inst/RX_phy_sub/fr_sync_sub/cordic_rotate/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                                                                                        |                5 |             24 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fr_sync_sub/rn_count_symb                                                                                                                                                                                           | design_1_i/only_rx_0/inst/RX_phy_sub/fr_sync_sub/Phi_acc[23]_i_1_n_0                                                                                                                                                                                                               |                6 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq                                                                                                                                                                         | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/count_err_sub/count_val[23]_i_1_n_0                                                                                                                                                                                                                      |                5 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/dac_pn_seq                                                                                                                                                                         | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[3].engine/sort_vn[vn_sign][23]_i_1__26_n_0                                                                                                                |                                                                                                                                                                                                                                                                                    |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[2].engine/sort_vn[vn_sign][23]_i_1__25_n_0                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[1].engine/sort_vn[vn_sign][23]_i_1__24_n_0                                                                                                                |                                                                                                                                                                                                                                                                                    |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[0].engine/sort_vn[vn_sign][23]_i_1__23_n_0                                                                                                                |                                                                                                                                                                                                                                                                                    |                4 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/dac_pn_seq                                                                                                                                                                         | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/dac_pn_seq                                                                                                                                                                         | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out[24]_i_1__0_n_0                                                                                      |                                                                                                                                                                                                                                                                                    |                4 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq                                                                                                                                                                         | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_response_manager/p_7_in                                                                                                                                                                | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length[23]_i_1_n_0                                                                                                                                                                           |                6 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq                                                                                                                                                                         | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[3].engine/sort_vn[vn_sign][23]_i_1__18_n_0                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq                                                                                                                                                                         | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/dac_valid_q0                                                                                                                                                                                           | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                5 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/dac_valid_q1                                                                                                                                                                                           | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[2].engine/sort_vn[vn_sign][23]_i_1__17_n_0                                                                                                                |                                                                                                                                                                                                                                                                                    |                4 |             24 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/reset_or_no_dv_bfp                                                                                                                                                                            |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[3].engine/sort_vn[vn_sign][23]_i_1__2_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[1].engine/sort_vn[vn_sign][23]_i_1__16_n_0                                                                                                                |                                                                                                                                                                                                                                                                                    |                4 |             24 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry              | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                     |                8 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[4].engine/sort_vn[vn_sign][23]_i_1__11_n_0                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p[47]_i_2_n_0                                                                                                                                                                        | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p[47]_i_1_n_0                                                                                                                                                                                                  |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[0].engine/sort_vn[vn_sign][23]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                                    |                4 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p[23]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[0].engine/sort_vn[vn_sign][23]_i_1__7_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[4].engine/sort_vn[vn_sign][23]_i_1__3_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             24 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out[24]_i_1__0_n_0                                                                                                          |                                                                                                                                                                                                                                                                                    |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[7].engine/sort_vn[vn_sign][23]_i_1__6_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             24 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/demapper_ss_sub/osubc_i[11]_i_1_n_0                                                                                                                                                                                                           |                6 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                                                                    |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[2].engine/sort_vn[vn_sign][23]_i_1__1_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[1].engine/sort_vn[vn_sign][23]_i_1__0_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[5].engine/sort_vn[vn_sign][23]_i_1__4_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/prbs23_check_sub/oval                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/count_err_sub/n_sp_loc[0]_i_1_n_0                                                                                                                                                                                                                        |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[0].engine/sort_vn[vn_sign][23]_i_1__15_n_0                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |             24 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry               | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                7 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/prbs23_check_sub/oval                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/count_err_sub/count[0]_i_1__0_n_0                                                                                                                                                                                                                        |                6 |             24 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[23]_i_1_n_0                                                                                                                                                                        | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |                6 |             24 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/reset_or_no_dv_bfp                                                                                                                                                                             |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[6].engine/sort_vn[vn_sign][23]_i_1__5_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             24 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl1_carry__0_n_0                                                                                                                                                                      | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[7].engine/sort_vn[vn_sign][23]_i_1__14_n_0                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[5].engine/sort_vn[vn_sign][23]_i_1__12_n_0                                                                                                                |                                                                                                                                                                                                                                                                                    |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[6].engine/sort_vn[vn_sign][23]_i_1__13_n_0                                                                                                                |                                                                                                                                                                                                                                                                                    |                4 |             24 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg_0[0]                                                                                                                                     |                5 |             24 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/axi_wrapper/reset_or_no_dv_bfp                                                                                                                                                        |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[7].engine/sort_vn[vn_sign][23]_i_1__22_n_0                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |             24 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/reset_or_no_dv_bfp                                                                                                                                                        |                6 |             24 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pn_seq                                                                                                                                                                                         | design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync                                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq                                                                                                                                                                                         | design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync                                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_p[23]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                6 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/dac_valid_q0                                                                                                                                                                                           | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                5 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/dac_valid_q1                                                                                                                                                                                           | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                3 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/dac_pn_seq                                                                                                                                                                         | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                                                                    |                3 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/dac_pn_seq                                                                                                                                                                         | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/dac_pn_seq                                                                                                                                                                         | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/dac_pn_seq                                                                                                                                                                         | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p[23]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                5 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p[47]_i_2_n_0                                                                                                                                                                        | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p[47]_i_1_n_0                                                                                                                                                                                                  |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[3].engine/sort_vn[vn_sign][23]_i_1__10_n_0                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[2].engine/sort_vn[vn_sign][23]_i_1__9_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[1].engine/sort_vn[vn_sign][23]_i_1__8_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/dac_valid_q0                                                                                                                                                                                           | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[6].engine/sort_vn[vn_sign][23]_i_1__21_n_0                                                                                                                |                                                                                                                                                                                                                                                                                    |                5 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/dac_valid_q1                                                                                                                                                                                           | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                7 |             24 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fr_sync_sub/rn_count_symb0                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/filter_sop_sub/rst                                                                                                                                                                                                                            |                4 |             25 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/sub_eq_sub/CEP                                                                                                                                                                                        | design_1_i/only_rx_0/inst/RX_phy_sub/filter_sop_sub/rst                                                                                                                                                                                                                            |                8 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                5 |             25 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/dac_valid_q0                                                                                                                                                                                                           | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                                    |                4 |             25 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_s                                                                                                                                                                                                       | design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync                                                                                                                                                                                                                               |                5 |             26 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/m_mem_read                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/read_cnt_rep[12]_i_1_n_0                                                                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |                7 |             26 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_valid_s                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                4 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/sub1_P2S_conv_4x1/E[0]                                                                                                                                                                                                 | design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/rst_0                                                                                                                                                                                                                             |                6 |             26 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                      |               10 |             27 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry               | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                7 |             27 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry               | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                6 |             27 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                  |               12 |             28 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                                    |                4 |             28 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                |               11 |             28 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[27]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                7 |             28 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/up_wreq_int_reg_0[0]                                                                                                                                                                            | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                     |                8 |             28 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                4 |             28 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                 |                8 |             28 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                4 |             28 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/E[0]                                                                                                                              | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/data_out_channel/SS[0]                                                                                                                                                                        |                5 |             28 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage2_reg[0]_0[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             28 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_1/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                8 |             28 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                4 |             28 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                4 |             28 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                4 |             28 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                |               10 |             28 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                5 |             28 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                4 |             28 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                4 |             28 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                4 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                           |                6 |             28 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                4 |             28 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                                    |                4 |             28 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                4 |             28 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                4 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                6 |             28 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                  |               10 |             28 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                4 |             28 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1__0_n_0                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                5 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1__0_n_0                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                4 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1_n_0                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                4 |             29 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/E[0]                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/SS[0]                                                                                                                                                    |                9 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1_n_0                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                5 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1_n_0                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                5 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1_n_0                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                5 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1__2_n_0                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                4 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1__2_n_0                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                4 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1__1_n_0                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                5 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1__1_n_0                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                5 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1__0_n_0                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                6 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1__1_n_0                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                4 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1__2_n_0                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                4 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1__0_n_0                                                                                                                                          | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                5 |             29 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/E[0]                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/SS[0]                                                                                                                                                    |               11 |             29 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/p_0_in2_in                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                6 |             30 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                             | design_1_i/AXI_Peripheral/AXI_C2C_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[1]                                                                                                                                                                            |                9 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                8 |             30 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                    |                5 |             30 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/arch_reg_slice_inst/storage_data1                                                                                                                                |                                                                                                                                                                                                                                                                                    |                4 |             30 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/ch1_valid_out_reg_0[0]                                                                                                           |                                                                                                                                                                                                                                                                                    |                6 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[0].engine/p_44_out                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                7 |             30 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/storage_data1                                                                                                                                |                                                                                                                                                                                                                                                                                    |                4 |             30 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/local_max[23]_i_1_n_0                                                                                                                                                                   | design_1_i/only_rx_0/inst/RX_phy_sub/filter_sop_sub/rst                                                                                                                                                                                                                            |                5 |             31 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/data_out_channel/m_axis_data_tvalid                                                                                                                                  | design_1_i/only_rx_0/inst/RX_phy_sub/demapper/symb_counter_rep[9]_i_1_n_0                                                                                                                                                                                                          |                7 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                             |                6 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[0].engine/p_23_out                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                6 |             31 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                7 |             31 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/reset_or_no_dv_bfp                                                                                                                                                      |                8 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[1]_1[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                5 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[3]_6[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                7 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[1]_1[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                7 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[4]_0[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                9 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                7 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/up_timer[0]_i_1_n_0                                                                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                8 |             32 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/locdata_i_1                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |               11 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/up_timer[0]_i_1_n_0                                                                                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                8 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_capture_s                                                                                                                                                                    | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                                                                                                                          |                5 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_capture_s                                                                                                                                                                    | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count[31]_i_1__0_n_0                                                                                                                                                                                       |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/up_timer[0]_i_1__0_n_0                                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                8 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/up_timer[0]_i_1__0_n_0                                                                                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                8 |             32 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out[32]_i_1__0_n_0                                                                                    |                                                                                                                                                                                                                                                                                    |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_capture_s                                                                                                                                                    | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                                                                                                          |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_rack_d                                                                                                                                                                                                     | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                            |                4 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rack_d                                                                                                                                                                                     | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                            |                9 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/E[0]                                                                                                                                                                                                          | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[1]_2[0]                                                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                5 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                5 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[9]_1[0]                                                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                9 |             32 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                          |                                                                                                                                                                                                                                                                                    |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[4]_1[0]                                                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[3]_5[0]                                                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |               12 |             32 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                           | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                6 |             32 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out[32]_i_1__0_n_0                                                                                    |                                                                                                                                                                                                                                                                                    |                7 |             32 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/reset_or_no_dv_bfp                                                                                                                                                      |                8 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                6 |             32 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                          |                                                                                                                                                                                                                                                                                    |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/up_timer[0]_i_1_n_0                                                                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                8 |             32 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                           | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_LLR_mux/ival                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                7 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[4]_0[0]                                                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                7 |             32 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_0_63_0_2_i_4_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_128_191_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_192_255_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_512_575_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_320_383_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_448_511_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_256_319_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_384_447_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_768_831_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_704_767_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_640_703_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_576_639_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_64_127_0_2_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_960_1023_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_896_959_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_832_895_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/E[0]                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                   |                                                                                                                                                                                                                                                                                    |                4 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[1]_1[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                7 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[0].engine/p_2_out                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[1]_2[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                6 |             32 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                   |                                                                                                                                                                                                                                                                                    |                4 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/up_wreq_int_reg_2[0]                                                                                                                                                                            | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[0].engine/p_65_out                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                7 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                9 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/up_rack_d                                                                                                                                                                                       | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                              |                5 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/up_rreq                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               15 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[1]_2[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                5 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_capture_s                                                                                                                                                    | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count[31]_i_1__0_n_0                                                                                                                                                                       |                5 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                7 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                7 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[4]_0[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                5 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[1]_3[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[4]_0[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                7 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                 | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                              |                9 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[1]_3[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                5 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_raddr_int_reg[9]_0[0]                                                                                                                                                                                                                |               13 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_raddr_int_reg[9]_0[0]                                                                                                                                                                                                |               19 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                               |               11 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_raddr_int_reg[9]_0[0]                                                                                                                                                                                                |               14 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |               10 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                        |                9 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[3]_6[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                9 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                              | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |               20 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/E[0]                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_raddr_int_reg[9]_0[0]                                                                                                                                                                                                |               18 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[3]_6[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |               10 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                    | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |               10 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_rack_d                                                                                                                                                                                     | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                            |                4 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/up_timer[0]_i_1__0_n_0                                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                8 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_capture_s                                                                                                                                                    | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                                                                                                          |                5 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/up_timer[0]_i_1_n_0                                                                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                8 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_capture_s                                                                                                                                                    | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count[31]_i_1__0_n_0                                                                                                                                                                       |                7 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_timer[0]_i_1__0_n_0                                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                8 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_capture_s                                                                                                                                                    | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                                                                                                          |                5 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_rack_d                                                                                                                                                                                     | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                            |                5 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/E[0]                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                5 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[1]_2[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                7 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_capture_s                                                                                                                                                    | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count[31]_i_1__0_n_0                                                                                                                                                                       |                5 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[1]_3[0]                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/sync_inst_4/SR[0]                                                                                                                                                                                                                            |               12 |             33 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3                                                                                                                                                                        | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reset_s                                                                                                                                                                                                 |                9 |             33 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3                                                                                                                                                        | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reset_s                                                                                                                                                                                 |                9 |             33 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3                                                                                                                                                        | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reset_s                                                                                                                                                                                 |                9 |             33 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3                                                                                                                                                                        | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reset_s                                                                                                                                                                                                 |                9 |             33 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3                                                                                                                                                        | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reset_s                                                                                                                                                                                 |                9 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                7 |             33 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3                                                                                                                                                        | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reset_s                                                                                                                                                                                 |                9 |             33 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                7 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                9 |             33 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/sync_inst_1/SR[0]                                                                                                                                                                                                                            |               12 |             33 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3                                                                                                                                                        | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reset_s                                                                                                                                                                                 |                9 |             33 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/CLK_AXI/FPGA_reset/inst/p_0_in                                                                                                                                                                                                                                          |               10 |             33 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/preamb_counter[10]_i_2_n_0                                                                                                                                                                               | design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/preamb_counter[10]_i_1_n_0                                                                                                                                                                                                         |               11 |             33 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/sync_inst_6/SR[0]                                                                                                                                                                                                                            |               10 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                8 |             33 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/sync_inst_5/SR[0]                                                                                                                                                                                                                            |               10 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |               12 |             33 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                       |               11 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                8 |             33 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/sync_inst_0/SR[0]                                                                                                                                                                                                                            |               11 |             33 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry          | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                 |               13 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                8 |             33 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/sync_inst_2/SR[0]                                                                                                                                                                                                                            |               10 |             33 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3                                                                                                                                                        | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reset_s                                                                                                                                                                                 |                9 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                9 |             33 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/sync_inst_3/SR[0]                                                                                                                                                                                                                            |               11 |             33 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.next_data_stage_sel0                                                                                  | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |               11 |             34 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.next_data_stage_sel1                                                                                  | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |               12 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                        |                9 |             34 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/demapper_ss_sub/fifo_q                                                                                                                                                                                                                        |               10 |             34 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                8 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                7 |             36 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/E[0]                                                                                                        | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/SS[0]                                                                                                                                                  |               11 |             36 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/ch2_valid_out_reg_0[0]                                                                                                           |                                                                                                                                                                                                                                                                                    |                8 |             36 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             36 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/E[0]                                                                                                        | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/SS[0]                                                                                                                                                  |               12 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ormask_reg[1][0]_0[0]                                                                                                                                                                                                           |                9 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ormask_reg[3][0]_0[0]                                                                                                                                                                                                           |                9 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ormask_reg[2][0]_0[0]                                                                                                                                                                                                           |                8 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/rmask[1][0]_145                                                                                                                                                                                                                 |               21 |             40 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/s_mem_write                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                5 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/rmask[3][0]_151                                                                                                                                                                                                                 |               21 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/rmask[2][0]_148                                                                                                                                                                                                                 |               20 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/rmask[0][0]_142                                                                                                                                                                                                                 |               20 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/ortag_reg[9]_0[4]                                                                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/SS[0]                                                                                                                                                                                                                           |                9 |             40 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |                9 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                7 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                7 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                8 |             41 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/p_5_in                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                     |                8 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                9 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_LLR_mux/osop_i_1_n_0                                                                                                                                                                                                                      |                9 |             42 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |               12 |             43 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                                    |               10 |             45 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                          |               12 |             46 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/p_5_in                                                                                                                                                                                        | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |               11 |             46 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/p_5_in                                                                                                                                                                                                        | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |                8 |             46 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/p_5_in                                                                                                                                                                                        | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |               12 |             46 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                         |               13 |             46 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/p_5_in                                                                                                                                                                                        | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |                8 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/rst_0                                                                                                                                                                                                                             |               14 |             47 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                8 |             48 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                           |                                                                                                                                                                                                                                                                                    |                6 |             48 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                8 |             48 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                     |               15 |             48 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                7 |             48 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                7 |             48 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                8 |             48 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                           |                                                                                                                                                                                                                                                                                    |                6 |             48 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                9 |             48 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                7 |             48 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                9 |             48 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                9 |             48 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                9 |             48 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |               16 |             48 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                9 |             48 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                8 |             48 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                8 |             48 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                8 |             48 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                     |               15 |             48 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                9 |             48 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                     |               16 |             50 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                   |               17 |             50 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                                 |               14 |             51 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_valid_s                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                9 |             52 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_s                                                                                                                                                                                       | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                9 |             52 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_valid_s                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               12 |             52 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/dac_valid_s                                                                                                                                                                                       | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                8 |             52 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_s                                                                                                                                                                                       | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                9 |             52 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_valid_s                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               12 |             52 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |               12 |             53 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |               11 |             53 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |               13 |             53 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                       | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                           |               10 |             54 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                   |               14 |             56 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                   |               20 |             56 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/fr_sync_sub/val_mult                                                                                                                                                                                                | design_1_i/only_rx_0/inst/RX_phy_sub/fr_sync_sub/mult_add_im                                                                                                                                                                                                                       |               16 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/val_repN_1                                                                                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |               16 |             64 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_valid_q0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                9 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               22 |             65 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                                    |               16 |             72 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_s                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |               12 |             72 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/del_rst_reg_0[0]                                                                                                                                                                                                                  |               23 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[1].engine_inst_llra_gen[0].engine/p_42_out                                                                                                                                        |                                                                                                                                                                                                                                                                                    |               24 |             76 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                      |               28 |             77 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[2].engine_inst_llra_gen[0].engine/oval_reg_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                    |               20 |             78 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       | design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               22 |             84 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[0].engine/oval_reg_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                    |               23 |             84 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |               22 |             86 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/SR[0]                                                                                                                                                       |               31 |             86 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/p1[1][3]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |               25 |             88 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[0].engine/p_63_out                                                                                                                                        |                                                                                                                                                                                                                                                                                    |               29 |             89 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |               17 |             96 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |               16 |             96 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |               20 |             96 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/vnode/oamux_reg[0]_rep__1_n_0                                                                                                                                                                                                       |               17 |             96 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/ctrl/ctrl__oaddr_enable                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               51 |            101 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               30 |            103 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/vio_0/inst/DECODER_INST/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |               25 |            105 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |               22 |            108 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |               25 |            108 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |               25 |            111 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/val_repN_3                                                                                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |               37 |            137 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/val_repN                                                                                                                                                                                            | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |               38 |            138 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                          | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |               43 |            142 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |               74 |            143 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_s                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |               21 |            144 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/dac_valid_s                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |               28 |            144 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_s                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |               23 |            144 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[0].v_engine_n_inst[0].engine/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               54 |            160 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/val                                                                                                                                                                                                 | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |               47 |            182 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/adc_valid_ch1_reg_reg[0]_0[0]                                                                                                                                                               | design_1_i/Current_turning_off_0/inst/delay_ms_inst_5/s00_axi_aresetn_0[0]                                                                                                                                                                                                         |               37 |            192 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/adc_valid_ch2_reg_reg[0]_0[0]                                                                                                                                                               | design_1_i/Current_turning_off_0/inst/delay_ms_inst_3/s00_axi_aresetn_0[0]                                                                                                                                                                                                         |               44 |            192 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/adc_valid_ch0_reg_reg[0]_0[0]                                                                                                                                                               | design_1_i/Current_turning_off_0/inst/delay_ms_inst_1/s00_axi_aresetn_0[0]                                                                                                                                                                                                         |               33 |            192 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/adc_valid_ch3_reg_reg[0]_0[0]                                                                                                                                                               | design_1_i/Current_turning_off_0/inst/delay_ms_inst_6/s00_axi_aresetn_0[0]                                                                                                                                                                                                         |               30 |            192 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/adc_valid_ch2_reg_reg[0]_0[0]                                                                                                                                                               | design_1_i/Current_turning_off_0/inst/delay_ms_inst_4/s00_axi_aresetn_0[0]                                                                                                                                                                                                         |               44 |            192 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/E[0]                                                                                                                                                                                        | design_1_i/Current_turning_off_0/inst/delay_ms_inst_2/s00_axi_aresetn_0[0]                                                                                                                                                                                                         |               29 |            192 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/E[0]                                                                                                                                                                                        | design_1_i/Current_turning_off_0/inst/delay_ms_inst_0/s00_axi_aresetn_0[0]                                                                                                                                                                                                         |               30 |            192 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/val_repN_4                                                                                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |               55 |            194 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/delay_ms_inst_1/s00_axi_aresetn_0[0]                                                                                                                                                                                                         |               59 |            202 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/delay_ms_inst_3/s00_axi_aresetn_0[0]                                                                                                                                                                                                         |               59 |            202 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/delay_ms_inst_5/s00_axi_aresetn_0[0]                                                                                                                                                                                                         |               59 |            202 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/delay_ms_inst_6/s00_axi_aresetn_0[0]                                                                                                                                                                                                         |               59 |            202 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/delay_ms_inst_4/s00_axi_aresetn_0[0]                                                                                                                                                                                                         |               59 |            202 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/val_repN_2                                                                                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |               55 |            202 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/delay_ms_inst_2/s00_axi_aresetn_0[0]                                                                                                                                                                                                         |               59 |            202 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/delay_ms_inst_0/s00_axi_aresetn_0[0]                                                                                                                                                                                                         |               59 |            202 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/addr_gen__ienable                                                                                                                                                                                    | design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/SR[0]                                                                                                                                                                                                                          |               65 |            207 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               54 |            208 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/val_repN_5                                                                                                                                                                                          | design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/ireset                                                                                                                                                                                                                        |               61 |            215 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/filter_sop_sub/rst                                                                                                                                                                                                                            |               67 |            251 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               90 |            332 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               81 |            341 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               92 |            341 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                                |              110 |            387 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               96 |            445 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |              147 |            535 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |              147 |            535 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn_0                                                                                                                                                                                |              144 |            539 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     | design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[0].engine/val                                                                                                                                             |                                                                                                                                                                                                                                                                                    |              182 |            800 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |              194 |            806 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |              299 |           1199 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fr_sync_sub/div_gen_1152/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                                                                                         |              301 |           1729 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fr_sync_sub/cordic_atan_2/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                                                                                        |              538 |           2034 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fr_sync_sub/cordic_atan_1/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                                                                                        |              542 |           2040 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          | design_1_i/only_rx_0/inst/RX_phy_sub/fr_sync_sub/cordic_rotate/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                                                                                        |              594 |           2210 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                                                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |              811 |           3593 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |             6005 |          39947 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


