/*
    Ç°ÆÚ»Ø»·²âÊÔÒÅÁôµÄ£¬¿ÉÒÔºöÂÔ
*/
module uart_top(
    input i_clk_sys,
    input i_rst_n,
    input i_uart_rx,
    input baud_speed,
    input parity_type,
    input data_width_s,
    output o_uart_tx,
    output o_ld_parity,
    output parity_type_status,
    output data_width_status
    );
    
    localparam DATA_WIDTH = 8;
    
    localparam PARITY_ON = 1;
    //localparam PARITY_TYPE = 0;
    
    wire w_rx_done;
    wire[7 : 0] w_data;
    
    wire [15:0] cycle_baud;
    
    uart_rx 
    #(
            .DATA_WIDTH(DATA_WIDTH),       //ï¿½ï¿½Ð§ï¿½ï¿½ï¿½ï¿½Î»ï¿½ï¿½È±Ê¡Îª8Î»
            .PARITY_ON(PARITY_ON)        //Ð£ï¿½ï¿½Î»ï¿½ï¿½1Îªï¿½ï¿½Ð£ï¿½ï¿½Î»ï¿½ï¿½0Îªï¿½ï¿½Ð£ï¿½ï¿½Î»ï¿½ï¿½È±Ê¡Îª0
            //.PARITY_TYPE(PARITY_TYPE)      //Ð£ï¿½ï¿½ï¿½ï¿½ï¿½Í£ï¿½1Îªï¿½ï¿½Ð£ï¿½é£¬0ÎªÅ¼Ð£ï¿½é£¬È±Ê¡ÎªÅ¼Ð£ï¿½ï¿½
            
    ) u_uart_rx
    (
        .i_clk_sys(i_clk_sys),      //ÏµÍ³Ê±ï¿½ï¿½
        .i_rst_n(i_rst_n),        //È«ï¿½ï¿½ï¿½ì²½ï¿½ï¿½Î»,ï¿½Íµï¿½Æ½ï¿½ï¿½Ð§
        .i_uart_rx(i_uart_rx),      //UARTï¿½ï¿½ï¿½ï¿½
        .o_uart_data(w_data),    //UARTï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
        .o_ld_parity(o_ld_parity),    //Ð£ï¿½ï¿½Î»ï¿½ï¿½ï¿½ï¿½LEDï¿½ï¿½ï¿½ßµï¿½Æ½Î»ÎªÐ£ï¿½ï¿½ï¿½ï¿½È·
        .o_rx_done(w_rx_done),       //UARTï¿½ï¿½ï¿½Ý½ï¿½ï¿½ï¿½ï¿½ï¿½É±ï¿½Ö?
        .parity_type(parity_type),
        .data_width_s(data_width_s),
        .cycle_baud(cycle_baud)
    );
    
    uart_tx
    #(
        .DATA_WIDTH(DATA_WIDTH),       //ï¿½ï¿½Ð§ï¿½ï¿½ï¿½ï¿½Î»ï¿½ï¿½È±Ê¡Îª8Î»
        .PARITY_ON(PARITY_ON)        //Ð£ï¿½ï¿½Î»ï¿½ï¿½1Îªï¿½ï¿½Ð£ï¿½ï¿½Î»ï¿½ï¿½0Îªï¿½ï¿½Ð£ï¿½ï¿½Î»ï¿½ï¿½È±Ê¡Îª0
        //.PARITY_TYPE(PARITY_TYPE)      //Ð£ï¿½ï¿½ï¿½ï¿½ï¿½Í£ï¿½1Îªï¿½ï¿½Ð£ï¿½é£¬0ÎªÅ¼Ð£ï¿½é£¬È±Ê¡ÎªÅ¼Ð£ï¿½ï¿½
    ) u_uart_tx
    (   .i_clk_sys(i_clk_sys),      //ÏµÍ³Ê±ï¿½ï¿½
        .i_rst_n(i_rst_n),        //È«ï¿½ï¿½ï¿½ì²½ï¿½ï¿½Î»
        .i_data_tx(w_data),      //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
        .i_data_valid(w_rx_done),   //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð§
        .o_uart_tx(o_uart_tx),       //UARTï¿½ï¿½ï¿?
        .parity_type(parity_type),
        .data_width_s(data_width_s),
        .cycle_baud(cycle_baud)
        );
    
    speed_select u_speed_select
    (
        .clk(i_clk_sys),
        .rst_n(i_rst_n),
        .speed_se(baud_speed),
        .parity_type(parity_type),
        .data_width_s(data_width_s),
        .data_width(data_width),
        .parity_type_status(parity_type_status),
        .data_width_status(data_width_status),
        .cycle_baud(cycle_baud)
    );


endmodule
