#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr  5 04:14:05 2021
# Process ID: 20769
# Current directory: /home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.runs/design_1_Policy_Server_0_0_synth_1
# Command line: vivado -log design_1_Policy_Server_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Policy_Server_0_0.tcl
# Log file: /home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.runs/design_1_Policy_Server_0_0_synth_1/design_1_Policy_Server_0_0.vds
# Journal file: /home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.runs/design_1_Policy_Server_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_Policy_Server_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1425.535 ; gain = 6.016 ; free physical = 102 ; free virtual = 3033
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/ip_repo/Sandbox_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/ip_repo/IPFW_3.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/PWM'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/ip_repo/Policy_Server_3.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/RSA_32'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_Policy_Server_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21208 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1563.848 ; gain = 84.867 ; free physical = 173 ; free virtual = 2979
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Policy_Server_0_0' [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ip/design_1_Policy_Server_0_0/synth/design_1_Policy_Server_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'Policy_Server_v3_0' [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/57b0/hdl/Policy_Server_v3_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Policy_Server_v3_0_S00_AXI' [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/57b0/hdl/Policy_Server_v3_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/57b0/hdl/Policy_Server_v3_0_S00_AXI.v:239]
INFO: [Synth 8-226] default block is never used [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/57b0/hdl/Policy_Server_v3_0_S00_AXI.v:380]
INFO: [Synth 8-6157] synthesizing module 'Policy_Server' [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/57b0/Policy_Server.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram' [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/57b0/ram.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ram' (1#1) [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/57b0/ram.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Policy_Server' (2#1) [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/57b0/Policy_Server.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Policy_Server_v3_0_S00_AXI' (3#1) [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/57b0/hdl/Policy_Server_v3_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Policy_Server_v3_0' (4#1) [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ipshared/57b0/hdl/Policy_Server_v3_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Policy_Server_0_0' (5#1) [/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.srcs/sources_1/bd/design_1/ip/design_1_Policy_Server_0_0/synth/design_1_Policy_Server_0_0.v:56]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[31]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[30]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[29]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[28]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[27]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[26]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[25]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[24]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[23]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[22]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[21]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[20]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[19]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[16]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[15]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[14]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[13]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[12]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[11]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[10]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[9]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[8]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[7]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[6]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[5]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[4]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[1]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_FW[0]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[31]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[30]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[29]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[28]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[27]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[26]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[25]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[24]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[23]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[22]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[21]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[20]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[19]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[18]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[17]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[16]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[15]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[14]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[13]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[12]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[11]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[10]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[9]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[8]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[7]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[6]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[5]
WARNING: [Synth 8-3331] design Policy_Server has unconnected port WSO_SB[0]
WARNING: [Synth 8-3331] design Policy_Server_v3_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Policy_Server_v3_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Policy_Server_v3_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Policy_Server_v3_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Policy_Server_v3_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Policy_Server_v3_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1610.605 ; gain = 131.625 ; free physical = 160 ; free virtual = 2991
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1610.605 ; gain = 131.625 ; free physical = 156 ; free virtual = 2991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1610.605 ; gain = 131.625 ; free physical = 156 ; free virtual = 2991
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1922.590 ; gain = 0.000 ; free physical = 125 ; free virtual = 2725
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1922.590 ; gain = 0.000 ; free physical = 114 ; free virtual = 2725
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:03 . Memory (MB): peak = 1924.590 ; gain = 2.000 ; free physical = 99 ; free virtual = 2723
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 1924.590 ; gain = 445.609 ; free physical = 120 ; free virtual = 2767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 1924.590 ; gain = 445.609 ; free physical = 117 ; free virtual = 2766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 1924.590 ; gain = 445.609 ; free physical = 108 ; free virtual = 2768
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "memory_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 1924.594 ; gain = 445.613 ; free physical = 130 ; free virtual = 2756
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 41    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 45    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 17    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 19    
Module Policy_Server 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Policy_Server_v3_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[31]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[30]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[29]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[28]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[27]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[26]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[25]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[24]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[23]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[22]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[21]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[20]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[19]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[16]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[15]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[14]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[13]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[12]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[11]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[10]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[9]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[8]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[7]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[6]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[5]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[4]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[1]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_FW[0]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_SB[31]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_SB[30]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_SB[29]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_SB[28]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_SB[27]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_SB[26]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_SB[25]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_SB[24]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_SB[23]
WARNING: [Synth 8-3331] design design_1_Policy_Server_0_0 has unconnected port WSO_SB[22]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/Policy_Server_v3_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/Policy_Server_v3_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Policy_Server_v3_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/Policy_Server_v3_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/Policy_Server_v3_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Policy_Server_v3_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:52 . Memory (MB): peak = 1924.594 ; gain = 445.613 ; free physical = 139 ; free virtual = 2665
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:01:21 . Memory (MB): peak = 1924.594 ; gain = 445.613 ; free physical = 113 ; free virtual = 2528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:01:23 . Memory (MB): peak = 1924.594 ; gain = 445.613 ; free physical = 124 ; free virtual = 2593
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:01:25 . Memory (MB): peak = 1924.594 ; gain = 445.613 ; free physical = 142 ; free virtual = 2637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:01:27 . Memory (MB): peak = 1924.594 ; gain = 445.613 ; free physical = 101 ; free virtual = 2641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:01:27 . Memory (MB): peak = 1924.594 ; gain = 445.613 ; free physical = 101 ; free virtual = 2641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:01:28 . Memory (MB): peak = 1924.594 ; gain = 445.613 ; free physical = 145 ; free virtual = 2645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:01:28 . Memory (MB): peak = 1924.594 ; gain = 445.613 ; free physical = 142 ; free virtual = 2646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:01:28 . Memory (MB): peak = 1924.594 ; gain = 445.613 ; free physical = 119 ; free virtual = 2646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:01:28 . Memory (MB): peak = 1924.594 ; gain = 445.613 ; free physical = 119 ; free virtual = 2646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |    66|
|3     |LUT3  |     4|
|4     |LUT4  |    22|
|5     |LUT5  |    32|
|6     |LUT6  |   292|
|7     |MUXF7 |   128|
|8     |MUXF8 |    64|
|9     |FDRE  |  1325|
|10    |FDSE  |     1|
+------+------+------+

Report Instance Areas: 
+------+------------------------------------+---------------------------+------+
|      |Instance                            |Module                     |Cells |
+------+------------------------------------+---------------------------+------+
|1     |top                                 |                           |  1935|
|2     |  inst                              |Policy_Server_v3_0         |  1935|
|3     |    Policy_Server_v3_0_S00_AXI_inst |Policy_Server_v3_0_S00_AXI |  1935|
|4     |      U0_Policy_Server              |Policy_Server              |  1704|
|5     |        U0_RAM                      |ram                        |   819|
|6     |        U1_RAM                      |ram_0                      |   819|
+------+------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:01:28 . Memory (MB): peak = 1924.594 ; gain = 445.613 ; free physical = 119 ; free virtual = 2646
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 62 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:01:07 . Memory (MB): peak = 1924.594 ; gain = 131.629 ; free physical = 156 ; free virtual = 2702
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:01:28 . Memory (MB): peak = 1924.594 ; gain = 445.613 ; free physical = 139 ; free virtual = 2703
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 192 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1926.586 ; gain = 0.000 ; free physical = 138 ; free virtual = 2624
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:01:35 . Memory (MB): peak = 1926.586 ; gain = 459.191 ; free physical = 166 ; free virtual = 2680
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1926.586 ; gain = 0.000 ; free physical = 133 ; free virtual = 2680
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.runs/design_1_Policy_Server_0_0_synth_1/design_1_Policy_Server_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Policy_Server_0_0, cache-ID = 9079ccd3942b4224
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1926.594 ; gain = 0.000 ; free physical = 122 ; free virtual = 2618
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ssaha/Vivado_projects/Secured_SoC/Secured_SoC.runs/design_1_Policy_Server_0_0_synth_1/design_1_Policy_Server_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Policy_Server_0_0_utilization_synth.rpt -pb design_1_Policy_Server_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr  5 04:16:54 2021...
