// Seed: 3675836251
module module_0 (
    output uwire id_0,
    output tri   id_1,
    input  tri   id_2,
    input  tri1  id_3,
    input  tri   id_4
);
  always id_0 = id_2;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input logic id_0,
    output wand id_1,
    output wor id_2,
    output supply0 id_3,
    input uwire id_4,
    output logic id_5,
    input supply1 id_6,
    output uwire id_7
);
  assign id_7 = id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_4,
      id_6,
      id_6
  );
  always id_5 <= id_0;
  assign id_7 = "" && 1 | id_4;
endmodule
