
*** Running vivado
    with args -log design_1_HoughCircles_Core_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_HoughCircles_Core_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_HoughCircles_Core_0_0.tcl -notrace
Command: synth_design -top design_1_HoughCircles_Core_0_0 -part xc7vx690tffg1761-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12776 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 460.809 ; gain = 110.457
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_HoughCircles_Core_0_0' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ip/design_1_HoughCircles_Core_0_0/synth/design_1_HoughCircles_Core_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_Core' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Core.v:12]
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_Core_ctrl_s_axi' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Core_ctrl_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_ROWS_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_ROWS_CTRL bound to: 7'b0010100 
	Parameter ADDR_COLS_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_COLS_CTRL bound to: 7'b0011100 
	Parameter ADDR_GRAY_THRESH_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_GRAY_THRESH_CTRL bound to: 7'b0100100 
	Parameter ADDR_ACC_THRESH_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_ACC_THRESH_CTRL bound to: 7'b0101100 
	Parameter ADDR_MIN_DIST_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_MIN_DIST_CTRL bound to: 7'b0110100 
	Parameter ADDR_MIN_RADIUS_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_MIN_RADIUS_CTRL bound to: 7'b0111100 
	Parameter ADDR_MAX_RADIUS_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_MAX_RADIUS_CTRL bound to: 7'b1000100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Core_ctrl_s_axi.v:238]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_Core_ctrl_s_axi' (1#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Core_ctrl_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_CoreBew' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreBew.v:11]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 76800 - type: integer 
	Parameter AddressWidth bound to: 17 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_CoreBew_memcore' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreBew_memcore.v:66]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 153600 - type: integer 
	Parameter AddressWidth bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_CoreBew_memcore_ram' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreBew_memcore.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 18 - type: integer 
	Parameter MEM_SIZE bound to: 153600 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreBew_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_CoreBew_memcore_ram' (2#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreBew_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_CoreBew_memcore' (3#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreBew_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_CoreBew' (4#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreBew.v:11]
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_CoreDeQ' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreDeQ.v:11]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 76800 - type: integer 
	Parameter AddressWidth bound to: 17 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_CoreDeQ_memcore' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreDeQ_memcore.v:66]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 153600 - type: integer 
	Parameter AddressWidth bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_CoreDeQ_memcore_ram' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreDeQ_memcore.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 18 - type: integer 
	Parameter MEM_SIZE bound to: 153600 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreDeQ_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_CoreDeQ_memcore_ram' (5#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreDeQ_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_CoreDeQ_memcore' (6#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreDeQ_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_CoreDeQ' (7#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreDeQ.v:11]
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_CoreEe0' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreEe0.v:11]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 300 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_CoreEe0_memcore' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreEe0_memcore.v:66]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 300 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_CoreEe0_memcore_ram' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreEe0_memcore.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 300 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreEe0_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_CoreEe0_memcore_ram' (8#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreEe0_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_CoreEe0_memcore' (9#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreEe0_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_CoreEe0' (10#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreEe0.v:11]
INFO: [Synth 8-6157] synthesizing module 'Block_Mat_exit412_pr' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Block_Mat_exit412_pr.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Block_Mat_exit412_pr.v:176]
INFO: [Synth 8-6155] done synthesizing module 'Block_Mat_exit412_pr' (11#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Block_Mat_exit412_pr.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/AXIvideo2Mat.v:95]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (12#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'Edge_r' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Edge_r.v:10]
INFO: [Synth 8-6157] synthesizing module 'Edge_Block_crit_ed' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Edge_Block_crit_ed.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Edge_Block_crit_ed.v:161]
INFO: [Synth 8-6155] done synthesizing module 'Edge_Block_crit_ed' (13#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Edge_Block_crit_ed.v:10]
INFO: [Synth 8-6157] synthesizing module 'Duplicate_1' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Duplicate_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Duplicate_1.v:63]
INFO: [Synth 8-6155] done synthesizing module 'Duplicate_1' (14#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Duplicate_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Sobel' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Sobel.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Sobel.v:64]
INFO: [Synth 8-6157] synthesizing module 'Filter2D' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:65]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:252]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Filter2D_k_buf_0_bkb' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D_k_buf_0_bkb.v:54]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Filter2D_k_buf_0_bkb_ram' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D_k_buf_0_bkb.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 320 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D_k_buf_0_bkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_k_buf_0_bkb_ram' (15#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D_k_buf_0_bkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_k_buf_0_bkb' (16#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D_k_buf_0_bkb.v:54]
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_CoreeOg' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreeOg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_CoreeOg' (17#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreeOg.v:11]
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_CorefYi' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CorefYi.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_CorefYi_DSP48_0' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CorefYi.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_CorefYi_DSP48_0' (18#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CorefYi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_CorefYi' (19#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CorefYi.v:34]
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_Coreg8j' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Coreg8j.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_Coreg8j_DSP48_1' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Coreg8j.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_Coreg8j_DSP48_1' (20#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Coreg8j.v:10]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_Coreg8j' (21#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Coreg8j.v:34]
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_Corehbi' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Corehbi.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_Corehbi_DSP48_2' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Corehbi.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_Corehbi_DSP48_2' (22#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Corehbi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_Corehbi' (23#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Corehbi.v:34]
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_Coreibs' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Coreibs.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_Coreibs_DSP48_3' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Coreibs.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_Coreibs_DSP48_3' (24#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Coreibs.v:10]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_Coreibs' (25#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Coreibs.v:34]
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_CorejbC' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CorejbC.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_CorejbC_DSP48_4' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CorejbC.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_CorejbC_DSP48_4' (26#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CorejbC.v:10]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_CorejbC' (27#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CorejbC.v:34]
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_CorekbM' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CorekbM.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_CorekbM_DSP48_5' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CorekbM.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_CorekbM_DSP48_5' (28#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CorekbM.v:10]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_CorekbM' (29#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CorekbM.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:914]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:916]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:918]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:994]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:1016]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:1018]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:1020]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:1022]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:1024]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:1026]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:1028]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:1050]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:1052]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:1054]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:1132]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:1134]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:1136]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:1138]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D' (30#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Sobel' (31#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Sobel.v:10]
INFO: [Synth 8-6157] synthesizing module 'Sobel_1' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Sobel_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Sobel_1.v:64]
INFO: [Synth 8-6155] done synthesizing module 'Sobel_1' (32#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Sobel_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Duplicate172' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Duplicate172.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Duplicate172.v:73]
INFO: [Synth 8-6155] done synthesizing module 'Duplicate172' (33#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Duplicate172.v:10]
INFO: [Synth 8-6157] synthesizing module 'Duplicate' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Duplicate.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Duplicate.v:73]
INFO: [Synth 8-6155] done synthesizing module 'Duplicate' (34#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Duplicate.v:10]
INFO: [Synth 8-6157] synthesizing module 'Gradient_Add' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Gradient_Add.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state8 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Gradient_Add.v:73]
INFO: [Synth 8-6157] synthesizing module 'sqrt_fixed_32_32_s' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:338]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:342]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:344]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:346]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:348]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:350]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:354]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:356]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:358]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:360]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:362]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:364]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:368]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:370]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:372]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:555]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:557]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:559]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:561]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:563]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:565]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:567]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:569]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:571]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:573]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:575]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:577]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:579]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:581]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:583]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:585]
INFO: [Synth 8-6155] done synthesizing module 'sqrt_fixed_32_32_s' (35#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/sqrt_fixed_32_32_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_CorelbW' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CorelbW.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_CorelbW_DSP48_6' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CorelbW.v:4]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_CorelbW_DSP48_6' (36#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CorelbW.v:4]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_CorelbW' (37#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CorelbW.v:14]
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_Coremb6' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Coremb6.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_Coremb6_DSP48_7' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Coremb6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_Coremb6_DSP48_7' (38#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Coremb6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_Coremb6' (39#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Coremb6.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Gradient_Add' (40#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Gradient_Add.v:10]
INFO: [Synth 8-6157] synthesizing module 'Threshold' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Threshold.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Threshold.v:73]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Threshold.v:392]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Threshold.v:413]
INFO: [Synth 8-6155] done synthesizing module 'Threshold' (41#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Threshold.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d3_A' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d3_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d3_A_shiftReg' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d3_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d3_A_shiftReg' (42#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d3_A' (43#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d4_A' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d4_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d4_A_shiftReg' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d4_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d4_A_shiftReg' (44#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d4_A' (45#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d5_A' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d5_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d5_A_shiftReg' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d5_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d5_A_shiftReg' (46#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d5_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d5_A' (47#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d5_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d6_A' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d6_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d6_A_shiftReg' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d6_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d6_A_shiftReg' (48#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d6_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d6_A' (49#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d6_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_shiftReg' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_shiftReg' (50#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A' (51#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w8_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w8_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (52#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (53#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w16_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A_shiftReg' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w16_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A_shiftReg' (54#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w16_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A' (55#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w16_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Sobel_U0' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_Sobel_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'start_for_Sobel_U0_shiftReg' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_Sobel_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Sobel_U0_shiftReg' (56#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_Sobel_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Sobel_U0' (57#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_Sobel_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Sobel_1ncg' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_Sobel_1ncg.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'start_for_Sobel_1ncg_shiftReg' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_Sobel_1ncg.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Sobel_1ncg_shiftReg' (58#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_Sobel_1ncg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Sobel_1ncg' (59#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_Sobel_1ncg.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Duplicaocq' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_Duplicaocq.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'start_for_Duplicaocq_shiftReg' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_Duplicaocq.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Duplicaocq_shiftReg' (60#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_Duplicaocq.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Duplicaocq' (61#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_Duplicaocq.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_DuplicapcA' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_DuplicapcA.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'start_for_DuplicapcA_shiftReg' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_DuplicapcA.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'start_for_DuplicapcA_shiftReg' (62#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_DuplicapcA.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_DuplicapcA' (63#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_DuplicapcA.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_GradienqcK' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_GradienqcK.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'start_for_GradienqcK_shiftReg' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_GradienqcK.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'start_for_GradienqcK_shiftReg' (64#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_GradienqcK.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_GradienqcK' (65#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_GradienqcK.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_ThreshorcU' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_ThreshorcU.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'start_for_ThreshorcU_shiftReg' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_ThreshorcU.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'start_for_ThreshorcU_shiftReg' (66#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_ThreshorcU.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_ThreshorcU' (67#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_ThreshorcU.v:45]
WARNING: [Synth 8-6014] Unused sequential element Duplicate_1_U0_ap_ready_count_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Edge_r.v:958]
WARNING: [Synth 8-6014] Unused sequential element Edge_Block_crit_ed_U0_ap_ready_count_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Edge_r.v:966]
INFO: [Synth 8-6155] done synthesizing module 'Edge_r' (68#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Edge_r.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2Array2D_1' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Mat2Array2D_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Mat2Array2D_1.v:69]
INFO: [Synth 8-6155] done synthesizing module 'Mat2Array2D_1' (69#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Mat2Array2D_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2Array2D173' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Mat2Array2D173.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Mat2Array2D173.v:69]
INFO: [Synth 8-6155] done synthesizing module 'Mat2Array2D173' (70#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Mat2Array2D173.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2Array2D' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Mat2Array2D.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Mat2Array2D.v:69]
INFO: [Synth 8-6155] done synthesizing module 'Mat2Array2D' (71#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Mat2Array2D.v:10]
INFO: [Synth 8-6157] synthesizing module 'HoughCircles' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:10]
	Parameter ap_ST_fsm_state1 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 73'b0000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 73'b0000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 73'b0000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 73'b0000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 73'b0000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 73'b0000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 73'b0000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 73'b0000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 73'b0000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 73'b0000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 73'b0000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 73'b0000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 73'b0000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 73'b0000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 73'b0000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 73'b0000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 73'b0000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 73'b0000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 73'b0000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 73'b0000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 73'b0000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 73'b0000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 73'b0000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 73'b0000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 73'b0000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 73'b0000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 73'b0000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 73'b0000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 73'b0000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 73'b0000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 73'b0000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 73'b0000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 73'b0000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 73'b0000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 73'b0000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 73'b0000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 73'b0000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 73'b0000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 73'b0000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 73'b0000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 73'b0000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 73'b0000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 73'b0000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 73'b0000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 73'b0000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 73'b0000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 73'b0000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 73'b0000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 73'b0000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 73'b0000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 73'b0000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage1 bound to: 73'b0000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 73'b0000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 73'b0000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 73'b0000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 73'b0000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 73'b0000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 73'b0001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 73'b0010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 73'b0100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 73'b1000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:198]
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_masksc4' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_masksc4.v:43]
	Parameter DataWidth bound to: 52 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_masksc4_rom' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_masksc4.v:9]
	Parameter DWIDTH bound to: 52 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './HoughCircles_masksc4_rom.dat' is read successfully [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_masksc4.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_masksc4_rom' (72#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_masksc4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_masksc4' (73#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_masksc4.v:43]
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_one_tde' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_one_tde.v:43]
	Parameter DataWidth bound to: 53 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_one_tde_rom' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_one_tde.v:9]
	Parameter DWIDTH bound to: 53 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './HoughCircles_one_tde_rom.dat' is read successfully [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_one_tde.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_one_tde_rom' (74#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_one_tde.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_one_tde' (75#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_one_tde.v:43]
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_accum' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_accum.v:58]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 77924 - type: integer 
	Parameter AddressWidth bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_accum_ram' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_accum.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 17 - type: integer 
	Parameter MEM_SIZE bound to: 77924 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_accum.v:25]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_accum_ram' (76#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_accum.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_accum' (77#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_accum.v:58]
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_distudo' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_distudo.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 321 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_distudo_ram' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_distudo.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 321 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_distudo.v:22]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_distudo_ram' (78#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_distudo.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_distudo' (79#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_distudo.v:46]
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_pt_bvdy' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_pt_bvdy.v:46]
	Parameter DataWidth bound to: 31 - type: integer 
	Parameter AddressRange bound to: 76800 - type: integer 
	Parameter AddressWidth bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_pt_bvdy_ram' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_pt_bvdy.v:9]
	Parameter DWIDTH bound to: 31 - type: integer 
	Parameter AWIDTH bound to: 17 - type: integer 
	Parameter MEM_SIZE bound to: 76800 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_pt_bvdy.v:22]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_pt_bvdy_ram' (80#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_pt_bvdy.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_pt_bvdy' (81#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_pt_bvdy.v:46]
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_centxdS' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_centxdS.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 77924 - type: integer 
	Parameter AddressWidth bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_centxdS_ram' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_centxdS.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 17 - type: integer 
	Parameter MEM_SIZE bound to: 77924 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_centxdS.v:22]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_centxdS_ram' (82#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_centxdS.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_centxdS' (83#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_centxdS.v:46]
INFO: [Synth 8-6157] synthesizing module 'HoughSortDescent' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughSortDescent.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state8 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state9 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughSortDescent.v:63]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughSortDescent.v:445]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughSortDescent.v:473]
INFO: [Synth 8-6155] done synthesizing module 'HoughSortDescent' (84#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughSortDescent.v:10]
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_Coreyd2' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Coreyd2.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'HoughCircles_Core_ap_sitodp_0_no_dsp_64' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/ip/HoughCircles_Core_ap_sitodp_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/ip/HoughCircles_Core_ap_sitodp_0_no_dsp_64.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'HoughCircles_Core_ap_sitodp_0_no_dsp_64' (99#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/ip/HoughCircles_Core_ap_sitodp_0_no_dsp_64.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_Coreyd2' (100#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Coreyd2.v:11]
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_Corezec' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Corezec.v:182]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_Corezec_div' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Corezec.v:90]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 17 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_Corezec_div_u' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Corezec.v:10]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 17 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_Corezec_div_u' (101#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Corezec.v:10]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_Corezec_div' (102#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Corezec.v:90]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_Corezec' (103#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Corezec.v:182]
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_CoreAem' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreAem.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughCircles_CoreAem_DSP48_8' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreAem.v:10]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_CoreAem_DSP48_8' (104#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreAem.v:10]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles_CoreAem' (105#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreAem.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2566]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2684]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2916]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:3016]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:3124]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:3126]
INFO: [Synth 8-6155] done synthesizing module 'HoughCircles' (106#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:10]
INFO: [Synth 8-6157] synthesizing module 'Array2Mat' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Array2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Array2Mat.v:88]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Array2Mat.v:465]
INFO: [Synth 8-6155] done synthesizing module 'Array2Mat' (107#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Array2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Mat2AXIvideo.v:77]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Mat2AXIvideo.v:261]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Mat2AXIvideo.v:287]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Mat2AXIvideo.v:313]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Mat2AXIvideo.v:375]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (108#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_x' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d2_A_x.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_x_shiftReg' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d2_A_x.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_x_shiftReg' (109#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d2_A_x.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_x' (110#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d2_A_x.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d4_A_x' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d4_A_x.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d4_A_x_shiftReg' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d4_A_x.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d4_A_x_shiftReg' (111#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d4_A_x.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d4_A_x' (112#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d4_A_x.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d5_A_x' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d5_A_x.v:45]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d5_A_x_shiftReg' (113#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d5_A_x.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d5_A_x' (114#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d5_A_x.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d6_A_shiftReg' (115#1) [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w1_d6_A.v:11]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
WARNING: [Synth 8-6014] Unused sequential element AXIvideo2Mat_U0_ap_ready_count_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Core.v:1321]
WARNING: [Synth 8-6014] Unused sequential element Block_Mat_exit412_pr_U0_ap_ready_count_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Core.v:1329]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[10]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[9]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[8]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[7]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[6]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain has unconnected port B[63]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[62]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[61]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[60]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[59]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[58]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[57]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[56]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[55]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[54]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[53]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[52]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[51]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[50]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[49]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[48]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[47]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[46]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[45]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[44]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[43]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[42]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[41]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[40]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[39]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[38]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[37]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[36]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[35]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[34]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[33]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[32]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[31]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[12]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[11]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 666.375 ; gain = 316.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 666.375 ; gain = 316.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 666.375 ; gain = 316.023
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 267 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ip/design_1_HoughCircles_Core_0_0/constraints/HoughCircles_Core_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ip/design_1_HoughCircles_Core_0_0/constraints/HoughCircles_Core_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_HoughCircles_Core_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_HoughCircles_Core_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.233 . Memory (MB): peak = 1193.957 ; gain = 5.727
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 1193.957 ; gain = 843.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 1193.957 ; gain = 843.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_HoughCircles_Core_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 1193.957 ; gain = 843.605
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'HoughCircles_Core_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'HoughCircles_Core_ctrl_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_1404_reg[8:0]' into 'k_buf_0_val_3_addr_reg_1391_reg[8:0]' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:315]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1410_reg[8:0]' into 'k_buf_0_val_3_addr_reg_1391_reg[8:0]' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:331]
INFO: [Synth 8-4471] merging register 'tmp_31_reg_1313_reg[0:0]' into 'tmp_30_reg_1276_reg[0:0]' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:992]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_4_addr_reg_1404_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:315]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_5_addr_reg_1410_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:331]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_neg393_i_reg_1264_reg' and it is trimmed from '32' to '2' bits. [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:573]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_29_reg_1271_reg' and it is trimmed from '32' to '2' bits. [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:575]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_30_reg_1276_reg' and it is trimmed from '31' to '1' bits. [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:576]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_31_reg_1313_reg' and it is trimmed from '31' to '8' bits. [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:577]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_297_1_fu_412_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_33_fu_406_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_3_fu_240_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d5_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d6_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_GradienqcK.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_ThreshorcU.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_10_reg_218_reg' and it is trimmed from '18' to '17' bits. [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Mat2Array2D_1.v:197]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_9_reg_204_reg' and it is trimmed from '12' to '11' bits. [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Mat2Array2D_1.v:209]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_6_reg_218_reg' and it is trimmed from '18' to '17' bits. [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Mat2Array2D173.v:209]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_5_reg_204_reg' and it is trimmed from '12' to '11' bits. [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Mat2Array2D173.v:203]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_14_reg_218_reg' and it is trimmed from '18' to '17' bits. [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Mat2Array2D.v:203]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_reg_204_reg' and it is trimmed from '12' to '11' bits. [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Mat2Array2D.v:197]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_masksc4.v:33]
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp3_iter1_p_min_r_1_i_reg_791_reg[31:0]' into 'ap_phi_reg_pp3_iter1_p_max_r_1_i_reg_779_reg[31:0]' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:1312]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp3_iter2_p_min_r_1_i_reg_791_reg[31:0]' into 'ap_phi_reg_pp3_iter2_p_max_r_1_i_reg_779_reg[31:0]' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:1320]
INFO: [Synth 8-4471] merging register 'x_assign_3_reg_2945_reg[63:0]' into 't_V_3_reg_2950_reg[63:0]' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:1472]
INFO: [Synth 8-4471] merging register 'x0_reg_2584_reg[15:0]' into 'y0_reg_2500_reg[15:0]' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:3122]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp3_iter1_p_min_r_1_i_reg_791_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:1312]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp3_iter2_p_min_r_1_i_reg_791_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:1320]
WARNING: [Synth 8-6014] Unused sequential element x_assign_3_reg_2945_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:1472]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:1284]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:1276]
WARNING: [Synth 8-3936] Found unconnected internal register 'total_3_i_reg_835_reg' and it is trimmed from '32' to '16' bits. [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:1269]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_17_reg_2495_reg' and it is trimmed from '12' to '11' bits. [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:1511]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond9_i_fu_979_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_i_fu_996_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_i_fu_1013_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_64_i_fu_1148_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_60_i_fu_1136_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_i_fu_1196_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_i19_i_fu_1228_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2690]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:3064]
INFO: [Synth 8-4471] merging register 'cy0_reg_2811_reg[23:0]' into 'cy0_cast_i_reg_2816_reg[23:0]' [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:1351]
WARNING: [Synth 8-6014] Unused sequential element cy0_reg_2811_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:1351]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2690]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2690]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
INFO: [Synth 8-5546] ROM "exitcond9_i_fu_979_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_i_fu_996_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_i_fu_1013_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_64_i_fu_1148_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_60_i_fu_1136_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_i_fu_1196_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_i19_i_fu_1228_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_max_r_1_fu_1875_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_min_r_fu_1893_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w32_d5_A_x.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w1_d6_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/fifo_w10_d6_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/start_for_Mat2AXIIfE.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'HoughCircles_Core_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'HoughCircles_Core_ctrl_s_axi'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1193.957 ; gain = 843.605
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/HoughCircles_U0/HoughCircles_Coreyd2_U171/HoughCircles_Core_ap_sitodp_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/HoughCircles_U0/HoughCircles_Coreyd2_U171/HoughCircles_Core_ap_sitodp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/HoughCircles_U0/HoughCircles_Coreyd2_U171/HoughCircles_Core_ap_sitodp_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/HoughCircles_U0/HoughCircles_Coreyd2_U171/HoughCircles_Core_ap_sitodp_0_no_dsp_64_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughCircles_U0/HoughCircles_Coreyd2_U171/HoughCircles_Core_ap_sitodp_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/HoughCircles_U0/HoughCircles_Coreyd2_U171/HoughCircles_Core_ap_sitodp_0_no_dsp_64_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughCircles_U0/HoughCircles_Coreyd2_U171/HoughCircles_Core_ap_sitodp_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/HoughCircles_U0/HoughCircles_Coreyd2_U171/HoughCircles_Core_ap_sitodp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughCircles_U0/HoughCircles_Coreyd2_U171/HoughCircles_Core_ap_sitodp_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/HoughCircles_U0/HoughCircles_Coreyd2_U171/HoughCircles_Core_ap_sitodp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughCircles_U0/HoughCircles_Coreyd2_U171/HoughCircles_Core_ap_sitodp_0_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'inst/HoughCircles_U0/HoughCircles_Coreyd2_U171/HoughCircles_Core_ap_sitodp_0_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughCircles_U0/HoughCircles_Coreyd2_U171/HoughCircles_Core_ap_sitodp_0_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'inst/HoughCircles_U0/HoughCircles_Coreyd2_U171/HoughCircles_Core_ap_sitodp_0_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/HoughCircles_U0/HoughCircles_Coreyd2_U171/HoughCircles_Core_ap_sitodp_0_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized4) to 'inst/HoughCircles_U0/HoughCircles_Coreyd2_U171/HoughCircles_Core_ap_sitodp_0_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughCircles_U0/HoughCircles_Coreyd2_U171/HoughCircles_Core_ap_sitodp_0_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized13) to 'inst/HoughCircles_U0/HoughCircles_Coreyd2_U171/HoughCircles_Core_ap_sitodp_0_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughCircles_U0/HoughCircles_Coreyd2_U171/HoughCircles_Core_ap_sitodp_0_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized13) to 'inst/HoughCircles_U0/HoughCircles_Coreyd2_U171/HoughCircles_Core_ap_sitodp_0_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughCircles_U0/HoughCircles_Coreyd2_U171/HoughCircles_Core_ap_sitodp_0_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].DIST_OVER_DEL' (delay__parameterized2) to 'inst/HoughCircles_U0/HoughCircles_Coreyd2_U171/HoughCircles_Core_ap_sitodp_0_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughCircles_U0/HoughCircles_Coreyd2_U171/HoughCircles_Core_ap_sitodp_0_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].DIST_OVER_DEL' (delay__parameterized2) to 'inst/HoughCircles_U0/HoughCircles_Coreyd2_U171/HoughCircles_Core_ap_sitodp_0_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[2].DIST_OVER_DEL'

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |HoughCircles__GB0      |           1|     21238|
|2     |HoughCircles__GB1      |           1|      8775|
|3     |HoughCircles_Core__GC0 |           1|     27180|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "src_x_data_stream_0_U/internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "src_y_data_stream_0_U/internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_3_fu_240_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element HoughCircles_Corezec_div_U/remd_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Corezec.v:171]
WARNING: [Synth 8-3936] Found unconnected internal register 'HoughCircles_Corezec_div_U/HoughCircles_Corezec_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Corezec.v:45]
WARNING: [Synth 8-6014] Unused sequential element HoughCircles_Corezec_div_U/remd_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Corezec.v:171]
WARNING: [Synth 8-3936] Found unconnected internal register 'HoughCircles_Corezec_div_U/HoughCircles_Corezec_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Corezec.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_142_i_reg_2988_reg' and it is trimmed from '32' to '9' bits. [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:1503]
INFO: [Synth 8-5546] ROM "exitcond9_i_fu_979_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_i_fu_996_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_i_fu_1013_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_64_i_fu_1148_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_i19_i_fu_1228_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:3072]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:3070]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2814]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2812]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2858]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2856]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2682]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:3054]
WARNING: [Synth 8-6014] Unused sequential element tmp_105_i_reg_2868_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:1457]
WARNING: [Synth 8-6014] Unused sequential element tmp_133_i_reg_2915_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:1372]
WARNING: [Synth 8-6014] Unused sequential element min_dist2_reg_2752_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:1432]
WARNING: [Synth 8-6014] Unused sequential element p_dy_reg_2862_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:1456]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:3072]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:3072]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:3072]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:3072]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:3070]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:3070]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:3070]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:3070]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2814]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2814]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2814]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2814]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2858]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2858]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2858]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:1372]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2856]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2856]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CoreAem.v:26]
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2690]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
INFO: [Synth 8-5546] ROM "tmp_60_i_fu_1136_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element mask_table1_U/HoughCircles_masksc4_rom_U/q0_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_masksc4.v:33]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2690]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2690]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles.v:2690]
INFO: [Synth 8-5545] ROM "tmp_297_1_fu_412_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_33_fu_406_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_fu_100_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:633]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_2_fu_108_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:634]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_3_fu_112_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:635]
WARNING: [Synth 8-6014] Unused sequential element OP2_V_1_cast_reg_1293_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:570]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_1_fu_104_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:633]
WARNING: [Synth 8-6014] Unused sequential element OP2_V_2_cast_reg_1303_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:572]
WARNING: [Synth 8-6014] Unused sequential element OP2_V_0_2_cast_reg_1288_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:568]
WARNING: [Synth 8-6014] Unused sequential element OP2_V_0_1_cast_reg_1283_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:567]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_5_fu_120_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:637]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:637]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Corehbi.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Corehbi.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Coreibs.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CorejbC.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CorejbC.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CorekbM.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CorekbM.v:26]
INFO: [Synth 8-5545] ROM "tmp_297_1_fu_412_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_33_fu_406_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_fu_100_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:633]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_2_fu_108_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:634]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_3_fu_112_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:635]
WARNING: [Synth 8-6014] Unused sequential element OP2_V_1_cast_reg_1293_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:570]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_1_fu_104_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:633]
WARNING: [Synth 8-6014] Unused sequential element OP2_V_2_cast_reg_1303_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:572]
WARNING: [Synth 8-6014] Unused sequential element OP2_V_0_2_cast_reg_1288_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:568]
WARNING: [Synth 8-6014] Unused sequential element OP2_V_0_1_cast_reg_1283_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:567]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_5_fu_120_reg was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:637]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/Filter2D.v:637]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Corehbi.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Corehbi.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_Coreibs.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CorejbC.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CorejbC.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Circle/image_process.srcs/sources_1/bd/design_1/ipshared/e599/hdl/verilog/HoughCircles_CorekbM.v:26]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal gen_buffer[0].HoughCircles_CoreEe0_memcore_U/HoughCircles_CoreEe0_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].HoughCircles_CoreEe0_memcore_U/HoughCircles_CoreEe0_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__30' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__30' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__31' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__0' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__32' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__1' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__33' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__2' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__34' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__3' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__35' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__4' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__36' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__5' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__37' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__6' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__38' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__7' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__39' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__8' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__40' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__9' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__41' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__10' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__42' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__11' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__43' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__12' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__44' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__13' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__45' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__14' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__46' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__15' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__47' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__16' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__48' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__17' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__49' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__18' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__50' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__19' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__51' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__20' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__52' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__21' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__53' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__22' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__54' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__23' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__55' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__24' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__56' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__25' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__57' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__26' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__58' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__27' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__59' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__28' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_x_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__31' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__0' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__32' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__1' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__33' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__2' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__34' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__3' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__35' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__4' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__36' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__5' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__37' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__6' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__38' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__7' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__39' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__8' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__40' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__9' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__41' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__10' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__42' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__11' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__43' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__12' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__44' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__13' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__45' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__14' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__46' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__15' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__47' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__16' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__48' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__17' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__49' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__60'
INFO: [Synth 8-3886] merging instance 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__18' (FDE) to 'inst/HoughCircles_U0i_3_1/pt_buf_data_y_U/i_3_0/HoughCircles_pt_bvdy_ram_U/ram_reg_mux_sel__29'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/HoughCircles_Corezec_U172/\HoughCircles_Corezec_div_U/divisor0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/HoughCircles_Corezec_U173/\HoughCircles_Corezec_div_U/divisor0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/grp_sqrt_fixed_32_32_s_fu_844/\res_I_1_6_reg_1539_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/grp_HoughSortDescent_fu_849/\maxindex_index_cast_reg_220_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/\y0_reg_2500_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/\y0_reg_2500_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/\y0_reg_2500_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/\y0_reg_2500_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/\y0_reg_2500_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/\y0_reg_2500_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/\y0_reg_2500_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/\y0_reg_2500_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/\y0_reg_2500_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/\y0_reg_2500_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/\y0_reg_2500_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/\y0_reg_2500_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/\y0_reg_2500_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/\y0_reg_2500_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/\y0_reg_2500_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/\y0_reg_2500_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/\tmp_17_reg_2495_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/\tmp_17_reg_2495_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/\tmp_17_reg_2495_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/\tmp_17_reg_2495_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/\tmp_17_reg_2495_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/\tmp_17_reg_2495_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/\p_max_r_cast_i_reg_2450_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/HoughCircles_Corezec_U172/\HoughCircles_Corezec_div_U/HoughCircles_Corezec_div_u_0/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/HoughCircles_Corezec_U173/\HoughCircles_Corezec_div_U/HoughCircles_Corezec_div_u_0/dividend0_reg[15] )
WARNING: [Synth 8-3332] Sequential element (res_I_1_6_reg_1539_reg[8]) is unused and will be removed from module sqrt_fixed_32_32_s__1.
WARNING: [Synth 8-3332] Sequential element (x_V_read_reg_1534_reg[30]) is unused and will be removed from module sqrt_fixed_32_32_s__1.
WARNING: [Synth 8-3332] Sequential element (x_V_read_reg_1534_reg[29]) is unused and will be removed from module sqrt_fixed_32_32_s__1.
WARNING: [Synth 8-3332] Sequential element (x_V_read_reg_1534_reg[28]) is unused and will be removed from module sqrt_fixed_32_32_s__1.
WARNING: [Synth 8-3332] Sequential element (x_V_read_reg_1534_reg[27]) is unused and will be removed from module sqrt_fixed_32_32_s__1.
WARNING: [Synth 8-3332] Sequential element (x_V_read_reg_1534_reg[26]) is unused and will be removed from module sqrt_fixed_32_32_s__1.
WARNING: [Synth 8-3332] Sequential element (x_V_read_reg_1534_reg[25]) is unused and will be removed from module sqrt_fixed_32_32_s__1.
WARNING: [Synth 8-3332] Sequential element (x_V_read_reg_1534_reg[24]) is unused and will be removed from module sqrt_fixed_32_32_s__1.
WARNING: [Synth 8-3332] Sequential element (x_V_read_reg_1534_reg[23]) is unused and will be removed from module sqrt_fixed_32_32_s__1.
WARNING: [Synth 8-3332] Sequential element (x_V_read_reg_1534_reg[22]) is unused and will be removed from module sqrt_fixed_32_32_s__1.
WARNING: [Synth 8-3332] Sequential element (x_V_read_reg_1534_reg[21]) is unused and will be removed from module sqrt_fixed_32_32_s__1.
WARNING: [Synth 8-3332] Sequential element (x_V_read_reg_1534_reg[20]) is unused and will be removed from module sqrt_fixed_32_32_s__1.
WARNING: [Synth 8-3332] Sequential element (x_V_read_reg_1534_reg[19]) is unused and will be removed from module sqrt_fixed_32_32_s__1.
WARNING: [Synth 8-3332] Sequential element (x_V_read_reg_1534_reg[18]) is unused and will be removed from module sqrt_fixed_32_32_s__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_Corezec_div_U/done_reg) is unused and will be removed from module HoughCircles_Corezec__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_Corezec_div_U/HoughCircles_Corezec_div_u_0/sign0_reg[0]) is unused and will be removed from module HoughCircles_Corezec__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_Corezec_div_U/divisor0_reg[16]) is unused and will be removed from module HoughCircles_Corezec__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_Corezec_div_U/HoughCircles_Corezec_div_u_0/dividend0_reg[15]) is unused and will be removed from module HoughCircles_Corezec__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_Corezec_div_U/done_reg) is unused and will be removed from module HoughCircles_Corezec.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_Corezec_div_U/HoughCircles_Corezec_div_u_0/sign0_reg[0]) is unused and will be removed from module HoughCircles_Corezec.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_Corezec_div_U/divisor0_reg[16]) is unused and will be removed from module HoughCircles_Corezec.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_Corezec_div_U/HoughCircles_Corezec_div_u_0/dividend0_reg[15]) is unused and will be removed from module HoughCircles_Corezec.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_2/\tmp_128_i_reg_2935_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/Edge_U0/\Sobel_1_U0/grp_Filter2D_fu_48 /\tmp_30_reg_1276_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/Edge_U0/\Sobel_U0/grp_Filter2D_fu_48 /\tmp_30_reg_1276_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/Edge_U0/Gradient_Add_U0/\grp_sqrt_fixed_32_32_s_fu_111/res_I_1_6_reg_1539_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/Edge_U0/Duplicate_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/Edge_U0/Gradient_Add_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/Edge_U0/\Sobel_1_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/Edge_U0/\Sobel_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/Mat2Array2D_1_U0/\tmp_9_reg_204_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/Mat2Array2D_U0/\tmp_13_reg_204_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/Mat2Array2D173_U0/\tmp_5_reg_204_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/Array2Mat_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/AXIvideo2Mat_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_3_0/Edge_U0/Edge_Block_crit_ed_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/Array2Mat_U0/\r_V_cast_cast_reg_202_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/Mat2AXIvideo_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_3_0/Block_Mat_exit412_pr_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/Block_Mat_exit412_pr_U0/ap_done_reg_reg)
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__0) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__1) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__2) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__3) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__4) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__5) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__6) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__7) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__8) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__9) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__10) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__11) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__12) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__13) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__14) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__31) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__32) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__33) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__34) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__35) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__36) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__37) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__38) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__39) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__40) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__41) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__42) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__43) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__44) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__45) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__46) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__63) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__64) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__65) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__66) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__67) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__68) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__69) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__70) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__71) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__72) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__73) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__74) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__75) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__76) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__77) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__78) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__95) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__96) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__97) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__98) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__99) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__100) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__101) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__102) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__103) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__104) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__105) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__106) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__107) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__108) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__109) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__110) is unused and will be removed from module HoughCircles_CoreBew__1.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel) is unused and will be removed from module HoughCircles_CoreBew.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__0) is unused and will be removed from module HoughCircles_CoreBew.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__1) is unused and will be removed from module HoughCircles_CoreBew.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__2) is unused and will be removed from module HoughCircles_CoreBew.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__3) is unused and will be removed from module HoughCircles_CoreBew.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__4) is unused and will be removed from module HoughCircles_CoreBew.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__5) is unused and will be removed from module HoughCircles_CoreBew.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__6) is unused and will be removed from module HoughCircles_CoreBew.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__7) is unused and will be removed from module HoughCircles_CoreBew.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__8) is unused and will be removed from module HoughCircles_CoreBew.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__9) is unused and will be removed from module HoughCircles_CoreBew.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__10) is unused and will be removed from module HoughCircles_CoreBew.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__11) is unused and will be removed from module HoughCircles_CoreBew.
WARNING: [Synth 8-3332] Sequential element (HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_mux_sel__12) is unused and will be removed from module HoughCircles_CoreBew.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/Edge_U0/Gradient_Add_U0/\grp_sqrt_fixed_32_32_s_fu_111/x_l_I_1_6_reg_1545_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_3_0/Mat2AXIvideo_U0/\r_V_reg_235_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/dst_cols_V_c33_U/\U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/Array2Mat_U0/\cols_V_reg_193_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/dst_cols_V_c33_U/\U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_3_0/Mat2AXIvideo_U0/\r_V_reg_235_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/Mat2AXIvideo_U0/\cols_V_reg_230_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_2/\tmp_128_i_reg_2935_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/HoughCircles_Corezec_U172/\HoughCircles_Corezec_div_U/HoughCircles_Corezec_div_u_0/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/HoughCircles_Corezec_U173/\HoughCircles_Corezec_div_U/HoughCircles_Corezec_div_u_0/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughCircles_U0i_3_1/grp_sqrt_fixed_32_32_s_fu_844/\x_l_I_1_6_reg_1545_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughCircles_U0i_3_1/\tmp_60_reg_2795_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:46 . Memory (MB): peak = 1193.957 ; gain = 843.605
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_0__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_0__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_1__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_1__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_2__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_2__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_3__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_3__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_4__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_4__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_5__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_5__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_6__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_6__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_7__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_7__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_8__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_8__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_9__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_9__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_10__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_10__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_11__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_11__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_12__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_12__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_13__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_13__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_14__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_14__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_15__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_15__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_16__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_16__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_17__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughCircles_U0i_3_1/accum_U/i_3_0/HoughCircles_accum_ram_U/ram_reg_1_17__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |HoughCircles__GB0      |           1|     14456|
|2     |HoughCircles__GB1      |           1|      3958|
|3     |HoughCircles_Core__GC0 |           1|     19791|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:01:58 . Memory (MB): peak = 1250.055 ; gain = 899.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:02:19 . Memory (MB): peak = 1400.246 ; gain = 1049.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |HoughCircles_Core__GC0 |           1|     19791|
|2     |HoughCircles_Core_GT0  |           1|     18414|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_0_12' (RAMB36E1) to 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_0_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_0_13' (RAMB36E1) to 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_0_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_0_14' (RAMB36E1) to 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_0_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_0_15' (RAMB36E1) to 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_0_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_1_12' (RAMB36E1_1) to 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_1_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_1_13' (RAMB36E1_1) to 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_1_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_1_14' (RAMB36E1_1) to 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_1_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_1_15' (RAMB36E1_1) to 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_1_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_12' (RAMB36E1) to 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_13' (RAMB36E1) to 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_14' (RAMB36E1) to 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_15' (RAMB36E1) to 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_3_12' (RAMB36E1_1) to 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_3_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_3_13' (RAMB36E1_1) to 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_3_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_3_14' (RAMB36E1_1) to 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_3_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_3_15' (RAMB36E1_1) to 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_3_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_12__0' (RAMB36E1_2) to 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_11__0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_13__0' (RAMB36E1_2) to 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_11__0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_14__0' (RAMB36E1_2) to 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_11__0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_15__0' (RAMB36E1_2) to 'inst/i_3_0/p_dx_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_11__0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_0_12' (RAMB36E1) to 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_0_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_0_13' (RAMB36E1) to 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_0_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_0_14' (RAMB36E1) to 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_0_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_0_15' (RAMB36E1) to 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_0_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_1_12' (RAMB36E1_1) to 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_1_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_1_13' (RAMB36E1_1) to 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_1_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_1_14' (RAMB36E1_1) to 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_1_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_1_15' (RAMB36E1_1) to 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_1_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_12' (RAMB36E1) to 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_13' (RAMB36E1) to 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_14' (RAMB36E1) to 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_15' (RAMB36E1) to 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_3_12' (RAMB36E1_1) to 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_3_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_3_13' (RAMB36E1_1) to 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_3_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_3_14' (RAMB36E1_1) to 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_3_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_3_15' (RAMB36E1_1) to 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_3_11'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_12__0' (RAMB36E1_2) to 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_11__0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_13__0' (RAMB36E1_2) to 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_11__0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_14__0' (RAMB36E1_2) to 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_11__0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_15__0' (RAMB36E1_2) to 'inst/i_3_0/p_dy_val_U/HoughCircles_CoreBew_memcore_U/HoughCircles_CoreBew_memcore_ram_U/ram_reg_2_11__0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_0_1' (RAMB36E1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_0_2' (RAMB36E1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_0_3' (RAMB36E1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_0_4' (RAMB36E1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_0_5' (RAMB36E1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_0_6' (RAMB36E1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_0_7' (RAMB36E1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_0_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_1_1' (RAMB36E1_1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_1_2' (RAMB36E1_1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_1_3' (RAMB36E1_1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_1_4' (RAMB36E1_1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_1_5' (RAMB36E1_1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_1_6' (RAMB36E1_1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_1_7' (RAMB36E1_1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_1_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_1' (RAMB36E1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_2' (RAMB36E1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_3' (RAMB36E1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_4' (RAMB36E1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_5' (RAMB36E1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_6' (RAMB36E1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_7' (RAMB36E1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_3_1' (RAMB36E1_1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_3_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_3_2' (RAMB36E1_1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_3_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_3_3' (RAMB36E1_1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_3_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_3_4' (RAMB36E1_1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_3_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_3_5' (RAMB36E1_1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_3_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_3_6' (RAMB36E1_1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_3_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_3_7' (RAMB36E1_1) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_3_0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_1__0' (RAMB36E1_2) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_0__0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_2__0' (RAMB36E1_2) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_0__0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_3__0' (RAMB36E1_2) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_0__0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_4__0' (RAMB36E1_2) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_0__0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_5__0' (RAMB36E1_2) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_0__0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_6__0' (RAMB36E1_2) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_0__0'
INFO: [Synth 8-223] decloning instance 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_7__0' (RAMB36E1_2) to 'inst/i_3_0/p_edge_val_U/HoughCircles_CoreDeQ_memcore_U/HoughCircles_CoreDeQ_memcore_ram_U/ram_reg_2_0__0'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Edge_U0/Gradient_Add_U0/grp_sqrt_fixed_32_32_s_fu_111/x_l_I_1_6_reg_1545_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\HoughCircles_U0/ap_phi_reg_pp3_iter2_p_max_r_1_i_reg_779_reg[15] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:25 ; elapsed = 00:02:34 . Memory (MB): peak = 1444.145 ; gain = 1093.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \HoughCircles_U0/pt_buf_data_x_address0 [15] is driving 124 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_11343 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net HoughCircles_U0_dy_val_address0[6] is driving 125 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:28 ; elapsed = 00:02:36 . Memory (MB): peak = 1444.145 ; gain = 1093.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:28 ; elapsed = 00:02:36 . Memory (MB): peak = 1444.145 ; gain = 1093.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:30 ; elapsed = 00:02:39 . Memory (MB): peak = 1444.145 ; gain = 1093.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:31 ; elapsed = 00:02:39 . Memory (MB): peak = 1444.145 ; gain = 1093.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:31 ; elapsed = 00:02:39 . Memory (MB): peak = 1444.145 ; gain = 1093.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:31 ; elapsed = 00:02:39 . Memory (MB): peak = 1444.145 ; gain = 1093.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1340|
|2     |DSP48E1    |    11|
|3     |DSP48E1_1  |    12|
|4     |DSP48E1_10 |     1|
|5     |DSP48E1_2  |     4|
|6     |DSP48E1_3  |     2|
|7     |DSP48E1_4  |     4|
|8     |DSP48E1_5  |     5|
|9     |DSP48E1_6  |     2|
|10    |DSP48E1_7  |     2|
|11    |DSP48E1_8  |     3|
|12    |DSP48E1_9  |     1|
|13    |LUT1       |  1001|
|14    |LUT2       |  1308|
|15    |LUT3       |  1608|
|16    |LUT4       |  2507|
|17    |LUT5       |  1400|
|18    |LUT6       |  2744|
|19    |MUXCY      |   150|
|20    |MUXF7      |    35|
|21    |RAMB18E1   |     3|
|22    |RAMB18E1_1 |     1|
|23    |RAMB18E1_2 |     1|
|24    |RAMB18E1_3 |     6|
|25    |RAMB36E1   |    82|
|26    |RAMB36E1_1 |    82|
|27    |RAMB36E1_2 |    57|
|28    |RAMB36E1_3 |    94|
|29    |RAMB36E1_4 |    94|
|30    |RAMB36E1_5 |    94|
|31    |SRL16E     |   837|
|32    |SRLC32E    |     1|
|33    |XORCY      |   117|
|34    |FDRE       |  6501|
|35    |FDSE       |   197|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:31 ; elapsed = 00:02:39 . Memory (MB): peak = 1444.145 ; gain = 1093.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 329 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:50 ; elapsed = 00:02:15 . Memory (MB): peak = 1444.145 ; gain = 566.211
Synthesis Optimization Complete : Time (s): cpu = 00:02:31 ; elapsed = 00:02:40 . Memory (MB): peak = 1444.145 ; gain = 1093.793
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2203 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 38 instances

INFO: [Common 17-83] Releasing license: Synthesis
785 Infos, 397 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:40 ; elapsed = 00:02:49 . Memory (MB): peak = 1449.797 ; gain = 1110.918
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_HoughCircles_Core_0_0_synth_1/design_1_HoughCircles_Core_0_0.dcp' has been generated.
