
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33 (git sha1 2584903a060)


-- Running command `read_verilog -sv hardware/synthesis_trap/classical_solver.v; synth -top classical_solver; stat; write_json /workspace/The-Thiele-Machine/hardware/synthesis_trap/classical_solver.json' --

1. Executing Verilog-2005 frontend: hardware/synthesis_trap/classical_solver.v
Parsing SystemVerilog input from `hardware/synthesis_trap/classical_solver.v' to AST representation.
Generating RTLIL representation for module `\classical_solver'.
Warning: Replacing memory \digits with list of registers. See hardware/synthesis_trap/classical_solver.v:94
Warning: Replacing memory \digits_next with list of registers. See hardware/synthesis_trap/classical_solver.v:37
Successfully finished Verilog frontend.

2. Executing SYNTH pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \classical_solver

2.1.2. Analyzing design hierarchy..
Top module:  \classical_solver
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:34$7'.
Cleaned up 1 empty switch.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 5 switch rules as full_case in process $proc$hardware/synthesis_trap/classical_solver.v:87$48 in module classical_solver.
Marked 21 switch rules as full_case in process $proc$hardware/synthesis_trap/classical_solver.v:52$26 in module classical_solver.
Marked 17 switch rules as full_case in process $proc$hardware/synthesis_trap/classical_solver.v:34$7 in module classical_solver.
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 15 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:87$48'.

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~43 debug messages>

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:87$48'.
     1/26: $6\i[31:0]
     2/26: $5\i[31:0]
     3/26: $0\colouring[17:0] [17:16]
     4/26: $0\colouring[17:0] [15:14]
     5/26: $0\colouring[17:0] [13:12]
     6/26: $0\colouring[17:0] [11:10]
     7/26: $0\colouring[17:0] [9:8]
     8/26: $0\colouring[17:0] [7:6]
     9/26: $0\colouring[17:0] [5:4]
    10/26: $0\colouring[17:0] [3:2]
    11/26: $0\colouring[17:0] [1:0]
    12/26: $3\i[31:0]
    13/26: $2\i[31:0]
    14/26: $0\digits[8][1:0]
    15/26: $0\digits[7][1:0]
    16/26: $0\digits[6][1:0]
    17/26: $0\digits[5][1:0]
    18/26: $0\digits[4][1:0]
    19/26: $0\digits[3][1:0]
    20/26: $0\digits[2][1:0]
    21/26: $0\digits[1][1:0]
    22/26: $0\digits[0][1:0]
    23/26: $0\state[1:0]
    24/26: $4\i[31:0]
    25/26: $0\success[0:0]
    26/26: $0\done[0:0]
Creating decoders for process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:52$26'.
     1/21: $21\candidate_valid[0:0]
     2/21: $20\candidate_valid[0:0]
     3/21: $19\candidate_valid[0:0]
     4/21: $18\candidate_valid[0:0]
     5/21: $17\candidate_valid[0:0]
     6/21: $16\candidate_valid[0:0]
     7/21: $15\candidate_valid[0:0]
     8/21: $14\candidate_valid[0:0]
     9/21: $13\candidate_valid[0:0]
    10/21: $12\candidate_valid[0:0]
    11/21: $11\candidate_valid[0:0]
    12/21: $10\candidate_valid[0:0]
    13/21: $9\candidate_valid[0:0]
    14/21: $8\candidate_valid[0:0]
    15/21: $7\candidate_valid[0:0]
    16/21: $6\candidate_valid[0:0]
    17/21: $5\candidate_valid[0:0]
    18/21: $4\candidate_valid[0:0]
    19/21: $3\candidate_valid[0:0]
    20/21: $2\candidate_valid[0:0]
    21/21: $1\candidate_valid[0:0]
Creating decoders for process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:34$7'.
     1/34: $2\digits_next[8][1:0]
     2/34: $18\overflow_next[0:0]
     3/34: $1\digits_next[8][1:0]
     4/34: $17\overflow_next[0:0]
     5/34: $2\digits_next[7][1:0]
     6/34: $16\overflow_next[0:0]
     7/34: $1\digits_next[7][1:0]
     8/34: $15\overflow_next[0:0]
     9/34: $2\digits_next[6][1:0]
    10/34: $14\overflow_next[0:0]
    11/34: $1\digits_next[6][1:0]
    12/34: $13\overflow_next[0:0]
    13/34: $2\digits_next[5][1:0]
    14/34: $12\overflow_next[0:0]
    15/34: $1\digits_next[5][1:0]
    16/34: $11\overflow_next[0:0]
    17/34: $2\digits_next[4][1:0]
    18/34: $10\overflow_next[0:0]
    19/34: $1\digits_next[4][1:0]
    20/34: $9\overflow_next[0:0]
    21/34: $2\digits_next[3][1:0]
    22/34: $8\overflow_next[0:0]
    23/34: $1\digits_next[3][1:0]
    24/34: $7\overflow_next[0:0]
    25/34: $2\digits_next[2][1:0]
    26/34: $6\overflow_next[0:0]
    27/34: $1\digits_next[2][1:0]
    28/34: $5\overflow_next[0:0]
    29/34: $2\digits_next[1][1:0]
    30/34: $4\overflow_next[0:0]
    31/34: $1\digits_next[1][1:0]
    32/34: $3\overflow_next[0:0]
    33/34: $2\digits_next[0][1:0]
    34/34: $2\overflow_next[0:0]

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\classical_solver.\candidate_valid' from process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:52$26'.
No latch inferred for signal `\classical_solver.\overflow_next' from process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:34$7'.
No latch inferred for signal `\classical_solver.\i' from process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:34$7'.
No latch inferred for signal `\classical_solver.\digits_next[0]' from process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:34$7'.
No latch inferred for signal `\classical_solver.\digits_next[1]' from process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:34$7'.
No latch inferred for signal `\classical_solver.\digits_next[2]' from process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:34$7'.
No latch inferred for signal `\classical_solver.\digits_next[3]' from process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:34$7'.
No latch inferred for signal `\classical_solver.\digits_next[4]' from process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:34$7'.
No latch inferred for signal `\classical_solver.\digits_next[5]' from process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:34$7'.
No latch inferred for signal `\classical_solver.\digits_next[6]' from process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:34$7'.
No latch inferred for signal `\classical_solver.\digits_next[7]' from process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:34$7'.
No latch inferred for signal `\classical_solver.\digits_next[8]' from process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:34$7'.

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\classical_solver.\done' using process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:87$48'.
  created $adff cell `$procdff$562' with positive edge clock and positive level reset.
Creating register for signal `\classical_solver.\success' using process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:87$48'.
  created $adff cell `$procdff$563' with positive edge clock and positive level reset.
Creating register for signal `\classical_solver.\colouring' using process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:87$48'.
  created $adff cell `$procdff$564' with positive edge clock and positive level reset.
Creating register for signal `\classical_solver.\i' using process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:87$48'.
  created $dff cell `$procdff$567' with positive edge clock.
Creating register for signal `\classical_solver.\state' using process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:87$48'.
  created $adff cell `$procdff$568' with positive edge clock and positive level reset.
Creating register for signal `\classical_solver.\digits[0]' using process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:87$48'.
  created $adff cell `$procdff$569' with positive edge clock and positive level reset.
Creating register for signal `\classical_solver.\digits[1]' using process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:87$48'.
  created $adff cell `$procdff$570' with positive edge clock and positive level reset.
Creating register for signal `\classical_solver.\digits[2]' using process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:87$48'.
  created $adff cell `$procdff$571' with positive edge clock and positive level reset.
Creating register for signal `\classical_solver.\digits[3]' using process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:87$48'.
  created $adff cell `$procdff$572' with positive edge clock and positive level reset.
Creating register for signal `\classical_solver.\digits[4]' using process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:87$48'.
  created $adff cell `$procdff$573' with positive edge clock and positive level reset.
Creating register for signal `\classical_solver.\digits[5]' using process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:87$48'.
  created $adff cell `$procdff$574' with positive edge clock and positive level reset.
Creating register for signal `\classical_solver.\digits[6]' using process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:87$48'.
  created $adff cell `$procdff$575' with positive edge clock and positive level reset.
Creating register for signal `\classical_solver.\digits[7]' using process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:87$48'.
  created $adff cell `$procdff$576' with positive edge clock and positive level reset.
Creating register for signal `\classical_solver.\digits[8]' using process `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:87$48'.
  created $adff cell `$procdff$577' with positive edge clock and positive level reset.

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:87$48'.
Removing empty process `classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:87$48'.
Found and cleaned up 21 empty switches in `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:52$26'.
Removing empty process `classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:52$26'.
Found and cleaned up 17 empty switches in `\classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:34$7'.
Removing empty process `classical_solver.$proc$hardware/synthesis_trap/classical_solver.v:34$7'.
Cleaned up 43 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module classical_solver.
<suppressed ~26 debug messages>

2.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module classical_solver.

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \classical_solver..
Removed 14 unused cells and 252 unused wires.
<suppressed ~15 debug messages>

2.5. Executing CHECK pass (checking for obvious problems).
Checking module classical_solver...
Found and reported 0 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module classical_solver.

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\classical_solver'.
<suppressed ~120 debug messages>
Removed a total of 40 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \classical_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$428: $15\overflow_next[0:0] -> 1'0
      Replacing known input bits on port B of cell $procmux$420: $15\overflow_next[0:0] -> 1'1
      Replacing known input bits on port A of cell $procmux$446: $13\overflow_next[0:0] -> 1'0
      Replacing known input bits on port B of cell $procmux$438: $13\overflow_next[0:0] -> 1'1
      Replacing known input bits on port A of cell $procmux$464: $11\overflow_next[0:0] -> 1'0
      Replacing known input bits on port B of cell $procmux$456: $11\overflow_next[0:0] -> 1'1
      Replacing known input bits on port A of cell $procmux$482: $9\overflow_next[0:0] -> 1'0
      Replacing known input bits on port B of cell $procmux$474: $9\overflow_next[0:0] -> 1'1
      Replacing known input bits on port A of cell $procmux$500: $7\overflow_next[0:0] -> 1'0
      Replacing known input bits on port B of cell $procmux$492: $7\overflow_next[0:0] -> 1'1
      Replacing known input bits on port A of cell $procmux$518: $5\overflow_next[0:0] -> 1'0
      Replacing known input bits on port B of cell $procmux$510: $5\overflow_next[0:0] -> 1'1
      Replacing known input bits on port A of cell $procmux$536: $3\overflow_next[0:0] -> 1'0
      Replacing known input bits on port B of cell $procmux$528: $3\overflow_next[0:0] -> 1'1
      Replacing known input bits on port A of cell $procmux$554: $1\overflow_next[0:0] -> 1'0
      Replacing known input bits on port B of cell $procmux$546: $1\overflow_next[0:0] -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$416.
    dead port 2/2 on $mux $procmux$422.
    dead port 2/2 on $mux $procmux$434.
    dead port 2/2 on $mux $procmux$440.
    dead port 2/2 on $mux $procmux$452.
    dead port 2/2 on $mux $procmux$458.
    dead port 2/2 on $mux $procmux$470.
    dead port 2/2 on $mux $procmux$476.
    dead port 2/2 on $mux $procmux$488.
    dead port 2/2 on $mux $procmux$494.
    dead port 2/2 on $mux $procmux$506.
    dead port 2/2 on $mux $procmux$512.
    dead port 2/2 on $mux $procmux$524.
    dead port 2/2 on $mux $procmux$530.
    dead port 2/2 on $mux $procmux$542.
    dead port 2/2 on $mux $procmux$548.
Removed 16 multiplexer ports.
<suppressed ~31 debug messages>

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \classical_solver.
Performed a total of 0 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\classical_solver'.
Removed a total of 0 cells.

2.6.6. Executing OPT_DFF pass (perform DFF optimizations).

2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \classical_solver..
Removed 0 unused cells and 56 unused wires.
<suppressed ~1 debug messages>

2.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module classical_solver.

2.6.9. Rerunning OPT passes. (Maybe there is more to do..)

2.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \classical_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

2.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \classical_solver.
Performed a total of 0 changes.

2.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\classical_solver'.
Removed a total of 0 cells.

2.6.13. Executing OPT_DFF pass (perform DFF optimizations).

2.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \classical_solver..

2.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module classical_solver.

2.6.16. Finished OPT passes. (There is nothing left to do.)

2.7. Executing FSM pass (extract and optimize FSM).

2.7.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking classical_solver.state as FSM state register:
    Circuit seems to be self-resetting.

2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \classical_solver..

2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.8. Executing OPT pass (performing simple optimizations).

2.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module classical_solver.

2.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\classical_solver'.
Removed a total of 0 cells.

2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \classical_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \classical_solver.
Performed a total of 0 changes.

2.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\classical_solver'.
Removed a total of 0 cells.

2.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$577 ($adff) from module classical_solver (D = $0\digits[8][1:0], Q = \digits[8]).
Adding EN signal on $procdff$576 ($adff) from module classical_solver (D = $0\digits[7][1:0], Q = \digits[7]).
Adding EN signal on $procdff$575 ($adff) from module classical_solver (D = $0\digits[6][1:0], Q = \digits[6]).
Adding EN signal on $procdff$574 ($adff) from module classical_solver (D = $0\digits[5][1:0], Q = \digits[5]).
Adding EN signal on $procdff$573 ($adff) from module classical_solver (D = $0\digits[4][1:0], Q = \digits[4]).
Adding EN signal on $procdff$572 ($adff) from module classical_solver (D = $0\digits[3][1:0], Q = \digits[3]).
Adding EN signal on $procdff$571 ($adff) from module classical_solver (D = $0\digits[2][1:0], Q = \digits[2]).
Adding EN signal on $procdff$570 ($adff) from module classical_solver (D = $0\digits[1][1:0], Q = \digits[1]).
Adding EN signal on $procdff$569 ($adff) from module classical_solver (D = $0\digits[0][1:0], Q = \digits[0]).
Adding EN signal on $procdff$568 ($adff) from module classical_solver (D = $0\state[1:0], Q = \state).
Adding EN signal on $procdff$564 ($adff) from module classical_solver (D = $0\colouring[17:0], Q = \colouring).
Adding EN signal on $procdff$563 ($adff) from module classical_solver (D = $0\success[0:0], Q = \success).
Adding EN signal on $procdff$562 ($adff) from module classical_solver (D = $0\done[0:0], Q = \done).

2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \classical_solver..

2.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module classical_solver.
<suppressed ~12 debug messages>

2.8.9. Rerunning OPT passes. (Maybe there is more to do..)

2.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \classical_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

2.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \classical_solver.
Performed a total of 0 changes.

2.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\classical_solver'.
<suppressed ~180 debug messages>
Removed a total of 60 cells.

2.8.13. Executing OPT_DFF pass (perform DFF optimizations).

2.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \classical_solver..
Removed 0 unused cells and 60 unused wires.
<suppressed ~1 debug messages>

2.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module classical_solver.

2.8.16. Rerunning OPT passes. (Maybe there is more to do..)

2.8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \classical_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~33 debug messages>

2.8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \classical_solver.
Performed a total of 0 changes.

2.8.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\classical_solver'.
Removed a total of 0 cells.

2.8.20. Executing OPT_DFF pass (perform DFF optimizations).

2.8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \classical_solver..

2.8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module classical_solver.

2.8.23. Finished OPT passes. (There is nothing left to do.)

2.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell classical_solver.$add$hardware/synthesis_trap/classical_solver.v:44$9 ($add).
Removed top 1 bits (of 2) from port B of cell classical_solver.$add$hardware/synthesis_trap/classical_solver.v:44$11 ($add).
Removed top 1 bits (of 2) from port B of cell classical_solver.$add$hardware/synthesis_trap/classical_solver.v:44$13 ($add).
Removed top 1 bits (of 2) from port B of cell classical_solver.$add$hardware/synthesis_trap/classical_solver.v:44$15 ($add).
Removed top 1 bits (of 2) from port B of cell classical_solver.$add$hardware/synthesis_trap/classical_solver.v:44$17 ($add).
Removed top 1 bits (of 2) from port B of cell classical_solver.$add$hardware/synthesis_trap/classical_solver.v:44$19 ($add).
Removed top 1 bits (of 2) from port B of cell classical_solver.$add$hardware/synthesis_trap/classical_solver.v:44$21 ($add).
Removed top 1 bits (of 2) from port B of cell classical_solver.$add$hardware/synthesis_trap/classical_solver.v:44$23 ($add).
Removed top 1 bits (of 2) from port B of cell classical_solver.$add$hardware/synthesis_trap/classical_solver.v:44$25 ($add).
Removed top 1 bits (of 2) from port B of cell classical_solver.$procmux$106_CMP0 ($eq).

2.10. Executing PEEPOPT pass (run peephole optimizers).

2.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \classical_solver..

2.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module classical_solver:
  creating $macc model for $add$hardware/synthesis_trap/classical_solver.v:44$11 ($add).
  creating $macc model for $add$hardware/synthesis_trap/classical_solver.v:44$13 ($add).
  creating $macc model for $add$hardware/synthesis_trap/classical_solver.v:44$15 ($add).
  creating $macc model for $add$hardware/synthesis_trap/classical_solver.v:44$17 ($add).
  creating $macc model for $add$hardware/synthesis_trap/classical_solver.v:44$19 ($add).
  creating $macc model for $add$hardware/synthesis_trap/classical_solver.v:44$21 ($add).
  creating $macc model for $add$hardware/synthesis_trap/classical_solver.v:44$23 ($add).
  creating $macc model for $add$hardware/synthesis_trap/classical_solver.v:44$25 ($add).
  creating $macc model for $add$hardware/synthesis_trap/classical_solver.v:44$9 ($add).
  creating $alu model for $macc $add$hardware/synthesis_trap/classical_solver.v:44$9.
  creating $alu model for $macc $add$hardware/synthesis_trap/classical_solver.v:44$25.
  creating $alu model for $macc $add$hardware/synthesis_trap/classical_solver.v:44$23.
  creating $alu model for $macc $add$hardware/synthesis_trap/classical_solver.v:44$21.
  creating $alu model for $macc $add$hardware/synthesis_trap/classical_solver.v:44$19.
  creating $alu model for $macc $add$hardware/synthesis_trap/classical_solver.v:44$17.
  creating $alu model for $macc $add$hardware/synthesis_trap/classical_solver.v:44$15.
  creating $alu model for $macc $add$hardware/synthesis_trap/classical_solver.v:44$13.
  creating $alu model for $macc $add$hardware/synthesis_trap/classical_solver.v:44$11.
  creating $alu cell for $add$hardware/synthesis_trap/classical_solver.v:44$11: $auto$alumacc.cc:485:replace_alu$729
  creating $alu cell for $add$hardware/synthesis_trap/classical_solver.v:44$13: $auto$alumacc.cc:485:replace_alu$732
  creating $alu cell for $add$hardware/synthesis_trap/classical_solver.v:44$15: $auto$alumacc.cc:485:replace_alu$735
  creating $alu cell for $add$hardware/synthesis_trap/classical_solver.v:44$17: $auto$alumacc.cc:485:replace_alu$738
  creating $alu cell for $add$hardware/synthesis_trap/classical_solver.v:44$19: $auto$alumacc.cc:485:replace_alu$741
  creating $alu cell for $add$hardware/synthesis_trap/classical_solver.v:44$21: $auto$alumacc.cc:485:replace_alu$744
  creating $alu cell for $add$hardware/synthesis_trap/classical_solver.v:44$23: $auto$alumacc.cc:485:replace_alu$747
  creating $alu cell for $add$hardware/synthesis_trap/classical_solver.v:44$25: $auto$alumacc.cc:485:replace_alu$750
  creating $alu cell for $add$hardware/synthesis_trap/classical_solver.v:44$9: $auto$alumacc.cc:485:replace_alu$753
  created 9 $alu and 0 $macc cells.

2.13. Executing SHARE pass (SAT-based resource sharing).

2.14. Executing OPT pass (performing simple optimizations).

2.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module classical_solver.

2.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\classical_solver'.
Removed a total of 0 cells.

2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \classical_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~33 debug messages>

2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \classical_solver.
Performed a total of 0 changes.

2.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\classical_solver'.
Removed a total of 0 cells.

2.14.6. Executing OPT_DFF pass (perform DFF optimizations).

2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \classical_solver..

2.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module classical_solver.

2.14.9. Finished OPT passes. (There is nothing left to do.)

2.15. Executing MEMORY pass.

2.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \classical_solver..

2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \classical_solver..

2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \classical_solver..

2.17. Executing OPT pass (performing simple optimizations).

2.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module classical_solver.
<suppressed ~84 debug messages>

2.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\classical_solver'.
Removed a total of 0 cells.

2.17.3. Executing OPT_DFF pass (perform DFF optimizations).

2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \classical_solver..
Removed 0 unused cells and 54 unused wires.
<suppressed ~1 debug messages>

2.17.5. Finished fast OPT passes.

2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.19. Executing OPT pass (performing simple optimizations).

2.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module classical_solver.
<suppressed ~2 debug messages>

2.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\classical_solver'.
Removed a total of 0 cells.

2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \classical_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \classical_solver.
    New ctrl vector for $pmux cell $procmux$300: { $procmux$110_CMP $procmux$106_CMP }
  Optimizing cells in module \classical_solver.
Performed a total of 1 changes.

2.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\classical_solver'.
Removed a total of 0 cells.

2.19.6. Executing OPT_SHARE pass.

2.19.7. Executing OPT_DFF pass (perform DFF optimizations).

2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \classical_solver..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module classical_solver.

2.19.10. Rerunning OPT passes. (Maybe there is more to do..)

2.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \classical_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

2.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \classical_solver.
Performed a total of 0 changes.

2.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\classical_solver'.
Removed a total of 0 cells.

2.19.14. Executing OPT_SHARE pass.

2.19.15. Executing OPT_DFF pass (perform DFF optimizations).

2.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \classical_solver..

2.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module classical_solver.

2.19.18. Finished OPT passes. (There is nothing left to do.)

2.20. Executing TECHMAP pass (map to technology primitives).

2.20.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~466 debug messages>

2.21. Executing OPT pass (performing simple optimizations).

2.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module classical_solver.
<suppressed ~262 debug messages>

2.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\classical_solver'.
<suppressed ~207 debug messages>
Removed a total of 69 cells.

2.21.3. Executing OPT_DFF pass (perform DFF optimizations).

2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \classical_solver..
Removed 25 unused cells and 424 unused wires.
<suppressed ~26 debug messages>

2.21.5. Finished fast OPT passes.

2.22. Executing ABC pass (technology mapping using ABC).

2.22.1. Extracting gate netlist of module `\classical_solver' to `<abc-temp-dir>/input.blif'..
Extracted 233 gates and 255 wires to a netlist network with 21 inputs and 52 outputs.

2.22.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.22.1.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:       15
ABC RESULTS:               XOR cells:       15
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:       19
ABC RESULTS:                OR cells:       43
ABC RESULTS:             ORNOT cells:       20
ABC RESULTS:               NOR cells:        7
ABC RESULTS:            ANDNOT cells:       69
ABC RESULTS:        internal signals:      182
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       52
Removing temp directory.

2.23. Executing OPT pass (performing simple optimizations).

2.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module classical_solver.

2.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\classical_solver'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

2.23.3. Executing OPT_DFF pass (perform DFF optimizations).

2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \classical_solver..
Removed 0 unused cells and 227 unused wires.
<suppressed ~12 debug messages>

2.23.5. Finished fast OPT passes.

2.24. Executing HIERARCHY pass (managing design hierarchy).

2.24.1. Analyzing design hierarchy..
Top module:  \classical_solver

2.24.2. Analyzing design hierarchy..
Top module:  \classical_solver
Removed 0 unused modules.

2.25. Printing statistics.

=== classical_solver ===

   Number of wires:                179
   Number of wire bits:            267
   Number of public wires:          17
   Number of public wire bits:      75
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                228
     $_ANDNOT_                      68
     $_AND_                         19
     $_DFFE_PP0P_                   40
     $_MUX_                          1
     $_NOR_                          6
     $_NOT_                          1
     $_ORNOT_                       20
     $_OR_                          43
     $_XNOR_                        15
     $_XOR_                         15

2.26. Executing CHECK pass (checking for obvious problems).
Checking module classical_solver...
Found and reported 0 problems.

3. Printing statistics.

=== classical_solver ===

   Number of wires:                179
   Number of wire bits:            267
   Number of public wires:          17
   Number of public wire bits:      75
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                228
     $_ANDNOT_                      68
     $_AND_                         19
     $_DFFE_PP0P_                   40
     $_MUX_                          1
     $_NOR_                          6
     $_NOT_                          1
     $_ORNOT_                       20
     $_OR_                          43
     $_XNOR_                        15
     $_XOR_                         15

4. Executing JSON backend.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 80680b8b4d, CPU: user 0.45s system 0.05s, MEM: 15.56 MB peak
Yosys 0.33 (git sha1 2584903a060)
Time spent: 25% 19x opt_expr (0 sec), 21% 1x abc (0 sec), ...
