# system info riscv_system on 2021.02.17.11:03:46
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1613556206
#
#
# Files generated for riscv_system on 2021.02.17.11:03:46
files:
filepath,kind,attributes,module,is_top
simulation/riscv_system.vhd,VHDL,,riscv_system,true
simulation/submodules/riscv_system_leds.vhd,VHDL,,riscv_system_leds,false
simulation/submodules/riscv_system_onchip_memory2_0.vhd,VHDL,,riscv_system_onchip_memory2_0,false
simulation/submodules/Global-p.vhd,VHDL,,Core,false
simulation/submodules/RISCV-p.vhd,VHDL,,Core,false
simulation/submodules/Core-e.vhd,VHDL,,Core,false
simulation/submodules/Core-Rtl-a.vhd,VHDL,,Core,false
simulation/submodules/riscv_system_switches.vhd,VHDL,,riscv_system_switches,false
simulation/submodules/riscv_system_mm_interconnect_0.v,VERILOG,,riscv_system_mm_interconnect_0,false
simulation/submodules/riscv_system_mm_interconnect_1.v,VERILOG,,riscv_system_mm_interconnect_1,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/riscv_system_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,riscv_system_mm_interconnect_0_router,false
simulation/submodules/riscv_system_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,riscv_system_mm_interconnect_0_router_001,false
simulation/submodules/riscv_system_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,riscv_system_mm_interconnect_0_cmd_demux,false
simulation/submodules/riscv_system_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,riscv_system_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,riscv_system_mm_interconnect_0_cmd_mux,false
simulation/submodules/riscv_system_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,riscv_system_mm_interconnect_0_rsp_demux,false
simulation/submodules/riscv_system_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,riscv_system_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,riscv_system_mm_interconnect_0_rsp_mux,false
simulation/submodules/riscv_system_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,riscv_system_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/riscv_system_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,riscv_system_mm_interconnect_1_router,false
simulation/submodules/riscv_system_mm_interconnect_1_router_001.sv,SYSTEM_VERILOG,,riscv_system_mm_interconnect_1_router_001,false
simulation/submodules/riscv_system_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,riscv_system_mm_interconnect_1_cmd_demux,false
simulation/submodules/riscv_system_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,riscv_system_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,riscv_system_mm_interconnect_1_cmd_mux,false
simulation/submodules/riscv_system_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,riscv_system_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,riscv_system_mm_interconnect_1_rsp_mux,false
simulation/submodules/riscv_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,riscv_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
riscv_system.leds,riscv_system_leds
riscv_system.onchip_memory2_0,riscv_system_onchip_memory2_0
riscv_system.rv32ui_fsmd_0,Core
riscv_system.switches,riscv_system_switches
riscv_system.mm_interconnect_0,riscv_system_mm_interconnect_0
riscv_system.mm_interconnect_0.rv32ui_fsmd_0_data_translator,altera_merlin_master_translator
riscv_system.mm_interconnect_0.leds_s1_translator,altera_merlin_slave_translator
riscv_system.mm_interconnect_0.switches_s1_translator,altera_merlin_slave_translator
riscv_system.mm_interconnect_0.onchip_memory2_0_s2_translator,altera_merlin_slave_translator
riscv_system.mm_interconnect_0.rv32ui_fsmd_0_data_agent,altera_merlin_master_agent
riscv_system.mm_interconnect_0.leds_s1_agent,altera_merlin_slave_agent
riscv_system.mm_interconnect_0.switches_s1_agent,altera_merlin_slave_agent
riscv_system.mm_interconnect_0.onchip_memory2_0_s2_agent,altera_merlin_slave_agent
riscv_system.mm_interconnect_0.leds_s1_agent_rsp_fifo,altera_avalon_sc_fifo
riscv_system.mm_interconnect_0.switches_s1_agent_rsp_fifo,altera_avalon_sc_fifo
riscv_system.mm_interconnect_0.onchip_memory2_0_s2_agent_rsp_fifo,altera_avalon_sc_fifo
riscv_system.mm_interconnect_0.router,riscv_system_mm_interconnect_0_router
riscv_system.mm_interconnect_0.router_001,riscv_system_mm_interconnect_0_router_001
riscv_system.mm_interconnect_0.router_002,riscv_system_mm_interconnect_0_router_001
riscv_system.mm_interconnect_0.router_003,riscv_system_mm_interconnect_0_router_001
riscv_system.mm_interconnect_0.cmd_demux,riscv_system_mm_interconnect_0_cmd_demux
riscv_system.mm_interconnect_0.cmd_mux,riscv_system_mm_interconnect_0_cmd_mux
riscv_system.mm_interconnect_0.cmd_mux_001,riscv_system_mm_interconnect_0_cmd_mux
riscv_system.mm_interconnect_0.cmd_mux_002,riscv_system_mm_interconnect_0_cmd_mux
riscv_system.mm_interconnect_0.rsp_demux,riscv_system_mm_interconnect_0_rsp_demux
riscv_system.mm_interconnect_0.rsp_demux_001,riscv_system_mm_interconnect_0_rsp_demux
riscv_system.mm_interconnect_0.rsp_demux_002,riscv_system_mm_interconnect_0_rsp_demux
riscv_system.mm_interconnect_0.rsp_mux,riscv_system_mm_interconnect_0_rsp_mux
riscv_system.mm_interconnect_0.avalon_st_adapter,riscv_system_mm_interconnect_0_avalon_st_adapter
riscv_system.mm_interconnect_0.avalon_st_adapter.error_adapter_0,riscv_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
riscv_system.mm_interconnect_0.avalon_st_adapter_001,riscv_system_mm_interconnect_0_avalon_st_adapter
riscv_system.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,riscv_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
riscv_system.mm_interconnect_0.avalon_st_adapter_002,riscv_system_mm_interconnect_0_avalon_st_adapter
riscv_system.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,riscv_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
riscv_system.mm_interconnect_1,riscv_system_mm_interconnect_1
riscv_system.mm_interconnect_1.rv32ui_fsmd_0_instruction_translator,altera_merlin_master_translator
riscv_system.mm_interconnect_1.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
riscv_system.mm_interconnect_1.rv32ui_fsmd_0_instruction_agent,altera_merlin_master_agent
riscv_system.mm_interconnect_1.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
riscv_system.mm_interconnect_1.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
riscv_system.mm_interconnect_1.router,riscv_system_mm_interconnect_1_router
riscv_system.mm_interconnect_1.router_001,riscv_system_mm_interconnect_1_router_001
riscv_system.mm_interconnect_1.cmd_demux,riscv_system_mm_interconnect_1_cmd_demux
riscv_system.mm_interconnect_1.rsp_demux,riscv_system_mm_interconnect_1_cmd_demux
riscv_system.mm_interconnect_1.cmd_mux,riscv_system_mm_interconnect_1_cmd_mux
riscv_system.mm_interconnect_1.rsp_mux,riscv_system_mm_interconnect_1_rsp_mux
riscv_system.mm_interconnect_1.avalon_st_adapter,riscv_system_mm_interconnect_0_avalon_st_adapter
riscv_system.mm_interconnect_1.avalon_st_adapter.error_adapter_0,riscv_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
riscv_system.rst_controller,altera_reset_controller
