Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Feb  9 11:27:23 2022
| Host         : blade running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file motor_driver_top_timing_summary_routed.rpt -pb motor_driver_top_timing_summary_routed.pb -rpx motor_driver_top_timing_summary_routed.rpx -warn_on_violation
| Design       : motor_driver_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          32          
TIMING-18  Warning   Missing input or output delay  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.016      -91.250                     32                  423        0.133        0.000                      0                  423        4.500        0.000                       0                   196  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.016      -91.250                     32                  423        0.133        0.000                      0                  423        4.500        0.000                       0                   196  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           32  Failing Endpoints,  Worst Slack       -3.016ns,  Total Violation      -91.250ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.016ns  (required time - arrival time)
  Source:                 u1/m_b2d/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/m_b2d/div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.008ns  (logic 6.663ns (51.224%)  route 6.345ns (48.776%))
  Logic Levels:           20  (CARRY4=15 LUT3=2 LUT4=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.550     5.071    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X31Y61         FDRE                                         r  u1/m_b2d/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  u1/m_b2d/data_reg[4]/Q
                         net (fo=68, routed)          0.811     6.338    u1/m_b2d/data_reg_n_0_[4]
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.124     6.462 r  u1/m_b2d/div0__10_i_3/O
                         net (fo=4, routed)           0.864     7.326    u1/m_b2d/div0__10_i_3_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.846 r  u1/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.846    u1/m_b2d/div0__10_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.169 r  u1/m_b2d/div0__11/O[1]
                         net (fo=3, routed)           0.708     8.877    u1/m_b2d/div0__11_n_6
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.306     9.183 r  u1/m_b2d/div0__47_i_3/O
                         net (fo=1, routed)           0.604     9.787    u1/m_b2d/div0__47_i_3_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.294 r  u1/m_b2d/div0__47/CO[3]
                         net (fo=1, routed)           0.000    10.294    u1/m_b2d/div0__47_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.607 r  u1/m_b2d/div0__48/O[3]
                         net (fo=3, routed)           0.691    11.298    u1/m_b2d/div0__48_n_4
    SLICE_X29Y69         LUT4 (Prop_lut4_I0_O)        0.306    11.604 r  u1/m_b2d/div0__60_i_4/O
                         net (fo=1, routed)           0.548    12.151    u1/m_b2d/div0__60_i_4_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.677 r  u1/m_b2d/div0__60/CO[3]
                         net (fo=1, routed)           0.000    12.677    u1/m_b2d/div0__60_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  u1/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000    12.791    u1/m_b2d/div0__61_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.905 r  u1/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.905    u1/m_b2d/div0__62_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.019 r  u1/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000    13.019    u1/m_b2d/div0__63_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.133 r  u1/m_b2d/div0__64/CO[3]
                         net (fo=1, routed)           0.000    13.133    u1/m_b2d/div0__64_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.467 r  u1/m_b2d/div0__65/O[1]
                         net (fo=5, routed)           0.707    14.174    u1/m_b2d/div0__65_n_6
    SLICE_X29Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.879 r  u1/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.009    14.888    u1/m_b2d/div0__73_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.222 r  u1/m_b2d/div0__74/O[1]
                         net (fo=3, routed)           0.658    15.881    u1/m_b2d/div0__74_n_6
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.303    16.184 r  u1/m_b2d/div0__82_i_7/O
                         net (fo=1, routed)           0.000    16.184    u1/m_b2d/div0__82_i_7_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.734 r  u1/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.734    u1/m_b2d/div0__82_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.848 r  u1/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.848    u1/m_b2d/div0__83_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.005 r  u1/m_b2d/div0__84/CO[1]
                         net (fo=29, routed)          0.745    17.750    u1/m_b2d/div0__84_n_2
    SLICE_X30Y76         LUT4 (Prop_lut4_I1_O)        0.329    18.079 r  u1/m_b2d/div[4]_i_1/O
                         net (fo=1, routed)           0.000    18.079    u1/m_b2d/p_0_in_1[4]
    SLICE_X30Y76         FDRE                                         r  u1/m_b2d/div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.420    14.761    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  u1/m_b2d/div_reg[4]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X30Y76         FDRE (Setup_fdre_C_D)        0.079    15.063    u1/m_b2d/div_reg[4]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -18.079    
  -------------------------------------------------------------------
                         slack                                 -3.016    

Slack (VIOLATED) :        -3.008ns  (required time - arrival time)
  Source:                 u1/m_b2d/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/m_b2d/mod_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.888ns  (logic 6.332ns (49.130%)  route 6.556ns (50.870%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.550     5.071    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X31Y61         FDRE                                         r  u1/m_b2d/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  u1/m_b2d/data_reg[4]/Q
                         net (fo=68, routed)          0.811     6.338    u1/m_b2d/data_reg_n_0_[4]
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.124     6.462 r  u1/m_b2d/div0__10_i_3/O
                         net (fo=4, routed)           0.901     7.363    u1/m_b2d/div0__10_i_3_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.870 r  u1/m_b2d/mod0__10/CO[3]
                         net (fo=1, routed)           0.000     7.870    u1/m_b2d/mod0__10_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.984 r  u1/m_b2d/mod0__11/CO[3]
                         net (fo=1, routed)           0.000     7.984    u1/m_b2d/mod0__11_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.318 r  u1/m_b2d/mod0__12/O[1]
                         net (fo=2, routed)           0.853     9.171    u1/m_b2d/mod0__12_n_6
    SLICE_X33Y64         LUT3 (Prop_lut3_I1_O)        0.331     9.502 r  u1/m_b2d/mod0__34_i_3/O
                         net (fo=2, routed)           0.859    10.361    u1/m_b2d/mod0__34_i_3_n_0
    SLICE_X33Y64         LUT4 (Prop_lut4_I3_O)        0.326    10.687 r  u1/m_b2d/mod0__34_i_7/O
                         net (fo=1, routed)           0.000    10.687    u1/m_b2d/mod0__34_i_7_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.237 r  u1/m_b2d/mod0__34/CO[3]
                         net (fo=1, routed)           0.000    11.237    u1/m_b2d/mod0__34_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.476 r  u1/m_b2d/mod0__35/O[2]
                         net (fo=2, routed)           0.928    12.404    u1/m_b2d/mod0__35_n_5
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.331    12.735 r  u1/m_b2d/mod0__39_i_1/O
                         net (fo=2, routed)           0.648    13.383    u1/m_b2d/mod0__39_i_1_n_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I3_O)        0.327    13.710 r  u1/m_b2d/mod0__39_i_5/O
                         net (fo=1, routed)           0.000    13.710    u1/m_b2d/mod0__39_i_5_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.111 r  u1/m_b2d/mod0__39/CO[3]
                         net (fo=1, routed)           0.000    14.111    u1/m_b2d/mod0__39_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.445 r  u1/m_b2d/mod0__40/O[1]
                         net (fo=2, routed)           0.705    15.150    u1/m_b2d/mod0__40_n_6
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    15.880 r  u1/m_b2d/mod0__41/O[1]
                         net (fo=1, routed)           0.407    16.287    u1/m_b2d/mod0__41_n_6
    SLICE_X43Y68         LUT2 (Prop_lut2_I1_O)        0.306    16.593 r  u1/m_b2d/mod0__42_i_1/O
                         net (fo=1, routed)           0.000    16.593    u1/m_b2d/mod0__42_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.994 r  u1/m_b2d/mod0__42/CO[3]
                         net (fo=1, routed)           0.000    16.994    u1/m_b2d/mod0__42_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.216 r  u1/m_b2d/mod0__43/O[0]
                         net (fo=3, routed)           0.444    17.660    u1/m_b2d/mod0__43_n_7
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.299    17.959 r  u1/m_b2d/mod[1]_i_1/O
                         net (fo=1, routed)           0.000    17.959    u1/m_b2d/mod[1]_i_1_n_0
    SLICE_X45Y69         FDRE                                         r  u1/m_b2d/mod_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.427    14.768    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X45Y69         FDRE                                         r  u1/m_b2d/mod_reg[1]/C
                         clock pessimism              0.187    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X45Y69         FDRE (Setup_fdre_C_D)        0.032    14.951    u1/m_b2d/mod_reg[1]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -17.959    
  -------------------------------------------------------------------
                         slack                                 -3.008    

Slack (VIOLATED) :        -3.006ns  (required time - arrival time)
  Source:                 u1/m_b2d/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/m_b2d/div_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.998ns  (logic 6.663ns (51.263%)  route 6.335ns (48.737%))
  Logic Levels:           20  (CARRY4=15 LUT3=2 LUT4=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.550     5.071    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X31Y61         FDRE                                         r  u1/m_b2d/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  u1/m_b2d/data_reg[4]/Q
                         net (fo=68, routed)          0.811     6.338    u1/m_b2d/data_reg_n_0_[4]
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.124     6.462 r  u1/m_b2d/div0__10_i_3/O
                         net (fo=4, routed)           0.864     7.326    u1/m_b2d/div0__10_i_3_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.846 r  u1/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.846    u1/m_b2d/div0__10_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.169 r  u1/m_b2d/div0__11/O[1]
                         net (fo=3, routed)           0.708     8.877    u1/m_b2d/div0__11_n_6
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.306     9.183 r  u1/m_b2d/div0__47_i_3/O
                         net (fo=1, routed)           0.604     9.787    u1/m_b2d/div0__47_i_3_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.294 r  u1/m_b2d/div0__47/CO[3]
                         net (fo=1, routed)           0.000    10.294    u1/m_b2d/div0__47_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.607 r  u1/m_b2d/div0__48/O[3]
                         net (fo=3, routed)           0.691    11.298    u1/m_b2d/div0__48_n_4
    SLICE_X29Y69         LUT4 (Prop_lut4_I0_O)        0.306    11.604 r  u1/m_b2d/div0__60_i_4/O
                         net (fo=1, routed)           0.548    12.151    u1/m_b2d/div0__60_i_4_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.677 r  u1/m_b2d/div0__60/CO[3]
                         net (fo=1, routed)           0.000    12.677    u1/m_b2d/div0__60_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  u1/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000    12.791    u1/m_b2d/div0__61_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.905 r  u1/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.905    u1/m_b2d/div0__62_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.019 r  u1/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000    13.019    u1/m_b2d/div0__63_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.133 r  u1/m_b2d/div0__64/CO[3]
                         net (fo=1, routed)           0.000    13.133    u1/m_b2d/div0__64_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.467 r  u1/m_b2d/div0__65/O[1]
                         net (fo=5, routed)           0.707    14.174    u1/m_b2d/div0__65_n_6
    SLICE_X29Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.879 r  u1/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.009    14.888    u1/m_b2d/div0__73_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.222 r  u1/m_b2d/div0__74/O[1]
                         net (fo=3, routed)           0.658    15.881    u1/m_b2d/div0__74_n_6
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.303    16.184 r  u1/m_b2d/div0__82_i_7/O
                         net (fo=1, routed)           0.000    16.184    u1/m_b2d/div0__82_i_7_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.734 r  u1/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.734    u1/m_b2d/div0__82_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.848 r  u1/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.848    u1/m_b2d/div0__83_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.005 r  u1/m_b2d/div0__84/CO[1]
                         net (fo=29, routed)          0.735    17.740    u1/m_b2d/div0__84_n_2
    SLICE_X30Y76         LUT4 (Prop_lut4_I1_O)        0.329    18.069 r  u1/m_b2d/div[25]_i_1/O
                         net (fo=1, routed)           0.000    18.069    u1/m_b2d/p_0_in_1[25]
    SLICE_X30Y76         FDRE                                         r  u1/m_b2d/div_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.420    14.761    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  u1/m_b2d/div_reg[25]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X30Y76         FDRE (Setup_fdre_C_D)        0.079    15.063    u1/m_b2d/div_reg[25]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -18.069    
  -------------------------------------------------------------------
                         slack                                 -3.006    

Slack (VIOLATED) :        -2.936ns  (required time - arrival time)
  Source:                 u1/m_b2d/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/m_b2d/div_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.929ns  (logic 6.663ns (51.537%)  route 6.266ns (48.463%))
  Logic Levels:           20  (CARRY4=15 LUT3=2 LUT4=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.550     5.071    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X31Y61         FDRE                                         r  u1/m_b2d/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  u1/m_b2d/data_reg[4]/Q
                         net (fo=68, routed)          0.811     6.338    u1/m_b2d/data_reg_n_0_[4]
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.124     6.462 r  u1/m_b2d/div0__10_i_3/O
                         net (fo=4, routed)           0.864     7.326    u1/m_b2d/div0__10_i_3_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.846 r  u1/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.846    u1/m_b2d/div0__10_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.169 r  u1/m_b2d/div0__11/O[1]
                         net (fo=3, routed)           0.708     8.877    u1/m_b2d/div0__11_n_6
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.306     9.183 r  u1/m_b2d/div0__47_i_3/O
                         net (fo=1, routed)           0.604     9.787    u1/m_b2d/div0__47_i_3_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.294 r  u1/m_b2d/div0__47/CO[3]
                         net (fo=1, routed)           0.000    10.294    u1/m_b2d/div0__47_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.607 r  u1/m_b2d/div0__48/O[3]
                         net (fo=3, routed)           0.691    11.298    u1/m_b2d/div0__48_n_4
    SLICE_X29Y69         LUT4 (Prop_lut4_I0_O)        0.306    11.604 r  u1/m_b2d/div0__60_i_4/O
                         net (fo=1, routed)           0.548    12.151    u1/m_b2d/div0__60_i_4_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.677 r  u1/m_b2d/div0__60/CO[3]
                         net (fo=1, routed)           0.000    12.677    u1/m_b2d/div0__60_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  u1/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000    12.791    u1/m_b2d/div0__61_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.905 r  u1/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.905    u1/m_b2d/div0__62_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.019 r  u1/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000    13.019    u1/m_b2d/div0__63_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.133 r  u1/m_b2d/div0__64/CO[3]
                         net (fo=1, routed)           0.000    13.133    u1/m_b2d/div0__64_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.467 r  u1/m_b2d/div0__65/O[1]
                         net (fo=5, routed)           0.707    14.174    u1/m_b2d/div0__65_n_6
    SLICE_X29Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.879 r  u1/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.009    14.888    u1/m_b2d/div0__73_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.222 r  u1/m_b2d/div0__74/O[1]
                         net (fo=3, routed)           0.658    15.881    u1/m_b2d/div0__74_n_6
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.303    16.184 r  u1/m_b2d/div0__82_i_7/O
                         net (fo=1, routed)           0.000    16.184    u1/m_b2d/div0__82_i_7_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.734 r  u1/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.734    u1/m_b2d/div0__82_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.848 r  u1/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.848    u1/m_b2d/div0__83_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.005 r  u1/m_b2d/div0__84/CO[1]
                         net (fo=29, routed)          0.666    17.671    u1/m_b2d/div0__84_n_2
    SLICE_X30Y78         LUT4 (Prop_lut4_I1_O)        0.329    18.000 r  u1/m_b2d/div[20]_i_1/O
                         net (fo=1, routed)           0.000    18.000    u1/m_b2d/p_0_in_1[20]
    SLICE_X30Y78         FDRE                                         r  u1/m_b2d/div_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.423    14.764    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X30Y78         FDRE                                         r  u1/m_b2d/div_reg[20]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X30Y78         FDRE (Setup_fdre_C_D)        0.077    15.064    u1/m_b2d/div_reg[20]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -18.000    
  -------------------------------------------------------------------
                         slack                                 -2.936    

Slack (VIOLATED) :        -2.929ns  (required time - arrival time)
  Source:                 u1/m_b2d/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/m_b2d/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.876ns  (logic 6.663ns (51.746%)  route 6.213ns (48.254%))
  Logic Levels:           20  (CARRY4=15 LUT3=2 LUT4=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.550     5.071    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X31Y61         FDRE                                         r  u1/m_b2d/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  u1/m_b2d/data_reg[4]/Q
                         net (fo=68, routed)          0.811     6.338    u1/m_b2d/data_reg_n_0_[4]
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.124     6.462 r  u1/m_b2d/div0__10_i_3/O
                         net (fo=4, routed)           0.864     7.326    u1/m_b2d/div0__10_i_3_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.846 r  u1/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.846    u1/m_b2d/div0__10_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.169 r  u1/m_b2d/div0__11/O[1]
                         net (fo=3, routed)           0.708     8.877    u1/m_b2d/div0__11_n_6
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.306     9.183 r  u1/m_b2d/div0__47_i_3/O
                         net (fo=1, routed)           0.604     9.787    u1/m_b2d/div0__47_i_3_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.294 r  u1/m_b2d/div0__47/CO[3]
                         net (fo=1, routed)           0.000    10.294    u1/m_b2d/div0__47_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.607 r  u1/m_b2d/div0__48/O[3]
                         net (fo=3, routed)           0.691    11.298    u1/m_b2d/div0__48_n_4
    SLICE_X29Y69         LUT4 (Prop_lut4_I0_O)        0.306    11.604 r  u1/m_b2d/div0__60_i_4/O
                         net (fo=1, routed)           0.548    12.151    u1/m_b2d/div0__60_i_4_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.677 r  u1/m_b2d/div0__60/CO[3]
                         net (fo=1, routed)           0.000    12.677    u1/m_b2d/div0__60_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  u1/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000    12.791    u1/m_b2d/div0__61_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.905 r  u1/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.905    u1/m_b2d/div0__62_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.019 r  u1/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000    13.019    u1/m_b2d/div0__63_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.133 r  u1/m_b2d/div0__64/CO[3]
                         net (fo=1, routed)           0.000    13.133    u1/m_b2d/div0__64_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.467 r  u1/m_b2d/div0__65/O[1]
                         net (fo=5, routed)           0.707    14.174    u1/m_b2d/div0__65_n_6
    SLICE_X29Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.879 r  u1/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.009    14.888    u1/m_b2d/div0__73_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.222 r  u1/m_b2d/div0__74/O[1]
                         net (fo=3, routed)           0.658    15.881    u1/m_b2d/div0__74_n_6
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.303    16.184 r  u1/m_b2d/div0__82_i_7/O
                         net (fo=1, routed)           0.000    16.184    u1/m_b2d/div0__82_i_7_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.734 r  u1/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.734    u1/m_b2d/div0__82_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.848 r  u1/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.848    u1/m_b2d/div0__83_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.005 r  u1/m_b2d/div0__84/CO[1]
                         net (fo=29, routed)          0.613    17.618    u1/m_b2d/div0__84_n_2
    SLICE_X32Y78         LUT4 (Prop_lut4_I1_O)        0.329    17.947 r  u1/m_b2d/div[10]_i_1/O
                         net (fo=1, routed)           0.000    17.947    u1/m_b2d/p_0_in_1[10]
    SLICE_X32Y78         FDRE                                         r  u1/m_b2d/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.423    14.764    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X32Y78         FDRE                                         r  u1/m_b2d/div_reg[10]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)        0.032    15.019    u1/m_b2d/div_reg[10]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -17.947    
  -------------------------------------------------------------------
                         slack                                 -2.929    

Slack (VIOLATED) :        -2.927ns  (required time - arrival time)
  Source:                 u1/m_b2d/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/m_b2d/div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.873ns  (logic 6.663ns (51.758%)  route 6.210ns (48.242%))
  Logic Levels:           20  (CARRY4=15 LUT3=2 LUT4=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.550     5.071    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X31Y61         FDRE                                         r  u1/m_b2d/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  u1/m_b2d/data_reg[4]/Q
                         net (fo=68, routed)          0.811     6.338    u1/m_b2d/data_reg_n_0_[4]
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.124     6.462 r  u1/m_b2d/div0__10_i_3/O
                         net (fo=4, routed)           0.864     7.326    u1/m_b2d/div0__10_i_3_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.846 r  u1/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.846    u1/m_b2d/div0__10_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.169 r  u1/m_b2d/div0__11/O[1]
                         net (fo=3, routed)           0.708     8.877    u1/m_b2d/div0__11_n_6
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.306     9.183 r  u1/m_b2d/div0__47_i_3/O
                         net (fo=1, routed)           0.604     9.787    u1/m_b2d/div0__47_i_3_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.294 r  u1/m_b2d/div0__47/CO[3]
                         net (fo=1, routed)           0.000    10.294    u1/m_b2d/div0__47_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.607 r  u1/m_b2d/div0__48/O[3]
                         net (fo=3, routed)           0.691    11.298    u1/m_b2d/div0__48_n_4
    SLICE_X29Y69         LUT4 (Prop_lut4_I0_O)        0.306    11.604 r  u1/m_b2d/div0__60_i_4/O
                         net (fo=1, routed)           0.548    12.151    u1/m_b2d/div0__60_i_4_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.677 r  u1/m_b2d/div0__60/CO[3]
                         net (fo=1, routed)           0.000    12.677    u1/m_b2d/div0__60_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  u1/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000    12.791    u1/m_b2d/div0__61_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.905 r  u1/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.905    u1/m_b2d/div0__62_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.019 r  u1/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000    13.019    u1/m_b2d/div0__63_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.133 r  u1/m_b2d/div0__64/CO[3]
                         net (fo=1, routed)           0.000    13.133    u1/m_b2d/div0__64_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.467 r  u1/m_b2d/div0__65/O[1]
                         net (fo=5, routed)           0.707    14.174    u1/m_b2d/div0__65_n_6
    SLICE_X29Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.879 r  u1/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.009    14.888    u1/m_b2d/div0__73_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.222 r  u1/m_b2d/div0__74/O[1]
                         net (fo=3, routed)           0.658    15.881    u1/m_b2d/div0__74_n_6
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.303    16.184 r  u1/m_b2d/div0__82_i_7/O
                         net (fo=1, routed)           0.000    16.184    u1/m_b2d/div0__82_i_7_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.734 r  u1/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.734    u1/m_b2d/div0__82_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.848 r  u1/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.848    u1/m_b2d/div0__83_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.005 r  u1/m_b2d/div0__84/CO[1]
                         net (fo=29, routed)          0.610    17.615    u1/m_b2d/div0__84_n_2
    SLICE_X32Y78         LUT4 (Prop_lut4_I1_O)        0.329    17.944 r  u1/m_b2d/div[1]_i_1/O
                         net (fo=1, routed)           0.000    17.944    u1/m_b2d/p_0_in_1[1]
    SLICE_X32Y78         FDRE                                         r  u1/m_b2d/div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.423    14.764    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X32Y78         FDRE                                         r  u1/m_b2d/div_reg[1]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)        0.031    15.018    u1/m_b2d/div_reg[1]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -17.944    
  -------------------------------------------------------------------
                         slack                                 -2.927    

Slack (VIOLATED) :        -2.926ns  (required time - arrival time)
  Source:                 u1/m_b2d/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/m_b2d/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.873ns  (logic 6.663ns (51.759%)  route 6.210ns (48.241%))
  Logic Levels:           20  (CARRY4=15 LUT3=2 LUT4=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.550     5.071    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X31Y61         FDRE                                         r  u1/m_b2d/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  u1/m_b2d/data_reg[4]/Q
                         net (fo=68, routed)          0.811     6.338    u1/m_b2d/data_reg_n_0_[4]
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.124     6.462 r  u1/m_b2d/div0__10_i_3/O
                         net (fo=4, routed)           0.864     7.326    u1/m_b2d/div0__10_i_3_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.846 r  u1/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.846    u1/m_b2d/div0__10_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.169 r  u1/m_b2d/div0__11/O[1]
                         net (fo=3, routed)           0.708     8.877    u1/m_b2d/div0__11_n_6
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.306     9.183 r  u1/m_b2d/div0__47_i_3/O
                         net (fo=1, routed)           0.604     9.787    u1/m_b2d/div0__47_i_3_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.294 r  u1/m_b2d/div0__47/CO[3]
                         net (fo=1, routed)           0.000    10.294    u1/m_b2d/div0__47_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.607 r  u1/m_b2d/div0__48/O[3]
                         net (fo=3, routed)           0.691    11.298    u1/m_b2d/div0__48_n_4
    SLICE_X29Y69         LUT4 (Prop_lut4_I0_O)        0.306    11.604 r  u1/m_b2d/div0__60_i_4/O
                         net (fo=1, routed)           0.548    12.151    u1/m_b2d/div0__60_i_4_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.677 r  u1/m_b2d/div0__60/CO[3]
                         net (fo=1, routed)           0.000    12.677    u1/m_b2d/div0__60_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  u1/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000    12.791    u1/m_b2d/div0__61_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.905 r  u1/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.905    u1/m_b2d/div0__62_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.019 r  u1/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000    13.019    u1/m_b2d/div0__63_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.133 r  u1/m_b2d/div0__64/CO[3]
                         net (fo=1, routed)           0.000    13.133    u1/m_b2d/div0__64_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.467 r  u1/m_b2d/div0__65/O[1]
                         net (fo=5, routed)           0.707    14.174    u1/m_b2d/div0__65_n_6
    SLICE_X29Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.879 r  u1/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.009    14.888    u1/m_b2d/div0__73_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.222 r  u1/m_b2d/div0__74/O[1]
                         net (fo=3, routed)           0.658    15.881    u1/m_b2d/div0__74_n_6
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.303    16.184 r  u1/m_b2d/div0__82_i_7/O
                         net (fo=1, routed)           0.000    16.184    u1/m_b2d/div0__82_i_7_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.734 r  u1/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.734    u1/m_b2d/div0__82_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.848 r  u1/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.848    u1/m_b2d/div0__83_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.005 r  u1/m_b2d/div0__84/CO[1]
                         net (fo=29, routed)          0.610    17.615    u1/m_b2d/div0__84_n_2
    SLICE_X32Y78         LUT4 (Prop_lut4_I1_O)        0.329    17.944 r  u1/m_b2d/div[6]_i_1/O
                         net (fo=1, routed)           0.000    17.944    u1/m_b2d/p_0_in_1[6]
    SLICE_X32Y78         FDRE                                         r  u1/m_b2d/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.423    14.764    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X32Y78         FDRE                                         r  u1/m_b2d/div_reg[6]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)        0.031    15.018    u1/m_b2d/div_reg[6]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -17.944    
  -------------------------------------------------------------------
                         slack                                 -2.926    

Slack (VIOLATED) :        -2.923ns  (required time - arrival time)
  Source:                 u1/m_b2d/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/m_b2d/div_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.918ns  (logic 6.663ns (51.581%)  route 6.255ns (48.420%))
  Logic Levels:           20  (CARRY4=15 LUT3=2 LUT4=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.550     5.071    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X31Y61         FDRE                                         r  u1/m_b2d/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  u1/m_b2d/data_reg[4]/Q
                         net (fo=68, routed)          0.811     6.338    u1/m_b2d/data_reg_n_0_[4]
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.124     6.462 r  u1/m_b2d/div0__10_i_3/O
                         net (fo=4, routed)           0.864     7.326    u1/m_b2d/div0__10_i_3_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.846 r  u1/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.846    u1/m_b2d/div0__10_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.169 r  u1/m_b2d/div0__11/O[1]
                         net (fo=3, routed)           0.708     8.877    u1/m_b2d/div0__11_n_6
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.306     9.183 r  u1/m_b2d/div0__47_i_3/O
                         net (fo=1, routed)           0.604     9.787    u1/m_b2d/div0__47_i_3_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.294 r  u1/m_b2d/div0__47/CO[3]
                         net (fo=1, routed)           0.000    10.294    u1/m_b2d/div0__47_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.607 r  u1/m_b2d/div0__48/O[3]
                         net (fo=3, routed)           0.691    11.298    u1/m_b2d/div0__48_n_4
    SLICE_X29Y69         LUT4 (Prop_lut4_I0_O)        0.306    11.604 r  u1/m_b2d/div0__60_i_4/O
                         net (fo=1, routed)           0.548    12.151    u1/m_b2d/div0__60_i_4_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.677 r  u1/m_b2d/div0__60/CO[3]
                         net (fo=1, routed)           0.000    12.677    u1/m_b2d/div0__60_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  u1/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000    12.791    u1/m_b2d/div0__61_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.905 r  u1/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.905    u1/m_b2d/div0__62_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.019 r  u1/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000    13.019    u1/m_b2d/div0__63_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.133 r  u1/m_b2d/div0__64/CO[3]
                         net (fo=1, routed)           0.000    13.133    u1/m_b2d/div0__64_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.467 r  u1/m_b2d/div0__65/O[1]
                         net (fo=5, routed)           0.707    14.174    u1/m_b2d/div0__65_n_6
    SLICE_X29Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.879 r  u1/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.009    14.888    u1/m_b2d/div0__73_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.222 r  u1/m_b2d/div0__74/O[1]
                         net (fo=3, routed)           0.658    15.881    u1/m_b2d/div0__74_n_6
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.303    16.184 r  u1/m_b2d/div0__82_i_7/O
                         net (fo=1, routed)           0.000    16.184    u1/m_b2d/div0__82_i_7_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.734 r  u1/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.734    u1/m_b2d/div0__82_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.848 r  u1/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.848    u1/m_b2d/div0__83_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.005 r  u1/m_b2d/div0__84/CO[1]
                         net (fo=29, routed)          0.655    17.660    u1/m_b2d/div0__84_n_2
    SLICE_X30Y78         LUT4 (Prop_lut4_I1_O)        0.329    17.989 r  u1/m_b2d/div[21]_i_1/O
                         net (fo=1, routed)           0.000    17.989    u1/m_b2d/p_0_in_1[21]
    SLICE_X30Y78         FDRE                                         r  u1/m_b2d/div_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.423    14.764    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X30Y78         FDRE                                         r  u1/m_b2d/div_reg[21]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X30Y78         FDRE (Setup_fdre_C_D)        0.079    15.066    u1/m_b2d/div_reg[21]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -17.989    
  -------------------------------------------------------------------
                         slack                                 -2.923    

Slack (VIOLATED) :        -2.921ns  (required time - arrival time)
  Source:                 u1/m_b2d/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/m_b2d/div_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.869ns  (logic 6.663ns (51.776%)  route 6.206ns (48.224%))
  Logic Levels:           20  (CARRY4=15 LUT3=2 LUT4=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.550     5.071    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X31Y61         FDRE                                         r  u1/m_b2d/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  u1/m_b2d/data_reg[4]/Q
                         net (fo=68, routed)          0.811     6.338    u1/m_b2d/data_reg_n_0_[4]
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.124     6.462 r  u1/m_b2d/div0__10_i_3/O
                         net (fo=4, routed)           0.864     7.326    u1/m_b2d/div0__10_i_3_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.846 r  u1/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.846    u1/m_b2d/div0__10_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.169 r  u1/m_b2d/div0__11/O[1]
                         net (fo=3, routed)           0.708     8.877    u1/m_b2d/div0__11_n_6
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.306     9.183 r  u1/m_b2d/div0__47_i_3/O
                         net (fo=1, routed)           0.604     9.787    u1/m_b2d/div0__47_i_3_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.294 r  u1/m_b2d/div0__47/CO[3]
                         net (fo=1, routed)           0.000    10.294    u1/m_b2d/div0__47_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.607 r  u1/m_b2d/div0__48/O[3]
                         net (fo=3, routed)           0.691    11.298    u1/m_b2d/div0__48_n_4
    SLICE_X29Y69         LUT4 (Prop_lut4_I0_O)        0.306    11.604 r  u1/m_b2d/div0__60_i_4/O
                         net (fo=1, routed)           0.548    12.151    u1/m_b2d/div0__60_i_4_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.677 r  u1/m_b2d/div0__60/CO[3]
                         net (fo=1, routed)           0.000    12.677    u1/m_b2d/div0__60_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  u1/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000    12.791    u1/m_b2d/div0__61_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.905 r  u1/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.905    u1/m_b2d/div0__62_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.019 r  u1/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000    13.019    u1/m_b2d/div0__63_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.133 r  u1/m_b2d/div0__64/CO[3]
                         net (fo=1, routed)           0.000    13.133    u1/m_b2d/div0__64_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.467 r  u1/m_b2d/div0__65/O[1]
                         net (fo=5, routed)           0.707    14.174    u1/m_b2d/div0__65_n_6
    SLICE_X29Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.879 r  u1/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.009    14.888    u1/m_b2d/div0__73_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.222 r  u1/m_b2d/div0__74/O[1]
                         net (fo=3, routed)           0.658    15.881    u1/m_b2d/div0__74_n_6
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.303    16.184 r  u1/m_b2d/div0__82_i_7/O
                         net (fo=1, routed)           0.000    16.184    u1/m_b2d/div0__82_i_7_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.734 r  u1/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.734    u1/m_b2d/div0__82_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.848 r  u1/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.848    u1/m_b2d/div0__83_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.005 r  u1/m_b2d/div0__84/CO[1]
                         net (fo=29, routed)          0.606    17.611    u1/m_b2d/div0__84_n_2
    SLICE_X33Y78         LUT4 (Prop_lut4_I1_O)        0.329    17.940 r  u1/m_b2d/div[18]_i_1/O
                         net (fo=1, routed)           0.000    17.940    u1/m_b2d/p_0_in_1[18]
    SLICE_X33Y78         FDRE                                         r  u1/m_b2d/div_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.423    14.764    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X33Y78         FDRE                                         r  u1/m_b2d/div_reg[18]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X33Y78         FDRE (Setup_fdre_C_D)        0.032    15.019    u1/m_b2d/div_reg[18]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -17.940    
  -------------------------------------------------------------------
                         slack                                 -2.921    

Slack (VIOLATED) :        -2.917ns  (required time - arrival time)
  Source:                 u1/m_b2d/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/m_b2d/div_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.864ns  (logic 6.663ns (51.796%)  route 6.201ns (48.204%))
  Logic Levels:           20  (CARRY4=15 LUT3=2 LUT4=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.550     5.071    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X31Y61         FDRE                                         r  u1/m_b2d/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  u1/m_b2d/data_reg[4]/Q
                         net (fo=68, routed)          0.811     6.338    u1/m_b2d/data_reg_n_0_[4]
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.124     6.462 r  u1/m_b2d/div0__10_i_3/O
                         net (fo=4, routed)           0.864     7.326    u1/m_b2d/div0__10_i_3_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.846 r  u1/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.846    u1/m_b2d/div0__10_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.169 r  u1/m_b2d/div0__11/O[1]
                         net (fo=3, routed)           0.708     8.877    u1/m_b2d/div0__11_n_6
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.306     9.183 r  u1/m_b2d/div0__47_i_3/O
                         net (fo=1, routed)           0.604     9.787    u1/m_b2d/div0__47_i_3_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.294 r  u1/m_b2d/div0__47/CO[3]
                         net (fo=1, routed)           0.000    10.294    u1/m_b2d/div0__47_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.607 r  u1/m_b2d/div0__48/O[3]
                         net (fo=3, routed)           0.691    11.298    u1/m_b2d/div0__48_n_4
    SLICE_X29Y69         LUT4 (Prop_lut4_I0_O)        0.306    11.604 r  u1/m_b2d/div0__60_i_4/O
                         net (fo=1, routed)           0.548    12.151    u1/m_b2d/div0__60_i_4_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.677 r  u1/m_b2d/div0__60/CO[3]
                         net (fo=1, routed)           0.000    12.677    u1/m_b2d/div0__60_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  u1/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000    12.791    u1/m_b2d/div0__61_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.905 r  u1/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    12.905    u1/m_b2d/div0__62_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.019 r  u1/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000    13.019    u1/m_b2d/div0__63_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.133 r  u1/m_b2d/div0__64/CO[3]
                         net (fo=1, routed)           0.000    13.133    u1/m_b2d/div0__64_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.467 r  u1/m_b2d/div0__65/O[1]
                         net (fo=5, routed)           0.707    14.174    u1/m_b2d/div0__65_n_6
    SLICE_X29Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    14.879 r  u1/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.009    14.888    u1/m_b2d/div0__73_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.222 r  u1/m_b2d/div0__74/O[1]
                         net (fo=3, routed)           0.658    15.881    u1/m_b2d/div0__74_n_6
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.303    16.184 r  u1/m_b2d/div0__82_i_7/O
                         net (fo=1, routed)           0.000    16.184    u1/m_b2d/div0__82_i_7_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.734 r  u1/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.734    u1/m_b2d/div0__82_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.848 r  u1/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.848    u1/m_b2d/div0__83_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.005 r  u1/m_b2d/div0__84/CO[1]
                         net (fo=29, routed)          0.601    17.606    u1/m_b2d/div0__84_n_2
    SLICE_X33Y78         LUT4 (Prop_lut4_I1_O)        0.329    17.935 r  u1/m_b2d/div[19]_i_1/O
                         net (fo=1, routed)           0.000    17.935    u1/m_b2d/p_0_in_1[19]
    SLICE_X33Y78         FDRE                                         r  u1/m_b2d/div_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.423    14.764    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X33Y78         FDRE                                         r  u1/m_b2d/div_reg[19]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X33Y78         FDRE (Setup_fdre_C_D)        0.031    15.018    u1/m_b2d/div_reg[19]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -17.935    
  -------------------------------------------------------------------
                         slack                                 -2.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u1/int_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Address_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.552     1.435    u1/clk_IBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  u1/int_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  u1/int_sw_reg/Q
                         net (fo=2, routed)           0.067     1.643    u1/int_sw
    SLICE_X15Y76         FDRE                                         r  u1/Address_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.818     1.946    u1/clk_IBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  u1/Address_in_reg[3]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X15Y76         FDRE (Hold_fdre_C_D)         0.075     1.510    u1/Address_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u1/m_b2d/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/m_b2d/data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.190ns (33.920%)  route 0.370ns (66.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.557     1.440    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  u1/m_b2d/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  u1/m_b2d/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.370     1.951    u1/m_b2d/state[0]
    SLICE_X30Y63         LUT3 (Prop_lut3_I1_O)        0.049     2.000 r  u1/m_b2d/data[9]_i_1/O
                         net (fo=1, routed)           0.000     2.000    u1/m_b2d/data__0[9]
    SLICE_X30Y63         FDRE                                         r  u1/m_b2d/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.824     1.952    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X30Y63         FDRE                                         r  u1/m_b2d/data_reg[9]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X30Y63         FDRE (Hold_fdre_C_D)         0.131     1.834    u1/m_b2d/data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u1/m_b2d/div_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/m_b2d/data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.309%)  route 0.357ns (71.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.551     1.434    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X28Y78         FDRE                                         r  u1/m_b2d/div_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  u1/m_b2d/div_reg[26]/Q
                         net (fo=1, routed)           0.357     1.932    u1/m_b2d/div[26]
    SLICE_X36Y71         FDRE                                         r  u1/m_b2d/data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.817     1.945    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  u1/m_b2d/data_reg[26]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.066     1.762    u1/m_b2d/data_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u1/m_b2d/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/m_b2d/data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.445%)  route 0.370ns (66.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.557     1.440    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  u1/m_b2d/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  u1/m_b2d/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.370     1.951    u1/m_b2d/state[0]
    SLICE_X30Y63         LUT3 (Prop_lut3_I1_O)        0.045     1.996 r  u1/m_b2d/data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.996    u1/m_b2d/data__0[8]
    SLICE_X30Y63         FDRE                                         r  u1/m_b2d/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.824     1.952    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X30Y63         FDRE                                         r  u1/m_b2d/data_reg[8]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X30Y63         FDRE (Hold_fdre_C_D)         0.121     1.824    u1/m_b2d/data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u1/m_b2d/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/m_b2d/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.145%)  route 0.129ns (47.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     1.441    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X44Y65         FDRE                                         r  u1/m_b2d/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  u1/m_b2d/dout_reg[4]/Q
                         net (fo=2, routed)           0.129     1.712    u1/m_b2d/Q[4]
    SLICE_X42Y65         FDRE                                         r  u1/m_b2d/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.825     1.952    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  u1/m_b2d/dout_reg[0]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.059     1.533    u1/m_b2d/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u1/m_b2d/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/m_b2d/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.560%)  route 0.138ns (49.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.556     1.439    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X44Y67         FDRE                                         r  u1/m_b2d/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  u1/m_b2d/dout_reg[7]/Q
                         net (fo=2, routed)           0.138     1.718    u1/m_b2d/Q[7]
    SLICE_X44Y65         FDRE                                         r  u1/m_b2d/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.826     1.953    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X44Y65         FDRE                                         r  u1/m_b2d/dout_reg[3]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X44Y65         FDRE (Hold_fdre_C_D)         0.070     1.525    u1/m_b2d/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u1/m_b2d/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/sseg_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.557     1.440    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  u1/m_b2d/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  u1/m_b2d/dout_reg[0]/Q
                         net (fo=1, routed)           0.112     1.716    u1/dout[0]
    SLICE_X42Y66         FDRE                                         r  u1/sseg_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.824     1.951    u1/clk_IBUF_BUFG
    SLICE_X42Y66         FDRE                                         r  u1/sseg_data_reg[0]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.059     1.512    u1/sseg_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u1/m_b2d/byte_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/m_b2d/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.557     1.440    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  u1/m_b2d/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  u1/m_b2d/byte_count_reg[1]/Q
                         net (fo=3, routed)           0.104     1.709    u1/m_b2d/byte_count_reg_n_0_[1]
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.045     1.754 r  u1/m_b2d/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.754    u1/m_b2d/FSM_sequential_state[0]_i_1_n_0
    SLICE_X39Y63         FDRE                                         r  u1/m_b2d/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.824     1.952    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  u1/m_b2d/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.091     1.544    u1/m_b2d/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u1/m_b2d/byte_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/m_b2d/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.557     1.440    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  u1/m_b2d/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  u1/m_b2d/byte_count_reg[1]/Q
                         net (fo=3, routed)           0.105     1.710    u1/m_b2d/byte_count_reg_n_0_[1]
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.045     1.755 r  u1/m_b2d/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.755    u1/m_b2d/FSM_sequential_state[2]_i_1_n_0
    SLICE_X39Y63         FDRE                                         r  u1/m_b2d/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.824     1.952    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  u1/m_b2d/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.092     1.545    u1/m_b2d/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u1/m_b2d/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/sseg_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.960%)  route 0.173ns (55.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     1.441    u1/m_b2d/clk_IBUF_BUFG
    SLICE_X44Y65         FDRE                                         r  u1/m_b2d/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  u1/m_b2d/dout_reg[3]/Q
                         net (fo=1, routed)           0.173     1.755    u1/dout[3]
    SLICE_X43Y65         FDRE                                         r  u1/sseg_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.825     1.952    u1/clk_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  u1/sseg_data_reg[3]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.070     1.544    u1/sseg_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      u1/XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X52Y79   u0/in_temp_reg[2]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X52Y79   u0/in_temp_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X52Y79   u0/in_temp_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X52Y79   u0/in_temp_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X41Y61   u0/timer_counter_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X41Y63   u0/timer_counter_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X41Y63   u0/timer_counter_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X41Y64   u0/timer_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X52Y79   u0/in_temp_reg[2]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X52Y79   u0/in_temp_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X52Y79   u0/in_temp_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X52Y79   u0/in_temp_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X52Y79   u0/in_temp_reg[3]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X52Y79   u0/in_temp_reg[3]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X52Y79   u0/in_temp_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X52Y79   u0/in_temp_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y61   u0/timer_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y61   u0/timer_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X52Y79   u0/in_temp_reg[2]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X52Y79   u0/in_temp_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X52Y79   u0/in_temp_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X52Y79   u0/in_temp_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X52Y79   u0/in_temp_reg[3]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X52Y79   u0/in_temp_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X52Y79   u0/in_temp_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X52Y79   u0/in_temp_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y61   u0/timer_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y61   u0/timer_counter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.666ns  (logic 5.625ns (38.357%)  route 9.041ns (61.643%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           3.920     5.379    u2/LED_OBUF[0]
    SLICE_X47Y71         LUT3 (Prop_lut3_I2_O)        0.124     5.503 r  u2/SEG_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.000     5.503    u2/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I0_O)      0.212     5.715 r  u2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.842     6.557    u2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I3_O)        0.299     6.856 r  u2/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.278    11.134    SEG_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.666 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.666    SEG[6]
    U7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.637ns  (logic 5.598ns (38.248%)  route 9.038ns (61.752%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           3.920     5.379    u2/LED_OBUF[0]
    SLICE_X47Y71         LUT3 (Prop_lut3_I2_O)        0.124     5.503 r  u2/SEG_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.000     5.503    u2/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I0_O)      0.212     5.715 r  u2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.991     6.706    u2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I3_O)        0.299     7.005 r  u2/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.127    11.132    SEG_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.637 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.637    SEG[5]
    V5                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.631ns  (logic 5.614ns (38.368%)  route 9.018ns (61.632%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           3.920     5.379    u2/LED_OBUF[0]
    SLICE_X47Y71         LUT3 (Prop_lut3_I2_O)        0.124     5.503 r  u2/SEG_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.000     5.503    u2/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I0_O)      0.212     5.715 r  u2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.977     6.692    u2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.299     6.991 r  u2/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.120    11.111    SEG_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.631 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.631    SEG[4]
    U5                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.443ns  (logic 5.605ns (38.804%)  route 8.839ns (61.196%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           3.920     5.379    u2/LED_OBUF[0]
    SLICE_X47Y71         LUT3 (Prop_lut3_I2_O)        0.124     5.503 r  u2/SEG_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.000     5.503    u2/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I0_O)      0.212     5.715 r  u2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.066     6.781    u2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I5_O)        0.299     7.080 r  u2/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.853    10.933    SEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.443 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.443    SEG[0]
    W7                                                                r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.336ns  (logic 5.629ns (39.268%)  route 8.707ns (60.732%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           3.920     5.379    u2/LED_OBUF[0]
    SLICE_X47Y71         LUT3 (Prop_lut3_I2_O)        0.124     5.503 r  u2/SEG_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.000     5.503    u2/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I0_O)      0.212     5.715 r  u2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.905     6.620    u2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.299     6.919 r  u2/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.882    10.801    SEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.336 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.336    SEG[3]
    V8                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.328ns  (logic 5.623ns (39.244%)  route 8.705ns (60.756%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           3.920     5.379    u2/LED_OBUF[0]
    SLICE_X47Y71         LUT3 (Prop_lut3_I2_O)        0.124     5.503 r  u2/SEG_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.000     5.503    u2/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I0_O)      0.212     5.715 r  u2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.056     6.771    u2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I3_O)        0.299     7.070 r  u2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.730    10.799    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.328 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.328    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.280ns  (logic 5.629ns (39.419%)  route 8.651ns (60.581%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           3.920     5.379    u2/LED_OBUF[0]
    SLICE_X47Y71         LUT3 (Prop_lut3_I2_O)        0.124     5.503 f  u2/SEG_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.000     5.503    u2/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I0_O)      0.212     5.715 f  u2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.828     6.543    u2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I5_O)        0.299     6.842 r  u2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.903    10.745    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.280 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.280    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.944ns  (logic 4.991ns (62.825%)  route 2.953ns (37.175%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  SW_IBUF[1]_inst/O
                         net (fo=8, routed)           2.953     4.415    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.944 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.944    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.159ns  (logic 4.965ns (69.345%)  route 2.195ns (30.655%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  SW_IBUF[2]_inst/O
                         net (fo=8, routed)           2.195     3.659    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.159 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.159    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.159ns  (logic 4.959ns (69.274%)  route 2.200ns (30.726%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SW_IBUF[4]_inst/O
                         net (fo=9, routed)           2.200     3.650    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     7.159 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.159    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.425ns (75.486%)  route 0.463ns (24.514%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  SW_IBUF[6]_inst/O
                         net (fo=9, routed)           0.463     0.681    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.888 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.888    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.450ns (76.688%)  route 0.441ns (23.312%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  SW_IBUF[5]_inst/O
                         net (fo=9, routed)           0.441     0.675    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.890 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.890    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.429ns (75.572%)  route 0.462ns (24.428%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           0.462     0.689    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.891 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.891    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.427ns (75.410%)  route 0.465ns (24.590%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           0.465     0.686    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.892 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.892    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.427ns (74.564%)  route 0.487ns (25.436%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  SW_IBUF[3]_inst/O
                         net (fo=9, routed)           0.487     0.703    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.913 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.913    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.921ns  (logic 1.434ns (74.659%)  route 0.487ns (25.341%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  SW_IBUF[2]_inst/O
                         net (fo=8, routed)           0.487     0.719    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.921 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.921    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.923ns  (logic 1.429ns (74.277%)  route 0.495ns (25.723%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SW_IBUF[4]_inst/O
                         net (fo=9, routed)           0.495     0.714    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.923 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.923    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.460ns (64.025%)  route 0.820ns (35.975%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  SW_IBUF[1]_inst/O
                         net (fo=8, routed)           0.820     1.050    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.280 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.280    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.134ns  (logic 1.672ns (32.564%)  route 3.462ns (67.436%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           1.738     1.965    u2/LED_OBUF[0]
    SLICE_X47Y71         LUT3 (Prop_lut3_I2_O)        0.045     2.010 r  u2/SEG_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.000     2.010    u2/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I0_O)      0.062     2.072 r  u2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.399     2.471    u2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I3_O)        0.108     2.579 r  u2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.326     3.904    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     5.134 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.134    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.137ns  (logic 1.678ns (32.663%)  route 3.459ns (67.337%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           1.738     1.965    u2/LED_OBUF[0]
    SLICE_X47Y71         LUT3 (Prop_lut3_I2_O)        0.045     2.010 f  u2/SEG_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.000     2.010    u2/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I0_O)      0.062     2.072 f  u2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.312     2.384    u2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I5_O)        0.108     2.492 r  u2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.409     3.901    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     5.137 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.137    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/sseg_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.442ns  (logic 10.279ns (36.142%)  route 18.162ns (63.858%))
  Logic Levels:           26  (CARRY4=10 LUT2=5 LUT3=2 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.547     5.068    u1/clk_IBUF_BUFG
    SLICE_X44Y66         FDRE                                         r  u1/sseg_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  u1/sseg_data_reg[4]/Q
                         net (fo=4, routed)           1.243     6.767    u1/current[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.891 r  u1/LED_BCD1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.891    u2/LED_BCD1_carry__1_0[1]
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.441 r  u2/LED_BCD1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.441    u2/LED_BCD1_carry__0_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  u2/LED_BCD1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.555    u2/LED_BCD1_carry__1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.794 r  u2/LED_BCD1_carry__2/O[2]
                         net (fo=7, routed)           1.154     8.948    u2/LED_BCD1_carry__2_n_5
    SLICE_X46Y71         LUT2 (Prop_lut2_I0_O)        0.302     9.250 r  u2/LED_BCD1__33_carry_i_2/O
                         net (fo=2, routed)           0.809    10.059    u2/LED_BCD1__33_carry_i_2_n_0
    SLICE_X45Y71         LUT4 (Prop_lut4_I3_O)        0.124    10.183 r  u2/LED_BCD1__33_carry_i_5/O
                         net (fo=1, routed)           0.000    10.183    u2/LED_BCD1__33_carry_i_5_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.431 r  u2/LED_BCD1__33_carry/O[2]
                         net (fo=3, routed)           0.811    11.242    u2/LED_BCD1__33_carry_n_5
    SLICE_X45Y70         LUT2 (Prop_lut2_I1_O)        0.302    11.544 r  u2/LED_BCD1__49_carry_i_6/O
                         net (fo=1, routed)           0.000    11.544    u2/LED_BCD1__49_carry_i_6_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.791 r  u2/LED_BCD1__49_carry/O[0]
                         net (fo=1, routed)           0.803    12.594    u1/LED_BCD1__58_carry__1[0]
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.299    12.893 r  u1/LED_BCD1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.893    u2/i__carry_i_1_0[3]
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.141 f  u2/LED_BCD1__58_carry__0/O[3]
                         net (fo=3, routed)           0.993    14.134    u2/LED_BCD1__58_carry__0_n_4
    SLICE_X42Y69         LUT6 (Prop_lut6_I1_O)        0.306    14.440 r  u2/i__carry_i_5/O
                         net (fo=10, routed)          1.171    15.612    u1/i__carry__0_i_3_1
    SLICE_X44Y71         LUT3 (Prop_lut3_I1_O)        0.152    15.764 r  u1/i__carry__0_i_9/O
                         net (fo=2, routed)           0.997    16.761    u2/i___14_carry__0_i_3_1
    SLICE_X42Y69         LUT5 (Prop_lut5_I3_O)        0.326    17.087 r  u2/i__carry__0_i_3/O
                         net (fo=10, routed)          0.760    17.846    u2/sseg_data_reg[7]_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    17.970 r  u2/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    17.970    u2/i__carry__0_i_3__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.520 r  u2/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    18.529    u2/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.863 r  u2/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=12, routed)          1.564    20.428    u2/O[1]
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.303    20.731 r  u2/i___14_carry_i_2/O
                         net (fo=2, routed)           0.729    21.459    u2/i___14_carry_i_2_n_0
    SLICE_X43Y71         LUT3 (Prop_lut3_I2_O)        0.124    21.583 r  u2/i___14_carry_i_5/O
                         net (fo=1, routed)           0.000    21.583    u2/i___14_carry_i_5_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.981 r  u2/LED_BCD0_inferred__1/i___14_carry/CO[3]
                         net (fo=1, routed)           0.000    21.981    u2/LED_BCD0_inferred__1/i___14_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.095 f  u2/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=1, routed)           0.899    22.994    u1/SEG_OBUF[6]_inst_i_4[0]
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    23.118 r  u1/SEG_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           1.100    24.218    u2/SEG_OBUF[3]_inst_i_1_0
    SLICE_X47Y71         LUT4 (Prop_lut4_I3_O)        0.124    24.342 r  u2/SEG_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.000    24.342    u2/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I1_O)      0.217    24.559 r  u2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.842    25.401    u2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I3_O)        0.299    25.700 r  u2/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.278    29.978    SEG_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    33.510 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    33.510    SEG[6]
    U7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/sseg_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.413ns  (logic 10.252ns (36.084%)  route 18.160ns (63.916%))
  Logic Levels:           26  (CARRY4=10 LUT2=5 LUT3=2 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.547     5.068    u1/clk_IBUF_BUFG
    SLICE_X44Y66         FDRE                                         r  u1/sseg_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  u1/sseg_data_reg[4]/Q
                         net (fo=4, routed)           1.243     6.767    u1/current[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.891 r  u1/LED_BCD1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.891    u2/LED_BCD1_carry__1_0[1]
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.441 r  u2/LED_BCD1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.441    u2/LED_BCD1_carry__0_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  u2/LED_BCD1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.555    u2/LED_BCD1_carry__1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.794 r  u2/LED_BCD1_carry__2/O[2]
                         net (fo=7, routed)           1.154     8.948    u2/LED_BCD1_carry__2_n_5
    SLICE_X46Y71         LUT2 (Prop_lut2_I0_O)        0.302     9.250 r  u2/LED_BCD1__33_carry_i_2/O
                         net (fo=2, routed)           0.809    10.059    u2/LED_BCD1__33_carry_i_2_n_0
    SLICE_X45Y71         LUT4 (Prop_lut4_I3_O)        0.124    10.183 r  u2/LED_BCD1__33_carry_i_5/O
                         net (fo=1, routed)           0.000    10.183    u2/LED_BCD1__33_carry_i_5_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.431 r  u2/LED_BCD1__33_carry/O[2]
                         net (fo=3, routed)           0.811    11.242    u2/LED_BCD1__33_carry_n_5
    SLICE_X45Y70         LUT2 (Prop_lut2_I1_O)        0.302    11.544 r  u2/LED_BCD1__49_carry_i_6/O
                         net (fo=1, routed)           0.000    11.544    u2/LED_BCD1__49_carry_i_6_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.791 r  u2/LED_BCD1__49_carry/O[0]
                         net (fo=1, routed)           0.803    12.594    u1/LED_BCD1__58_carry__1[0]
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.299    12.893 r  u1/LED_BCD1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.893    u2/i__carry_i_1_0[3]
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.141 f  u2/LED_BCD1__58_carry__0/O[3]
                         net (fo=3, routed)           0.993    14.134    u2/LED_BCD1__58_carry__0_n_4
    SLICE_X42Y69         LUT6 (Prop_lut6_I1_O)        0.306    14.440 r  u2/i__carry_i_5/O
                         net (fo=10, routed)          1.171    15.612    u1/i__carry__0_i_3_1
    SLICE_X44Y71         LUT3 (Prop_lut3_I1_O)        0.152    15.764 r  u1/i__carry__0_i_9/O
                         net (fo=2, routed)           0.997    16.761    u2/i___14_carry__0_i_3_1
    SLICE_X42Y69         LUT5 (Prop_lut5_I3_O)        0.326    17.087 r  u2/i__carry__0_i_3/O
                         net (fo=10, routed)          0.760    17.846    u2/sseg_data_reg[7]_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    17.970 r  u2/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    17.970    u2/i__carry__0_i_3__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.520 r  u2/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    18.529    u2/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.863 r  u2/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=12, routed)          1.564    20.428    u2/O[1]
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.303    20.731 r  u2/i___14_carry_i_2/O
                         net (fo=2, routed)           0.729    21.459    u2/i___14_carry_i_2_n_0
    SLICE_X43Y71         LUT3 (Prop_lut3_I2_O)        0.124    21.583 r  u2/i___14_carry_i_5/O
                         net (fo=1, routed)           0.000    21.583    u2/i___14_carry_i_5_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.981 r  u2/LED_BCD0_inferred__1/i___14_carry/CO[3]
                         net (fo=1, routed)           0.000    21.981    u2/LED_BCD0_inferred__1/i___14_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.095 f  u2/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=1, routed)           0.899    22.994    u1/SEG_OBUF[6]_inst_i_4[0]
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    23.118 r  u1/SEG_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           1.100    24.218    u2/SEG_OBUF[3]_inst_i_1_0
    SLICE_X47Y71         LUT4 (Prop_lut4_I3_O)        0.124    24.342 r  u2/SEG_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.000    24.342    u2/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I1_O)      0.217    24.559 r  u2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.991    25.550    u2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I3_O)        0.299    25.849 r  u2/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.127    29.976    SEG_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    33.481 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    33.481    SEG[5]
    V5                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/sseg_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.407ns  (logic 10.268ns (36.145%)  route 18.139ns (63.855%))
  Logic Levels:           26  (CARRY4=10 LUT2=5 LUT3=2 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.547     5.068    u1/clk_IBUF_BUFG
    SLICE_X44Y66         FDRE                                         r  u1/sseg_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  u1/sseg_data_reg[4]/Q
                         net (fo=4, routed)           1.243     6.767    u1/current[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.891 r  u1/LED_BCD1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.891    u2/LED_BCD1_carry__1_0[1]
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.441 r  u2/LED_BCD1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.441    u2/LED_BCD1_carry__0_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  u2/LED_BCD1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.555    u2/LED_BCD1_carry__1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.794 r  u2/LED_BCD1_carry__2/O[2]
                         net (fo=7, routed)           1.154     8.948    u2/LED_BCD1_carry__2_n_5
    SLICE_X46Y71         LUT2 (Prop_lut2_I0_O)        0.302     9.250 r  u2/LED_BCD1__33_carry_i_2/O
                         net (fo=2, routed)           0.809    10.059    u2/LED_BCD1__33_carry_i_2_n_0
    SLICE_X45Y71         LUT4 (Prop_lut4_I3_O)        0.124    10.183 r  u2/LED_BCD1__33_carry_i_5/O
                         net (fo=1, routed)           0.000    10.183    u2/LED_BCD1__33_carry_i_5_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.431 r  u2/LED_BCD1__33_carry/O[2]
                         net (fo=3, routed)           0.811    11.242    u2/LED_BCD1__33_carry_n_5
    SLICE_X45Y70         LUT2 (Prop_lut2_I1_O)        0.302    11.544 r  u2/LED_BCD1__49_carry_i_6/O
                         net (fo=1, routed)           0.000    11.544    u2/LED_BCD1__49_carry_i_6_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.791 r  u2/LED_BCD1__49_carry/O[0]
                         net (fo=1, routed)           0.803    12.594    u1/LED_BCD1__58_carry__1[0]
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.299    12.893 r  u1/LED_BCD1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.893    u2/i__carry_i_1_0[3]
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.141 f  u2/LED_BCD1__58_carry__0/O[3]
                         net (fo=3, routed)           0.993    14.134    u2/LED_BCD1__58_carry__0_n_4
    SLICE_X42Y69         LUT6 (Prop_lut6_I1_O)        0.306    14.440 r  u2/i__carry_i_5/O
                         net (fo=10, routed)          1.171    15.612    u1/i__carry__0_i_3_1
    SLICE_X44Y71         LUT3 (Prop_lut3_I1_O)        0.152    15.764 r  u1/i__carry__0_i_9/O
                         net (fo=2, routed)           0.997    16.761    u2/i___14_carry__0_i_3_1
    SLICE_X42Y69         LUT5 (Prop_lut5_I3_O)        0.326    17.087 r  u2/i__carry__0_i_3/O
                         net (fo=10, routed)          0.760    17.846    u2/sseg_data_reg[7]_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    17.970 r  u2/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    17.970    u2/i__carry__0_i_3__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.520 r  u2/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    18.529    u2/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.863 r  u2/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=12, routed)          1.564    20.428    u2/O[1]
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.303    20.731 r  u2/i___14_carry_i_2/O
                         net (fo=2, routed)           0.729    21.459    u2/i___14_carry_i_2_n_0
    SLICE_X43Y71         LUT3 (Prop_lut3_I2_O)        0.124    21.583 r  u2/i___14_carry_i_5/O
                         net (fo=1, routed)           0.000    21.583    u2/i___14_carry_i_5_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.981 r  u2/LED_BCD0_inferred__1/i___14_carry/CO[3]
                         net (fo=1, routed)           0.000    21.981    u2/LED_BCD0_inferred__1/i___14_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.095 f  u2/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=1, routed)           0.899    22.994    u1/SEG_OBUF[6]_inst_i_4[0]
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    23.118 r  u1/SEG_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           1.100    24.218    u2/SEG_OBUF[3]_inst_i_1_0
    SLICE_X47Y71         LUT4 (Prop_lut4_I3_O)        0.124    24.342 r  u2/SEG_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.000    24.342    u2/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I1_O)      0.217    24.559 r  u2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.977    25.536    u2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.299    25.835 r  u2/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.120    29.955    SEG_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    33.475 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    33.475    SEG[4]
    U5                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/sseg_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.219ns  (logic 10.259ns (36.353%)  route 17.961ns (63.647%))
  Logic Levels:           26  (CARRY4=10 LUT2=5 LUT3=2 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.547     5.068    u1/clk_IBUF_BUFG
    SLICE_X44Y66         FDRE                                         r  u1/sseg_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  u1/sseg_data_reg[4]/Q
                         net (fo=4, routed)           1.243     6.767    u1/current[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.891 r  u1/LED_BCD1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.891    u2/LED_BCD1_carry__1_0[1]
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.441 r  u2/LED_BCD1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.441    u2/LED_BCD1_carry__0_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  u2/LED_BCD1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.555    u2/LED_BCD1_carry__1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.794 r  u2/LED_BCD1_carry__2/O[2]
                         net (fo=7, routed)           1.154     8.948    u2/LED_BCD1_carry__2_n_5
    SLICE_X46Y71         LUT2 (Prop_lut2_I0_O)        0.302     9.250 r  u2/LED_BCD1__33_carry_i_2/O
                         net (fo=2, routed)           0.809    10.059    u2/LED_BCD1__33_carry_i_2_n_0
    SLICE_X45Y71         LUT4 (Prop_lut4_I3_O)        0.124    10.183 r  u2/LED_BCD1__33_carry_i_5/O
                         net (fo=1, routed)           0.000    10.183    u2/LED_BCD1__33_carry_i_5_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.431 r  u2/LED_BCD1__33_carry/O[2]
                         net (fo=3, routed)           0.811    11.242    u2/LED_BCD1__33_carry_n_5
    SLICE_X45Y70         LUT2 (Prop_lut2_I1_O)        0.302    11.544 r  u2/LED_BCD1__49_carry_i_6/O
                         net (fo=1, routed)           0.000    11.544    u2/LED_BCD1__49_carry_i_6_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.791 r  u2/LED_BCD1__49_carry/O[0]
                         net (fo=1, routed)           0.803    12.594    u1/LED_BCD1__58_carry__1[0]
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.299    12.893 r  u1/LED_BCD1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.893    u2/i__carry_i_1_0[3]
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.141 f  u2/LED_BCD1__58_carry__0/O[3]
                         net (fo=3, routed)           0.993    14.134    u2/LED_BCD1__58_carry__0_n_4
    SLICE_X42Y69         LUT6 (Prop_lut6_I1_O)        0.306    14.440 r  u2/i__carry_i_5/O
                         net (fo=10, routed)          1.171    15.612    u1/i__carry__0_i_3_1
    SLICE_X44Y71         LUT3 (Prop_lut3_I1_O)        0.152    15.764 r  u1/i__carry__0_i_9/O
                         net (fo=2, routed)           0.997    16.761    u2/i___14_carry__0_i_3_1
    SLICE_X42Y69         LUT5 (Prop_lut5_I3_O)        0.326    17.087 r  u2/i__carry__0_i_3/O
                         net (fo=10, routed)          0.760    17.846    u2/sseg_data_reg[7]_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    17.970 r  u2/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    17.970    u2/i__carry__0_i_3__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.520 r  u2/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    18.529    u2/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.863 r  u2/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=12, routed)          1.564    20.428    u2/O[1]
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.303    20.731 r  u2/i___14_carry_i_2/O
                         net (fo=2, routed)           0.729    21.459    u2/i___14_carry_i_2_n_0
    SLICE_X43Y71         LUT3 (Prop_lut3_I2_O)        0.124    21.583 r  u2/i___14_carry_i_5/O
                         net (fo=1, routed)           0.000    21.583    u2/i___14_carry_i_5_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.981 r  u2/LED_BCD0_inferred__1/i___14_carry/CO[3]
                         net (fo=1, routed)           0.000    21.981    u2/LED_BCD0_inferred__1/i___14_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.095 f  u2/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=1, routed)           0.899    22.994    u1/SEG_OBUF[6]_inst_i_4[0]
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    23.118 r  u1/SEG_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           1.100    24.218    u2/SEG_OBUF[3]_inst_i_1_0
    SLICE_X47Y71         LUT4 (Prop_lut4_I3_O)        0.124    24.342 r  u2/SEG_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.000    24.342    u2/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I1_O)      0.217    24.559 r  u2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.066    25.625    u2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I5_O)        0.299    25.924 r  u2/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.853    29.776    SEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    33.287 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    33.287    SEG[0]
    W7                                                                r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/sseg_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.112ns  (logic 10.284ns (36.581%)  route 17.828ns (63.419%))
  Logic Levels:           26  (CARRY4=10 LUT2=5 LUT3=2 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.547     5.068    u1/clk_IBUF_BUFG
    SLICE_X44Y66         FDRE                                         r  u1/sseg_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  u1/sseg_data_reg[4]/Q
                         net (fo=4, routed)           1.243     6.767    u1/current[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.891 r  u1/LED_BCD1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.891    u2/LED_BCD1_carry__1_0[1]
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.441 r  u2/LED_BCD1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.441    u2/LED_BCD1_carry__0_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  u2/LED_BCD1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.555    u2/LED_BCD1_carry__1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.794 r  u2/LED_BCD1_carry__2/O[2]
                         net (fo=7, routed)           1.154     8.948    u2/LED_BCD1_carry__2_n_5
    SLICE_X46Y71         LUT2 (Prop_lut2_I0_O)        0.302     9.250 r  u2/LED_BCD1__33_carry_i_2/O
                         net (fo=2, routed)           0.809    10.059    u2/LED_BCD1__33_carry_i_2_n_0
    SLICE_X45Y71         LUT4 (Prop_lut4_I3_O)        0.124    10.183 r  u2/LED_BCD1__33_carry_i_5/O
                         net (fo=1, routed)           0.000    10.183    u2/LED_BCD1__33_carry_i_5_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.431 r  u2/LED_BCD1__33_carry/O[2]
                         net (fo=3, routed)           0.811    11.242    u2/LED_BCD1__33_carry_n_5
    SLICE_X45Y70         LUT2 (Prop_lut2_I1_O)        0.302    11.544 r  u2/LED_BCD1__49_carry_i_6/O
                         net (fo=1, routed)           0.000    11.544    u2/LED_BCD1__49_carry_i_6_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.791 r  u2/LED_BCD1__49_carry/O[0]
                         net (fo=1, routed)           0.803    12.594    u1/LED_BCD1__58_carry__1[0]
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.299    12.893 r  u1/LED_BCD1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.893    u2/i__carry_i_1_0[3]
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.141 f  u2/LED_BCD1__58_carry__0/O[3]
                         net (fo=3, routed)           0.993    14.134    u2/LED_BCD1__58_carry__0_n_4
    SLICE_X42Y69         LUT6 (Prop_lut6_I1_O)        0.306    14.440 r  u2/i__carry_i_5/O
                         net (fo=10, routed)          1.171    15.612    u1/i__carry__0_i_3_1
    SLICE_X44Y71         LUT3 (Prop_lut3_I1_O)        0.152    15.764 r  u1/i__carry__0_i_9/O
                         net (fo=2, routed)           0.997    16.761    u2/i___14_carry__0_i_3_1
    SLICE_X42Y69         LUT5 (Prop_lut5_I3_O)        0.326    17.087 r  u2/i__carry__0_i_3/O
                         net (fo=10, routed)          0.760    17.846    u2/sseg_data_reg[7]_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    17.970 r  u2/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    17.970    u2/i__carry__0_i_3__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.520 r  u2/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    18.529    u2/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.863 r  u2/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=12, routed)          1.564    20.428    u2/O[1]
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.303    20.731 r  u2/i___14_carry_i_2/O
                         net (fo=2, routed)           0.729    21.459    u2/i___14_carry_i_2_n_0
    SLICE_X43Y71         LUT3 (Prop_lut3_I2_O)        0.124    21.583 r  u2/i___14_carry_i_5/O
                         net (fo=1, routed)           0.000    21.583    u2/i___14_carry_i_5_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.981 r  u2/LED_BCD0_inferred__1/i___14_carry/CO[3]
                         net (fo=1, routed)           0.000    21.981    u2/LED_BCD0_inferred__1/i___14_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.095 f  u2/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=1, routed)           0.899    22.994    u1/SEG_OBUF[6]_inst_i_4[0]
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    23.118 r  u1/SEG_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           1.100    24.218    u2/SEG_OBUF[3]_inst_i_1_0
    SLICE_X47Y71         LUT4 (Prop_lut4_I3_O)        0.124    24.342 r  u2/SEG_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.000    24.342    u2/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I1_O)      0.217    24.559 r  u2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.905    25.464    u2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.299    25.763 r  u2/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.882    29.644    SEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    33.180 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    33.180    SEG[3]
    V8                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/sseg_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.104ns  (logic 10.277ns (36.568%)  route 17.827ns (63.432%))
  Logic Levels:           26  (CARRY4=10 LUT2=5 LUT3=2 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.547     5.068    u1/clk_IBUF_BUFG
    SLICE_X44Y66         FDRE                                         r  u1/sseg_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  u1/sseg_data_reg[4]/Q
                         net (fo=4, routed)           1.243     6.767    u1/current[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.891 r  u1/LED_BCD1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.891    u2/LED_BCD1_carry__1_0[1]
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.441 r  u2/LED_BCD1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.441    u2/LED_BCD1_carry__0_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  u2/LED_BCD1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.555    u2/LED_BCD1_carry__1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.794 r  u2/LED_BCD1_carry__2/O[2]
                         net (fo=7, routed)           1.154     8.948    u2/LED_BCD1_carry__2_n_5
    SLICE_X46Y71         LUT2 (Prop_lut2_I0_O)        0.302     9.250 r  u2/LED_BCD1__33_carry_i_2/O
                         net (fo=2, routed)           0.809    10.059    u2/LED_BCD1__33_carry_i_2_n_0
    SLICE_X45Y71         LUT4 (Prop_lut4_I3_O)        0.124    10.183 r  u2/LED_BCD1__33_carry_i_5/O
                         net (fo=1, routed)           0.000    10.183    u2/LED_BCD1__33_carry_i_5_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.431 r  u2/LED_BCD1__33_carry/O[2]
                         net (fo=3, routed)           0.811    11.242    u2/LED_BCD1__33_carry_n_5
    SLICE_X45Y70         LUT2 (Prop_lut2_I1_O)        0.302    11.544 r  u2/LED_BCD1__49_carry_i_6/O
                         net (fo=1, routed)           0.000    11.544    u2/LED_BCD1__49_carry_i_6_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.791 r  u2/LED_BCD1__49_carry/O[0]
                         net (fo=1, routed)           0.803    12.594    u1/LED_BCD1__58_carry__1[0]
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.299    12.893 r  u1/LED_BCD1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.893    u2/i__carry_i_1_0[3]
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.141 f  u2/LED_BCD1__58_carry__0/O[3]
                         net (fo=3, routed)           0.993    14.134    u2/LED_BCD1__58_carry__0_n_4
    SLICE_X42Y69         LUT6 (Prop_lut6_I1_O)        0.306    14.440 r  u2/i__carry_i_5/O
                         net (fo=10, routed)          1.171    15.612    u1/i__carry__0_i_3_1
    SLICE_X44Y71         LUT3 (Prop_lut3_I1_O)        0.152    15.764 r  u1/i__carry__0_i_9/O
                         net (fo=2, routed)           0.997    16.761    u2/i___14_carry__0_i_3_1
    SLICE_X42Y69         LUT5 (Prop_lut5_I3_O)        0.326    17.087 r  u2/i__carry__0_i_3/O
                         net (fo=10, routed)          0.760    17.846    u2/sseg_data_reg[7]_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    17.970 r  u2/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    17.970    u2/i__carry__0_i_3__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.520 r  u2/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    18.529    u2/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.863 r  u2/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=12, routed)          1.564    20.428    u2/O[1]
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.303    20.731 r  u2/i___14_carry_i_2/O
                         net (fo=2, routed)           0.729    21.459    u2/i___14_carry_i_2_n_0
    SLICE_X43Y71         LUT3 (Prop_lut3_I2_O)        0.124    21.583 r  u2/i___14_carry_i_5/O
                         net (fo=1, routed)           0.000    21.583    u2/i___14_carry_i_5_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.981 r  u2/LED_BCD0_inferred__1/i___14_carry/CO[3]
                         net (fo=1, routed)           0.000    21.981    u2/LED_BCD0_inferred__1/i___14_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.095 f  u2/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=1, routed)           0.899    22.994    u1/SEG_OBUF[6]_inst_i_4[0]
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    23.118 r  u1/SEG_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           1.100    24.218    u2/SEG_OBUF[3]_inst_i_1_0
    SLICE_X47Y71         LUT4 (Prop_lut4_I3_O)        0.124    24.342 r  u2/SEG_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.000    24.342    u2/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I1_O)      0.217    24.559 r  u2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.056    25.615    u2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I3_O)        0.299    25.914 r  u2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.730    29.643    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    33.172 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    33.172    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/sseg_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.056ns  (logic 10.283ns (36.652%)  route 17.773ns (63.348%))
  Logic Levels:           26  (CARRY4=10 LUT2=5 LUT3=2 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.547     5.068    u1/clk_IBUF_BUFG
    SLICE_X44Y66         FDRE                                         r  u1/sseg_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  u1/sseg_data_reg[4]/Q
                         net (fo=4, routed)           1.243     6.767    u1/current[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.891 r  u1/LED_BCD1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.891    u2/LED_BCD1_carry__1_0[1]
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.441 r  u2/LED_BCD1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.441    u2/LED_BCD1_carry__0_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  u2/LED_BCD1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.555    u2/LED_BCD1_carry__1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.794 r  u2/LED_BCD1_carry__2/O[2]
                         net (fo=7, routed)           1.154     8.948    u2/LED_BCD1_carry__2_n_5
    SLICE_X46Y71         LUT2 (Prop_lut2_I0_O)        0.302     9.250 r  u2/LED_BCD1__33_carry_i_2/O
                         net (fo=2, routed)           0.809    10.059    u2/LED_BCD1__33_carry_i_2_n_0
    SLICE_X45Y71         LUT4 (Prop_lut4_I3_O)        0.124    10.183 r  u2/LED_BCD1__33_carry_i_5/O
                         net (fo=1, routed)           0.000    10.183    u2/LED_BCD1__33_carry_i_5_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.431 r  u2/LED_BCD1__33_carry/O[2]
                         net (fo=3, routed)           0.811    11.242    u2/LED_BCD1__33_carry_n_5
    SLICE_X45Y70         LUT2 (Prop_lut2_I1_O)        0.302    11.544 r  u2/LED_BCD1__49_carry_i_6/O
                         net (fo=1, routed)           0.000    11.544    u2/LED_BCD1__49_carry_i_6_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.791 r  u2/LED_BCD1__49_carry/O[0]
                         net (fo=1, routed)           0.803    12.594    u1/LED_BCD1__58_carry__1[0]
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.299    12.893 r  u1/LED_BCD1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.893    u2/i__carry_i_1_0[3]
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.141 f  u2/LED_BCD1__58_carry__0/O[3]
                         net (fo=3, routed)           0.993    14.134    u2/LED_BCD1__58_carry__0_n_4
    SLICE_X42Y69         LUT6 (Prop_lut6_I1_O)        0.306    14.440 r  u2/i__carry_i_5/O
                         net (fo=10, routed)          1.171    15.612    u1/i__carry__0_i_3_1
    SLICE_X44Y71         LUT3 (Prop_lut3_I1_O)        0.152    15.764 r  u1/i__carry__0_i_9/O
                         net (fo=2, routed)           0.997    16.761    u2/i___14_carry__0_i_3_1
    SLICE_X42Y69         LUT5 (Prop_lut5_I3_O)        0.326    17.087 r  u2/i__carry__0_i_3/O
                         net (fo=10, routed)          0.760    17.846    u2/sseg_data_reg[7]_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    17.970 r  u2/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    17.970    u2/i__carry__0_i_3__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.520 r  u2/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    18.529    u2/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.863 r  u2/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=12, routed)          1.564    20.428    u2/O[1]
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.303    20.731 r  u2/i___14_carry_i_2/O
                         net (fo=2, routed)           0.729    21.459    u2/i___14_carry_i_2_n_0
    SLICE_X43Y71         LUT3 (Prop_lut3_I2_O)        0.124    21.583 r  u2/i___14_carry_i_5/O
                         net (fo=1, routed)           0.000    21.583    u2/i___14_carry_i_5_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.981 r  u2/LED_BCD0_inferred__1/i___14_carry/CO[3]
                         net (fo=1, routed)           0.000    21.981    u2/LED_BCD0_inferred__1/i___14_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.095 f  u2/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=1, routed)           0.899    22.994    u1/SEG_OBUF[6]_inst_i_4[0]
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    23.118 r  u1/SEG_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           1.100    24.218    u2/SEG_OBUF[3]_inst_i_1_0
    SLICE_X47Y71         LUT4 (Prop_lut4_I3_O)        0.124    24.342 f  u2/SEG_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.000    24.342    u2/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I1_O)      0.217    24.559 f  u2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.828    25.387    u2/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I5_O)        0.299    25.686 r  u2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.903    29.589    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    33.124 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    33.124    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.839ns  (logic 4.371ns (44.427%)  route 5.468ns (55.573%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.550     5.071    u2/clk_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  u2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  u2/counter_reg[18]/Q
                         net (fo=12, routed)          1.796     7.385    u2/p_0_in[0]
    SLICE_X47Y70         LUT2 (Prop_lut2_I0_O)        0.152     7.537 r  u2/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.671    11.209    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701    14.910 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.910    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.575ns  (logic 4.165ns (43.499%)  route 5.410ns (56.501%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.550     5.071    u2/clk_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  u2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDRE (Prop_fdre_C_Q)         0.518     5.589 f  u2/counter_reg[18]/Q
                         net (fo=12, routed)          1.592     7.181    u2/p_0_in[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I1_O)        0.124     7.305 r  u2/AN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.817    11.123    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    14.646 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.646    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.249ns  (logic 4.152ns (44.893%)  route 5.097ns (55.107%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.550     5.071    u2/clk_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  u2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  u2/counter_reg[18]/Q
                         net (fo=12, routed)          1.248     6.837    u2/p_0_in[0]
    SLICE_X46Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.961 r  u2/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.849    10.810    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    14.320 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.320    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/in_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.372ns (66.822%)  route 0.681ns (33.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.555     1.438    u0/clk_IBUF_BUFG
    SLICE_X52Y79         FDRE                                         r  u0/in_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  u0/in_temp_reg[3]/Q
                         net (fo=1, routed)           0.681     2.283    IN_OBUF[0]
    K2                   OBUF (Prop_obuf_I_O)         1.208     3.491 r  IN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.491    IN[3]
    K2                                                                r  IN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/in_temp_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.370ns (66.046%)  route 0.704ns (33.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.555     1.438    u0/clk_IBUF_BUFG
    SLICE_X52Y79         FDRE                                         r  u0/in_temp_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  u0/in_temp_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.704     2.307    lopt_2
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.513 r  IN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.513    IN[1]
    J1                                                                r  IN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/in_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 1.381ns (65.815%)  route 0.717ns (34.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.555     1.438    u0/clk_IBUF_BUFG
    SLICE_X52Y79         FDRE                                         r  u0/in_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  u0/in_temp_reg[2]/Q
                         net (fo=1, routed)           0.717     2.320    IN_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.217     3.537 r  IN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.537    IN[2]
    L2                                                                r  IN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/in_temp_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.370ns (63.128%)  route 0.800ns (36.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.555     1.438    u0/clk_IBUF_BUFG
    SLICE_X52Y79         FDRE                                         r  u0/in_temp_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  u0/in_temp_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.800     2.402    lopt
    H1                   OBUF (Prop_obuf_I_O)         1.206     3.608 r  IN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.608    IN[0]
    H1                                                                r  IN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.804ns  (logic 1.413ns (50.403%)  route 1.390ns (49.597%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     1.441    u2/clk_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  u2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  u2/counter_reg[18]/Q
                         net (fo=12, routed)          0.214     1.820    u2/p_0_in[0]
    SLICE_X47Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.865 r  u2/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.176     3.041    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.245 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.245    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.208ns  (logic 1.420ns (44.271%)  route 1.788ns (55.729%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     1.441    u2/clk_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  u2/counter_reg[19]/Q
                         net (fo=14, routed)          0.425     2.030    u2/counter_reg[19]_0[0]
    SLICE_X46Y72         LUT2 (Prop_lut2_I1_O)        0.045     2.075 r  u2/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.363     3.438    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.650 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.650    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.281ns  (logic 1.433ns (43.673%)  route 1.848ns (56.327%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     1.441    u2/clk_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  u2/counter_reg[19]/Q
                         net (fo=14, routed)          0.492     2.097    u2/counter_reg[19]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.045     2.142 r  u2/AN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.356     3.498    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.722 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.722    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.324ns  (logic 1.470ns (44.231%)  route 1.854ns (55.769%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     1.441    u2/clk_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  u2/counter_reg[19]/Q
                         net (fo=14, routed)          0.556     2.161    u2/counter_reg[19]_0[0]
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.044     2.205 r  u2/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.298     3.503    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.262     4.765 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.765    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.334ns  (logic 1.484ns (44.519%)  route 1.849ns (55.481%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     1.441    u2/clk_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  u2/counter_reg[19]/Q
                         net (fo=14, routed)          0.311     1.916    u2/counter_reg[19]_0[0]
    SLICE_X47Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.961 r  u2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.213     2.174    u2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I0_O)        0.045     2.219 r  u2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.326     3.545    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.775 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.775    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.360ns  (logic 1.466ns (43.629%)  route 1.894ns (56.371%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     1.441    u2/clk_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  u2/counter_reg[19]/Q
                         net (fo=14, routed)          0.311     1.916    u2/counter_reg[19]_0[0]
    SLICE_X47Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.961 r  u2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.215     2.176    u2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I0_O)        0.045     2.221 r  u2/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.368     3.589    SEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.801 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.801    SEG[0]
    W7                                                                r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            u0/in_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.944ns  (logic 3.327ns (30.400%)  route 7.617ns (69.600%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  SW_IBUF[2]_inst/O
                         net (fo=8, routed)           3.952     5.415    u0/LED_OBUF[2]
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.124     5.539 f  u0/in_temp3_carry_i_20/O
                         net (fo=2, routed)           0.799     6.338    u0/in_temp3_carry_i_20_n_0
    SLICE_X40Y58         LUT5 (Prop_lut5_I4_O)        0.150     6.488 f  u0/in_temp3_carry_i_13/O
                         net (fo=1, routed)           0.942     7.430    u0/in_temp3_carry_i_13_n_0
    SLICE_X40Y61         LUT4 (Prop_lut4_I1_O)        0.354     7.784 r  u0/in_temp3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.784    u0/in_temp3_carry_i_4_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     8.267 r  u0/in_temp3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.267    u0/in_temp3_carry_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.381 r  u0/in_temp3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.381    u0/in_temp3_carry__0_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.652 r  u0/in_temp3_carry__1/CO[0]
                         net (fo=2, routed)           0.598     9.250    u0/in_temp3
    SLICE_X45Y68         LUT3 (Prop_lut3_I1_O)        0.367     9.617 r  u0/in_temp[2]_i_1/O
                         net (fo=2, routed)           1.326    10.944    u0/in_temp[2]_i_1_n_0
    SLICE_X52Y79         FDRE                                         r  u0/in_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.431     4.772    u0/clk_IBUF_BUFG
    SLICE_X52Y79         FDRE                                         r  u0/in_temp_reg[2]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            u0/in_temp_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.761ns  (logic 3.327ns (30.915%)  route 7.434ns (69.085%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  SW_IBUF[2]_inst/O
                         net (fo=8, routed)           3.952     5.415    u0/LED_OBUF[2]
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.124     5.539 f  u0/in_temp3_carry_i_20/O
                         net (fo=2, routed)           0.799     6.338    u0/in_temp3_carry_i_20_n_0
    SLICE_X40Y58         LUT5 (Prop_lut5_I4_O)        0.150     6.488 f  u0/in_temp3_carry_i_13/O
                         net (fo=1, routed)           0.942     7.430    u0/in_temp3_carry_i_13_n_0
    SLICE_X40Y61         LUT4 (Prop_lut4_I1_O)        0.354     7.784 r  u0/in_temp3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.784    u0/in_temp3_carry_i_4_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     8.267 r  u0/in_temp3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.267    u0/in_temp3_carry_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.381 r  u0/in_temp3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.381    u0/in_temp3_carry__0_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.652 r  u0/in_temp3_carry__1/CO[0]
                         net (fo=2, routed)           0.598     9.250    u0/in_temp3
    SLICE_X45Y68         LUT3 (Prop_lut3_I1_O)        0.367     9.617 r  u0/in_temp[2]_i_1/O
                         net (fo=2, routed)           1.143    10.761    u0/in_temp[2]_i_1_n_0
    SLICE_X52Y79         FDRE                                         r  u0/in_temp_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.431     4.772    u0/clk_IBUF_BUFG
    SLICE_X52Y79         FDRE                                         r  u0/in_temp_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            u0/in_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.631ns  (logic 3.333ns (31.349%)  route 7.298ns (68.651%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  SW_IBUF[2]_inst/O
                         net (fo=8, routed)           3.952     5.415    u0/LED_OBUF[2]
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.124     5.539 f  u0/in_temp3_carry_i_20/O
                         net (fo=2, routed)           0.799     6.338    u0/in_temp3_carry_i_20_n_0
    SLICE_X40Y58         LUT5 (Prop_lut5_I4_O)        0.150     6.488 f  u0/in_temp3_carry_i_13/O
                         net (fo=1, routed)           0.942     7.430    u0/in_temp3_carry_i_13_n_0
    SLICE_X40Y61         LUT4 (Prop_lut4_I1_O)        0.354     7.784 r  u0/in_temp3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.784    u0/in_temp3_carry_i_4_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     8.267 r  u0/in_temp3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.267    u0/in_temp3_carry_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.381 r  u0/in_temp3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.381    u0/in_temp3_carry__0_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.652 r  u0/in_temp3_carry__1/CO[0]
                         net (fo=2, routed)           0.598     9.250    u0/in_temp3
    SLICE_X45Y68         LUT3 (Prop_lut3_I1_O)        0.373     9.623 r  u0/in_temp[3]_i_1/O
                         net (fo=2, routed)           1.008    10.631    u0/in_temp1
    SLICE_X52Y79         FDRE                                         r  u0/in_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.431     4.772    u0/clk_IBUF_BUFG
    SLICE_X52Y79         FDRE                                         r  u0/in_temp_reg[3]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            u0/in_temp_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.631ns  (logic 3.333ns (31.349%)  route 7.298ns (68.651%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  SW_IBUF[2]_inst/O
                         net (fo=8, routed)           3.952     5.415    u0/LED_OBUF[2]
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.124     5.539 f  u0/in_temp3_carry_i_20/O
                         net (fo=2, routed)           0.799     6.338    u0/in_temp3_carry_i_20_n_0
    SLICE_X40Y58         LUT5 (Prop_lut5_I4_O)        0.150     6.488 f  u0/in_temp3_carry_i_13/O
                         net (fo=1, routed)           0.942     7.430    u0/in_temp3_carry_i_13_n_0
    SLICE_X40Y61         LUT4 (Prop_lut4_I1_O)        0.354     7.784 r  u0/in_temp3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.784    u0/in_temp3_carry_i_4_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     8.267 r  u0/in_temp3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.267    u0/in_temp3_carry_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.381 r  u0/in_temp3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.381    u0/in_temp3_carry__0_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.652 r  u0/in_temp3_carry__1/CO[0]
                         net (fo=2, routed)           0.598     9.250    u0/in_temp3
    SLICE_X45Y68         LUT3 (Prop_lut3_I1_O)        0.373     9.623 r  u0/in_temp[3]_i_1/O
                         net (fo=2, routed)           1.008    10.631    u0/in_temp1
    SLICE_X52Y79         FDRE                                         r  u0/in_temp_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.431     4.772    u0/clk_IBUF_BUFG
    SLICE_X52Y79         FDRE                                         r  u0/in_temp_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            u0/in_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.480ns  (logic 0.272ns (10.966%)  route 2.208ns (89.034%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           1.756     1.983    u0/LED_OBUF[7]
    SLICE_X45Y68         LUT3 (Prop_lut3_I0_O)        0.045     2.028 r  u0/in_temp[3]_i_1/O
                         net (fo=2, routed)           0.452     2.480    u0/in_temp1
    SLICE_X52Y79         FDRE                                         r  u0/in_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.823     1.951    u0/clk_IBUF_BUFG
    SLICE_X52Y79         FDRE                                         r  u0/in_temp_reg[3]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            u0/in_temp_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.480ns  (logic 0.272ns (10.966%)  route 2.208ns (89.034%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           1.756     1.983    u0/LED_OBUF[7]
    SLICE_X45Y68         LUT3 (Prop_lut3_I0_O)        0.045     2.028 r  u0/in_temp[3]_i_1/O
                         net (fo=2, routed)           0.452     2.480    u0/in_temp1
    SLICE_X52Y79         FDRE                                         r  u0/in_temp_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.823     1.951    u0/clk_IBUF_BUFG
    SLICE_X52Y79         FDRE                                         r  u0/in_temp_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            u0/in_temp_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.548ns  (logic 0.271ns (10.631%)  route 2.278ns (89.369%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           1.756     1.983    u0/LED_OBUF[7]
    SLICE_X45Y68         LUT3 (Prop_lut3_I0_O)        0.044     2.027 r  u0/in_temp[2]_i_1/O
                         net (fo=2, routed)           0.521     2.548    u0/in_temp[2]_i_1_n_0
    SLICE_X52Y79         FDRE                                         r  u0/in_temp_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.823     1.951    u0/clk_IBUF_BUFG
    SLICE_X52Y79         FDRE                                         r  u0/in_temp_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            u0/in_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.620ns  (logic 0.271ns (10.341%)  route 2.349ns (89.659%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           1.756     1.983    u0/LED_OBUF[7]
    SLICE_X45Y68         LUT3 (Prop_lut3_I0_O)        0.044     2.027 r  u0/in_temp[2]_i_1/O
                         net (fo=2, routed)           0.593     2.620    u0/in_temp[2]_i_1_n_0
    SLICE_X52Y79         FDRE                                         r  u0/in_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.823     1.951    u0/clk_IBUF_BUFG
    SLICE_X52Y79         FDRE                                         r  u0/in_temp_reg[2]/C





