// Seed: 2614802843
module module_0 (
    output tri   id_0,
    input  tri   id_1,
    input  tri1  id_2
    , id_5,
    output uwire id_3
);
  wire id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_20 = 32'd29,
    parameter id_21 = 32'd46,
    parameter id_22 = 32'd90,
    parameter id_7  = 32'd47,
    parameter id_8  = 32'd70
) (
    output wand id_0,
    output tri id_1,
    input tri0 id_2,
    output tri id_3,
    input wor id_4,
    input wand id_5,
    output supply1 id_6,
    input tri _id_7,
    input supply1 _id_8,
    output wire id_9,
    input wor id_10,
    input supply1 id_11,
    output wand id_12,
    output tri0 id_13,
    input tri1 id_14
    , id_17 = 1,
    output wor id_15
);
  wire [id_7 : id_7] id_18, id_19;
  wire _id_20, _id_21;
  wire _id_22;
  wire [~  id_22 : 1] id_23;
  assign id_17 = -1'h0;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_4,
      id_9
  );
  wire [-1  -  id_8  &  id_22 : id_21  >>  id_20] id_24, id_25;
endmodule
