module negate(
  input wire clk,
  input wire [7:0] x,
  output wire [7:0] out
);
  // ===== Pipe stage 0:

  // Registers for pipe stage 0:
  logic [7:0] p0_x;
  always_ff @ (posedge clk) begin
    p0_x <= x;
  end

  // ===== Pipe stage 1:
  wire [7:0] p1_neg_6_comb;
  assign p1_neg_6_comb = -p0_x;

  // Registers for pipe stage 1:
  logic [7:0] p1_neg_6;
  always_ff @ (posedge clk) begin
    p1_neg_6 <= p1_neg_6_comb;
  end
  assign out = p1_neg_6;
endmodule
