

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Wed Mar 15 13:02:47 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul
* Solution:       solution_bram_BRAM
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.87|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   73|   73|   74|   74|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |   71|   71|        12|          4|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 1
  Pipeline-0: II = 4, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	14  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	2  / true
14 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: a_row_0_5 (13)  [1/1] 0.00ns
:0  %a_row_0_5 = alloca i32

ST_1: a_row_1_5 (14)  [1/1] 0.00ns
:1  %a_row_1_5 = alloca i32

ST_1: a_row_2_5 (15)  [1/1] 0.00ns
:2  %a_row_2_5 = alloca i32

ST_1: a_row_3_1 (16)  [1/1] 0.00ns
:3  %a_row_3_1 = alloca i32

ST_1: b_copy_0_3_11 (17)  [1/1] 0.00ns
:4  %b_copy_0_3_11 = alloca i32

ST_1: b_copy_0_3_8 (18)  [1/1] 0.00ns
:5  %b_copy_0_3_8 = alloca i32

ST_1: b_copy_0_3_12 (19)  [1/1] 0.00ns
:6  %b_copy_0_3_12 = alloca i32

ST_1: b_copy_0_3_1 (20)  [1/1] 0.00ns
:7  %b_copy_0_3_1 = alloca i32

ST_1: b_copy_1_3_11 (21)  [1/1] 0.00ns
:8  %b_copy_1_3_11 = alloca i32

ST_1: b_copy_1_3_8 (22)  [1/1] 0.00ns
:9  %b_copy_1_3_8 = alloca i32

ST_1: b_copy_1_3_12 (23)  [1/1] 0.00ns
:10  %b_copy_1_3_12 = alloca i32

ST_1: b_copy_1_3_1 (24)  [1/1] 0.00ns
:11  %b_copy_1_3_1 = alloca i32

ST_1: b_copy_2_3_11 (25)  [1/1] 0.00ns
:12  %b_copy_2_3_11 = alloca i32

ST_1: b_copy_2_3_8 (26)  [1/1] 0.00ns
:13  %b_copy_2_3_8 = alloca i32

ST_1: b_copy_2_3_12 (27)  [1/1] 0.00ns
:14  %b_copy_2_3_12 = alloca i32

ST_1: b_copy_2_3_1 (28)  [1/1] 0.00ns
:15  %b_copy_2_3_1 = alloca i32

ST_1: b_copy_3_3_11 (29)  [1/1] 0.00ns
:16  %b_copy_3_3_11 = alloca i32

ST_1: b_copy_3_3_8 (30)  [1/1] 0.00ns
:17  %b_copy_3_3_8 = alloca i32

ST_1: b_copy_3_3_12 (31)  [1/1] 0.00ns
:18  %b_copy_3_3_12 = alloca i32

ST_1: b_copy_3_3_1 (32)  [1/1] 0.00ns
:19  %b_copy_3_3_1 = alloca i32

ST_1: StgValue_35 (33)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %a_11), !map !7

ST_1: StgValue_36 (34)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %a_10), !map !14

ST_1: StgValue_37 (35)  [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %a_9), !map !20

ST_1: StgValue_38 (36)  [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %a_8), !map !26

ST_1: StgValue_39 (37)  [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %a_7), !map !32

ST_1: StgValue_40 (38)  [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %a_6), !map !38

ST_1: StgValue_41 (39)  [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %a_5), !map !44

ST_1: StgValue_42 (40)  [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %a_4), !map !50

ST_1: StgValue_43 (41)  [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %a_3), !map !56

ST_1: StgValue_44 (42)  [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %a_2), !map !62

ST_1: StgValue_45 (43)  [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %a_1), !map !68

ST_1: StgValue_46 (44)  [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %a_0), !map !74

ST_1: StgValue_47 (45)  [1/1] 0.00ns
:32  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind

ST_1: StgValue_48 (46)  [1/1] 0.00ns
:33  call void (...)* @_ssdm_op_SpecInterface([4 x i32]* %a_0, [4 x i32]* %a_1, [4 x i32]* %a_2, [4 x i32]* %a_3, [4 x i32]* %a_4, [4 x i32]* %a_5, [4 x i32]* %a_6, [4 x i32]* %a_7, [4 x i32]* %a_8, [4 x i32]* %a_9, [4 x i32]* %a_10, [4 x i32]* %a_11, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_49 (47)  [1/1] 0.00ns
:34  call void (...)* @_ssdm_op_SpecMemCore([4 x i32]* %a_0, [4 x i32]* %a_1, [4 x i32]* %a_2, [4 x i32]* %a_3, [4 x i32]* %a_4, [4 x i32]* %a_5, [4 x i32]* %a_6, [4 x i32]* %a_7, [4 x i32]* %a_8, [4 x i32]* %a_9, [4 x i32]* %a_10, [4 x i32]* %a_11, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: a_0_addr (48)  [1/1] 0.00ns  loc: matrixmul.cpp:71
:35  %a_0_addr = getelementptr [4 x i32]* %a_0, i32 0, i32 0

ST_1: a_1_addr (49)  [1/1] 0.00ns  loc: matrixmul.cpp:71
:36  %a_1_addr = getelementptr [4 x i32]* %a_1, i32 0, i32 0

ST_1: a_2_addr (50)  [1/1] 0.00ns  loc: matrixmul.cpp:71
:37  %a_2_addr = getelementptr [4 x i32]* %a_2, i32 0, i32 0

ST_1: a_3_addr (51)  [1/1] 0.00ns  loc: matrixmul.cpp:71
:38  %a_3_addr = getelementptr [4 x i32]* %a_3, i32 0, i32 0

ST_1: a_0_addr_1 (52)  [1/1] 0.00ns  loc: matrixmul.cpp:71
:39  %a_0_addr_1 = getelementptr [4 x i32]* %a_0, i32 0, i32 1

ST_1: a_1_addr_1 (53)  [1/1] 0.00ns  loc: matrixmul.cpp:71
:40  %a_1_addr_1 = getelementptr [4 x i32]* %a_1, i32 0, i32 1

ST_1: a_2_addr_1 (54)  [1/1] 0.00ns  loc: matrixmul.cpp:71
:41  %a_2_addr_1 = getelementptr [4 x i32]* %a_2, i32 0, i32 1

ST_1: a_3_addr_1 (55)  [1/1] 0.00ns  loc: matrixmul.cpp:71
:42  %a_3_addr_1 = getelementptr [4 x i32]* %a_3, i32 0, i32 1

ST_1: a_0_addr_2 (56)  [1/1] 0.00ns  loc: matrixmul.cpp:71
:43  %a_0_addr_2 = getelementptr [4 x i32]* %a_0, i32 0, i32 2

ST_1: a_1_addr_2 (57)  [1/1] 0.00ns  loc: matrixmul.cpp:71
:44  %a_1_addr_2 = getelementptr [4 x i32]* %a_1, i32 0, i32 2

ST_1: a_2_addr_2 (58)  [1/1] 0.00ns  loc: matrixmul.cpp:71
:45  %a_2_addr_2 = getelementptr [4 x i32]* %a_2, i32 0, i32 2

ST_1: a_3_addr_2 (59)  [1/1] 0.00ns  loc: matrixmul.cpp:71
:46  %a_3_addr_2 = getelementptr [4 x i32]* %a_3, i32 0, i32 2

ST_1: a_0_addr_3 (60)  [1/1] 0.00ns  loc: matrixmul.cpp:71
:47  %a_0_addr_3 = getelementptr [4 x i32]* %a_0, i32 0, i32 3

ST_1: a_1_addr_3 (61)  [1/1] 0.00ns  loc: matrixmul.cpp:71
:48  %a_1_addr_3 = getelementptr [4 x i32]* %a_1, i32 0, i32 3

ST_1: a_2_addr_3 (62)  [1/1] 0.00ns  loc: matrixmul.cpp:71
:49  %a_2_addr_3 = getelementptr [4 x i32]* %a_2, i32 0, i32 3

ST_1: a_3_addr_3 (63)  [1/1] 0.00ns  loc: matrixmul.cpp:71
:50  %a_3_addr_3 = getelementptr [4 x i32]* %a_3, i32 0, i32 3

ST_1: StgValue_66 (64)  [1/1] 1.57ns  loc: matrixmul.cpp:63
:51  br label %.preheader7


 <State 2>: 5.70ns
ST_2: indvar_flatten (66)  [1/1] 0.00ns
.preheader7:0  %indvar_flatten = phi i5 [ 0, %0 ], [ %indvar_flatten_next, %.loopexit169 ]

ST_2: i (67)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7:1  %i = phi i3 [ 0, %0 ], [ %sum4_t_mid2_v_v, %.loopexit169 ]

ST_2: j (68)  [1/1] 0.00ns
.preheader7:2  %j = phi i3 [ 0, %0 ], [ %j_1, %.loopexit169 ]

ST_2: exitcond_flatten (69)  [1/1] 2.37ns
.preheader7:3  %exitcond_flatten = icmp eq i5 %indvar_flatten, -16

ST_2: indvar_flatten_next (70)  [1/1] 1.67ns
.preheader7:4  %indvar_flatten_next = add i5 %indvar_flatten, 1

ST_2: StgValue_72 (71)  [1/1] 0.00ns
.preheader7:5  br i1 %exitcond_flatten, label %1, label %.preheader7.preheader

ST_2: exitcond (95)  [1/1] 1.94ns  loc: matrixmul.cpp:64
.preheader7.preheader:22  %exitcond = icmp eq i3 %j, -4

ST_2: j_mid2 (96)  [1/1] 1.37ns  loc: matrixmul.cpp:64
.preheader7.preheader:23  %j_mid2 = select i1 %exitcond, i3 0, i3 %j

ST_2: i_s (97)  [1/1] 0.75ns  loc: matrixmul.cpp:63
.preheader7.preheader:24  %i_s = add i3 1, %i

ST_2: tmp_mid1 (98)  [1/1] 1.94ns  loc: matrixmul.cpp:75
.preheader7.preheader:25  %tmp_mid1 = icmp eq i3 %i_s, 0

ST_2: tmp8 (99)  [1/1] 1.94ns  loc: matrixmul.cpp:75
.preheader7.preheader:26  %tmp8 = icmp eq i3 %i, 0

ST_2: tmp_mid2 (100)  [1/1] 1.37ns  loc: matrixmul.cpp:75
.preheader7.preheader:27  %tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp8

ST_2: sum4_t_mid2_v_v (101)  [1/1] 1.37ns  loc: matrixmul.cpp:64
.preheader7.preheader:28  %sum4_t_mid2_v_v = select i1 %exitcond, i3 %i_s, i3 %i

ST_2: sum4_t_mid2 (102)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:29  %sum4_t_mid2 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %sum4_t_mid2_v_v)

ST_2: sel_tmp2 (103)  [1/1] 1.94ns  loc: matrixmul.cpp:71
.preheader7.preheader:30  %sel_tmp2 = icmp eq i3 %i, 1

ST_2: sel_tmp2_mid2 (104)  [1/1] 1.37ns  loc: matrixmul.cpp:71
.preheader7.preheader:31  %sel_tmp2_mid2 = select i1 %exitcond, i1 %tmp8, i1 %sel_tmp2

ST_2: sel_tmp4_mid1 (105)  [1/1] 1.94ns  loc: matrixmul.cpp:71
.preheader7.preheader:32  %sel_tmp4_mid1 = icmp eq i3 %i_s, 2

ST_2: sel_tmp4 (106)  [1/1] 1.94ns  loc: matrixmul.cpp:71
.preheader7.preheader:33  %sel_tmp4 = icmp eq i3 %i, 2

ST_2: sel_tmp4_mid2 (107)  [1/1] 1.37ns  loc: matrixmul.cpp:71
.preheader7.preheader:34  %sel_tmp4_mid2 = select i1 %exitcond, i1 %sel_tmp4_mid1, i1 %sel_tmp4

ST_2: j_cast (108)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:35  %j_cast = zext i3 %j_mid2 to i32

ST_2: tmp_1 (110)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:37  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str4) nounwind

ST_2: tmp_3 (112)  [1/1] 1.94ns  loc: matrixmul.cpp:69
.preheader7.preheader:39  %tmp_3 = icmp eq i3 %j_mid2, 0

ST_2: a_3_load (113)  [2/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:40  %a_3_load = load i32* %a_3_addr, align 4

ST_2: a_0_load (114)  [2/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:41  %a_0_load = load i32* %a_0_addr, align 4

ST_2: a_1_load (115)  [2/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:42  %a_1_load = load i32* %a_1_addr, align 4

ST_2: a_2_load (116)  [2/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:43  %a_2_load = load i32* %a_2_addr, align 4

ST_2: tmp_2 (139)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node tmp_4)
.preheader7.preheader:66  %tmp_2 = or i3 %j_mid2, %sum4_t_mid2_v_v

ST_2: tmp_4 (140)  [1/1] 1.94ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:67  %tmp_4 = icmp eq i3 %tmp_2, 0

ST_2: a_4_addr (158)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:85  %a_4_addr = getelementptr [4 x i32]* %a_4, i32 0, i32 %j_cast

ST_2: b_copy_0_3_19 (159)  [2/2] 2.39ns  loc: matrixmul.cpp:77
.preheader7.preheader:86  %b_copy_0_3_19 = load i32* %a_4_addr, align 4

ST_2: tmp (160)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:87  %tmp = trunc i3 %j_mid2 to i2

ST_2: StgValue_98 (257)  [1/1] 2.33ns  loc: matrixmul.cpp:85
.preheader7.preheader:184  switch i4 %sum4_t_mid2, label %branch59 [
    i4 -8, label %branch56
    i4 -7, label %branch57
    i4 -6, label %branch58
  ]

ST_2: empty (271)  [1/1] 0.00ns  loc: matrixmul.cpp:86
.loopexit169:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str4, i32 %tmp_1) nounwind

ST_2: j_1 (272)  [1/1] 0.75ns  loc: matrixmul.cpp:64
.loopexit169:1  %j_1 = add i3 %j_mid2, 1

ST_2: StgValue_101 (273)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.loopexit169:2  br label %.preheader7


 <State 3>: 7.87ns
ST_3: a_row_0_5_load (73)  [1/1] 0.00ns
.preheader7.preheader:0  %a_row_0_5_load = load i32* %a_row_0_5

ST_3: b_copy_0_3_11_load (77)  [1/1] 0.00ns
.preheader7.preheader:4  %b_copy_0_3_11_load = load i32* %b_copy_0_3_11

ST_3: b_copy_0_3_8_load (78)  [1/1] 0.00ns
.preheader7.preheader:5  %b_copy_0_3_8_load = load i32* %b_copy_0_3_8

ST_3: b_copy_0_3_12_load (79)  [1/1] 0.00ns
.preheader7.preheader:6  %b_copy_0_3_12_load = load i32* %b_copy_0_3_12

ST_3: b_copy_0_3_1_load (80)  [1/1] 0.00ns
.preheader7.preheader:7  %b_copy_0_3_1_load = load i32* %b_copy_0_3_1

ST_3: a_3_load (113)  [1/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:40  %a_3_load = load i32* %a_3_addr, align 4

ST_3: a_0_load (114)  [1/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:41  %a_0_load = load i32* %a_0_addr, align 4

ST_3: a_1_load (115)  [1/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:42  %a_1_load = load i32* %a_1_addr, align 4

ST_3: a_2_load (116)  [1/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:43  %a_2_load = load i32* %a_2_addr, align 4

ST_3: sel_tmp1 (117)  [1/1] 0.00ns  loc: matrixmul.cpp:71 (grouped into LUT with out node sel_tmp3)
.preheader7.preheader:44  %sel_tmp1 = select i1 %tmp_mid2, i32 %a_0_load, i32 %a_3_load

ST_3: sel_tmp3 (118)  [1/1] 1.37ns  loc: matrixmul.cpp:71 (out node of the LUT)
.preheader7.preheader:45  %sel_tmp3 = select i1 %sel_tmp2_mid2, i32 %a_1_load, i32 %sel_tmp1

ST_3: a_row_0 (119)  [1/1] 1.37ns  loc: matrixmul.cpp:71 (out node of the LUT)
.preheader7.preheader:46  %a_row_0 = select i1 %sel_tmp4_mid2, i32 %a_2_load, i32 %sel_tmp3

ST_3: a_3_load_1 (120)  [2/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:47  %a_3_load_1 = load i32* %a_3_addr_1, align 4

ST_3: a_0_load_1 (121)  [2/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:48  %a_0_load_1 = load i32* %a_0_addr_1, align 4

ST_3: a_1_load_1 (122)  [2/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:49  %a_1_load_1 = load i32* %a_1_addr_1, align 4

ST_3: a_2_load_1 (123)  [2/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:50  %a_2_load_1 = load i32* %a_2_addr_1, align 4

ST_3: sel_tmp10 (142)  [1/1] 1.37ns  loc: matrixmul.cpp:69
.preheader7.preheader:69  %sel_tmp10 = and i1 %tmp_3, %sel_tmp2_mid2

ST_3: sel_tmp12 (144)  [1/1] 1.37ns  loc: matrixmul.cpp:69
.preheader7.preheader:71  %sel_tmp12 = and i1 %tmp_3, %sel_tmp4_mid2

ST_3: a_row_0_1 (154)  [1/1] 0.00ns  loc: matrixmul.cpp:69 (grouped into LUT with out node a_row_0_2)
.preheader7.preheader:81  %a_row_0_1 = select i1 %tmp_3, i32 %a_row_0, i32 %a_row_0_5_load

ST_3: a_row_0_2 (155)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:82  %a_row_0_2 = select i1 %tmp_4, i32 %a_row_0, i32 %a_row_0_1

ST_3: a_row_0_3 (156)  [1/1] 0.00ns  loc: matrixmul.cpp:69 (grouped into LUT with out node a_row_0_4)
.preheader7.preheader:83  %a_row_0_3 = select i1 %sel_tmp10, i32 %a_row_0, i32 %a_row_0_2

ST_3: a_row_0_4 (157)  [1/1] 1.37ns  loc: matrixmul.cpp:69 (out node of the LUT)
.preheader7.preheader:84  %a_row_0_4 = select i1 %sel_tmp12, i32 %a_row_0, i32 %a_row_0_3

ST_3: b_copy_0_3_19 (159)  [1/2] 2.39ns  loc: matrixmul.cpp:77
.preheader7.preheader:86  %b_copy_0_3_19 = load i32* %a_4_addr, align 4

ST_3: sel_tmp13 (161)  [1/1] 1.54ns  loc: matrixmul.cpp:64
.preheader7.preheader:88  %sel_tmp13 = icmp eq i2 %tmp, -2

ST_3: b_copy_0_3 (162)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_0_3_4)
.preheader7.preheader:89  %b_copy_0_3 = select i1 %sel_tmp13, i32 %b_copy_0_3_1_load, i32 %b_copy_0_3_19

ST_3: sel_tmp14 (163)  [1/1] 1.54ns  loc: matrixmul.cpp:64
.preheader7.preheader:90  %sel_tmp14 = icmp eq i2 %tmp, 1

ST_3: b_copy_0_3_4 (164)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:91  %b_copy_0_3_4 = select i1 %sel_tmp14, i32 %b_copy_0_3_1_load, i32 %b_copy_0_3

ST_3: sel_tmp15 (165)  [1/1] 1.54ns  loc: matrixmul.cpp:64
.preheader7.preheader:92  %sel_tmp15 = icmp eq i2 %tmp, 0

ST_3: b_copy_0_3_2 (166)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_0_3_3)
.preheader7.preheader:93  %b_copy_0_3_2 = select i1 %sel_tmp15, i32 %b_copy_0_3_1_load, i32 %b_copy_0_3_4

ST_3: b_copy_0_3_5 (167)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_0_3_6)
.preheader7.preheader:94  %b_copy_0_3_5 = select i1 %sel_tmp13, i32 %b_copy_0_3_19, i32 %b_copy_0_3_12_load

ST_3: b_copy_0_3_6 (168)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:95  %b_copy_0_3_6 = select i1 %sel_tmp14, i32 %b_copy_0_3_12_load, i32 %b_copy_0_3_5

ST_3: b_copy_0_3_7 (169)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_0_3_16)
.preheader7.preheader:96  %b_copy_0_3_7 = select i1 %sel_tmp15, i32 %b_copy_0_3_12_load, i32 %b_copy_0_3_6

ST_3: b_copy_0_3_9 (170)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_0_3_14)
.preheader7.preheader:97  %b_copy_0_3_9 = select i1 %sel_tmp14, i32 %b_copy_0_3_19, i32 %b_copy_0_3_8_load

ST_3: b_copy_0_3_14 (171)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:98  %b_copy_0_3_14 = select i1 %sel_tmp15, i32 %b_copy_0_3_8_load, i32 %b_copy_0_3_9

ST_3: b_copy_0_3_15 (172)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_0_3_18)
.preheader7.preheader:99  %b_copy_0_3_15 = select i1 %sel_tmp15, i32 %b_copy_0_3_19, i32 %b_copy_0_3_11_load

ST_3: a_5_addr (173)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:100  %a_5_addr = getelementptr [4 x i32]* %a_5, i32 0, i32 %j_cast

ST_3: b_copy_1_3_19 (174)  [2/2] 2.39ns  loc: matrixmul.cpp:77
.preheader7.preheader:101  %b_copy_1_3_19 = load i32* %a_5_addr, align 4

ST_3: b_copy_0_3_3 (218)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:145  %b_copy_0_3_3 = select i1 %tmp_mid2, i32 %b_copy_0_3_2, i32 %b_copy_0_3_1_load

ST_3: b_copy_0_3_16 (219)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:146  %b_copy_0_3_16 = select i1 %tmp_mid2, i32 %b_copy_0_3_7, i32 %b_copy_0_3_12_load

ST_3: b_copy_0_3_17 (220)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:147  %b_copy_0_3_17 = select i1 %tmp_mid2, i32 %b_copy_0_3_14, i32 %b_copy_0_3_8_load

ST_3: b_copy_0_3_18 (221)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:148  %b_copy_0_3_18 = select i1 %tmp_mid2, i32 %b_copy_0_3_15, i32 %b_copy_0_3_11_load

ST_3: tmp_5 (222)  [1/1] 1.57ns  loc: matrixmul.cpp:75
.preheader7.preheader:149  %tmp_5 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %b_copy_0_3_18, i32 %b_copy_0_3_17, i32 %b_copy_0_3_16, i32 %b_copy_0_3_3, i2 %tmp)

ST_3: StgValue_144 (249)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:176  store i32 %b_copy_0_3_3, i32* %b_copy_0_3_1

ST_3: StgValue_145 (250)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:177  store i32 %b_copy_0_3_16, i32* %b_copy_0_3_12

ST_3: StgValue_146 (251)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:178  store i32 %b_copy_0_3_17, i32* %b_copy_0_3_8

ST_3: StgValue_147 (252)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:179  store i32 %b_copy_0_3_18, i32* %b_copy_0_3_11

ST_3: StgValue_148 (256)  [1/1] 0.00ns  loc: matrixmul.cpp:69
.preheader7.preheader:183  store i32 %a_row_0_4, i32* %a_row_0_5


 <State 4>: 7.87ns
ST_4: a_row_1_5_load (74)  [1/1] 0.00ns
.preheader7.preheader:1  %a_row_1_5_load = load i32* %a_row_1_5

ST_4: b_copy_1_3_11_load (81)  [1/1] 0.00ns
.preheader7.preheader:8  %b_copy_1_3_11_load = load i32* %b_copy_1_3_11

ST_4: b_copy_1_3_8_load (82)  [1/1] 0.00ns
.preheader7.preheader:9  %b_copy_1_3_8_load = load i32* %b_copy_1_3_8

ST_4: b_copy_1_3_12_load (83)  [1/1] 0.00ns
.preheader7.preheader:10  %b_copy_1_3_12_load = load i32* %b_copy_1_3_12

ST_4: b_copy_1_3_1_load (84)  [1/1] 0.00ns
.preheader7.preheader:11  %b_copy_1_3_1_load = load i32* %b_copy_1_3_1

ST_4: a_3_load_1 (120)  [1/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:47  %a_3_load_1 = load i32* %a_3_addr_1, align 4

ST_4: a_0_load_1 (121)  [1/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:48  %a_0_load_1 = load i32* %a_0_addr_1, align 4

ST_4: a_1_load_1 (122)  [1/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:49  %a_1_load_1 = load i32* %a_1_addr_1, align 4

ST_4: a_2_load_1 (123)  [1/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:50  %a_2_load_1 = load i32* %a_2_addr_1, align 4

ST_4: sel_tmp5 (124)  [1/1] 0.00ns  loc: matrixmul.cpp:71 (grouped into LUT with out node sel_tmp6)
.preheader7.preheader:51  %sel_tmp5 = select i1 %tmp_mid2, i32 %a_0_load_1, i32 %a_3_load_1

ST_4: sel_tmp6 (125)  [1/1] 1.37ns  loc: matrixmul.cpp:71 (out node of the LUT)
.preheader7.preheader:52  %sel_tmp6 = select i1 %sel_tmp2_mid2, i32 %a_1_load_1, i32 %sel_tmp5

ST_4: a_row_1 (126)  [1/1] 1.37ns  loc: matrixmul.cpp:71 (out node of the LUT)
.preheader7.preheader:53  %a_row_1 = select i1 %sel_tmp4_mid2, i32 %a_2_load_1, i32 %sel_tmp6

ST_4: a_3_load_2 (127)  [2/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:54  %a_3_load_2 = load i32* %a_3_addr_2, align 4

ST_4: a_0_load_2 (128)  [2/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:55  %a_0_load_2 = load i32* %a_0_addr_2, align 4

ST_4: a_1_load_2 (129)  [2/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:56  %a_1_load_2 = load i32* %a_1_addr_2, align 4

ST_4: a_2_load_2 (130)  [2/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:57  %a_2_load_2 = load i32* %a_2_addr_2, align 4

ST_4: a_row_1_1 (150)  [1/1] 0.00ns  loc: matrixmul.cpp:69 (grouped into LUT with out node a_row_1_2)
.preheader7.preheader:77  %a_row_1_1 = select i1 %tmp_3, i32 %a_row_1, i32 %a_row_1_5_load

ST_4: a_row_1_2 (151)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:78  %a_row_1_2 = select i1 %tmp_4, i32 %a_row_1, i32 %a_row_1_1

ST_4: a_row_1_3 (152)  [1/1] 0.00ns  loc: matrixmul.cpp:69 (grouped into LUT with out node a_row_1_4)
.preheader7.preheader:79  %a_row_1_3 = select i1 %sel_tmp10, i32 %a_row_1, i32 %a_row_1_2

ST_4: a_row_1_4 (153)  [1/1] 1.37ns  loc: matrixmul.cpp:69 (out node of the LUT)
.preheader7.preheader:80  %a_row_1_4 = select i1 %sel_tmp12, i32 %a_row_1, i32 %a_row_1_3

ST_4: b_copy_1_3_19 (174)  [1/2] 2.39ns  loc: matrixmul.cpp:77
.preheader7.preheader:101  %b_copy_1_3_19 = load i32* %a_5_addr, align 4

ST_4: b_copy_1_3 (175)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_1_3_4)
.preheader7.preheader:102  %b_copy_1_3 = select i1 %sel_tmp13, i32 %b_copy_1_3_1_load, i32 %b_copy_1_3_19

ST_4: b_copy_1_3_4 (176)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:103  %b_copy_1_3_4 = select i1 %sel_tmp14, i32 %b_copy_1_3_1_load, i32 %b_copy_1_3

ST_4: b_copy_1_3_2 (177)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_1_3_3)
.preheader7.preheader:104  %b_copy_1_3_2 = select i1 %sel_tmp15, i32 %b_copy_1_3_1_load, i32 %b_copy_1_3_4

ST_4: b_copy_1_3_5 (178)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_1_3_6)
.preheader7.preheader:105  %b_copy_1_3_5 = select i1 %sel_tmp13, i32 %b_copy_1_3_19, i32 %b_copy_1_3_12_load

ST_4: b_copy_1_3_6 (179)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:106  %b_copy_1_3_6 = select i1 %sel_tmp14, i32 %b_copy_1_3_12_load, i32 %b_copy_1_3_5

ST_4: b_copy_1_3_7 (180)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_1_3_16)
.preheader7.preheader:107  %b_copy_1_3_7 = select i1 %sel_tmp15, i32 %b_copy_1_3_12_load, i32 %b_copy_1_3_6

ST_4: b_copy_1_3_9 (181)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_1_3_14)
.preheader7.preheader:108  %b_copy_1_3_9 = select i1 %sel_tmp14, i32 %b_copy_1_3_19, i32 %b_copy_1_3_8_load

ST_4: b_copy_1_3_14 (182)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:109  %b_copy_1_3_14 = select i1 %sel_tmp15, i32 %b_copy_1_3_8_load, i32 %b_copy_1_3_9

ST_4: b_copy_1_3_15 (183)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_1_3_18)
.preheader7.preheader:110  %b_copy_1_3_15 = select i1 %sel_tmp15, i32 %b_copy_1_3_19, i32 %b_copy_1_3_11_load

ST_4: a_6_addr (184)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:111  %a_6_addr = getelementptr [4 x i32]* %a_6, i32 0, i32 %j_cast

ST_4: b_copy_2_3_19 (185)  [2/2] 2.39ns  loc: matrixmul.cpp:77
.preheader7.preheader:112  %b_copy_2_3_19 = load i32* %a_6_addr, align 4

ST_4: b_copy_1_3_3 (214)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:141  %b_copy_1_3_3 = select i1 %tmp_mid2, i32 %b_copy_1_3_2, i32 %b_copy_1_3_1_load

ST_4: b_copy_1_3_16 (215)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:142  %b_copy_1_3_16 = select i1 %tmp_mid2, i32 %b_copy_1_3_7, i32 %b_copy_1_3_12_load

ST_4: b_copy_1_3_17 (216)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:143  %b_copy_1_3_17 = select i1 %tmp_mid2, i32 %b_copy_1_3_14, i32 %b_copy_1_3_8_load

ST_4: b_copy_1_3_18 (217)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:144  %b_copy_1_3_18 = select i1 %tmp_mid2, i32 %b_copy_1_3_15, i32 %b_copy_1_3_11_load

ST_4: tmp_9 (223)  [6/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:150  %tmp_9 = mul nsw i32 %a_row_0_4, %tmp_5

ST_4: tmp_6 (224)  [1/1] 1.57ns  loc: matrixmul.cpp:75
.preheader7.preheader:151  %tmp_6 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %b_copy_1_3_18, i32 %b_copy_1_3_17, i32 %b_copy_1_3_16, i32 %b_copy_1_3_3, i2 %tmp)

ST_4: StgValue_187 (245)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:172  store i32 %b_copy_1_3_3, i32* %b_copy_1_3_1

ST_4: StgValue_188 (246)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:173  store i32 %b_copy_1_3_16, i32* %b_copy_1_3_12

ST_4: StgValue_189 (247)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:174  store i32 %b_copy_1_3_17, i32* %b_copy_1_3_8

ST_4: StgValue_190 (248)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:175  store i32 %b_copy_1_3_18, i32* %b_copy_1_3_11

ST_4: StgValue_191 (255)  [1/1] 0.00ns  loc: matrixmul.cpp:69
.preheader7.preheader:182  store i32 %a_row_1_4, i32* %a_row_1_5


 <State 5>: 7.87ns
ST_5: a_row_2_5_load (75)  [1/1] 0.00ns
.preheader7.preheader:2  %a_row_2_5_load = load i32* %a_row_2_5

ST_5: b_copy_2_3_11_load (85)  [1/1] 0.00ns
.preheader7.preheader:12  %b_copy_2_3_11_load = load i32* %b_copy_2_3_11

ST_5: b_copy_2_3_8_load (86)  [1/1] 0.00ns
.preheader7.preheader:13  %b_copy_2_3_8_load = load i32* %b_copy_2_3_8

ST_5: b_copy_2_3_12_load (87)  [1/1] 0.00ns
.preheader7.preheader:14  %b_copy_2_3_12_load = load i32* %b_copy_2_3_12

ST_5: b_copy_2_3_1_load (88)  [1/1] 0.00ns
.preheader7.preheader:15  %b_copy_2_3_1_load = load i32* %b_copy_2_3_1

ST_5: a_3_load_2 (127)  [1/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:54  %a_3_load_2 = load i32* %a_3_addr_2, align 4

ST_5: a_0_load_2 (128)  [1/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:55  %a_0_load_2 = load i32* %a_0_addr_2, align 4

ST_5: a_1_load_2 (129)  [1/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:56  %a_1_load_2 = load i32* %a_1_addr_2, align 4

ST_5: a_2_load_2 (130)  [1/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:57  %a_2_load_2 = load i32* %a_2_addr_2, align 4

ST_5: sel_tmp7 (131)  [1/1] 0.00ns  loc: matrixmul.cpp:71 (grouped into LUT with out node sel_tmp8)
.preheader7.preheader:58  %sel_tmp7 = select i1 %tmp_mid2, i32 %a_0_load_2, i32 %a_3_load_2

ST_5: sel_tmp8 (132)  [1/1] 1.37ns  loc: matrixmul.cpp:71 (out node of the LUT)
.preheader7.preheader:59  %sel_tmp8 = select i1 %sel_tmp2_mid2, i32 %a_1_load_2, i32 %sel_tmp7

ST_5: a_row_2 (133)  [1/1] 1.37ns  loc: matrixmul.cpp:71 (out node of the LUT)
.preheader7.preheader:60  %a_row_2 = select i1 %sel_tmp4_mid2, i32 %a_2_load_2, i32 %sel_tmp8

ST_5: a_3_load_3 (134)  [2/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:61  %a_3_load_3 = load i32* %a_3_addr_3, align 4

ST_5: a_0_load_3 (135)  [2/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:62  %a_0_load_3 = load i32* %a_0_addr_3, align 4

ST_5: a_1_load_3 (136)  [2/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:63  %a_1_load_3 = load i32* %a_1_addr_3, align 4

ST_5: a_2_load_3 (137)  [2/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:64  %a_2_load_3 = load i32* %a_2_addr_3, align 4

ST_5: a_row_2_1 (146)  [1/1] 0.00ns  loc: matrixmul.cpp:69 (grouped into LUT with out node a_row_2_2)
.preheader7.preheader:73  %a_row_2_1 = select i1 %tmp_3, i32 %a_row_2, i32 %a_row_2_5_load

ST_5: a_row_2_2 (147)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:74  %a_row_2_2 = select i1 %tmp_4, i32 %a_row_2, i32 %a_row_2_1

ST_5: a_row_2_3 (148)  [1/1] 0.00ns  loc: matrixmul.cpp:69 (grouped into LUT with out node a_row_2_4)
.preheader7.preheader:75  %a_row_2_3 = select i1 %sel_tmp10, i32 %a_row_2, i32 %a_row_2_2

ST_5: a_row_2_4 (149)  [1/1] 1.37ns  loc: matrixmul.cpp:69 (out node of the LUT)
.preheader7.preheader:76  %a_row_2_4 = select i1 %sel_tmp12, i32 %a_row_2, i32 %a_row_2_3

ST_5: b_copy_2_3_19 (185)  [1/2] 2.39ns  loc: matrixmul.cpp:77
.preheader7.preheader:112  %b_copy_2_3_19 = load i32* %a_6_addr, align 4

ST_5: b_copy_2_3 (186)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_2_3_4)
.preheader7.preheader:113  %b_copy_2_3 = select i1 %sel_tmp13, i32 %b_copy_2_3_1_load, i32 %b_copy_2_3_19

ST_5: b_copy_2_3_4 (187)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:114  %b_copy_2_3_4 = select i1 %sel_tmp14, i32 %b_copy_2_3_1_load, i32 %b_copy_2_3

ST_5: b_copy_2_3_2 (188)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_2_3_3)
.preheader7.preheader:115  %b_copy_2_3_2 = select i1 %sel_tmp15, i32 %b_copy_2_3_1_load, i32 %b_copy_2_3_4

ST_5: b_copy_2_3_5 (189)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_2_3_6)
.preheader7.preheader:116  %b_copy_2_3_5 = select i1 %sel_tmp13, i32 %b_copy_2_3_19, i32 %b_copy_2_3_12_load

ST_5: b_copy_2_3_6 (190)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:117  %b_copy_2_3_6 = select i1 %sel_tmp14, i32 %b_copy_2_3_12_load, i32 %b_copy_2_3_5

ST_5: b_copy_2_3_7 (191)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_2_3_16)
.preheader7.preheader:118  %b_copy_2_3_7 = select i1 %sel_tmp15, i32 %b_copy_2_3_12_load, i32 %b_copy_2_3_6

ST_5: b_copy_2_3_9 (192)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_2_3_14)
.preheader7.preheader:119  %b_copy_2_3_9 = select i1 %sel_tmp14, i32 %b_copy_2_3_19, i32 %b_copy_2_3_8_load

ST_5: b_copy_2_3_14 (193)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:120  %b_copy_2_3_14 = select i1 %sel_tmp15, i32 %b_copy_2_3_8_load, i32 %b_copy_2_3_9

ST_5: b_copy_2_3_15 (194)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_2_3_18)
.preheader7.preheader:121  %b_copy_2_3_15 = select i1 %sel_tmp15, i32 %b_copy_2_3_19, i32 %b_copy_2_3_11_load

ST_5: a_7_addr (195)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:122  %a_7_addr = getelementptr [4 x i32]* %a_7, i32 0, i32 %j_cast

ST_5: b_copy_3_3_19 (196)  [2/2] 2.39ns  loc: matrixmul.cpp:77
.preheader7.preheader:123  %b_copy_3_3_19 = load i32* %a_7_addr, align 4

ST_5: b_copy_2_3_3 (210)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:137  %b_copy_2_3_3 = select i1 %tmp_mid2, i32 %b_copy_2_3_2, i32 %b_copy_2_3_1_load

ST_5: b_copy_2_3_16 (211)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:138  %b_copy_2_3_16 = select i1 %tmp_mid2, i32 %b_copy_2_3_7, i32 %b_copy_2_3_12_load

ST_5: b_copy_2_3_17 (212)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:139  %b_copy_2_3_17 = select i1 %tmp_mid2, i32 %b_copy_2_3_14, i32 %b_copy_2_3_8_load

ST_5: b_copy_2_3_18 (213)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:140  %b_copy_2_3_18 = select i1 %tmp_mid2, i32 %b_copy_2_3_15, i32 %b_copy_2_3_11_load

ST_5: tmp_9 (223)  [5/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:150  %tmp_9 = mul nsw i32 %a_row_0_4, %tmp_5

ST_5: tmp_9_1 (225)  [6/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:152  %tmp_9_1 = mul nsw i32 %a_row_1_4, %tmp_6

ST_5: tmp_7 (226)  [1/1] 1.57ns  loc: matrixmul.cpp:75
.preheader7.preheader:153  %tmp_7 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %b_copy_2_3_18, i32 %b_copy_2_3_17, i32 %b_copy_2_3_16, i32 %b_copy_2_3_3, i2 %tmp)

ST_5: a_8_addr (233)  [1/1] 0.00ns  loc: matrixmul.cpp:85
.preheader7.preheader:160  %a_8_addr = getelementptr [4 x i32]* %a_8, i32 0, i32 %j_cast

ST_5: a_9_addr (234)  [1/1] 0.00ns  loc: matrixmul.cpp:85
.preheader7.preheader:161  %a_9_addr = getelementptr [4 x i32]* %a_9, i32 0, i32 %j_cast

ST_5: a_10_addr (235)  [1/1] 0.00ns  loc: matrixmul.cpp:85
.preheader7.preheader:162  %a_10_addr = getelementptr [4 x i32]* %a_10, i32 0, i32 %j_cast

ST_5: a_11_addr (236)  [1/1] 0.00ns  loc: matrixmul.cpp:85
.preheader7.preheader:163  %a_11_addr = getelementptr [4 x i32]* %a_11, i32 0, i32 %j_cast

ST_5: StgValue_235 (241)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:168  store i32 %b_copy_2_3_3, i32* %b_copy_2_3_1

ST_5: StgValue_236 (242)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:169  store i32 %b_copy_2_3_16, i32* %b_copy_2_3_12

ST_5: StgValue_237 (243)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:170  store i32 %b_copy_2_3_17, i32* %b_copy_2_3_8

ST_5: StgValue_238 (244)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:171  store i32 %b_copy_2_3_18, i32* %b_copy_2_3_11

ST_5: StgValue_239 (254)  [1/1] 0.00ns  loc: matrixmul.cpp:69
.preheader7.preheader:181  store i32 %a_row_2_4, i32* %a_row_2_5


 <State 6>: 6.70ns
ST_6: a_row_3_1_load (76)  [1/1] 0.00ns
.preheader7.preheader:3  %a_row_3_1_load = load i32* %a_row_3_1

ST_6: b_copy_3_3_11_load (89)  [1/1] 0.00ns
.preheader7.preheader:16  %b_copy_3_3_11_load = load i32* %b_copy_3_3_11

ST_6: b_copy_3_3_8_load (90)  [1/1] 0.00ns
.preheader7.preheader:17  %b_copy_3_3_8_load = load i32* %b_copy_3_3_8

ST_6: b_copy_3_3_12_load (91)  [1/1] 0.00ns
.preheader7.preheader:18  %b_copy_3_3_12_load = load i32* %b_copy_3_3_12

ST_6: b_copy_3_3_1_load (92)  [1/1] 0.00ns
.preheader7.preheader:19  %b_copy_3_3_1_load = load i32* %b_copy_3_3_1

ST_6: a_3_load_3 (134)  [1/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:61  %a_3_load_3 = load i32* %a_3_addr_3, align 4

ST_6: a_0_load_3 (135)  [1/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:62  %a_0_load_3 = load i32* %a_0_addr_3, align 4

ST_6: a_1_load_3 (136)  [1/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:63  %a_1_load_3 = load i32* %a_1_addr_3, align 4

ST_6: a_2_load_3 (137)  [1/2] 2.39ns  loc: matrixmul.cpp:71
.preheader7.preheader:64  %a_2_load_3 = load i32* %a_2_addr_3, align 4

ST_6: sel_tmp9 (138)  [1/1] 0.00ns  loc: matrixmul.cpp:69 (grouped into LUT with out node sel_tmp)
.preheader7.preheader:65  %sel_tmp9 = select i1 %tmp_3, i32 %a_3_load_3, i32 %a_row_3_1_load

ST_6: sel_tmp (141)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:68  %sel_tmp = select i1 %tmp_4, i32 %a_0_load_3, i32 %sel_tmp9

ST_6: sel_tmp11 (143)  [1/1] 0.00ns  loc: matrixmul.cpp:69 (grouped into LUT with out node a_row_3_2)
.preheader7.preheader:70  %sel_tmp11 = select i1 %sel_tmp10, i32 %a_1_load_3, i32 %sel_tmp

ST_6: a_row_3_2 (145)  [1/1] 1.37ns  loc: matrixmul.cpp:69 (out node of the LUT)
.preheader7.preheader:72  %a_row_3_2 = select i1 %sel_tmp12, i32 %a_2_load_3, i32 %sel_tmp11

ST_6: b_copy_3_3_19 (196)  [1/2] 2.39ns  loc: matrixmul.cpp:77
.preheader7.preheader:123  %b_copy_3_3_19 = load i32* %a_7_addr, align 4

ST_6: b_copy_3_3 (197)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_3_3_4)
.preheader7.preheader:124  %b_copy_3_3 = select i1 %sel_tmp13, i32 %b_copy_3_3_1_load, i32 %b_copy_3_3_19

ST_6: b_copy_3_3_4 (198)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:125  %b_copy_3_3_4 = select i1 %sel_tmp14, i32 %b_copy_3_3_1_load, i32 %b_copy_3_3

ST_6: b_copy_3_3_2 (199)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_3_3_3)
.preheader7.preheader:126  %b_copy_3_3_2 = select i1 %sel_tmp15, i32 %b_copy_3_3_1_load, i32 %b_copy_3_3_4

ST_6: b_copy_3_3_5 (200)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_3_3_6)
.preheader7.preheader:127  %b_copy_3_3_5 = select i1 %sel_tmp13, i32 %b_copy_3_3_19, i32 %b_copy_3_3_12_load

ST_6: b_copy_3_3_6 (201)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:128  %b_copy_3_3_6 = select i1 %sel_tmp14, i32 %b_copy_3_3_12_load, i32 %b_copy_3_3_5

ST_6: b_copy_3_3_7 (202)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_3_3_16)
.preheader7.preheader:129  %b_copy_3_3_7 = select i1 %sel_tmp15, i32 %b_copy_3_3_12_load, i32 %b_copy_3_3_6

ST_6: b_copy_3_3_9 (203)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_3_3_14)
.preheader7.preheader:130  %b_copy_3_3_9 = select i1 %sel_tmp14, i32 %b_copy_3_3_19, i32 %b_copy_3_3_8_load

ST_6: b_copy_3_3_14 (204)  [1/1] 1.37ns  loc: matrixmul.cpp:64 (out node of the LUT)
.preheader7.preheader:131  %b_copy_3_3_14 = select i1 %sel_tmp15, i32 %b_copy_3_3_8_load, i32 %b_copy_3_3_9

ST_6: b_copy_3_3_15 (205)  [1/1] 0.00ns  loc: matrixmul.cpp:64 (grouped into LUT with out node b_copy_3_3_18)
.preheader7.preheader:132  %b_copy_3_3_15 = select i1 %sel_tmp15, i32 %b_copy_3_3_19, i32 %b_copy_3_3_11_load

ST_6: b_copy_3_3_3 (206)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:133  %b_copy_3_3_3 = select i1 %tmp_mid2, i32 %b_copy_3_3_2, i32 %b_copy_3_3_1_load

ST_6: b_copy_3_3_16 (207)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:134  %b_copy_3_3_16 = select i1 %tmp_mid2, i32 %b_copy_3_3_7, i32 %b_copy_3_3_12_load

ST_6: b_copy_3_3_17 (208)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:135  %b_copy_3_3_17 = select i1 %tmp_mid2, i32 %b_copy_3_3_14, i32 %b_copy_3_3_8_load

ST_6: b_copy_3_3_18 (209)  [1/1] 1.37ns  loc: matrixmul.cpp:75 (out node of the LUT)
.preheader7.preheader:136  %b_copy_3_3_18 = select i1 %tmp_mid2, i32 %b_copy_3_3_15, i32 %b_copy_3_3_11_load

ST_6: tmp_9 (223)  [4/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:150  %tmp_9 = mul nsw i32 %a_row_0_4, %tmp_5

ST_6: tmp_9_1 (225)  [5/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:152  %tmp_9_1 = mul nsw i32 %a_row_1_4, %tmp_6

ST_6: tmp_9_2 (227)  [6/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:154  %tmp_9_2 = mul nsw i32 %a_row_2_4, %tmp_7

ST_6: tmp_8 (228)  [1/1] 1.57ns  loc: matrixmul.cpp:75
.preheader7.preheader:155  %tmp_8 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %b_copy_3_3_18, i32 %b_copy_3_3_17, i32 %b_copy_3_3_16, i32 %b_copy_3_3_3, i2 %tmp)

ST_6: StgValue_271 (237)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:164  store i32 %b_copy_3_3_3, i32* %b_copy_3_3_1

ST_6: StgValue_272 (238)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:165  store i32 %b_copy_3_3_16, i32* %b_copy_3_3_12

ST_6: StgValue_273 (239)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:166  store i32 %b_copy_3_3_17, i32* %b_copy_3_3_8

ST_6: StgValue_274 (240)  [1/1] 0.00ns  loc: matrixmul.cpp:75
.preheader7.preheader:167  store i32 %b_copy_3_3_18, i32* %b_copy_3_3_11

ST_6: StgValue_275 (253)  [1/1] 0.00ns  loc: matrixmul.cpp:69
.preheader7.preheader:180  store i32 %a_row_3_2, i32* %a_row_3_1


 <State 7>: 6.68ns
ST_7: tmp_9 (223)  [3/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:150  %tmp_9 = mul nsw i32 %a_row_0_4, %tmp_5

ST_7: tmp_9_1 (225)  [4/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:152  %tmp_9_1 = mul nsw i32 %a_row_1_4, %tmp_6

ST_7: tmp_9_2 (227)  [5/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:154  %tmp_9_2 = mul nsw i32 %a_row_2_4, %tmp_7

ST_7: tmp_9_3 (229)  [6/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:156  %tmp_9_3 = mul nsw i32 %a_row_3_2, %tmp_8


 <State 8>: 6.68ns
ST_8: tmp_9 (223)  [2/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:150  %tmp_9 = mul nsw i32 %a_row_0_4, %tmp_5

ST_8: tmp_9_1 (225)  [3/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:152  %tmp_9_1 = mul nsw i32 %a_row_1_4, %tmp_6

ST_8: tmp_9_2 (227)  [4/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:154  %tmp_9_2 = mul nsw i32 %a_row_2_4, %tmp_7

ST_8: tmp_9_3 (229)  [5/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:156  %tmp_9_3 = mul nsw i32 %a_row_3_2, %tmp_8


 <State 9>: 6.68ns
ST_9: tmp_9 (223)  [1/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:150  %tmp_9 = mul nsw i32 %a_row_0_4, %tmp_5

ST_9: tmp_9_1 (225)  [2/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:152  %tmp_9_1 = mul nsw i32 %a_row_1_4, %tmp_6

ST_9: tmp_9_2 (227)  [3/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:154  %tmp_9_2 = mul nsw i32 %a_row_2_4, %tmp_7

ST_9: tmp_9_3 (229)  [4/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:156  %tmp_9_3 = mul nsw i32 %a_row_3_2, %tmp_8


 <State 10>: 6.68ns
ST_10: tmp_9_1 (225)  [1/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:152  %tmp_9_1 = mul nsw i32 %a_row_1_4, %tmp_6

ST_10: tmp_9_2 (227)  [2/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:154  %tmp_9_2 = mul nsw i32 %a_row_2_4, %tmp_7

ST_10: tmp_9_3 (229)  [3/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:156  %tmp_9_3 = mul nsw i32 %a_row_3_2, %tmp_8


 <State 11>: 6.68ns
ST_11: tmp_9_2 (227)  [1/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:154  %tmp_9_2 = mul nsw i32 %a_row_2_4, %tmp_7

ST_11: tmp_9_3 (229)  [2/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:156  %tmp_9_3 = mul nsw i32 %a_row_3_2, %tmp_8


 <State 12>: 6.68ns
ST_12: tmp_9_3 (229)  [1/6] 6.68ns  loc: matrixmul.cpp:82
.preheader7.preheader:156  %tmp_9_3 = mul nsw i32 %a_row_3_2, %tmp_8

ST_12: tmp9 (230)  [1/1] 2.39ns  loc: matrixmul.cpp:82
.preheader7.preheader:157  %tmp9 = add i32 %tmp_9_2, %tmp_9


 <State 13>: 6.23ns
ST_13: StgValue_295 (93)  [1/1] 0.00ns
.preheader7.preheader:20  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L_col_str)

ST_13: empty_3 (94)  [1/1] 0.00ns
.preheader7.preheader:21  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_13: StgValue_297 (109)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:36  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind

ST_13: StgValue_298 (111)  [1/1] 0.00ns  loc: matrixmul.cpp:65
.preheader7.preheader:38  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_13: tmp1 (231)  [1/1] 1.92ns  loc: matrixmul.cpp:82
.preheader7.preheader:158  %tmp1 = add i32 %tmp_9_3, %tmp_9_1

ST_13: tmp_2_3 (232)  [1/1] 1.92ns  loc: matrixmul.cpp:82
.preheader7.preheader:159  %tmp_2_3 = add nsw i32 %tmp9, %tmp1

ST_13: StgValue_301 (259)  [1/1] 2.39ns  loc: matrixmul.cpp:85
branch58:0  store i32 %tmp_2_3, i32* %a_10_addr, align 4

ST_13: StgValue_302 (260)  [1/1] 0.00ns  loc: matrixmul.cpp:85
branch58:1  br label %.loopexit169

ST_13: StgValue_303 (262)  [1/1] 2.39ns  loc: matrixmul.cpp:85
branch57:0  store i32 %tmp_2_3, i32* %a_9_addr, align 4

ST_13: StgValue_304 (263)  [1/1] 0.00ns  loc: matrixmul.cpp:85
branch57:1  br label %.loopexit169

ST_13: StgValue_305 (265)  [1/1] 2.39ns  loc: matrixmul.cpp:85
branch56:0  store i32 %tmp_2_3, i32* %a_8_addr, align 4

ST_13: StgValue_306 (266)  [1/1] 0.00ns  loc: matrixmul.cpp:85
branch56:1  br label %.loopexit169

ST_13: StgValue_307 (268)  [1/1] 2.39ns  loc: matrixmul.cpp:85
branch59:0  store i32 %tmp_2_3, i32* %a_11_addr, align 4

ST_13: StgValue_308 (269)  [1/1] 0.00ns  loc: matrixmul.cpp:85
branch59:1  br label %.loopexit169


 <State 14>: 0.00ns
ST_14: StgValue_309 (275)  [1/1] 0.00ns  loc: matrixmul.cpp:88
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [66]  (1.57 ns)

 <State 2>: 5.7ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', matrixmul.cpp:64) [68]  (0 ns)
	'icmp' operation ('exitcond', matrixmul.cpp:64) [95]  (1.94 ns)
	'select' operation ('j_mid2', matrixmul.cpp:64) [96]  (1.37 ns)
	'getelementptr' operation ('a_4_addr', matrixmul.cpp:64) [158]  (0 ns)
	'load' operation ('b_copy[0][3]', matrixmul.cpp:77) on array 'a_4' [159]  (2.39 ns)

 <State 3>: 7.87ns
The critical path consists of the following:
	'load' operation ('a_3_load', matrixmul.cpp:71) on array 'a_3' [113]  (2.39 ns)
	'select' operation ('sel_tmp1', matrixmul.cpp:71) [117]  (0 ns)
	'select' operation ('sel_tmp3', matrixmul.cpp:71) [118]  (1.37 ns)
	'select' operation ('a_row[0]', matrixmul.cpp:71) [119]  (1.37 ns)
	'select' operation ('a_row[0]', matrixmul.cpp:64) [155]  (1.37 ns)
	'select' operation ('a_row[0]', matrixmul.cpp:69) [156]  (0 ns)
	'select' operation ('a_row[0]', matrixmul.cpp:69) [157]  (1.37 ns)

 <State 4>: 7.87ns
The critical path consists of the following:
	'load' operation ('a_3_load_1', matrixmul.cpp:71) on array 'a_3' [120]  (2.39 ns)
	'select' operation ('sel_tmp5', matrixmul.cpp:71) [124]  (0 ns)
	'select' operation ('sel_tmp6', matrixmul.cpp:71) [125]  (1.37 ns)
	'select' operation ('a_row[1]', matrixmul.cpp:71) [126]  (1.37 ns)
	'select' operation ('a_row[1]', matrixmul.cpp:64) [151]  (1.37 ns)
	'select' operation ('a_row[1]', matrixmul.cpp:69) [152]  (0 ns)
	'select' operation ('a_row[1]', matrixmul.cpp:69) [153]  (1.37 ns)

 <State 5>: 7.87ns
The critical path consists of the following:
	'load' operation ('a_3_load_2', matrixmul.cpp:71) on array 'a_3' [127]  (2.39 ns)
	'select' operation ('sel_tmp7', matrixmul.cpp:71) [131]  (0 ns)
	'select' operation ('sel_tmp8', matrixmul.cpp:71) [132]  (1.37 ns)
	'select' operation ('a_row[2]', matrixmul.cpp:71) [133]  (1.37 ns)
	'select' operation ('a_row[2]', matrixmul.cpp:64) [147]  (1.37 ns)
	'select' operation ('a_row[2]', matrixmul.cpp:69) [148]  (0 ns)
	'select' operation ('a_row[2]', matrixmul.cpp:69) [149]  (1.37 ns)

 <State 6>: 6.7ns
The critical path consists of the following:
	'load' operation ('b_copy[3][3]', matrixmul.cpp:77) on array 'a_7' [196]  (2.39 ns)
	'select' operation ('b_copy[3][3]', matrixmul.cpp:64) [203]  (0 ns)
	'select' operation ('b_copy[3][3]', matrixmul.cpp:64) [204]  (1.37 ns)
	'select' operation ('b_copy[3][3]', matrixmul.cpp:75) [208]  (1.37 ns)
	'mux' operation ('tmp_8', matrixmul.cpp:75) [228]  (1.57 ns)

 <State 7>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_9', matrixmul.cpp:82) [223]  (6.68 ns)

 <State 8>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_9', matrixmul.cpp:82) [223]  (6.68 ns)

 <State 9>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_9', matrixmul.cpp:82) [223]  (6.68 ns)

 <State 10>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_9_1', matrixmul.cpp:82) [225]  (6.68 ns)

 <State 11>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_9_2', matrixmul.cpp:82) [227]  (6.68 ns)

 <State 12>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_9_3', matrixmul.cpp:82) [229]  (6.68 ns)

 <State 13>: 6.23ns
The critical path consists of the following:
	'add' operation ('tmp1', matrixmul.cpp:82) [231]  (1.92 ns)
	'add' operation ('tmp_2_3', matrixmul.cpp:82) [232]  (1.92 ns)
	'store' operation (matrixmul.cpp:85) of variable 'tmp_2_3', matrixmul.cpp:82 on array 'a_9' [262]  (2.39 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
