// Seed: 893784126
module module_0 (
    output wand  id_0,
    output uwire id_1,
    output wire  id_2
);
  if (1'd0) begin : LABEL_0
    wire id_4;
  end
  assign module_2.id_2 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_0 (
    input  wor id_0,
    output wor module_1
);
  assign id_1 = -1'd0 ? 1 : 1 == -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd88,
    parameter id_2 = 32'd80
) (
    input tri _id_0,
    output wand id_1,
    input supply1 _id_2
);
  wire id_4;
  logic [7:0][1 : id_2  ^  1] id_5;
  wire [id_0 : id_0] id_6;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  wire id_7;
  assign id_5#(.id_7(1'b0)) [-1] = id_6 & (-1);
endmodule
