// Copyright (C) 2017 Ryan Terry
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//    http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#include "Processor.h"
#include "../memory/MemoryBus.h"

#include "../../common/Globals.h"


namespace Core {

// load
void Processor::ld(Reg8& reg, u8 value)
{
    reg = value;
}
void Processor::ld(Reg16& reg, u16 value)
{
    reg.word = value;
}

// write
void Processor::ldAt(u16 addr, u8 value)
{
    memory_bus->Write8(addr, value);
}
void Processor::ldAt(u16 addr, u16 value)
{
    memory_bus->Write16(addr, value);
}

// inc/dec
void Processor::inc(Reg8& reg)
{
    F_Subtract = false;
    F_HalfCarry = (reg & 0x0F) == 0x0F;
    ++reg;

    F_Zero = reg == 0x00;
}
void Processor::inc(Reg16& reg16)
{
    ++reg16.word;
}
void Processor::incAt(u16 addr)
{
    u8 value = memory_bus->Read8(addr);

    F_Subtract = false;
    F_HalfCarry = (value & 0x0F) == 0x0F;
    
    memory_bus->Write8(addr, ++value);

    F_Zero = value == 0x00;
}

void Processor::dec(Reg8& reg)
{
    F_Subtract = true;
    F_HalfCarry = (reg & 0x0F) == 0x00;
    --reg;

    F_Zero = reg == 0x00;
}
void Processor::dec(Reg16& reg16)
{
    --reg16.word;
}
void Processor::decAt(u16 addr)
{
    u8 value = memory_bus->Read8(addr);
    
    F_Subtract = true;
    F_HalfCarry = (value & 0x0F) == 0x00;

    memory_bus->Write8(addr, --value);

    F_Zero = value == 0x00;
}

// add
void Processor::add(Reg8& reg, u8 value)
{
    u16 tempAdd = reg + value;
    F_Subtract = false;
    F_HalfCarry = ((reg & 0x0F) + (value & 0x0F)) & 0x10;
    F_Carry = tempAdd & 0x0100;
    F_Zero = (tempAdd & 0x00FF) == 0x00;
    reg = static_cast<u8>(tempAdd);
}
void Processor::add(Reg16& reg, u16 value)
{
    F_Subtract = false;
    F_HalfCarry = ((reg.word & 0x0FFF) + (value & 0x0FFF)) & 0x1000;
    F_Carry = value > (0xFFFF - reg.word);
    reg.word += value;
}
void Processor::add(Reg16& reg, s8 value)
{
    u16 tempAdd = (reg.word & 0x00FF) + static_cast<u8>(value);
    F_Subtract = false;
    F_Zero = false;
    F_HalfCarry = ((reg.word & 0x000F) + (static_cast<u8>(value) & 0x0F)) & 0x0010;
    F_Carry = tempAdd & 0x0100;
    reg.word = tempAdd;
}
void Processor::adc(Reg8& reg, u8 value)
{
    u16 tempAdd = reg + value + F_Carry;
    F_Subtract = false;
    F_HalfCarry = ((reg & 0x0F) + (value & 0x0F) + F_Carry) & 0x10;
    F_Carry = tempAdd & 0x0100;
    F_Zero = (tempAdd & 0x00FF) == 0x00;
    reg = tempAdd & 0x00FF;
}

// sub
void Processor::sub(Reg8& reg, u8 value)
{
    F_Subtract = true;
    F_HalfCarry = (reg & 0x0F) < (value & 0x0F);
    F_Carry = (reg < value);
    reg -= value;

    F_Zero = reg == 0x00;
}
void Processor::sbc(Reg8& reg, u8 value)
{
    u8 adder = F_Carry? 1 : 0;
    F_Subtract = true;
    F_HalfCarry = (reg & 0x0F) < ((value & 0x0F) + adder);
    F_Carry = reg < (value + adder);
    reg -= value + adder;

    F_Zero = reg == 0x00;
}

// bitwise
void Processor::and8(Reg8& reg, u8 value)
{
    reg &= value;

    F_Subtract = false;
    F_HalfCarry = true;
    F_Carry = false;
    F_Zero = reg == 0x00;
}

void Processor::xor8(Reg8& reg, u8 value)
{
    reg ^= value;

    F_Subtract = false;
    F_HalfCarry = false;
    F_Carry = false;
    F_Zero = reg == 0x00;
}

void Processor::or8(Reg8& reg, u8 value)
{
    reg |= value;

    F_Subtract = false;
    F_HalfCarry = false;
    F_Carry = false;
    F_Zero = reg == 0x00;
}

// daa
void Processor::daa()
{
    if(F_Subtract)
    {
        if(F_Carry)
        {
            reg_A -= 0x60;
        }
        if(F_HalfCarry)
        {
            reg_A -= 0x06;
        }
    }
    else
    {
        if(F_HalfCarry || (reg_A & 0x0F) > 0x09)
        {
            reg_A += 0x06;
        }
        if(F_Carry || reg_A > 0x99)
        {
            reg_A += 0x60;
            F_Carry = true;
        }
    }
    F_Zero = reg_A == 0x00;
    F_HalfCarry = false;
}

// compare
void Processor::cp(u8 value)
{
    F_Subtract = true;
    F_HalfCarry = (reg_A & 0x0F) < (value & 0x0F);
    F_Carry = reg_A < value;
    F_Zero = (reg_A == value);
}

// jump
void Processor::jr(s8 amt)
{
    reg_PC.word += amt;
}

void Processor::jp(u16 addr)
{
    reg_PC.word = addr;
}

void Processor::call(u16 addr)
{
    push(reg_PC.word);
    reg_PC.word = addr;
}

void Processor::ret()
{
    pop(reg_PC);
}

// stack
void Processor::push(u16 value)
{
    reg_SP.word -= 2;
    memory_bus->Write16(reg_SP.word, value);
}

void Processor::pop(Reg16& reg16)
{
    reg16.word = memory_bus->Read16(reg_SP.word);
    reg_SP.word += 2;
}

// CB opcodes
// rotate
// The CB versions of these instructions modify Zero
void Processor::rlc(Reg8& reg, bool modifyFlags)
{
    bool newCarry = reg & 0b10000000;
    reg <<= 1;
    reg |= newCarry;
    F_Carry = newCarry;

    F_Subtract = false;
    F_HalfCarry = false;
    F_Zero = modifyFlags? reg == 0x00 : false;
}
void Processor::rl(Reg8& reg, bool modifyFlags)
{
    bool newCarry = reg & 0b10000000;
    reg <<= 1;
    reg |= F_Carry;
    F_Carry = newCarry;

    F_Subtract = false;
    F_HalfCarry = false;
    F_Zero = modifyFlags? reg == 0x00 : false;
}
void Processor::rrc(Reg8& reg, bool modifyFlags)
{
    bool newCarry = reg & 0b00000001;
    reg >>= 1;
    reg |= newCarry << 7;
    F_Carry = newCarry;

    F_Subtract = false;
    F_HalfCarry = false;
    F_Zero = modifyFlags? reg == 0x00 : false;
}
void Processor::rr(Reg8& reg, bool modifyFlags)
{
    bool newCarry = reg & 0b00000001;
    reg >>= 1;
    reg |= F_Carry << 7;
    F_Carry = newCarry;

    F_Subtract = false;
    F_HalfCarry = false;
    F_Zero = modifyFlags? reg == 0x00 : false;
}

// shift
void Processor::sla(Reg8& reg)
{
    F_Carry = reg & 0b10000000;
    reg <<= 1;

    F_Subtract = false;
    F_HalfCarry = false;
    F_Zero = reg == 0x00;
}
void Processor::srl(Reg8& reg)
{
    F_Carry = reg & 0b00000001;
    reg >>= 1;

    F_Subtract = false;
    F_HalfCarry = false;
    F_Zero = reg == 0x00;
}

// bit
void Processor::bit(u8 byte, u8 bit)
{
    F_Subtract = false;
    F_HalfCarry = true;
    F_Zero = (byte & (0x1 << bit)) == 0;
}

// swap
void Processor::swap(Reg8& reg)
{
    reg = ((reg & 0x0F) << 4) | ((reg & 0xF0) >> 4);

    F_Subtract = false;
    F_HalfCarry = false;
    F_Carry = false;
    F_Zero = reg == 0;
}

// complement reg
void Processor::cpl(Reg8& reg)
{
    reg = ~reg;
    F_Subtract = true;
    F_HalfCarry = true;
}

// reset bit
void Processor::res(Reg8& reg, u8 bit)
{
    reg &= ~(0x1 << bit);
}
void Processor::resAt(u16 addr, u8 bit)
{
    memory_bus->Write8(addr, memory_bus->Read8(addr) & ~(0x1 << bit));
}

// set bit
void Processor::set(Reg8& reg, u8 bit)
{
    reg |= (0x1 << bit);
}
void Processor::setAt(u16 addr, u8 bit)
{
    memory_bus->Write8(addr, memory_bus->Read8(addr) | (0x1 << bit));
}

}; // namespace Core
