
td3_ega_2024_mod.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cda4  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000600  0800ceb8  0800ceb8  0001ceb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d4b8  0800d4b8  0002008c  2**0
                  CONTENTS
  4 .ARM          00000000  0800d4b8  0800d4b8  0002008c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d4b8  0800d4b8  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d4b8  0800d4b8  0001d4b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d4bc  0800d4bc  0001d4bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  0800d4c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000490  20000090  0800d54c  00020090  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000520  0800d54c  00020520  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b8d5  00000000  00000000  000200b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d25  00000000  00000000  0003b98a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001640  00000000  00000000  0003f6b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014b0  00000000  00000000  00040cf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c358  00000000  00000000  000421a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019c6a  00000000  00000000  0005e4f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097b89  00000000  00000000  00078162  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010fceb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c80  00000000  00000000  0010fd40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000090 	.word	0x20000090
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ce9c 	.word	0x0800ce9c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000094 	.word	0x20000094
 800014c:	0800ce9c 	.word	0x0800ce9c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2uiz>:
 8000a38:	004a      	lsls	r2, r1, #1
 8000a3a:	d211      	bcs.n	8000a60 <__aeabi_d2uiz+0x28>
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d211      	bcs.n	8000a66 <__aeabi_d2uiz+0x2e>
 8000a42:	d50d      	bpl.n	8000a60 <__aeabi_d2uiz+0x28>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d40e      	bmi.n	8000a6c <__aeabi_d2uiz+0x34>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6a:	d102      	bne.n	8000a72 <__aeabi_d2uiz+0x3a>
 8000a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a70:	4770      	bx	lr
 8000a72:	f04f 0000 	mov.w	r0, #0
 8000a76:	4770      	bx	lr

08000a78 <GetPage>:
 * Some STM32F103C8 have 64 KB FLASH Memory, so I guess they have Page 0 to Page 63 only.
 */

/* FLASH_PAGE_SIZE should be able to get the size of the Page according to the controller */
static uint32_t GetPage(uint32_t Address)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b085      	sub	sp, #20
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  for (int indx=0; indx<128; indx++)
 8000a80:	2300      	movs	r3, #0
 8000a82:	60fb      	str	r3, [r7, #12]
 8000a84:	e016      	b.n	8000ab4 <GetPage+0x3c>
  {
	  if((Address < (0x08000000 + (FLASH_PAGE_SIZE *(indx+1))) ) && (Address >= (0x08000000 + FLASH_PAGE_SIZE*indx)))
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8000a8c:	3301      	adds	r3, #1
 8000a8e:	029b      	lsls	r3, r3, #10
 8000a90:	687a      	ldr	r2, [r7, #4]
 8000a92:	429a      	cmp	r2, r3
 8000a94:	d20b      	bcs.n	8000aae <GetPage+0x36>
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8000a9c:	029b      	lsls	r3, r3, #10
 8000a9e:	687a      	ldr	r2, [r7, #4]
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	d304      	bcc.n	8000aae <GetPage+0x36>
	  {
		  return (0x08000000 + FLASH_PAGE_SIZE*indx);
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8000aaa:	029b      	lsls	r3, r3, #10
 8000aac:	e006      	b.n	8000abc <GetPage+0x44>
  for (int indx=0; indx<128; indx++)
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	3301      	adds	r3, #1
 8000ab2:	60fb      	str	r3, [r7, #12]
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	2b7f      	cmp	r3, #127	; 0x7f
 8000ab8:	dde5      	ble.n	8000a86 <GetPage+0xe>
	  }
  }

  return 0;
 8000aba:	2300      	movs	r3, #0
}
 8000abc:	4618      	mov	r0, r3
 8000abe:	3714      	adds	r7, #20
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bc80      	pop	{r7}
 8000ac4:	4770      	bx	lr
	...

08000ac8 <Flash_Write_Data>:
   float float_variable =  thing.a;
   return float_variable;
}

uint32_t Flash_Write_Data (uint32_t StartPageAddress, uint32_t *Data, uint16_t numberofwords)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b08a      	sub	sp, #40	; 0x28
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	60f8      	str	r0, [r7, #12]
 8000ad0:	60b9      	str	r1, [r7, #8]
 8000ad2:	4613      	mov	r3, r2
 8000ad4:	80fb      	strh	r3, [r7, #6]

	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t PAGEError;
	int sofar=0;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	627b      	str	r3, [r7, #36]	; 0x24

	  /* Unlock the Flash to enable the flash control register access *************/
	   HAL_FLASH_Unlock();
 8000ada:	f003 fb21 	bl	8004120 <HAL_FLASH_Unlock>

	   /* Erase the user Flash area*/

	  uint32_t StartPage = GetPage(StartPageAddress);
 8000ade:	68f8      	ldr	r0, [r7, #12]
 8000ae0:	f7ff ffca 	bl	8000a78 <GetPage>
 8000ae4:	6238      	str	r0, [r7, #32]
	  uint32_t EndPageAdress = StartPageAddress + numberofwords*4;
 8000ae6:	88fb      	ldrh	r3, [r7, #6]
 8000ae8:	009b      	lsls	r3, r3, #2
 8000aea:	461a      	mov	r2, r3
 8000aec:	68fb      	ldr	r3, [r7, #12]
 8000aee:	4413      	add	r3, r2
 8000af0:	61fb      	str	r3, [r7, #28]
	  uint32_t EndPage = GetPage(EndPageAdress);
 8000af2:	69f8      	ldr	r0, [r7, #28]
 8000af4:	f7ff ffc0 	bl	8000a78 <GetPage>
 8000af8:	61b8      	str	r0, [r7, #24]

	   /* Fill EraseInit structure*/
	   EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8000afa:	4b1f      	ldr	r3, [pc, #124]	; (8000b78 <Flash_Write_Data+0xb0>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	601a      	str	r2, [r3, #0]
	   EraseInitStruct.PageAddress = StartPage;
 8000b00:	4a1d      	ldr	r2, [pc, #116]	; (8000b78 <Flash_Write_Data+0xb0>)
 8000b02:	6a3b      	ldr	r3, [r7, #32]
 8000b04:	6093      	str	r3, [r2, #8]
	   EraseInitStruct.NbPages     = ((EndPage - StartPage)/FLASH_PAGE_SIZE) +1;
 8000b06:	69ba      	ldr	r2, [r7, #24]
 8000b08:	6a3b      	ldr	r3, [r7, #32]
 8000b0a:	1ad3      	subs	r3, r2, r3
 8000b0c:	0a9b      	lsrs	r3, r3, #10
 8000b0e:	3301      	adds	r3, #1
 8000b10:	4a19      	ldr	r2, [pc, #100]	; (8000b78 <Flash_Write_Data+0xb0>)
 8000b12:	60d3      	str	r3, [r2, #12]

	   if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 8000b14:	f107 0314 	add.w	r3, r7, #20
 8000b18:	4619      	mov	r1, r3
 8000b1a:	4817      	ldr	r0, [pc, #92]	; (8000b78 <Flash_Write_Data+0xb0>)
 8000b1c:	f003 fbf2 	bl	8004304 <HAL_FLASHEx_Erase>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d01d      	beq.n	8000b62 <Flash_Write_Data+0x9a>
	   {
	     /*Error occurred while page erase.*/
		  return HAL_FLASH_GetError ();
 8000b26:	f003 fb31 	bl	800418c <HAL_FLASH_GetError>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	e020      	b.n	8000b70 <Flash_Write_Data+0xa8>

	   /* Program the user Flash area word by word*/

	   while (sofar<numberofwords)
	   {
	     if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartPageAddress, Data[sofar]) == HAL_OK)
 8000b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b30:	009b      	lsls	r3, r3, #2
 8000b32:	68ba      	ldr	r2, [r7, #8]
 8000b34:	4413      	add	r3, r2
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	461a      	mov	r2, r3
 8000b3a:	f04f 0300 	mov.w	r3, #0
 8000b3e:	68f9      	ldr	r1, [r7, #12]
 8000b40:	2002      	movs	r0, #2
 8000b42:	f003 fa7d 	bl	8004040 <HAL_FLASH_Program>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d106      	bne.n	8000b5a <Flash_Write_Data+0x92>
	     {
	    	 StartPageAddress += 4;  // use StartPageAddress += 2 for half word and 8 for double word
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	3304      	adds	r3, #4
 8000b50:	60fb      	str	r3, [r7, #12]
	    	 sofar++;
 8000b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b54:	3301      	adds	r3, #1
 8000b56:	627b      	str	r3, [r7, #36]	; 0x24
 8000b58:	e003      	b.n	8000b62 <Flash_Write_Data+0x9a>
	     }
	     else
	     {
	       /* Error occurred while writing data in Flash memory*/
	    	 return HAL_FLASH_GetError ();
 8000b5a:	f003 fb17 	bl	800418c <HAL_FLASH_GetError>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	e006      	b.n	8000b70 <Flash_Write_Data+0xa8>
	   while (sofar<numberofwords)
 8000b62:	88fb      	ldrh	r3, [r7, #6]
 8000b64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b66:	429a      	cmp	r2, r3
 8000b68:	dbe1      	blt.n	8000b2e <Flash_Write_Data+0x66>
	     }
	   }

	   /* Lock the Flash to disable the flash control register access (recommended
	      to protect the FLASH memory against possible unwanted operation) *********/
	   HAL_FLASH_Lock();
 8000b6a:	f003 faff 	bl	800416c <HAL_FLASH_Lock>

	   return 0;
 8000b6e:	2300      	movs	r3, #0
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	3728      	adds	r7, #40	; 0x28
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	200000ac 	.word	0x200000ac

08000b7c <Flash_Read_Data>:


void Flash_Read_Data (uint32_t StartPageAddress, uint32_t *RxBuf, uint16_t numberofwords)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b085      	sub	sp, #20
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	60f8      	str	r0, [r7, #12]
 8000b84:	60b9      	str	r1, [r7, #8]
 8000b86:	4613      	mov	r3, r2
 8000b88:	80fb      	strh	r3, [r7, #6]
	while (1)
	{

		*RxBuf = *(__IO uint32_t *)StartPageAddress;
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	681a      	ldr	r2, [r3, #0]
 8000b8e:	68bb      	ldr	r3, [r7, #8]
 8000b90:	601a      	str	r2, [r3, #0]
		StartPageAddress += 4;
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	3304      	adds	r3, #4
 8000b96:	60fb      	str	r3, [r7, #12]
		RxBuf++;
 8000b98:	68bb      	ldr	r3, [r7, #8]
 8000b9a:	3304      	adds	r3, #4
 8000b9c:	60bb      	str	r3, [r7, #8]
		if (!(numberofwords--)) break;
 8000b9e:	88fb      	ldrh	r3, [r7, #6]
 8000ba0:	1e5a      	subs	r2, r3, #1
 8000ba2:	80fa      	strh	r2, [r7, #6]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d000      	beq.n	8000baa <Flash_Read_Data+0x2e>
		*RxBuf = *(__IO uint32_t *)StartPageAddress;
 8000ba8:	e7ef      	b.n	8000b8a <Flash_Read_Data+0xe>
		if (!(numberofwords--)) break;
 8000baa:	bf00      	nop
	}
}
 8000bac:	bf00      	nop
 8000bae:	3714      	adds	r7, #20
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bc80      	pop	{r7}
 8000bb4:	4770      	bx	lr

08000bb6 <HAL_I2C_ListenCpltCallback>:
#ifdef EGB
#include "i2c_slave_bluepill.h"

static uint8_t rxBuffer[rxBUFFER_SIZE], txBuffer[txBUFFER_SIZE];

void i2c_listen_callback(i2c_handler *hi2c) {
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	b082      	sub	sp, #8
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	6078      	str	r0, [r7, #4]
	i2c_start_listen(hi2c);
 8000bbe:	6878      	ldr	r0, [r7, #4]
 8000bc0:	f004 f94e 	bl	8004e60 <HAL_I2C_EnableListen_IT>
}
 8000bc4:	bf00      	nop
 8000bc6:	3708      	adds	r7, #8
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}

08000bcc <HAL_I2C_AddrCallback>:

void i2c_addr_callback(i2c_handler *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode) {
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
 8000bd4:	460b      	mov	r3, r1
 8000bd6:	70fb      	strb	r3, [r7, #3]
 8000bd8:	4613      	mov	r3, r2
 8000bda:	803b      	strh	r3, [r7, #0]
	if(I2C_DIRECTION_TRANSMIT == TransferDirection)
 8000bdc:	78fb      	ldrb	r3, [r7, #3]
 8000bde:	2b01      	cmp	r3, #1
 8000be0:	d106      	bne.n	8000bf0 <HAL_I2C_AddrCallback+0x24>
		i2c_seq_rx(hi2c, rxBuffer, rxBUFFER_SIZE, I2C_FIRST_AND_LAST_FRAME);
 8000be2:	2308      	movs	r3, #8
 8000be4:	2280      	movs	r2, #128	; 0x80
 8000be6:	4907      	ldr	r1, [pc, #28]	; (8000c04 <HAL_I2C_AddrCallback+0x38>)
 8000be8:	6878      	ldr	r0, [r7, #4]
 8000bea:	f004 f8c7 	bl	8004d7c <HAL_I2C_Slave_Seq_Receive_IT>
	else {
		i2c_seq_tx(hi2c, txBuffer, txBUFFER_SIZE, I2C_FIRST_AND_LAST_FRAME);
	}
}
 8000bee:	e005      	b.n	8000bfc <HAL_I2C_AddrCallback+0x30>
		i2c_seq_tx(hi2c, txBuffer, txBUFFER_SIZE, I2C_FIRST_AND_LAST_FRAME);
 8000bf0:	2308      	movs	r3, #8
 8000bf2:	2280      	movs	r2, #128	; 0x80
 8000bf4:	4904      	ldr	r1, [pc, #16]	; (8000c08 <HAL_I2C_AddrCallback+0x3c>)
 8000bf6:	6878      	ldr	r0, [r7, #4]
 8000bf8:	f004 f84e 	bl	8004c98 <HAL_I2C_Slave_Seq_Transmit_IT>
}
 8000bfc:	bf00      	nop
 8000bfe:	3708      	adds	r7, #8
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	200000bc 	.word	0x200000bc
 8000c08:	2000013c 	.word	0x2000013c

08000c0c <HAL_I2C_SlaveRxCpltCallback>:

void i2c_rx_callback(i2c_handler *hi2c) {
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
	i2c_slave_rx_process(rxBuffer, rxBUFFER_SIZE);
 8000c14:	2180      	movs	r1, #128	; 0x80
 8000c16:	4806      	ldr	r0, [pc, #24]	; (8000c30 <HAL_I2C_SlaveRxCpltCallback+0x24>)
 8000c18:	f002 f878 	bl	8002d0c <i2c_slave_rx_process>
	memset(rxBuffer,'\0', rxBUFFER_SIZE);
 8000c1c:	2280      	movs	r2, #128	; 0x80
 8000c1e:	2100      	movs	r1, #0
 8000c20:	4803      	ldr	r0, [pc, #12]	; (8000c30 <HAL_I2C_SlaveRxCpltCallback+0x24>)
 8000c22:	f009 fed3 	bl	800a9cc <memset>
}
 8000c26:	bf00      	nop
 8000c28:	3708      	adds	r7, #8
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	200000bc 	.word	0x200000bc

08000c34 <HAL_I2C_SlaveTxCpltCallback>:

void i2c_tx_callback(i2c_handler *hi2c) {
 8000c34:	b480      	push	{r7}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]

}
 8000c3c:	bf00      	nop
 8000c3e:	370c      	adds	r7, #12
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bc80      	pop	{r7}
 8000c44:	4770      	bx	lr

08000c46 <HAL_I2C_ErrorCallback>:

void i2c_err_callback(i2c_handler *hi2c) {
 8000c46:	b580      	push	{r7, lr}
 8000c48:	b082      	sub	sp, #8
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	6078      	str	r0, [r7, #4]
	i2c_start_listen(hi2c);
 8000c4e:	6878      	ldr	r0, [r7, #4]
 8000c50:	f004 f906 	bl	8004e60 <HAL_I2C_EnableListen_IT>
}
 8000c54:	bf00      	nop
 8000c56:	3708      	adds	r7, #8
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}

08000c5c <i2c_set_txBuffer>:

void i2c_set_txBuffer(uint8_t* data, uint8_t size) {
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
 8000c64:	460b      	mov	r3, r1
 8000c66:	70fb      	strb	r3, [r7, #3]
	memset(txBuffer,'\0', txBUFFER_SIZE);
 8000c68:	2280      	movs	r2, #128	; 0x80
 8000c6a:	2100      	movs	r1, #0
 8000c6c:	4806      	ldr	r0, [pc, #24]	; (8000c88 <i2c_set_txBuffer+0x2c>)
 8000c6e:	f009 fead 	bl	800a9cc <memset>
	memcpy(txBuffer, data, size);
 8000c72:	78fb      	ldrb	r3, [r7, #3]
 8000c74:	461a      	mov	r2, r3
 8000c76:	6879      	ldr	r1, [r7, #4]
 8000c78:	4803      	ldr	r0, [pc, #12]	; (8000c88 <i2c_set_txBuffer+0x2c>)
 8000c7a:	f009 fe99 	bl	800a9b0 <memcpy>
}
 8000c7e:	bf00      	nop
 8000c80:	3708      	adds	r7, #8
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	2000013c 	.word	0x2000013c

08000c8c <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	4603      	mov	r3, r0
 8000c94:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8000c96:	4a38      	ldr	r2, [pc, #224]	; (8000d78 <HD44780_Init+0xec>)
 8000c98:	79fb      	ldrb	r3, [r7, #7]
 8000c9a:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8000c9c:	4b37      	ldr	r3, [pc, #220]	; (8000d7c <HD44780_Init+0xf0>)
 8000c9e:	2208      	movs	r2, #8
 8000ca0:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000ca2:	4b37      	ldr	r3, [pc, #220]	; (8000d80 <HD44780_Init+0xf4>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8000ca8:	4b33      	ldr	r3, [pc, #204]	; (8000d78 <HD44780_Init+0xec>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	2b01      	cmp	r3, #1
 8000cae:	d907      	bls.n	8000cc0 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8000cb0:	4b33      	ldr	r3, [pc, #204]	; (8000d80 <HD44780_Init+0xf4>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	f043 0308 	orr.w	r3, r3, #8
 8000cb8:	b2da      	uxtb	r2, r3
 8000cba:	4b31      	ldr	r3, [pc, #196]	; (8000d80 <HD44780_Init+0xf4>)
 8000cbc:	701a      	strb	r2, [r3, #0]
 8000cbe:	e006      	b.n	8000cce <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8000cc0:	4b2f      	ldr	r3, [pc, #188]	; (8000d80 <HD44780_Init+0xf4>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	f043 0304 	orr.w	r3, r3, #4
 8000cc8:	b2da      	uxtb	r2, r3
 8000cca:	4b2d      	ldr	r3, [pc, #180]	; (8000d80 <HD44780_Init+0xf4>)
 8000ccc:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 8000cce:	f000 f985 	bl	8000fdc <DelayInit>
  HAL_Delay(50);
 8000cd2:	2032      	movs	r0, #50	; 0x32
 8000cd4:	f003 f82a 	bl	8003d2c <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8000cd8:	4b28      	ldr	r3, [pc, #160]	; (8000d7c <HD44780_Init+0xf0>)
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f000 f943 	bl	8000f68 <ExpanderWrite>
  HAL_Delay(1000);
 8000ce2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ce6:	f003 f821 	bl	8003d2c <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8000cea:	2030      	movs	r0, #48	; 0x30
 8000cec:	f000 f92b 	bl	8000f46 <Write4Bits>
  DelayUS(4500);
 8000cf0:	f241 1094 	movw	r0, #4500	; 0x1194
 8000cf4:	f000 f99a 	bl	800102c <DelayUS>

  Write4Bits(0x03 << 4);
 8000cf8:	2030      	movs	r0, #48	; 0x30
 8000cfa:	f000 f924 	bl	8000f46 <Write4Bits>
  DelayUS(4500);
 8000cfe:	f241 1094 	movw	r0, #4500	; 0x1194
 8000d02:	f000 f993 	bl	800102c <DelayUS>

  Write4Bits(0x03 << 4);
 8000d06:	2030      	movs	r0, #48	; 0x30
 8000d08:	f000 f91d 	bl	8000f46 <Write4Bits>
  DelayUS(4500);
 8000d0c:	f241 1094 	movw	r0, #4500	; 0x1194
 8000d10:	f000 f98c 	bl	800102c <DelayUS>

  Write4Bits(0x02 << 4);
 8000d14:	2020      	movs	r0, #32
 8000d16:	f000 f916 	bl	8000f46 <Write4Bits>
  DelayUS(100);
 8000d1a:	2064      	movs	r0, #100	; 0x64
 8000d1c:	f000 f986 	bl	800102c <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8000d20:	4b17      	ldr	r3, [pc, #92]	; (8000d80 <HD44780_Init+0xf4>)
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	f043 0320 	orr.w	r3, r3, #32
 8000d28:	b2db      	uxtb	r3, r3
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f000 f8ce 	bl	8000ecc <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000d30:	4b14      	ldr	r3, [pc, #80]	; (8000d84 <HD44780_Init+0xf8>)
 8000d32:	2204      	movs	r2, #4
 8000d34:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8000d36:	f000 f875 	bl	8000e24 <HD44780_Display>
  HD44780_Clear();
 8000d3a:	f000 f82b 	bl	8000d94 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000d3e:	4b12      	ldr	r3, [pc, #72]	; (8000d88 <HD44780_Init+0xfc>)
 8000d40:	2202      	movs	r2, #2
 8000d42:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8000d44:	4b10      	ldr	r3, [pc, #64]	; (8000d88 <HD44780_Init+0xfc>)
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	f043 0304 	orr.w	r3, r3, #4
 8000d4c:	b2db      	uxtb	r3, r3
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f000 f8bc 	bl	8000ecc <SendCommand>
  DelayUS(4500);
 8000d54:	f241 1094 	movw	r0, #4500	; 0x1194
 8000d58:	f000 f968 	bl	800102c <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 8000d5c:	490b      	ldr	r1, [pc, #44]	; (8000d8c <HD44780_Init+0x100>)
 8000d5e:	2000      	movs	r0, #0
 8000d60:	f000 f876 	bl	8000e50 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8000d64:	490a      	ldr	r1, [pc, #40]	; (8000d90 <HD44780_Init+0x104>)
 8000d66:	2001      	movs	r0, #1
 8000d68:	f000 f872 	bl	8000e50 <HD44780_CreateSpecialChar>

  HD44780_Home();
 8000d6c:	f000 f81d 	bl	8000daa <HD44780_Home>
}
 8000d70:	bf00      	nop
 8000d72:	3708      	adds	r7, #8
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	2000033e 	.word	0x2000033e
 8000d7c:	20000340 	.word	0x20000340
 8000d80:	2000033c 	.word	0x2000033c
 8000d84:	2000033f 	.word	0x2000033f
 8000d88:	2000033d 	.word	0x2000033d
 8000d8c:	20000000 	.word	0x20000000
 8000d90:	20000008 	.word	0x20000008

08000d94 <HD44780_Clear>:

void HD44780_Clear()
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8000d98:	2001      	movs	r0, #1
 8000d9a:	f000 f897 	bl	8000ecc <SendCommand>
  DelayUS(2000);
 8000d9e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000da2:	f000 f943 	bl	800102c <DelayUS>
}
 8000da6:	bf00      	nop
 8000da8:	bd80      	pop	{r7, pc}

08000daa <HD44780_Home>:

void HD44780_Home()
{
 8000daa:	b580      	push	{r7, lr}
 8000dac:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 8000dae:	2002      	movs	r0, #2
 8000db0:	f000 f88c 	bl	8000ecc <SendCommand>
  DelayUS(2000);
 8000db4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000db8:	f000 f938 	bl	800102c <DelayUS>
}
 8000dbc:	bf00      	nop
 8000dbe:	bd80      	pop	{r7, pc}

08000dc0 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8000dc0:	b590      	push	{r4, r7, lr}
 8000dc2:	b087      	sub	sp, #28
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	460a      	mov	r2, r1
 8000dca:	71fb      	strb	r3, [r7, #7]
 8000dcc:	4613      	mov	r3, r2
 8000dce:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8000dd0:	4b12      	ldr	r3, [pc, #72]	; (8000e1c <HD44780_SetCursor+0x5c>)
 8000dd2:	f107 0408 	add.w	r4, r7, #8
 8000dd6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000dd8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 8000ddc:	4b10      	ldr	r3, [pc, #64]	; (8000e20 <HD44780_SetCursor+0x60>)
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	79ba      	ldrb	r2, [r7, #6]
 8000de2:	429a      	cmp	r2, r3
 8000de4:	d303      	bcc.n	8000dee <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 8000de6:	4b0e      	ldr	r3, [pc, #56]	; (8000e20 <HD44780_SetCursor+0x60>)
 8000de8:	781b      	ldrb	r3, [r3, #0]
 8000dea:	3b01      	subs	r3, #1
 8000dec:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8000dee:	79bb      	ldrb	r3, [r7, #6]
 8000df0:	009b      	lsls	r3, r3, #2
 8000df2:	f107 0218 	add.w	r2, r7, #24
 8000df6:	4413      	add	r3, r2
 8000df8:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8000dfc:	b2da      	uxtb	r2, r3
 8000dfe:	79fb      	ldrb	r3, [r7, #7]
 8000e00:	4413      	add	r3, r2
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	b25b      	sxtb	r3, r3
 8000e06:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000e0a:	b25b      	sxtb	r3, r3
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f000 f85c 	bl	8000ecc <SendCommand>
}
 8000e14:	bf00      	nop
 8000e16:	371c      	adds	r7, #28
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd90      	pop	{r4, r7, pc}
 8000e1c:	0800ceb8 	.word	0x0800ceb8
 8000e20:	2000033e 	.word	0x2000033e

08000e24 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8000e28:	4b08      	ldr	r3, [pc, #32]	; (8000e4c <HD44780_Display+0x28>)
 8000e2a:	781b      	ldrb	r3, [r3, #0]
 8000e2c:	f043 0304 	orr.w	r3, r3, #4
 8000e30:	b2da      	uxtb	r2, r3
 8000e32:	4b06      	ldr	r3, [pc, #24]	; (8000e4c <HD44780_Display+0x28>)
 8000e34:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8000e36:	4b05      	ldr	r3, [pc, #20]	; (8000e4c <HD44780_Display+0x28>)
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	f043 0308 	orr.w	r3, r3, #8
 8000e3e:	b2db      	uxtb	r3, r3
 8000e40:	4618      	mov	r0, r3
 8000e42:	f000 f843 	bl	8000ecc <SendCommand>
}
 8000e46:	bf00      	nop
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	2000033f 	.word	0x2000033f

08000e50 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b084      	sub	sp, #16
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	4603      	mov	r3, r0
 8000e58:	6039      	str	r1, [r7, #0]
 8000e5a:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8000e5c:	79fb      	ldrb	r3, [r7, #7]
 8000e5e:	f003 0307 	and.w	r3, r3, #7
 8000e62:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	00db      	lsls	r3, r3, #3
 8000e68:	b25b      	sxtb	r3, r3
 8000e6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e6e:	b25b      	sxtb	r3, r3
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	4618      	mov	r0, r3
 8000e74:	f000 f82a 	bl	8000ecc <SendCommand>
  for (int i=0; i<8; i++)
 8000e78:	2300      	movs	r3, #0
 8000e7a:	60fb      	str	r3, [r7, #12]
 8000e7c:	e009      	b.n	8000e92 <HD44780_CreateSpecialChar+0x42>
  {
    SendChar(charmap[i]);
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	683a      	ldr	r2, [r7, #0]
 8000e82:	4413      	add	r3, r2
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	4618      	mov	r0, r3
 8000e88:	f000 f82e 	bl	8000ee8 <SendChar>
  for (int i=0; i<8; i++)
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	3301      	adds	r3, #1
 8000e90:	60fb      	str	r3, [r7, #12]
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	2b07      	cmp	r3, #7
 8000e96:	ddf2      	ble.n	8000e7e <HD44780_CreateSpecialChar+0x2e>
  }
}
 8000e98:	bf00      	nop
 8000e9a:	bf00      	nop
 8000e9c:	3710      	adds	r7, #16
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}

08000ea2 <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 8000ea2:	b580      	push	{r7, lr}
 8000ea4:	b082      	sub	sp, #8
 8000ea6:	af00      	add	r7, sp, #0
 8000ea8:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 8000eaa:	e006      	b.n	8000eba <HD44780_PrintStr+0x18>
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	1c5a      	adds	r2, r3, #1
 8000eb0:	607a      	str	r2, [r7, #4]
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f000 f817 	bl	8000ee8 <SendChar>
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d1f4      	bne.n	8000eac <HD44780_PrintStr+0xa>
}
 8000ec2:	bf00      	nop
 8000ec4:	bf00      	nop
 8000ec6:	3708      	adds	r7, #8
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}

08000ecc <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8000ed6:	79fb      	ldrb	r3, [r7, #7]
 8000ed8:	2100      	movs	r1, #0
 8000eda:	4618      	mov	r0, r3
 8000edc:	f000 f812 	bl	8000f04 <Send>
}
 8000ee0:	bf00      	nop
 8000ee2:	3708      	adds	r7, #8
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <SendChar>:

static void SendChar(uint8_t ch)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	4603      	mov	r3, r0
 8000ef0:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8000ef2:	79fb      	ldrb	r3, [r7, #7]
 8000ef4:	2101      	movs	r1, #1
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f000 f804 	bl	8000f04 <Send>
}
 8000efc:	bf00      	nop
 8000efe:	3708      	adds	r7, #8
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}

08000f04 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	460a      	mov	r2, r1
 8000f0e:	71fb      	strb	r3, [r7, #7]
 8000f10:	4613      	mov	r3, r2
 8000f12:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8000f14:	79fb      	ldrb	r3, [r7, #7]
 8000f16:	f023 030f 	bic.w	r3, r3, #15
 8000f1a:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8000f1c:	79fb      	ldrb	r3, [r7, #7]
 8000f1e:	011b      	lsls	r3, r3, #4
 8000f20:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8000f22:	7bfa      	ldrb	r2, [r7, #15]
 8000f24:	79bb      	ldrb	r3, [r7, #6]
 8000f26:	4313      	orrs	r3, r2
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f000 f80b 	bl	8000f46 <Write4Bits>
  Write4Bits((lownib)|mode);
 8000f30:	7bba      	ldrb	r2, [r7, #14]
 8000f32:	79bb      	ldrb	r3, [r7, #6]
 8000f34:	4313      	orrs	r3, r2
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f000 f804 	bl	8000f46 <Write4Bits>
}
 8000f3e:	bf00      	nop
 8000f40:	3710      	adds	r7, #16
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}

08000f46 <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 8000f46:	b580      	push	{r7, lr}
 8000f48:	b082      	sub	sp, #8
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 8000f50:	79fb      	ldrb	r3, [r7, #7]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f000 f808 	bl	8000f68 <ExpanderWrite>
  PulseEnable(value);
 8000f58:	79fb      	ldrb	r3, [r7, #7]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f000 f820 	bl	8000fa0 <PulseEnable>
}
 8000f60:	bf00      	nop
 8000f62:	3708      	adds	r7, #8
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b086      	sub	sp, #24
 8000f6c:	af02      	add	r7, sp, #8
 8000f6e:	4603      	mov	r3, r0
 8000f70:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 8000f72:	4b09      	ldr	r3, [pc, #36]	; (8000f98 <ExpanderWrite+0x30>)
 8000f74:	781a      	ldrb	r2, [r3, #0]
 8000f76:	79fb      	ldrb	r3, [r7, #7]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 8000f7e:	f107 020f 	add.w	r2, r7, #15
 8000f82:	230a      	movs	r3, #10
 8000f84:	9300      	str	r3, [sp, #0]
 8000f86:	2301      	movs	r3, #1
 8000f88:	214e      	movs	r1, #78	; 0x4e
 8000f8a:	4804      	ldr	r0, [pc, #16]	; (8000f9c <ExpanderWrite+0x34>)
 8000f8c:	f003 fd86 	bl	8004a9c <HAL_I2C_Master_Transmit>
}
 8000f90:	bf00      	nop
 8000f92:	3710      	adds	r7, #16
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	20000340 	.word	0x20000340
 8000f9c:	20000350 	.word	0x20000350

08000fa0 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 8000faa:	79fb      	ldrb	r3, [r7, #7]
 8000fac:	f043 0304 	orr.w	r3, r3, #4
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f7ff ffd8 	bl	8000f68 <ExpanderWrite>
  DelayUS(20);
 8000fb8:	2014      	movs	r0, #20
 8000fba:	f000 f837 	bl	800102c <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 8000fbe:	79fb      	ldrb	r3, [r7, #7]
 8000fc0:	f023 0304 	bic.w	r3, r3, #4
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff ffce 	bl	8000f68 <ExpanderWrite>
  DelayUS(20);
 8000fcc:	2014      	movs	r0, #20
 8000fce:	f000 f82d 	bl	800102c <DelayUS>
}
 8000fd2:	bf00      	nop
 8000fd4:	3708      	adds	r7, #8
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
	...

08000fdc <DelayInit>:

static void DelayInit(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8000fe0:	4b10      	ldr	r3, [pc, #64]	; (8001024 <DelayInit+0x48>)
 8000fe2:	68db      	ldr	r3, [r3, #12]
 8000fe4:	4a0f      	ldr	r2, [pc, #60]	; (8001024 <DelayInit+0x48>)
 8000fe6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000fea:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8000fec:	4b0d      	ldr	r3, [pc, #52]	; (8001024 <DelayInit+0x48>)
 8000fee:	68db      	ldr	r3, [r3, #12]
 8000ff0:	4a0c      	ldr	r2, [pc, #48]	; (8001024 <DelayInit+0x48>)
 8000ff2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000ff6:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000ff8:	4b0b      	ldr	r3, [pc, #44]	; (8001028 <DelayInit+0x4c>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a0a      	ldr	r2, [pc, #40]	; (8001028 <DelayInit+0x4c>)
 8000ffe:	f023 0301 	bic.w	r3, r3, #1
 8001002:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001004:	4b08      	ldr	r3, [pc, #32]	; (8001028 <DelayInit+0x4c>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a07      	ldr	r2, [pc, #28]	; (8001028 <DelayInit+0x4c>)
 800100a:	f043 0301 	orr.w	r3, r3, #1
 800100e:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8001010:	4b05      	ldr	r3, [pc, #20]	; (8001028 <DelayInit+0x4c>)
 8001012:	2200      	movs	r2, #0
 8001014:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8001016:	bf00      	nop
  __ASM volatile ("NOP");
 8001018:	bf00      	nop
  __ASM volatile ("NOP");
 800101a:	bf00      	nop
}
 800101c:	bf00      	nop
 800101e:	46bd      	mov	sp, r7
 8001020:	bc80      	pop	{r7}
 8001022:	4770      	bx	lr
 8001024:	e000edf0 	.word	0xe000edf0
 8001028:	e0001000 	.word	0xe0001000

0800102c <DelayUS>:

static void DelayUS(uint32_t us) {
 800102c:	b480      	push	{r7}
 800102e:	b087      	sub	sp, #28
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8001034:	4b0d      	ldr	r3, [pc, #52]	; (800106c <DelayUS+0x40>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a0d      	ldr	r2, [pc, #52]	; (8001070 <DelayUS+0x44>)
 800103a:	fba2 2303 	umull	r2, r3, r2, r3
 800103e:	0c9a      	lsrs	r2, r3, #18
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	fb02 f303 	mul.w	r3, r2, r3
 8001046:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8001048:	4b0a      	ldr	r3, [pc, #40]	; (8001074 <DelayUS+0x48>)
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 800104e:	4b09      	ldr	r3, [pc, #36]	; (8001074 <DelayUS+0x48>)
 8001050:	685a      	ldr	r2, [r3, #4]
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	1ad3      	subs	r3, r2, r3
 8001056:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	697a      	ldr	r2, [r7, #20]
 800105c:	429a      	cmp	r2, r3
 800105e:	d8f6      	bhi.n	800104e <DelayUS+0x22>
}
 8001060:	bf00      	nop
 8001062:	bf00      	nop
 8001064:	371c      	adds	r7, #28
 8001066:	46bd      	mov	sp, r7
 8001068:	bc80      	pop	{r7}
 800106a:	4770      	bx	lr
 800106c:	20000010 	.word	0x20000010
 8001070:	431bde83 	.word	0x431bde83
 8001074:	e0001000 	.word	0xe0001000

08001078 <MEN_BuildMenu>:
	privilege_t privilege;
	uint32_t state;
}level_t;

void MEN_BuildMenu(level_t *currentNode,uint32_t userNo, char row1[16], char row2[16],level_t *prevNode, level_t *nextNode,level_t *maestraNode, level_t *cancelarNode, level_t *aceptarNode, level_t *menuNode, level_t *lastNode)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	60f8      	str	r0, [r7, #12]
 8001080:	60b9      	str	r1, [r7, #8]
 8001082:	607a      	str	r2, [r7, #4]
 8001084:	603b      	str	r3, [r7, #0]
	currentNode->userNo = userNo;
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	68ba      	ldr	r2, [r7, #8]
 800108a:	601a      	str	r2, [r3, #0]
    strcpy(currentNode->row1, row1);
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	3304      	adds	r3, #4
 8001090:	6879      	ldr	r1, [r7, #4]
 8001092:	4618      	mov	r0, r3
 8001094:	f009 fdbb 	bl	800ac0e <strcpy>
    strcpy(currentNode->row2, row2);
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	3314      	adds	r3, #20
 800109c:	6839      	ldr	r1, [r7, #0]
 800109e:	4618      	mov	r0, r3
 80010a0:	f009 fdb5 	bl	800ac0e <strcpy>
    currentNode->prev = prevNode;
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	69ba      	ldr	r2, [r7, #24]
 80010a8:	629a      	str	r2, [r3, #40]	; 0x28
    currentNode->next = nextNode;
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	69fa      	ldr	r2, [r7, #28]
 80010ae:	625a      	str	r2, [r3, #36]	; 0x24
    currentNode->maestra = maestraNode;
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	6a3a      	ldr	r2, [r7, #32]
 80010b4:	62da      	str	r2, [r3, #44]	; 0x2c
    currentNode->cancelar = cancelarNode;
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010ba:	631a      	str	r2, [r3, #48]	; 0x30
    currentNode->aceptar = aceptarNode;
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80010c0:	635a      	str	r2, [r3, #52]	; 0x34
    currentNode->menu = menuNode;
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80010c6:	639a      	str	r2, [r3, #56]	; 0x38
    currentNode->last = lastNode;
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80010cc:	63da      	str	r2, [r3, #60]	; 0x3c
    currentNode->privilege = USER;
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	2200      	movs	r2, #0
 80010d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80010d6:	bf00      	nop
 80010d8:	3710      	adds	r7, #16
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}

080010de <MEN_Next>:

void MEN_Next(level_t **currentNode)
{
 80010de:	b480      	push	{r7}
 80010e0:	b085      	sub	sp, #20
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	6078      	str	r0, [r7, #4]
  if( (*currentNode) ->next != NULL){
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d00b      	beq.n	8001108 <MEN_Next+0x2a>
	  level_t *auxLastNode = *currentNode;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	60fb      	str	r3, [r7, #12]
	  (*currentNode) = (*currentNode)->next;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	601a      	str	r2, [r3, #0]
	  (*currentNode)->last = auxLastNode;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	68fa      	ldr	r2, [r7, #12]
 8001106:	63da      	str	r2, [r3, #60]	; 0x3c
  }
}
 8001108:	bf00      	nop
 800110a:	3714      	adds	r7, #20
 800110c:	46bd      	mov	sp, r7
 800110e:	bc80      	pop	{r7}
 8001110:	4770      	bx	lr

08001112 <MEN_Prev>:

void MEN_Prev(level_t **currentNode)
{
 8001112:	b480      	push	{r7}
 8001114:	b085      	sub	sp, #20
 8001116:	af00      	add	r7, sp, #0
 8001118:	6078      	str	r0, [r7, #4]
  if((*currentNode)->prev != NULL){
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001120:	2b00      	cmp	r3, #0
 8001122:	d00b      	beq.n	800113c <MEN_Prev+0x2a>
	  level_t *auxLastNode = *currentNode;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	60fb      	str	r3, [r7, #12]
	  (*currentNode) = (*currentNode)->prev;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	601a      	str	r2, [r3, #0]
	  (*currentNode)->last = auxLastNode;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	68fa      	ldr	r2, [r7, #12]
 800113a:	63da      	str	r2, [r3, #60]	; 0x3c
  }
}
 800113c:	bf00      	nop
 800113e:	3714      	adds	r7, #20
 8001140:	46bd      	mov	sp, r7
 8001142:	bc80      	pop	{r7}
 8001144:	4770      	bx	lr

08001146 <MEN_Maestra>:
void MEN_Maestra(level_t **currentNode)
{
 8001146:	b480      	push	{r7}
 8001148:	b085      	sub	sp, #20
 800114a:	af00      	add	r7, sp, #0
 800114c:	6078      	str	r0, [r7, #4]
  if((*currentNode)->maestra != NULL){
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001154:	2b00      	cmp	r3, #0
 8001156:	d00b      	beq.n	8001170 <MEN_Maestra+0x2a>
	  level_t *auxLastNode = *currentNode;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	60fb      	str	r3, [r7, #12]
	  (*currentNode) = (*currentNode)->maestra;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	601a      	str	r2, [r3, #0]
	  (*currentNode)->last = auxLastNode;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	68fa      	ldr	r2, [r7, #12]
 800116e:	63da      	str	r2, [r3, #60]	; 0x3c
  }
}
 8001170:	bf00      	nop
 8001172:	3714      	adds	r7, #20
 8001174:	46bd      	mov	sp, r7
 8001176:	bc80      	pop	{r7}
 8001178:	4770      	bx	lr

0800117a <MEN_Cancelar>:

void MEN_Cancelar(level_t **currentNode)
{
 800117a:	b480      	push	{r7}
 800117c:	b085      	sub	sp, #20
 800117e:	af00      	add	r7, sp, #0
 8001180:	6078      	str	r0, [r7, #4]
	if((*currentNode)->cancelar != NULL){
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001188:	2b00      	cmp	r3, #0
 800118a:	d00b      	beq.n	80011a4 <MEN_Cancelar+0x2a>
	  level_t *auxLastNode = *currentNode;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	60fb      	str	r3, [r7, #12]
	  (*currentNode) = (*currentNode)->cancelar;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	601a      	str	r2, [r3, #0]
	  (*currentNode)->last = auxLastNode;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	68fa      	ldr	r2, [r7, #12]
 80011a2:	63da      	str	r2, [r3, #60]	; 0x3c
  }
}
 80011a4:	bf00      	nop
 80011a6:	3714      	adds	r7, #20
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bc80      	pop	{r7}
 80011ac:	4770      	bx	lr

080011ae <MEN_Menu>:
	  (*currentNode) = (*currentNode)->aceptar;
	  (*currentNode)->last = auxLastNode;
  }
}
void MEN_Menu(level_t **currentNode)
{
 80011ae:	b480      	push	{r7}
 80011b0:	b085      	sub	sp, #20
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	6078      	str	r0, [r7, #4]
  if((*currentNode)->menu != NULL){
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d00b      	beq.n	80011d8 <MEN_Menu+0x2a>
	  level_t *auxLastNode = *currentNode;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	60fb      	str	r3, [r7, #12]
	  (*currentNode) = (*currentNode)->menu;
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	601a      	str	r2, [r3, #0]
	  (*currentNode)->last = auxLastNode;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	68fa      	ldr	r2, [r7, #12]
 80011d6:	63da      	str	r2, [r3, #60]	; 0x3c
  }
}
 80011d8:	bf00      	nop
 80011da:	3714      	adds	r7, #20
 80011dc:	46bd      	mov	sp, r7
 80011de:	bc80      	pop	{r7}
 80011e0:	4770      	bx	lr

080011e2 <MEN_Last>:

void MEN_Last(level_t **currentNode){
 80011e2:	b480      	push	{r7}
 80011e4:	b085      	sub	sp, #20
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
  level_t *auxLastNode = *currentNode;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	60fb      	str	r3, [r7, #12]
  (*currentNode)->last = auxLastNode;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	68fa      	ldr	r2, [r7, #12]
 80011f6:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80011f8:	bf00      	nop
 80011fa:	3714      	adds	r7, #20
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bc80      	pop	{r7}
 8001200:	4770      	bx	lr
	...

08001204 <display_Print>:
		bufferAux[(2*j)+1] = 0;
	}
	Flash_Write_Data(PAGE_ADDR_1, bufferAux, FLASH_BUFFER_SIZE);
}

void display_Print(uint8_t accion, char *linea1, char *linea2){
 8001204:	b580      	push	{r7, lr}
 8001206:	b08e      	sub	sp, #56	; 0x38
 8001208:	af00      	add	r7, sp, #0
 800120a:	4603      	mov	r3, r0
 800120c:	60b9      	str	r1, [r7, #8]
 800120e:	607a      	str	r2, [r7, #4]
 8001210:	73fb      	strb	r3, [r7, #15]
	display_t display;

	display.accion = accion;
 8001212:	7bfb      	ldrb	r3, [r7, #15]
 8001214:	753b      	strb	r3, [r7, #20]
	strcpy(display.linea1, linea1);
 8001216:	f107 0314 	add.w	r3, r7, #20
 800121a:	3301      	adds	r3, #1
 800121c:	68b9      	ldr	r1, [r7, #8]
 800121e:	4618      	mov	r0, r3
 8001220:	f009 fcf5 	bl	800ac0e <strcpy>
	strcpy(display.linea2, linea2);
 8001224:	f107 0314 	add.w	r3, r7, #20
 8001228:	3311      	adds	r3, #17
 800122a:	6879      	ldr	r1, [r7, #4]
 800122c:	4618      	mov	r0, r3
 800122e:	f009 fcee 	bl	800ac0e <strcpy>
	xQueueSend(display_q, &display, blockForever);
 8001232:	4b06      	ldr	r3, [pc, #24]	; (800124c <display_Print+0x48>)
 8001234:	6818      	ldr	r0, [r3, #0]
 8001236:	f107 0114 	add.w	r1, r7, #20
 800123a:	2300      	movs	r3, #0
 800123c:	f04f 32ff 	mov.w	r2, #4294967295
 8001240:	f006 fe90 	bl	8007f64 <xQueueGenericSend>
}
 8001244:	bf00      	nop
 8001246:	3738      	adds	r7, #56	; 0x38
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	2000045c 	.word	0x2000045c

08001250 <t_Menu>:


//menu----------------------------------------------------------------------------------------------------------------------------------------------------------------------

static void t_Menu (void *pvParameters){
 8001250:	b5b0      	push	{r4, r5, r7, lr}
 8001252:	f5ad 6da7 	sub.w	sp, sp, #1336	; 0x538
 8001256:	af08      	add	r7, sp, #32
 8001258:	1d3b      	adds	r3, r7, #4
 800125a:	6018      	str	r0, [r3, #0]
	struct level claveUsuario1, claveUsuario2, claveUsuario3, claveUsuario4, claveUsuario5, claveUsuario6,
	 	 	 	 	 claveUsuario7, claveUsuario8, claveUsuario9, claveUsuario10,
					claveMaestra, agregarUsuario, borrarUsuario, resetFabrica, menu, *currentM;

	UBaseType_t uxHighWaterMark;
	uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );
 800125c:	2000      	movs	r0, #0
 800125e:	f008 fbd9 	bl	8009a14 <uxTaskGetStackHighWaterMark>
 8001262:	f8c7 0508 	str.w	r0, [r7, #1288]	; 0x508

	usuario_t usuario[CANT_MAX_USUARIOS];

	uint32_t i;
#ifdef EGB
	vTaskSuspend(tComextern_h);
 8001266:	4b04      	ldr	r3, [pc, #16]	; (8001278 <t_Menu+0x28>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4618      	mov	r0, r3
 800126c:	f007 fc5a 	bl	8008b24 <vTaskSuspend>
#endif
	for(i = 0; i < CANT_MAX_USUARIOS; i++){
 8001270:	2300      	movs	r3, #0
 8001272:	f8c7 3514 	str.w	r3, [r7, #1300]	; 0x514
 8001276:	e03d      	b.n	80012f4 <t_Menu+0xa4>
 8001278:	200001d4 	.word	0x200001d4
		usuario[i].clave = 0;
 800127c:	f107 021c 	add.w	r2, r7, #28
 8001280:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 8001284:	011b      	lsls	r3, r3, #4
 8001286:	4413      	add	r3, r2
 8001288:	3304      	adds	r3, #4
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
		usuario[i].nroUsuario = i;
 800128e:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 8001292:	b2d9      	uxtb	r1, r3
 8001294:	f107 021c 	add.w	r2, r7, #28
 8001298:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 800129c:	011b      	lsls	r3, r3, #4
 800129e:	4413      	add	r3, r2
 80012a0:	3301      	adds	r3, #1
 80012a2:	460a      	mov	r2, r1
 80012a4:	701a      	strb	r2, [r3, #0]
		usuario[i].accion = SCANN;
 80012a6:	f107 021c 	add.w	r2, r7, #28
 80012aa:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 80012ae:	011b      	lsls	r3, r3, #4
 80012b0:	4413      	add	r3, r2
 80012b2:	2202      	movs	r2, #2
 80012b4:	701a      	strb	r2, [r3, #0]

		xQueueSendToBack(reqAcceso_q, &usuario[i], blockForever);
 80012b6:	4bbf      	ldr	r3, [pc, #764]	; (80015b4 <t_Menu+0x364>)
 80012b8:	6818      	ldr	r0, [r3, #0]
 80012ba:	f107 021c 	add.w	r2, r7, #28
 80012be:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 80012c2:	011b      	lsls	r3, r3, #4
 80012c4:	18d1      	adds	r1, r2, r3
 80012c6:	2300      	movs	r3, #0
 80012c8:	f04f 32ff 	mov.w	r2, #4294967295
 80012cc:	f006 fe4a 	bl	8007f64 <xQueueGenericSend>
		xQueueReceive(respAcceso_q, &usuario[i], blockForever);
 80012d0:	4bb9      	ldr	r3, [pc, #740]	; (80015b8 <t_Menu+0x368>)
 80012d2:	6818      	ldr	r0, [r3, #0]
 80012d4:	f107 021c 	add.w	r2, r7, #28
 80012d8:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 80012dc:	011b      	lsls	r3, r3, #4
 80012de:	4413      	add	r3, r2
 80012e0:	f04f 32ff 	mov.w	r2, #4294967295
 80012e4:	4619      	mov	r1, r3
 80012e6:	f006 ffed 	bl	80082c4 <xQueueReceive>
	for(i = 0; i < CANT_MAX_USUARIOS; i++){
 80012ea:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 80012ee:	3301      	adds	r3, #1
 80012f0:	f8c7 3514 	str.w	r3, [r7, #1300]	; 0x514
 80012f4:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 80012f8:	2b0a      	cmp	r3, #10
 80012fa:	d9bf      	bls.n	800127c <t_Menu+0x2c>
	}

#ifdef EGB
	xQueueReset(reqAcceso_aux_q);
 80012fc:	4baf      	ldr	r3, [pc, #700]	; (80015bc <t_Menu+0x36c>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	2100      	movs	r1, #0
 8001302:	4618      	mov	r0, r3
 8001304:	f006 fd2c 	bl	8007d60 <xQueueGenericReset>
	xQueueReset(respAcceso_aux_q);
 8001308:	4bad      	ldr	r3, [pc, #692]	; (80015c0 <t_Menu+0x370>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	2100      	movs	r1, #0
 800130e:	4618      	mov	r0, r3
 8001310:	f006 fd26 	bl	8007d60 <xQueueGenericReset>
	xQueueReset(actuador_aux_q);
 8001314:	4bab      	ldr	r3, [pc, #684]	; (80015c4 <t_Menu+0x374>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2100      	movs	r1, #0
 800131a:	4618      	mov	r0, r3
 800131c:	f006 fd20 	bl	8007d60 <xQueueGenericReset>
	vTaskResume(tComextern_h);
 8001320:	4ba9      	ldr	r3, [pc, #676]	; (80015c8 <t_Menu+0x378>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4618      	mov	r0, r3
 8001326:	f007 fcaf 	bl	8008c88 <vTaskResume>
#endif
	//BuildMenu(nodoActual, nroUsuario, imprimir1, imprimir2, funcCancelar, funcAceptar, nodoArriba, nodoAbajo, nodoMaestra, nodoCancelar, nodoAceptar, nodoMenu, lastMenu)

    MEN_BuildMenu(&claveUsuario1, 	USUARIO_1,	"USUARIO 1", ">>>", 	&claveUsuario10, &claveUsuario2, &claveMaestra, &claveUsuario1, 0, &menu, 0);
 800132a:	f507 6098 	add.w	r0, r7, #1216	; 0x4c0
 800132e:	2300      	movs	r3, #0
 8001330:	9306      	str	r3, [sp, #24]
 8001332:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001336:	9305      	str	r3, [sp, #20]
 8001338:	2300      	movs	r3, #0
 800133a:	9304      	str	r3, [sp, #16]
 800133c:	f507 6398 	add.w	r3, r7, #1216	; 0x4c0
 8001340:	9303      	str	r3, [sp, #12]
 8001342:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 8001346:	9302      	str	r3, [sp, #8]
 8001348:	f507 638f 	add.w	r3, r7, #1144	; 0x478
 800134c:	9301      	str	r3, [sp, #4]
 800134e:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8001352:	9300      	str	r3, [sp, #0]
 8001354:	4b9d      	ldr	r3, [pc, #628]	; (80015cc <t_Menu+0x37c>)
 8001356:	4a9e      	ldr	r2, [pc, #632]	; (80015d0 <t_Menu+0x380>)
 8001358:	2101      	movs	r1, #1
 800135a:	f7ff fe8d 	bl	8001078 <MEN_BuildMenu>
    MEN_BuildMenu(&claveUsuario2, 	USUARIO_2,	"USUARIO 2", ">>>", 	&claveUsuario1, &claveUsuario3, &claveMaestra, &claveUsuario1, 0, &menu, 0);
 800135e:	f507 608f 	add.w	r0, r7, #1144	; 0x478
 8001362:	2300      	movs	r3, #0
 8001364:	9306      	str	r3, [sp, #24]
 8001366:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800136a:	9305      	str	r3, [sp, #20]
 800136c:	2300      	movs	r3, #0
 800136e:	9304      	str	r3, [sp, #16]
 8001370:	f507 6398 	add.w	r3, r7, #1216	; 0x4c0
 8001374:	9303      	str	r3, [sp, #12]
 8001376:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 800137a:	9302      	str	r3, [sp, #8]
 800137c:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001380:	9301      	str	r3, [sp, #4]
 8001382:	f507 6398 	add.w	r3, r7, #1216	; 0x4c0
 8001386:	9300      	str	r3, [sp, #0]
 8001388:	4b90      	ldr	r3, [pc, #576]	; (80015cc <t_Menu+0x37c>)
 800138a:	4a92      	ldr	r2, [pc, #584]	; (80015d4 <t_Menu+0x384>)
 800138c:	2102      	movs	r1, #2
 800138e:	f7ff fe73 	bl	8001078 <MEN_BuildMenu>
    MEN_BuildMenu(&claveUsuario3, 	USUARIO_3,	"USUARIO 3", ">>>", 	&claveUsuario2, &claveUsuario4, &claveMaestra, &claveUsuario1, 0, &menu, 0);
 8001392:	f507 6086 	add.w	r0, r7, #1072	; 0x430
 8001396:	2300      	movs	r3, #0
 8001398:	9306      	str	r3, [sp, #24]
 800139a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800139e:	9305      	str	r3, [sp, #20]
 80013a0:	2300      	movs	r3, #0
 80013a2:	9304      	str	r3, [sp, #16]
 80013a4:	f507 6398 	add.w	r3, r7, #1216	; 0x4c0
 80013a8:	9303      	str	r3, [sp, #12]
 80013aa:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 80013ae:	9302      	str	r3, [sp, #8]
 80013b0:	f507 737a 	add.w	r3, r7, #1000	; 0x3e8
 80013b4:	9301      	str	r3, [sp, #4]
 80013b6:	f507 638f 	add.w	r3, r7, #1144	; 0x478
 80013ba:	9300      	str	r3, [sp, #0]
 80013bc:	4b83      	ldr	r3, [pc, #524]	; (80015cc <t_Menu+0x37c>)
 80013be:	4a86      	ldr	r2, [pc, #536]	; (80015d8 <t_Menu+0x388>)
 80013c0:	2103      	movs	r1, #3
 80013c2:	f7ff fe59 	bl	8001078 <MEN_BuildMenu>
    MEN_BuildMenu(&claveUsuario4, 	USUARIO_4,	"USUARIO 4", ">>>", 	&claveUsuario3, &claveUsuario5, &claveMaestra, &claveUsuario1, 0, &menu, 0);
 80013c6:	f507 707a 	add.w	r0, r7, #1000	; 0x3e8
 80013ca:	2300      	movs	r3, #0
 80013cc:	9306      	str	r3, [sp, #24]
 80013ce:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80013d2:	9305      	str	r3, [sp, #20]
 80013d4:	2300      	movs	r3, #0
 80013d6:	9304      	str	r3, [sp, #16]
 80013d8:	f507 6398 	add.w	r3, r7, #1216	; 0x4c0
 80013dc:	9303      	str	r3, [sp, #12]
 80013de:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 80013e2:	9302      	str	r3, [sp, #8]
 80013e4:	f507 7368 	add.w	r3, r7, #928	; 0x3a0
 80013e8:	9301      	str	r3, [sp, #4]
 80013ea:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 80013ee:	9300      	str	r3, [sp, #0]
 80013f0:	4b76      	ldr	r3, [pc, #472]	; (80015cc <t_Menu+0x37c>)
 80013f2:	4a7a      	ldr	r2, [pc, #488]	; (80015dc <t_Menu+0x38c>)
 80013f4:	2104      	movs	r1, #4
 80013f6:	f7ff fe3f 	bl	8001078 <MEN_BuildMenu>
    MEN_BuildMenu(&claveUsuario5, 	USUARIO_5,	"USUARIO 5", ">>>", 	&claveUsuario4, &claveUsuario6, &claveMaestra, &claveUsuario1, 0, &menu, 0);
 80013fa:	f507 7068 	add.w	r0, r7, #928	; 0x3a0
 80013fe:	2300      	movs	r3, #0
 8001400:	9306      	str	r3, [sp, #24]
 8001402:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001406:	9305      	str	r3, [sp, #20]
 8001408:	2300      	movs	r3, #0
 800140a:	9304      	str	r3, [sp, #16]
 800140c:	f507 6398 	add.w	r3, r7, #1216	; 0x4c0
 8001410:	9303      	str	r3, [sp, #12]
 8001412:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 8001416:	9302      	str	r3, [sp, #8]
 8001418:	f507 7356 	add.w	r3, r7, #856	; 0x358
 800141c:	9301      	str	r3, [sp, #4]
 800141e:	f507 737a 	add.w	r3, r7, #1000	; 0x3e8
 8001422:	9300      	str	r3, [sp, #0]
 8001424:	4b69      	ldr	r3, [pc, #420]	; (80015cc <t_Menu+0x37c>)
 8001426:	4a6e      	ldr	r2, [pc, #440]	; (80015e0 <t_Menu+0x390>)
 8001428:	2105      	movs	r1, #5
 800142a:	f7ff fe25 	bl	8001078 <MEN_BuildMenu>
    MEN_BuildMenu(&claveUsuario6, 	USUARIO_6,	"USUARIO 6", ">>>", 	&claveUsuario5, &claveUsuario7, &claveMaestra, &claveUsuario1, 0, &menu, 0);
 800142e:	f507 7056 	add.w	r0, r7, #856	; 0x358
 8001432:	2300      	movs	r3, #0
 8001434:	9306      	str	r3, [sp, #24]
 8001436:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800143a:	9305      	str	r3, [sp, #20]
 800143c:	2300      	movs	r3, #0
 800143e:	9304      	str	r3, [sp, #16]
 8001440:	f507 6398 	add.w	r3, r7, #1216	; 0x4c0
 8001444:	9303      	str	r3, [sp, #12]
 8001446:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 800144a:	9302      	str	r3, [sp, #8]
 800144c:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8001450:	9301      	str	r3, [sp, #4]
 8001452:	f507 7368 	add.w	r3, r7, #928	; 0x3a0
 8001456:	9300      	str	r3, [sp, #0]
 8001458:	4b5c      	ldr	r3, [pc, #368]	; (80015cc <t_Menu+0x37c>)
 800145a:	4a62      	ldr	r2, [pc, #392]	; (80015e4 <t_Menu+0x394>)
 800145c:	2106      	movs	r1, #6
 800145e:	f7ff fe0b 	bl	8001078 <MEN_BuildMenu>
    MEN_BuildMenu(&claveUsuario7, 	USUARIO_7,	"USUARIO 7", ">>>", 	&claveUsuario6, &claveUsuario8, &claveMaestra, &claveUsuario1, 0, &menu, 0);
 8001462:	f507 7044 	add.w	r0, r7, #784	; 0x310
 8001466:	2300      	movs	r3, #0
 8001468:	9306      	str	r3, [sp, #24]
 800146a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800146e:	9305      	str	r3, [sp, #20]
 8001470:	2300      	movs	r3, #0
 8001472:	9304      	str	r3, [sp, #16]
 8001474:	f507 6398 	add.w	r3, r7, #1216	; 0x4c0
 8001478:	9303      	str	r3, [sp, #12]
 800147a:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 800147e:	9302      	str	r3, [sp, #8]
 8001480:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8001484:	9301      	str	r3, [sp, #4]
 8001486:	f507 7356 	add.w	r3, r7, #856	; 0x358
 800148a:	9300      	str	r3, [sp, #0]
 800148c:	4b4f      	ldr	r3, [pc, #316]	; (80015cc <t_Menu+0x37c>)
 800148e:	4a56      	ldr	r2, [pc, #344]	; (80015e8 <t_Menu+0x398>)
 8001490:	2107      	movs	r1, #7
 8001492:	f7ff fdf1 	bl	8001078 <MEN_BuildMenu>
    MEN_BuildMenu(&claveUsuario8, 	USUARIO_8,	"USUARIO 8", ">>>", 	&claveUsuario7, &claveUsuario9, &claveMaestra, &claveUsuario1, 0, &menu, 0);
 8001496:	f507 7032 	add.w	r0, r7, #712	; 0x2c8
 800149a:	2300      	movs	r3, #0
 800149c:	9306      	str	r3, [sp, #24]
 800149e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80014a2:	9305      	str	r3, [sp, #20]
 80014a4:	2300      	movs	r3, #0
 80014a6:	9304      	str	r3, [sp, #16]
 80014a8:	f507 6398 	add.w	r3, r7, #1216	; 0x4c0
 80014ac:	9303      	str	r3, [sp, #12]
 80014ae:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 80014b2:	9302      	str	r3, [sp, #8]
 80014b4:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80014b8:	9301      	str	r3, [sp, #4]
 80014ba:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80014be:	9300      	str	r3, [sp, #0]
 80014c0:	4b42      	ldr	r3, [pc, #264]	; (80015cc <t_Menu+0x37c>)
 80014c2:	4a4a      	ldr	r2, [pc, #296]	; (80015ec <t_Menu+0x39c>)
 80014c4:	2108      	movs	r1, #8
 80014c6:	f7ff fdd7 	bl	8001078 <MEN_BuildMenu>
    MEN_BuildMenu(&claveUsuario9, 	USUARIO_9,	"USUARIO 9", ">>>", 	&claveUsuario8, &claveUsuario10, &claveMaestra, &claveUsuario1, 0, &menu, 0);
 80014ca:	f507 7020 	add.w	r0, r7, #640	; 0x280
 80014ce:	2300      	movs	r3, #0
 80014d0:	9306      	str	r3, [sp, #24]
 80014d2:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80014d6:	9305      	str	r3, [sp, #20]
 80014d8:	2300      	movs	r3, #0
 80014da:	9304      	str	r3, [sp, #16]
 80014dc:	f507 6398 	add.w	r3, r7, #1216	; 0x4c0
 80014e0:	9303      	str	r3, [sp, #12]
 80014e2:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 80014e6:	9302      	str	r3, [sp, #8]
 80014e8:	f507 730e 	add.w	r3, r7, #568	; 0x238
 80014ec:	9301      	str	r3, [sp, #4]
 80014ee:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 80014f2:	9300      	str	r3, [sp, #0]
 80014f4:	4b35      	ldr	r3, [pc, #212]	; (80015cc <t_Menu+0x37c>)
 80014f6:	4a3e      	ldr	r2, [pc, #248]	; (80015f0 <t_Menu+0x3a0>)
 80014f8:	2109      	movs	r1, #9
 80014fa:	f7ff fdbd 	bl	8001078 <MEN_BuildMenu>
    MEN_BuildMenu(&claveUsuario10, USUARIO_10, "USUARIO 10", ">>>", 	&claveUsuario9, &claveUsuario1, &claveMaestra, &claveUsuario1, 0, &menu, 0);
 80014fe:	f507 700e 	add.w	r0, r7, #568	; 0x238
 8001502:	2300      	movs	r3, #0
 8001504:	9306      	str	r3, [sp, #24]
 8001506:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800150a:	9305      	str	r3, [sp, #20]
 800150c:	2300      	movs	r3, #0
 800150e:	9304      	str	r3, [sp, #16]
 8001510:	f507 6398 	add.w	r3, r7, #1216	; 0x4c0
 8001514:	9303      	str	r3, [sp, #12]
 8001516:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 800151a:	9302      	str	r3, [sp, #8]
 800151c:	f507 6398 	add.w	r3, r7, #1216	; 0x4c0
 8001520:	9301      	str	r3, [sp, #4]
 8001522:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8001526:	9300      	str	r3, [sp, #0]
 8001528:	4b28      	ldr	r3, [pc, #160]	; (80015cc <t_Menu+0x37c>)
 800152a:	4a32      	ldr	r2, [pc, #200]	; (80015f4 <t_Menu+0x3a4>)
 800152c:	210a      	movs	r1, #10
 800152e:	f7ff fda3 	bl	8001078 <MEN_BuildMenu>
    MEN_BuildMenu(&claveMaestra, 			0,"CLAVE MAESTRA", ">>>", 	0, 			   0, 			  0, &claveUsuario1, 0, &menu, 0);
 8001532:	f507 70f8 	add.w	r0, r7, #496	; 0x1f0
 8001536:	2300      	movs	r3, #0
 8001538:	9306      	str	r3, [sp, #24]
 800153a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800153e:	9305      	str	r3, [sp, #20]
 8001540:	2300      	movs	r3, #0
 8001542:	9304      	str	r3, [sp, #16]
 8001544:	f507 6398 	add.w	r3, r7, #1216	; 0x4c0
 8001548:	9303      	str	r3, [sp, #12]
 800154a:	2300      	movs	r3, #0
 800154c:	9302      	str	r3, [sp, #8]
 800154e:	2300      	movs	r3, #0
 8001550:	9301      	str	r3, [sp, #4]
 8001552:	2300      	movs	r3, #0
 8001554:	9300      	str	r3, [sp, #0]
 8001556:	4b1d      	ldr	r3, [pc, #116]	; (80015cc <t_Menu+0x37c>)
 8001558:	4a27      	ldr	r2, [pc, #156]	; (80015f8 <t_Menu+0x3a8>)
 800155a:	2100      	movs	r1, #0
 800155c:	f7ff fd8c 	bl	8001078 <MEN_BuildMenu>
    MEN_BuildMenu(&menu,		 			0,"MENU CONFIG.", "<<< >>>",&borrarUsuario, &agregarUsuario, 			  0, &claveUsuario1, 0, 	0, 0);
 8001560:	f107 00d0 	add.w	r0, r7, #208	; 0xd0
 8001564:	2300      	movs	r3, #0
 8001566:	9306      	str	r3, [sp, #24]
 8001568:	2300      	movs	r3, #0
 800156a:	9305      	str	r3, [sp, #20]
 800156c:	2300      	movs	r3, #0
 800156e:	9304      	str	r3, [sp, #16]
 8001570:	f507 6398 	add.w	r3, r7, #1216	; 0x4c0
 8001574:	9303      	str	r3, [sp, #12]
 8001576:	2300      	movs	r3, #0
 8001578:	9302      	str	r3, [sp, #8]
 800157a:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 800157e:	9301      	str	r3, [sp, #4]
 8001580:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 8001584:	9300      	str	r3, [sp, #0]
 8001586:	4b1d      	ldr	r3, [pc, #116]	; (80015fc <t_Menu+0x3ac>)
 8001588:	4a1d      	ldr	r2, [pc, #116]	; (8001600 <t_Menu+0x3b0>)
 800158a:	2100      	movs	r1, #0
 800158c:	f7ff fd74 	bl	8001078 <MEN_BuildMenu>
    MEN_BuildMenu(&agregarUsuario, 			11,"AGREGAR USUARIO", ">>>",&borrarUsuario, &borrarUsuario, 			  0, &claveUsuario1, 0, 	0, 0);
 8001590:	f507 70d4 	add.w	r0, r7, #424	; 0x1a8
 8001594:	2300      	movs	r3, #0
 8001596:	9306      	str	r3, [sp, #24]
 8001598:	2300      	movs	r3, #0
 800159a:	9305      	str	r3, [sp, #20]
 800159c:	2300      	movs	r3, #0
 800159e:	9304      	str	r3, [sp, #16]
 80015a0:	f507 6398 	add.w	r3, r7, #1216	; 0x4c0
 80015a4:	9303      	str	r3, [sp, #12]
 80015a6:	2300      	movs	r3, #0
 80015a8:	9302      	str	r3, [sp, #8]
 80015aa:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 80015ae:	9301      	str	r3, [sp, #4]
 80015b0:	e028      	b.n	8001604 <t_Menu+0x3b4>
 80015b2:	bf00      	nop
 80015b4:	2000034c 	.word	0x2000034c
 80015b8:	20000454 	.word	0x20000454
 80015bc:	20000400 	.word	0x20000400
 80015c0:	20000458 	.word	0x20000458
 80015c4:	200003f8 	.word	0x200003f8
 80015c8:	200001d4 	.word	0x200001d4
 80015cc:	0800cec8 	.word	0x0800cec8
 80015d0:	0800cecc 	.word	0x0800cecc
 80015d4:	0800ced8 	.word	0x0800ced8
 80015d8:	0800cee4 	.word	0x0800cee4
 80015dc:	0800cef0 	.word	0x0800cef0
 80015e0:	0800cefc 	.word	0x0800cefc
 80015e4:	0800cf08 	.word	0x0800cf08
 80015e8:	0800cf14 	.word	0x0800cf14
 80015ec:	0800cf20 	.word	0x0800cf20
 80015f0:	0800cf2c 	.word	0x0800cf2c
 80015f4:	0800cf38 	.word	0x0800cf38
 80015f8:	0800cf44 	.word	0x0800cf44
 80015fc:	0800cf54 	.word	0x0800cf54
 8001600:	0800cf5c 	.word	0x0800cf5c
 8001604:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 8001608:	9300      	str	r3, [sp, #0]
 800160a:	4bbc      	ldr	r3, [pc, #752]	; (80018fc <t_Menu+0x6ac>)
 800160c:	4abc      	ldr	r2, [pc, #752]	; (8001900 <t_Menu+0x6b0>)
 800160e:	210b      	movs	r1, #11
 8001610:	f7ff fd32 	bl	8001078 <MEN_BuildMenu>
    MEN_BuildMenu(&borrarUsuario, 			12,"BORRAR USUARIO", ">>>",	&agregarUsuario, &agregarUsuario, 		  0, &claveUsuario1, 0, 	0, 0);
 8001614:	f507 70b0 	add.w	r0, r7, #352	; 0x160
 8001618:	2300      	movs	r3, #0
 800161a:	9306      	str	r3, [sp, #24]
 800161c:	2300      	movs	r3, #0
 800161e:	9305      	str	r3, [sp, #20]
 8001620:	2300      	movs	r3, #0
 8001622:	9304      	str	r3, [sp, #16]
 8001624:	f507 6398 	add.w	r3, r7, #1216	; 0x4c0
 8001628:	9303      	str	r3, [sp, #12]
 800162a:	2300      	movs	r3, #0
 800162c:	9302      	str	r3, [sp, #8]
 800162e:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8001632:	9301      	str	r3, [sp, #4]
 8001634:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8001638:	9300      	str	r3, [sp, #0]
 800163a:	4bb0      	ldr	r3, [pc, #704]	; (80018fc <t_Menu+0x6ac>)
 800163c:	4ab1      	ldr	r2, [pc, #708]	; (8001904 <t_Menu+0x6b4>)
 800163e:	210c      	movs	r1, #12
 8001640:	f7ff fd1a 	bl	8001078 <MEN_BuildMenu>
    MEN_BuildMenu(&resetFabrica, 			13,"RESET FABRICA", ">>>", 	&agregarUsuario, &borrarUsuario, 			  0, &claveUsuario1, 0, 	0, 0);
 8001644:	f507 708c 	add.w	r0, r7, #280	; 0x118
 8001648:	2300      	movs	r3, #0
 800164a:	9306      	str	r3, [sp, #24]
 800164c:	2300      	movs	r3, #0
 800164e:	9305      	str	r3, [sp, #20]
 8001650:	2300      	movs	r3, #0
 8001652:	9304      	str	r3, [sp, #16]
 8001654:	f507 6398 	add.w	r3, r7, #1216	; 0x4c0
 8001658:	9303      	str	r3, [sp, #12]
 800165a:	2300      	movs	r3, #0
 800165c:	9302      	str	r3, [sp, #8]
 800165e:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 8001662:	9301      	str	r3, [sp, #4]
 8001664:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8001668:	9300      	str	r3, [sp, #0]
 800166a:	4ba4      	ldr	r3, [pc, #656]	; (80018fc <t_Menu+0x6ac>)
 800166c:	4aa6      	ldr	r2, [pc, #664]	; (8001908 <t_Menu+0x6b8>)
 800166e:	210d      	movs	r1, #13
 8001670:	f7ff fd02 	bl	8001078 <MEN_BuildMenu>

	char lcdStr[16] = ">>>";
 8001674:	f107 030c 	add.w	r3, r7, #12
 8001678:	4aa4      	ldr	r2, [pc, #656]	; (800190c <t_Menu+0x6bc>)
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	3304      	adds	r3, #4
 800167e:	2200      	movs	r2, #0
 8001680:	601a      	str	r2, [r3, #0]
 8001682:	605a      	str	r2, [r3, #4]
 8001684:	609a      	str	r2, [r3, #8]
	uint32_t claveIngresada = 0, contDig = 0;
 8001686:	2300      	movs	r3, #0
 8001688:	f8c7 3510 	str.w	r3, [r7, #1296]	; 0x510
 800168c:	2300      	movs	r3, #0
 800168e:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
	lcd_init(lcdSize);
 8001692:	2002      	movs	r0, #2
 8001694:	f7ff fafa 	bl	8000c8c <HD44780_Init>

    currentM = &claveUsuario1;
 8001698:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800169c:	f507 6298 	add.w	r2, r7, #1216	; 0x4c0
 80016a0:	601a      	str	r2, [r3, #0]
    MEN_Last(&currentM);
 80016a2:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7ff fd9b 	bl	80011e2 <MEN_Last>
	display_Print(CLEAR_PRINT, currentM->row1, currentM->row2);
 80016ac:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	1d19      	adds	r1, r3, #4
 80016b4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	3314      	adds	r3, #20
 80016bc:	461a      	mov	r2, r3
 80016be:	2006      	movs	r0, #6
 80016c0:	f7ff fda0 	bl	8001204 <display_Print>

    tecla_t tecla;

	for(;;){
		xQueueReceive(tecla_q, &tecla, blockForever);
 80016c4:	4b92      	ldr	r3, [pc, #584]	; (8001910 <t_Menu+0x6c0>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f107 0108 	add.w	r1, r7, #8
 80016cc:	f04f 32ff 	mov.w	r2, #4294967295
 80016d0:	4618      	mov	r0, r3
 80016d2:	f006 fdf7 	bl	80082c4 <xQueueReceive>
		switch(tecla.accion){
 80016d6:	f107 0308 	add.w	r3, r7, #8
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	3b0a      	subs	r3, #10
 80016de:	2b06      	cmp	r3, #6
 80016e0:	f200 84cd 	bhi.w	800207e <t_Menu+0xe2e>
 80016e4:	a201      	add	r2, pc, #4	; (adr r2, 80016ec <t_Menu+0x49c>)
 80016e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ea:	bf00      	nop
 80016ec:	0800203d 	.word	0x0800203d
 80016f0:	080017b7 	.word	0x080017b7
 80016f4:	08001833 	.word	0x08001833
 80016f8:	08001fd1 	.word	0x08001fd1
 80016fc:	080018ad 	.word	0x080018ad
 8001700:	08001929 	.word	0x08001929
 8001704:	08001709 	.word	0x08001709
			case NUM:

				if(contDig < 8){
 8001708:	f8d7 350c 	ldr.w	r3, [r7, #1292]	; 0x50c
 800170c:	2b07      	cmp	r3, #7
 800170e:	d844      	bhi.n	800179a <t_Menu+0x54a>
					claveIngresada += tecla.tecla * pow(10, contDig);
 8001710:	f107 0308 	add.w	r3, r7, #8
 8001714:	785b      	ldrb	r3, [r3, #1]
 8001716:	4618      	mov	r0, r3
 8001718:	f7fe fe74 	bl	8000404 <__aeabi_i2d>
 800171c:	4604      	mov	r4, r0
 800171e:	460d      	mov	r5, r1
 8001720:	f8d7 050c 	ldr.w	r0, [r7, #1292]	; 0x50c
 8001724:	f7fe fe5e 	bl	80003e4 <__aeabi_ui2d>
 8001728:	4602      	mov	r2, r0
 800172a:	460b      	mov	r3, r1
 800172c:	f04f 0000 	mov.w	r0, #0
 8001730:	4978      	ldr	r1, [pc, #480]	; (8001914 <t_Menu+0x6c4>)
 8001732:	f00a fc25 	bl	800bf80 <pow>
 8001736:	4602      	mov	r2, r0
 8001738:	460b      	mov	r3, r1
 800173a:	4620      	mov	r0, r4
 800173c:	4629      	mov	r1, r5
 800173e:	f7fe fecb 	bl	80004d8 <__aeabi_dmul>
 8001742:	4602      	mov	r2, r0
 8001744:	460b      	mov	r3, r1
 8001746:	4614      	mov	r4, r2
 8001748:	461d      	mov	r5, r3
 800174a:	f8d7 0510 	ldr.w	r0, [r7, #1296]	; 0x510
 800174e:	f7fe fe49 	bl	80003e4 <__aeabi_ui2d>
 8001752:	4602      	mov	r2, r0
 8001754:	460b      	mov	r3, r1
 8001756:	4620      	mov	r0, r4
 8001758:	4629      	mov	r1, r5
 800175a:	f7fe fd07 	bl	800016c <__adddf3>
 800175e:	4602      	mov	r2, r0
 8001760:	460b      	mov	r3, r1
 8001762:	4610      	mov	r0, r2
 8001764:	4619      	mov	r1, r3
 8001766:	f7ff f967 	bl	8000a38 <__aeabi_d2uiz>
 800176a:	4603      	mov	r3, r0
 800176c:	f8c7 3510 	str.w	r3, [r7, #1296]	; 0x510
					contDig++;
 8001770:	f8d7 350c 	ldr.w	r3, [r7, #1292]	; 0x50c
 8001774:	3301      	adds	r3, #1
 8001776:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
					strcat(lcdStr,"*");
 800177a:	f107 030c 	add.w	r3, r7, #12
 800177e:	4618      	mov	r0, r3
 8001780:	f7fe fce6 	bl	8000150 <strlen>
 8001784:	4603      	mov	r3, r0
 8001786:	461a      	mov	r2, r3
 8001788:	f107 030c 	add.w	r3, r7, #12
 800178c:	4413      	add	r3, r2
 800178e:	4962      	ldr	r1, [pc, #392]	; (8001918 <t_Menu+0x6c8>)
 8001790:	461a      	mov	r2, r3
 8001792:	460b      	mov	r3, r1
 8001794:	881b      	ldrh	r3, [r3, #0]
 8001796:	8013      	strh	r3, [r2, #0]
 8001798:	e004      	b.n	80017a4 <t_Menu+0x554>
				}
				else
					display_Print(TEMPORARY_PRINTING, '\0', "ERROR 5");
 800179a:	4a60      	ldr	r2, [pc, #384]	; (800191c <t_Menu+0x6cc>)
 800179c:	2100      	movs	r1, #0
 800179e:	2001      	movs	r0, #1
 80017a0:	f7ff fd30 	bl	8001204 <display_Print>

				display_Print(PRINT, '\0', lcdStr);
 80017a4:	f107 030c 	add.w	r3, r7, #12
 80017a8:	461a      	mov	r2, r3
 80017aa:	2100      	movs	r1, #0
 80017ac:	2000      	movs	r0, #0
 80017ae:	f7ff fd29 	bl	8001204 <display_Print>
				break;
 80017b2:	f000 bc64 	b.w	800207e <t_Menu+0xe2e>
			case ARRIBA:
				MEN_Prev(&currentM);
 80017b6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff fca9 	bl	8001112 <MEN_Prev>
				if(usuario[currentM->userNo].accion == ACC_SIN_ASIGNAR)
 80017c0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f107 021c 	add.w	r2, r7, #28
 80017cc:	011b      	lsls	r3, r3, #4
 80017ce:	4413      	add	r3, r2
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	2b0a      	cmp	r3, #10
 80017d4:	d109      	bne.n	80017ea <t_Menu+0x59a>
					display_Print(CLEAR_PRINT, currentM->row1, "Sin asignar");
 80017d6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	3304      	adds	r3, #4
 80017de:	4a50      	ldr	r2, [pc, #320]	; (8001920 <t_Menu+0x6d0>)
 80017e0:	4619      	mov	r1, r3
 80017e2:	2006      	movs	r0, #6
 80017e4:	f7ff fd0e 	bl	8001204 <display_Print>
 80017e8:	e00b      	b.n	8001802 <t_Menu+0x5b2>
				else display_Print(CLEAR_PRINT, currentM->row1, currentM->row2);
 80017ea:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	1d19      	adds	r1, r3, #4
 80017f2:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	3314      	adds	r3, #20
 80017fa:	461a      	mov	r2, r3
 80017fc:	2006      	movs	r0, #6
 80017fe:	f7ff fd01 	bl	8001204 <display_Print>
				if(menu.privilege == MASTER)
 8001802:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001806:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800180a:	2b01      	cmp	r3, #1
 800180c:	d105      	bne.n	800181a <t_Menu+0x5ca>
					currentM->last = &borrarUsuario;
 800180e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f507 72b0 	add.w	r2, r7, #352	; 0x160
 8001818:	63da      	str	r2, [r3, #60]	; 0x3c
				reset_values();
 800181a:	2300      	movs	r3, #0
 800181c:	f8c7 3510 	str.w	r3, [r7, #1296]	; 0x510
 8001820:	2300      	movs	r3, #0
 8001822:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
 8001826:	f107 030c 	add.w	r3, r7, #12
 800182a:	4a38      	ldr	r2, [pc, #224]	; (800190c <t_Menu+0x6bc>)
 800182c:	601a      	str	r2, [r3, #0]
				break;
 800182e:	f000 bc26 	b.w	800207e <t_Menu+0xe2e>

			case ABAJO:
				MEN_Next(&currentM);
 8001832:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001836:	4618      	mov	r0, r3
 8001838:	f7ff fc51 	bl	80010de <MEN_Next>
				if(usuario[currentM->userNo].accion == ACC_SIN_ASIGNAR)
 800183c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f107 021c 	add.w	r2, r7, #28
 8001848:	011b      	lsls	r3, r3, #4
 800184a:	4413      	add	r3, r2
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	2b0a      	cmp	r3, #10
 8001850:	d109      	bne.n	8001866 <t_Menu+0x616>
					display_Print(CLEAR_PRINT, currentM->row1, "Sin asignar");
 8001852:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	3304      	adds	r3, #4
 800185a:	4a31      	ldr	r2, [pc, #196]	; (8001920 <t_Menu+0x6d0>)
 800185c:	4619      	mov	r1, r3
 800185e:	2006      	movs	r0, #6
 8001860:	f7ff fcd0 	bl	8001204 <display_Print>
 8001864:	e00b      	b.n	800187e <t_Menu+0x62e>
				else display_Print(CLEAR_PRINT, currentM->row1, currentM->row2);
 8001866:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	1d19      	adds	r1, r3, #4
 800186e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	3314      	adds	r3, #20
 8001876:	461a      	mov	r2, r3
 8001878:	2006      	movs	r0, #6
 800187a:	f7ff fcc3 	bl	8001204 <display_Print>
				if(menu.privilege == MASTER)
 800187e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001882:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001886:	2b01      	cmp	r3, #1
 8001888:	d105      	bne.n	8001896 <t_Menu+0x646>
					currentM->last = &borrarUsuario;
 800188a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f507 72b0 	add.w	r2, r7, #352	; 0x160
 8001894:	63da      	str	r2, [r3, #60]	; 0x3c
				reset_values();
 8001896:	2300      	movs	r3, #0
 8001898:	f8c7 3510 	str.w	r3, [r7, #1296]	; 0x510
 800189c:	2300      	movs	r3, #0
 800189e:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
 80018a2:	f107 030c 	add.w	r3, r7, #12
 80018a6:	4a19      	ldr	r2, [pc, #100]	; (800190c <t_Menu+0x6bc>)
 80018a8:	601a      	str	r2, [r3, #0]
				break;
 80018aa:	e3e8      	b.n	800207e <t_Menu+0xe2e>

			case MENU:
				MEN_Maestra(&currentM);
 80018ac:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff fc48 	bl	8001146 <MEN_Maestra>
				currentM->last = &menu;
 80018b6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 80018c0:	63da      	str	r2, [r3, #60]	; 0x3c
				display_Print(TEMPORARY_PRINTING, "MENU CONFIG.", 0);
 80018c2:	2200      	movs	r2, #0
 80018c4:	4917      	ldr	r1, [pc, #92]	; (8001924 <t_Menu+0x6d4>)
 80018c6:	2001      	movs	r0, #1
 80018c8:	f7ff fc9c 	bl	8001204 <display_Print>
				display_Print(CLEAR_PRINT, currentM->row1, currentM->row2);
 80018cc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	1d19      	adds	r1, r3, #4
 80018d4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	3314      	adds	r3, #20
 80018dc:	461a      	mov	r2, r3
 80018de:	2006      	movs	r0, #6
 80018e0:	f7ff fc90 	bl	8001204 <display_Print>
				reset_values();
 80018e4:	2300      	movs	r3, #0
 80018e6:	f8c7 3510 	str.w	r3, [r7, #1296]	; 0x510
 80018ea:	2300      	movs	r3, #0
 80018ec:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
 80018f0:	f107 030c 	add.w	r3, r7, #12
 80018f4:	4a05      	ldr	r2, [pc, #20]	; (800190c <t_Menu+0x6bc>)
 80018f6:	601a      	str	r2, [r3, #0]
				break;
 80018f8:	e3c1      	b.n	800207e <t_Menu+0xe2e>
 80018fa:	bf00      	nop
 80018fc:	0800cec8 	.word	0x0800cec8
 8001900:	0800cf6c 	.word	0x0800cf6c
 8001904:	0800cf7c 	.word	0x0800cf7c
 8001908:	0800cf8c 	.word	0x0800cf8c
 800190c:	003e3e3e 	.word	0x003e3e3e
 8001910:	200003fc 	.word	0x200003fc
 8001914:	40240000 	.word	0x40240000
 8001918:	0800cf9c 	.word	0x0800cf9c
 800191c:	0800cfa0 	.word	0x0800cfa0
 8001920:	0800cfa8 	.word	0x0800cfa8
 8001924:	0800cf5c 	.word	0x0800cf5c

			case ACEPTAR:

				if((currentM == &claveUsuario1 || currentM == &claveUsuario2 || currentM == &claveUsuario3 || currentM == &claveUsuario4 || currentM == &claveMaestra) && menu.privilege == USER){
 8001928:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	f507 6398 	add.w	r3, r7, #1216	; 0x4c0
 8001932:	429a      	cmp	r2, r3
 8001934:	d01c      	beq.n	8001970 <t_Menu+0x720>
 8001936:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	f507 638f 	add.w	r3, r7, #1144	; 0x478
 8001940:	429a      	cmp	r2, r3
 8001942:	d015      	beq.n	8001970 <t_Menu+0x720>
 8001944:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800194e:	429a      	cmp	r2, r3
 8001950:	d00e      	beq.n	8001970 <t_Menu+0x720>
 8001952:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	f507 737a 	add.w	r3, r7, #1000	; 0x3e8
 800195c:	429a      	cmp	r2, r3
 800195e:	d007      	beq.n	8001970 <t_Menu+0x720>
 8001960:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 800196a:	429a      	cmp	r2, r3
 800196c:	f040 818c 	bne.w	8001c88 <t_Menu+0xa38>
 8001970:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001974:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001978:	2b00      	cmp	r3, #0
 800197a:	f040 8185 	bne.w	8001c88 <t_Menu+0xa38>
					if(currentM->userNo == 0){
 800197e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	2b00      	cmp	r3, #0
 8001988:	f040 80e3 	bne.w	8001b52 <t_Menu+0x902>
						//clave maestra
						if(contDig != 8) display_Print(TEMPORARY_PRINTING, 0, "Error de digitos");
 800198c:	f8d7 350c 	ldr.w	r3, [r7, #1292]	; 0x50c
 8001990:	2b08      	cmp	r3, #8
 8001992:	d005      	beq.n	80019a0 <t_Menu+0x750>
 8001994:	4aca      	ldr	r2, [pc, #808]	; (8001cc0 <t_Menu+0xa70>)
 8001996:	2100      	movs	r1, #0
 8001998:	2001      	movs	r0, #1
 800199a:	f7ff fc33 	bl	8001204 <display_Print>
					if(currentM->userNo == 0){
 800199e:	e30c      	b.n	8001fba <t_Menu+0xd6a>
						else{
							//cantidad correcta de digitos
							usuario[currentM->userNo].clave = claveIngresada;
 80019a0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f107 021c 	add.w	r2, r7, #28
 80019ac:	011b      	lsls	r3, r3, #4
 80019ae:	4413      	add	r3, r2
 80019b0:	3304      	adds	r3, #4
 80019b2:	f8d7 2510 	ldr.w	r2, [r7, #1296]	; 0x510
 80019b6:	601a      	str	r2, [r3, #0]
							usuario[currentM->userNo].accion = READ;
 80019b8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f107 021c 	add.w	r2, r7, #28
 80019c4:	011b      	lsls	r3, r3, #4
 80019c6:	4413      	add	r3, r2
 80019c8:	2200      	movs	r2, #0
 80019ca:	701a      	strb	r2, [r3, #0]

							xQueueSendToBack(reqAcceso_q, &usuario[currentM->userNo], blockForever);
 80019cc:	4bbd      	ldr	r3, [pc, #756]	; (8001cc4 <t_Menu+0xa74>)
 80019ce:	6818      	ldr	r0, [r3, #0]
 80019d0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f107 021c 	add.w	r2, r7, #28
 80019dc:	011b      	lsls	r3, r3, #4
 80019de:	18d1      	adds	r1, r2, r3
 80019e0:	2300      	movs	r3, #0
 80019e2:	f04f 32ff 	mov.w	r2, #4294967295
 80019e6:	f006 fabd 	bl	8007f64 <xQueueGenericSend>
#ifdef EGB
							xQueueSendToBack(reqAcceso_aux_q, &usuario[currentM->userNo], nonBlocking);
 80019ea:	4bb7      	ldr	r3, [pc, #732]	; (8001cc8 <t_Menu+0xa78>)
 80019ec:	6818      	ldr	r0, [r3, #0]
 80019ee:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f107 021c 	add.w	r2, r7, #28
 80019fa:	011b      	lsls	r3, r3, #4
 80019fc:	18d1      	adds	r1, r2, r3
 80019fe:	2300      	movs	r3, #0
 8001a00:	2200      	movs	r2, #0
 8001a02:	f006 faaf 	bl	8007f64 <xQueueGenericSend>
#endif
							xQueueReceive(respAcceso_q, &usuario[currentM->userNo], blockForever);
 8001a06:	4bb1      	ldr	r3, [pc, #708]	; (8001ccc <t_Menu+0xa7c>)
 8001a08:	6818      	ldr	r0, [r3, #0]
 8001a0a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f107 021c 	add.w	r2, r7, #28
 8001a16:	011b      	lsls	r3, r3, #4
 8001a18:	4413      	add	r3, r2
 8001a1a:	f04f 32ff 	mov.w	r2, #4294967295
 8001a1e:	4619      	mov	r1, r3
 8001a20:	f006 fc50 	bl	80082c4 <xQueueReceive>
							reset_values();
 8001a24:	2300      	movs	r3, #0
 8001a26:	f8c7 3510 	str.w	r3, [r7, #1296]	; 0x510
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
 8001a30:	f107 030c 	add.w	r3, r7, #12
 8001a34:	4aa6      	ldr	r2, [pc, #664]	; (8001cd0 <t_Menu+0xa80>)
 8001a36:	601a      	str	r2, [r3, #0]

							switch(usuario[currentM->userNo].accion){
 8001a38:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f107 021c 	add.w	r2, r7, #28
 8001a44:	011b      	lsls	r3, r3, #4
 8001a46:	4413      	add	r3, r2
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	2b07      	cmp	r3, #7
 8001a4c:	d061      	beq.n	8001b12 <t_Menu+0x8c2>
 8001a4e:	2b07      	cmp	r3, #7
 8001a50:	f300 8114 	bgt.w	8001c7c <t_Menu+0xa2c>
 8001a54:	2b05      	cmp	r3, #5
 8001a56:	d002      	beq.n	8001a5e <t_Menu+0x80e>
 8001a58:	2b06      	cmp	r3, #6
 8001a5a:	d048      	beq.n	8001aee <t_Menu+0x89e>
									reset_values();
									display_Print(CLEAR_PRINT, currentM->row1, currentM->row2);
									break;

								default:
									break;
 8001a5c:	e10e      	b.n	8001c7c <t_Menu+0xa2c>
									if(currentM->last == &menu){
 8001a5e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a66:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001a6a:	429a      	cmp	r2, r3
 8001a6c:	d11e      	bne.n	8001aac <t_Menu+0x85c>
										MEN_Menu(&currentM);
 8001a6e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001a72:	4618      	mov	r0, r3
 8001a74:	f7ff fb9b 	bl	80011ae <MEN_Menu>
										display_Print(CLEAR_PRINT, currentM->row1, currentM->row2);
 8001a78:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	1d19      	adds	r1, r3, #4
 8001a80:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	3314      	adds	r3, #20
 8001a88:	461a      	mov	r2, r3
 8001a8a:	2006      	movs	r0, #6
 8001a8c:	f7ff fbba 	bl	8001204 <display_Print>
										menu.privilege = MASTER;
 8001a90:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001a94:	2201      	movs	r2, #1
 8001a96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
										agregarUsuario.state = 0;
 8001a9a:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	645a      	str	r2, [r3, #68]	; 0x44
										borrarUsuario.state = 0;
 8001aa2:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	645a      	str	r2, [r3, #68]	; 0x44
									break;
 8001aaa:	e0ec      	b.n	8001c86 <t_Menu+0xa36>
										display_Print(TEMPORARY_PRINTING, 0, "Acceso maestro");
 8001aac:	4a89      	ldr	r2, [pc, #548]	; (8001cd4 <t_Menu+0xa84>)
 8001aae:	2100      	movs	r1, #0
 8001ab0:	2001      	movs	r0, #1
 8001ab2:	f7ff fba7 	bl	8001204 <display_Print>
										reset_values();
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	f8c7 3510 	str.w	r3, [r7, #1296]	; 0x510
 8001abc:	2300      	movs	r3, #0
 8001abe:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
 8001ac2:	f107 030c 	add.w	r3, r7, #12
 8001ac6:	4a82      	ldr	r2, [pc, #520]	; (8001cd0 <t_Menu+0xa80>)
 8001ac8:	601a      	str	r2, [r3, #0]
										currentM = &claveUsuario1;
 8001aca:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001ace:	f507 6298 	add.w	r2, r7, #1216	; 0x4c0
 8001ad2:	601a      	str	r2, [r3, #0]
										display_Print(CLEAR_PRINT, currentM->row1, currentM->row2);
 8001ad4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	1d19      	adds	r1, r3, #4
 8001adc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	3314      	adds	r3, #20
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	2006      	movs	r0, #6
 8001ae8:	f7ff fb8c 	bl	8001204 <display_Print>
									break;
 8001aec:	e0cb      	b.n	8001c86 <t_Menu+0xa36>
									display_Print(TEMPORARY_PRINTING, 0, "Acceso denegado");
 8001aee:	4a7a      	ldr	r2, [pc, #488]	; (8001cd8 <t_Menu+0xa88>)
 8001af0:	2100      	movs	r1, #0
 8001af2:	2001      	movs	r0, #1
 8001af4:	f7ff fb86 	bl	8001204 <display_Print>
									display_Print(CLEAR_PRINT, currentM->row1, currentM->row2);
 8001af8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	1d19      	adds	r1, r3, #4
 8001b00:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	3314      	adds	r3, #20
 8001b08:	461a      	mov	r2, r3
 8001b0a:	2006      	movs	r0, #6
 8001b0c:	f7ff fb7a 	bl	8001204 <display_Print>
									break;
 8001b10:	e0b9      	b.n	8001c86 <t_Menu+0xa36>
									display_Print(TEMPORARY_PRINTING_10s, "Espere 10 seg", "Acceso denegado");
 8001b12:	4a71      	ldr	r2, [pc, #452]	; (8001cd8 <t_Menu+0xa88>)
 8001b14:	4971      	ldr	r1, [pc, #452]	; (8001cdc <t_Menu+0xa8c>)
 8001b16:	2002      	movs	r0, #2
 8001b18:	f7ff fb74 	bl	8001204 <display_Print>
									vTaskDelay(sleep_10s);
 8001b1c:	f242 7010 	movw	r0, #10000	; 0x2710
 8001b20:	f006 ffcc 	bl	8008abc <vTaskDelay>
									reset_values();
 8001b24:	2300      	movs	r3, #0
 8001b26:	f8c7 3510 	str.w	r3, [r7, #1296]	; 0x510
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
 8001b30:	f107 030c 	add.w	r3, r7, #12
 8001b34:	4a66      	ldr	r2, [pc, #408]	; (8001cd0 <t_Menu+0xa80>)
 8001b36:	601a      	str	r2, [r3, #0]
									display_Print(CLEAR_PRINT, currentM->row1, currentM->row2);
 8001b38:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	1d19      	adds	r1, r3, #4
 8001b40:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	3314      	adds	r3, #20
 8001b48:	461a      	mov	r2, r3
 8001b4a:	2006      	movs	r0, #6
 8001b4c:	f7ff fb5a 	bl	8001204 <display_Print>
									break;
 8001b50:	e099      	b.n	8001c86 <t_Menu+0xa36>
							}
						}
					}
					else{
						if(contDig != 4) display_Print(TEMPORARY_PRINTING, 0, "ERROR 3");
 8001b52:	f8d7 350c 	ldr.w	r3, [r7, #1292]	; 0x50c
 8001b56:	2b04      	cmp	r3, #4
 8001b58:	d005      	beq.n	8001b66 <t_Menu+0x916>
 8001b5a:	4a61      	ldr	r2, [pc, #388]	; (8001ce0 <t_Menu+0xa90>)
 8001b5c:	2100      	movs	r1, #0
 8001b5e:	2001      	movs	r0, #1
 8001b60:	f7ff fb50 	bl	8001204 <display_Print>
					if(currentM->userNo == 0){
 8001b64:	e229      	b.n	8001fba <t_Menu+0xd6a>
						else{
							//cantidad correcta de digitos
							usuario[currentM->userNo].clave = claveIngresada;
 8001b66:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f107 021c 	add.w	r2, r7, #28
 8001b72:	011b      	lsls	r3, r3, #4
 8001b74:	4413      	add	r3, r2
 8001b76:	3304      	adds	r3, #4
 8001b78:	f8d7 2510 	ldr.w	r2, [r7, #1296]	; 0x510
 8001b7c:	601a      	str	r2, [r3, #0]
							usuario[currentM->userNo].accion = READ;
 8001b7e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f107 021c 	add.w	r2, r7, #28
 8001b8a:	011b      	lsls	r3, r3, #4
 8001b8c:	4413      	add	r3, r2
 8001b8e:	2200      	movs	r2, #0
 8001b90:	701a      	strb	r2, [r3, #0]

							xQueueSendToBack(reqAcceso_q, &usuario[currentM->userNo], blockForever);
 8001b92:	4b4c      	ldr	r3, [pc, #304]	; (8001cc4 <t_Menu+0xa74>)
 8001b94:	6818      	ldr	r0, [r3, #0]
 8001b96:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f107 021c 	add.w	r2, r7, #28
 8001ba2:	011b      	lsls	r3, r3, #4
 8001ba4:	18d1      	adds	r1, r2, r3
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	f04f 32ff 	mov.w	r2, #4294967295
 8001bac:	f006 f9da 	bl	8007f64 <xQueueGenericSend>
#ifdef EGB
							xQueueSendToBack(reqAcceso_aux_q, &usuario[currentM->userNo], nonBlocking);
 8001bb0:	4b45      	ldr	r3, [pc, #276]	; (8001cc8 <t_Menu+0xa78>)
 8001bb2:	6818      	ldr	r0, [r3, #0]
 8001bb4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f107 021c 	add.w	r2, r7, #28
 8001bc0:	011b      	lsls	r3, r3, #4
 8001bc2:	18d1      	adds	r1, r2, r3
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	f006 f9cc 	bl	8007f64 <xQueueGenericSend>
#endif
							xQueueReceive(respAcceso_q, &usuario[currentM->userNo], blockForever);
 8001bcc:	4b3f      	ldr	r3, [pc, #252]	; (8001ccc <t_Menu+0xa7c>)
 8001bce:	6818      	ldr	r0, [r3, #0]
 8001bd0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f107 021c 	add.w	r2, r7, #28
 8001bdc:	011b      	lsls	r3, r3, #4
 8001bde:	4413      	add	r3, r2
 8001be0:	f04f 32ff 	mov.w	r2, #4294967295
 8001be4:	4619      	mov	r1, r3
 8001be6:	f006 fb6d 	bl	80082c4 <xQueueReceive>
							reset_values();
 8001bea:	2300      	movs	r3, #0
 8001bec:	f8c7 3510 	str.w	r3, [r7, #1296]	; 0x510
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
 8001bf6:	f107 030c 	add.w	r3, r7, #12
 8001bfa:	4a35      	ldr	r2, [pc, #212]	; (8001cd0 <t_Menu+0xa80>)
 8001bfc:	601a      	str	r2, [r3, #0]

							switch(usuario[currentM->userNo].accion){
 8001bfe:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f107 021c 	add.w	r2, r7, #28
 8001c0a:	011b      	lsls	r3, r3, #4
 8001c0c:	4413      	add	r3, r2
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	2b07      	cmp	r3, #7
 8001c12:	d035      	beq.n	8001c80 <t_Menu+0xa30>
 8001c14:	2b07      	cmp	r3, #7
 8001c16:	dc35      	bgt.n	8001c84 <t_Menu+0xa34>
 8001c18:	2b05      	cmp	r3, #5
 8001c1a:	d002      	beq.n	8001c22 <t_Menu+0x9d2>
 8001c1c:	2b06      	cmp	r3, #6
 8001c1e:	d01b      	beq.n	8001c58 <t_Menu+0xa08>
									break;
								case ACC_ERROR:

									break;
								default:
									break;
 8001c20:	e030      	b.n	8001c84 <t_Menu+0xa34>
									display_Print(TEMPORARY_PRINTING, 0, "Acceso permitido");
 8001c22:	4a30      	ldr	r2, [pc, #192]	; (8001ce4 <t_Menu+0xa94>)
 8001c24:	2100      	movs	r1, #0
 8001c26:	2001      	movs	r0, #1
 8001c28:	f7ff faec 	bl	8001204 <display_Print>
									vTaskDelay(sleep_2s);
 8001c2c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001c30:	f006 ff44 	bl	8008abc <vTaskDelay>
									MEN_Last(&currentM);
 8001c34:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7ff fad2 	bl	80011e2 <MEN_Last>
									display_Print(CLEAR_PRINT, currentM->row1, currentM->row2);
 8001c3e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	1d19      	adds	r1, r3, #4
 8001c46:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	3314      	adds	r3, #20
 8001c4e:	461a      	mov	r2, r3
 8001c50:	2006      	movs	r0, #6
 8001c52:	f7ff fad7 	bl	8001204 <display_Print>
									break;
 8001c56:	e016      	b.n	8001c86 <t_Menu+0xa36>
									display_Print(TEMPORARY_PRINTING, 0, "Acceso denegado");
 8001c58:	4a1f      	ldr	r2, [pc, #124]	; (8001cd8 <t_Menu+0xa88>)
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	2001      	movs	r0, #1
 8001c5e:	f7ff fad1 	bl	8001204 <display_Print>
									display_Print(CLEAR_PRINT, currentM->row1, currentM->row2);
 8001c62:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	1d19      	adds	r1, r3, #4
 8001c6a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	3314      	adds	r3, #20
 8001c72:	461a      	mov	r2, r3
 8001c74:	2006      	movs	r0, #6
 8001c76:	f7ff fac5 	bl	8001204 <display_Print>
									break;
 8001c7a:	e004      	b.n	8001c86 <t_Menu+0xa36>
									break;
 8001c7c:	bf00      	nop
 8001c7e:	e19c      	b.n	8001fba <t_Menu+0xd6a>
									break;
 8001c80:	bf00      	nop
 8001c82:	e19a      	b.n	8001fba <t_Menu+0xd6a>
									break;
 8001c84:	bf00      	nop
					if(currentM->userNo == 0){
 8001c86:	e198      	b.n	8001fba <t_Menu+0xd6a>
							}
						}
					}
				}
				else if(menu.privilege == MASTER){
 8001c88:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001c8c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	f040 8192 	bne.w	8001fba <t_Menu+0xd6a>
					if(currentM == &agregarUsuario){
 8001c96:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	f040 80ad 	bne.w	8001e00 <t_Menu+0xbb0>
						switch(agregarUsuario.state){
 8001ca6:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8001caa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d002      	beq.n	8001cb6 <t_Menu+0xa66>
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d050      	beq.n	8001d56 <t_Menu+0xb06>
 8001cb4:	e181      	b.n	8001fba <t_Menu+0xd6a>
						case 0:
							i = 1;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	f8c7 3514 	str.w	r3, [r7, #1300]	; 0x514
							while(usuario[i].accion != ACC_SIN_ASIGNAR){
 8001cbc:	e024      	b.n	8001d08 <t_Menu+0xab8>
 8001cbe:	bf00      	nop
 8001cc0:	0800cfb4 	.word	0x0800cfb4
 8001cc4:	2000034c 	.word	0x2000034c
 8001cc8:	20000400 	.word	0x20000400
 8001ccc:	20000454 	.word	0x20000454
 8001cd0:	003e3e3e 	.word	0x003e3e3e
 8001cd4:	0800cfc8 	.word	0x0800cfc8
 8001cd8:	0800cfd8 	.word	0x0800cfd8
 8001cdc:	0800cfe8 	.word	0x0800cfe8
 8001ce0:	0800cff8 	.word	0x0800cff8
 8001ce4:	0800d000 	.word	0x0800d000
								if(i < CANT_MAX_USUARIOS) i++;
 8001ce8:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 8001cec:	2b0a      	cmp	r3, #10
 8001cee:	d805      	bhi.n	8001cfc <t_Menu+0xaac>
 8001cf0:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	f8c7 3514 	str.w	r3, [r7, #1300]	; 0x514
 8001cfa:	e005      	b.n	8001d08 <t_Menu+0xab8>
								else {
									display_Print(TEMPORARY_PRINTING, 0, "Sin espacio");
 8001cfc:	4ac5      	ldr	r2, [pc, #788]	; (8002014 <t_Menu+0xdc4>)
 8001cfe:	2100      	movs	r1, #0
 8001d00:	2001      	movs	r0, #1
 8001d02:	f7ff fa7f 	bl	8001204 <display_Print>
									break;
 8001d06:	e008      	b.n	8001d1a <t_Menu+0xaca>
							while(usuario[i].accion != ACC_SIN_ASIGNAR){
 8001d08:	f107 021c 	add.w	r2, r7, #28
 8001d0c:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 8001d10:	011b      	lsls	r3, r3, #4
 8001d12:	4413      	add	r3, r2
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	2b0a      	cmp	r3, #10
 8001d18:	d1e6      	bne.n	8001ce8 <t_Menu+0xa98>
								}
							}
							if(usuario[i].accion == ACC_SIN_ASIGNAR){
 8001d1a:	f107 021c 	add.w	r2, r7, #28
 8001d1e:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 8001d22:	011b      	lsls	r3, r3, #4
 8001d24:	4413      	add	r3, r2
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	2b0a      	cmp	r3, #10
 8001d2a:	f040 8145 	bne.w	8001fb8 <t_Menu+0xd68>
								sprintf(lcdStr, "Usuario %u libre", i);
 8001d2e:	f107 030c 	add.w	r3, r7, #12
 8001d32:	f8d7 2514 	ldr.w	r2, [r7, #1300]	; 0x514
 8001d36:	49b8      	ldr	r1, [pc, #736]	; (8002018 <t_Menu+0xdc8>)
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f008 ff39 	bl	800abb0 <siprintf>
								display_Print(TEMPORARY_PRINTING, 0, lcdStr);
 8001d3e:	f107 030c 	add.w	r3, r7, #12
 8001d42:	461a      	mov	r2, r3
 8001d44:	2100      	movs	r1, #0
 8001d46:	2001      	movs	r0, #1
 8001d48:	f7ff fa5c 	bl	8001204 <display_Print>
								agregarUsuario.state = 1;
 8001d4c:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8001d50:	2201      	movs	r2, #1
 8001d52:	645a      	str	r2, [r3, #68]	; 0x44
							}
							break;
 8001d54:	e130      	b.n	8001fb8 <t_Menu+0xd68>
						case 1:
							usuario[i].clave = claveIngresada;
 8001d56:	f107 021c 	add.w	r2, r7, #28
 8001d5a:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 8001d5e:	011b      	lsls	r3, r3, #4
 8001d60:	4413      	add	r3, r2
 8001d62:	3304      	adds	r3, #4
 8001d64:	f8d7 2510 	ldr.w	r2, [r7, #1296]	; 0x510
 8001d68:	601a      	str	r2, [r3, #0]
							usuario[i].accion = WRITE;
 8001d6a:	f107 021c 	add.w	r2, r7, #28
 8001d6e:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 8001d72:	011b      	lsls	r3, r3, #4
 8001d74:	4413      	add	r3, r2
 8001d76:	2201      	movs	r2, #1
 8001d78:	701a      	strb	r2, [r3, #0]
							usuario[i].nroUsuario = i;
 8001d7a:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 8001d7e:	b2d9      	uxtb	r1, r3
 8001d80:	f107 021c 	add.w	r2, r7, #28
 8001d84:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 8001d88:	011b      	lsls	r3, r3, #4
 8001d8a:	4413      	add	r3, r2
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	460a      	mov	r2, r1
 8001d90:	701a      	strb	r2, [r3, #0]

							xQueueSendToBack(reqAcceso_q, &usuario[i], blockForever);
 8001d92:	4ba2      	ldr	r3, [pc, #648]	; (800201c <t_Menu+0xdcc>)
 8001d94:	6818      	ldr	r0, [r3, #0]
 8001d96:	f107 021c 	add.w	r2, r7, #28
 8001d9a:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 8001d9e:	011b      	lsls	r3, r3, #4
 8001da0:	18d1      	adds	r1, r2, r3
 8001da2:	2300      	movs	r3, #0
 8001da4:	f04f 32ff 	mov.w	r2, #4294967295
 8001da8:	f006 f8dc 	bl	8007f64 <xQueueGenericSend>
							sprintf(lcdStr, "Usuario %u", i);
 8001dac:	f107 030c 	add.w	r3, r7, #12
 8001db0:	f8d7 2514 	ldr.w	r2, [r7, #1300]	; 0x514
 8001db4:	499a      	ldr	r1, [pc, #616]	; (8002020 <t_Menu+0xdd0>)
 8001db6:	4618      	mov	r0, r3
 8001db8:	f008 fefa 	bl	800abb0 <siprintf>
							display_Print(TEMPORARY_PRINTING, lcdStr, "Guardado");
 8001dbc:	f107 030c 	add.w	r3, r7, #12
 8001dc0:	4a98      	ldr	r2, [pc, #608]	; (8002024 <t_Menu+0xdd4>)
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	2001      	movs	r0, #1
 8001dc6:	f7ff fa1d 	bl	8001204 <display_Print>
						    currentM = &claveUsuario1;
 8001dca:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001dce:	f507 6298 	add.w	r2, r7, #1216	; 0x4c0
 8001dd2:	601a      	str	r2, [r3, #0]
							display_Print(CLEAR_PRINT, currentM->row1, currentM->row2);
 8001dd4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	1d19      	adds	r1, r3, #4
 8001ddc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	3314      	adds	r3, #20
 8001de4:	461a      	mov	r2, r3
 8001de6:	2006      	movs	r0, #6
 8001de8:	f7ff fa0c 	bl	8001204 <display_Print>
							agregarUsuario.state = 0;
 8001dec:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8001df0:	2200      	movs	r2, #0
 8001df2:	645a      	str	r2, [r3, #68]	; 0x44
							menu.privilege = USER;
 8001df4:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001df8:	2200      	movs	r2, #0
 8001dfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
							break;
 8001dfe:	e0dc      	b.n	8001fba <t_Menu+0xd6a>
						}

					}
					else if(currentM == &borrarUsuario){
 8001e00:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001e04:	681a      	ldr	r2, [r3, #0]
 8001e06:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d121      	bne.n	8001e52 <t_Menu+0xc02>
						currentM = &claveUsuario1;
 8001e0e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001e12:	f507 6298 	add.w	r2, r7, #1216	; 0x4c0
 8001e16:	601a      	str	r2, [r3, #0]
						display_Print(CLEAR_PRINT, currentM->row1, currentM->row2);
 8001e18:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	1d19      	adds	r1, r3, #4
 8001e20:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	3314      	adds	r3, #20
 8001e28:	461a      	mov	r2, r3
 8001e2a:	2006      	movs	r0, #6
 8001e2c:	f7ff f9ea 	bl	8001204 <display_Print>
						display_Print(TEMPORARY_PRINTING, currentM->row1, currentM->row2);
 8001e30:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	1d19      	adds	r1, r3, #4
 8001e38:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	3314      	adds	r3, #20
 8001e40:	461a      	mov	r2, r3
 8001e42:	2001      	movs	r0, #1
 8001e44:	f7ff f9de 	bl	8001204 <display_Print>
						borrarUsuario.state = 1;
 8001e48:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	645a      	str	r2, [r3, #68]	; 0x44
 8001e50:	e0b3      	b.n	8001fba <t_Menu+0xd6a>
					}
					else if(currentM->last == &borrarUsuario){
 8001e52:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001e5a:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	f040 80ab 	bne.w	8001fba <t_Menu+0xd6a>
						usuario[currentM->userNo].clave = 0;
 8001e64:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f107 021c 	add.w	r2, r7, #28
 8001e70:	011b      	lsls	r3, r3, #4
 8001e72:	4413      	add	r3, r2
 8001e74:	3304      	adds	r3, #4
 8001e76:	2200      	movs	r2, #0
 8001e78:	601a      	str	r2, [r3, #0]
						usuario[currentM->userNo].accion = WRITE;
 8001e7a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f107 021c 	add.w	r2, r7, #28
 8001e86:	011b      	lsls	r3, r3, #4
 8001e88:	4413      	add	r3, r2
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	701a      	strb	r2, [r3, #0]

						xQueueSendToBack(reqAcceso_q, &usuario[currentM->userNo], blockForever);
 8001e8e:	4b63      	ldr	r3, [pc, #396]	; (800201c <t_Menu+0xdcc>)
 8001e90:	6818      	ldr	r0, [r3, #0]
 8001e92:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f107 021c 	add.w	r2, r7, #28
 8001e9e:	011b      	lsls	r3, r3, #4
 8001ea0:	18d1      	adds	r1, r2, r3
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ea8:	f006 f85c 	bl	8007f64 <xQueueGenericSend>
#ifdef EGB
						xQueueSendToBack(reqAcceso_aux_q, &usuario[currentM->userNo], nonBlocking);
 8001eac:	4b5e      	ldr	r3, [pc, #376]	; (8002028 <t_Menu+0xdd8>)
 8001eae:	6818      	ldr	r0, [r3, #0]
 8001eb0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f107 021c 	add.w	r2, r7, #28
 8001ebc:	011b      	lsls	r3, r3, #4
 8001ebe:	18d1      	adds	r1, r2, r3
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	f006 f84e 	bl	8007f64 <xQueueGenericSend>
#endif
						usuario[currentM->userNo].accion = SCANN;
 8001ec8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f107 021c 	add.w	r2, r7, #28
 8001ed4:	011b      	lsls	r3, r3, #4
 8001ed6:	4413      	add	r3, r2
 8001ed8:	2202      	movs	r2, #2
 8001eda:	701a      	strb	r2, [r3, #0]

						xQueueSendToBack(reqAcceso_q, &usuario[currentM->userNo], blockForever);
 8001edc:	4b4f      	ldr	r3, [pc, #316]	; (800201c <t_Menu+0xdcc>)
 8001ede:	6818      	ldr	r0, [r3, #0]
 8001ee0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f107 021c 	add.w	r2, r7, #28
 8001eec:	011b      	lsls	r3, r3, #4
 8001eee:	18d1      	adds	r1, r2, r3
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	f04f 32ff 	mov.w	r2, #4294967295
 8001ef6:	f006 f835 	bl	8007f64 <xQueueGenericSend>
#ifdef EGB
						xQueueSendToBack(reqAcceso_aux_q, &usuario[currentM->userNo], nonBlocking);
 8001efa:	4b4b      	ldr	r3, [pc, #300]	; (8002028 <t_Menu+0xdd8>)
 8001efc:	6818      	ldr	r0, [r3, #0]
 8001efe:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f107 021c 	add.w	r2, r7, #28
 8001f0a:	011b      	lsls	r3, r3, #4
 8001f0c:	18d1      	adds	r1, r2, r3
 8001f0e:	2300      	movs	r3, #0
 8001f10:	2200      	movs	r2, #0
 8001f12:	f006 f827 	bl	8007f64 <xQueueGenericSend>
#endif
						xQueueReceive(respAcceso_q, &usuario[currentM->userNo], blockForever);
 8001f16:	4b45      	ldr	r3, [pc, #276]	; (800202c <t_Menu+0xddc>)
 8001f18:	6818      	ldr	r0, [r3, #0]
 8001f1a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f107 021c 	add.w	r2, r7, #28
 8001f26:	011b      	lsls	r3, r3, #4
 8001f28:	4413      	add	r3, r2
 8001f2a:	f04f 32ff 	mov.w	r2, #4294967295
 8001f2e:	4619      	mov	r1, r3
 8001f30:	f006 f9c8 	bl	80082c4 <xQueueReceive>

						if(usuario[currentM->userNo].accion == ACC_SIN_ASIGNAR){
 8001f34:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f107 021c 	add.w	r2, r7, #28
 8001f40:	011b      	lsls	r3, r3, #4
 8001f42:	4413      	add	r3, r2
 8001f44:	781b      	ldrb	r3, [r3, #0]
 8001f46:	2b0a      	cmp	r3, #10
 8001f48:	d111      	bne.n	8001f6e <t_Menu+0xd1e>
							sprintf(lcdStr, "Usuario %u", currentM->userNo);
 8001f4a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	f107 030c 	add.w	r3, r7, #12
 8001f56:	4932      	ldr	r1, [pc, #200]	; (8002020 <t_Menu+0xdd0>)
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f008 fe29 	bl	800abb0 <siprintf>
							display_Print(TEMPORARY_PRINTING, lcdStr, "Borrado");
 8001f5e:	f107 030c 	add.w	r3, r7, #12
 8001f62:	4a33      	ldr	r2, [pc, #204]	; (8002030 <t_Menu+0xde0>)
 8001f64:	4619      	mov	r1, r3
 8001f66:	2001      	movs	r0, #1
 8001f68:	f7ff f94c 	bl	8001204 <display_Print>
 8001f6c:	e004      	b.n	8001f78 <t_Menu+0xd28>
						}
						else
							display_Print(TEMPORARY_PRINTING, 0, "Error en borrado");
 8001f6e:	4a31      	ldr	r2, [pc, #196]	; (8002034 <t_Menu+0xde4>)
 8001f70:	2100      	movs	r1, #0
 8001f72:	2001      	movs	r0, #1
 8001f74:	f7ff f946 	bl	8001204 <display_Print>
					    currentM = &claveUsuario1;
 8001f78:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001f7c:	f507 6298 	add.w	r2, r7, #1216	; 0x4c0
 8001f80:	601a      	str	r2, [r3, #0]
						display_Print(CLEAR_PRINT, currentM->row1, currentM->row2);
 8001f82:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	1d19      	adds	r1, r3, #4
 8001f8a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	3314      	adds	r3, #20
 8001f92:	461a      	mov	r2, r3
 8001f94:	2006      	movs	r0, #6
 8001f96:	f7ff f935 	bl	8001204 <display_Print>

						borrarUsuario.state = 0;
 8001f9a:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	645a      	str	r2, [r3, #68]	; 0x44
						menu.privilege = USER;
 8001fa2:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
						MEN_Last(&currentM);
 8001fac:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7ff f916 	bl	80011e2 <MEN_Last>
 8001fb6:	e000      	b.n	8001fba <t_Menu+0xd6a>
							break;
 8001fb8:	bf00      	nop
					}
				}
				reset_values();
 8001fba:	2300      	movs	r3, #0
 8001fbc:	f8c7 3510 	str.w	r3, [r7, #1296]	; 0x510
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
 8001fc6:	f107 030c 	add.w	r3, r7, #12
 8001fca:	4a1b      	ldr	r2, [pc, #108]	; (8002038 <t_Menu+0xde8>)
 8001fcc:	601a      	str	r2, [r3, #0]
				break;
 8001fce:	e056      	b.n	800207e <t_Menu+0xe2e>
			case CANCELAR:
				MEN_Cancelar(&currentM);
 8001fd0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7ff f8d0 	bl	800117a <MEN_Cancelar>
				reset_values();
 8001fda:	2300      	movs	r3, #0
 8001fdc:	f8c7 3510 	str.w	r3, [r7, #1296]	; 0x510
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
 8001fe6:	f107 030c 	add.w	r3, r7, #12
 8001fea:	4a13      	ldr	r2, [pc, #76]	; (8002038 <t_Menu+0xde8>)
 8001fec:	601a      	str	r2, [r3, #0]
				menu.privilege = USER;
 8001fee:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
				display_Print(CLEAR_PRINT, currentM->row1, currentM->row2);
 8001ff8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	1d19      	adds	r1, r3, #4
 8002000:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	3314      	adds	r3, #20
 8002008:	461a      	mov	r2, r3
 800200a:	2006      	movs	r0, #6
 800200c:	f7ff f8fa 	bl	8001204 <display_Print>

				break;
 8002010:	e035      	b.n	800207e <t_Menu+0xe2e>
 8002012:	bf00      	nop
 8002014:	0800d014 	.word	0x0800d014
 8002018:	0800d020 	.word	0x0800d020
 800201c:	2000034c 	.word	0x2000034c
 8002020:	0800d034 	.word	0x0800d034
 8002024:	0800d040 	.word	0x0800d040
 8002028:	20000400 	.word	0x20000400
 800202c:	20000454 	.word	0x20000454
 8002030:	0800d04c 	.word	0x0800d04c
 8002034:	0800d054 	.word	0x0800d054
 8002038:	003e3e3e 	.word	0x003e3e3e

			case MAESTRA:
				MEN_Maestra(&currentM);
 800203c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002040:	4618      	mov	r0, r3
 8002042:	f7ff f880 	bl	8001146 <MEN_Maestra>
				reset_values();
 8002046:	2300      	movs	r3, #0
 8002048:	f8c7 3510 	str.w	r3, [r7, #1296]	; 0x510
 800204c:	2300      	movs	r3, #0
 800204e:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
 8002052:	f107 030c 	add.w	r3, r7, #12
 8002056:	4a0d      	ldr	r2, [pc, #52]	; (800208c <t_Menu+0xe3c>)
 8002058:	601a      	str	r2, [r3, #0]
				menu.privilege = USER;
 800205a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800205e:	2200      	movs	r2, #0
 8002060:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
				display_Print(CLEAR_PRINT, currentM->row1, currentM->row2);
 8002064:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	1d19      	adds	r1, r3, #4
 800206c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	3314      	adds	r3, #20
 8002074:	461a      	mov	r2, r3
 8002076:	2006      	movs	r0, #6
 8002078:	f7ff f8c4 	bl	8001204 <display_Print>
				break;
 800207c:	bf00      	nop
		}


		uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );
 800207e:	2000      	movs	r0, #0
 8002080:	f007 fcc8 	bl	8009a14 <uxTaskGetStackHighWaterMark>
 8002084:	f8c7 0508 	str.w	r0, [r7, #1288]	; 0x508
		xQueueReceive(tecla_q, &tecla, blockForever);
 8002088:	f7ff bb1c 	b.w	80016c4 <t_Menu+0x474>
 800208c:	003e3e3e 	.word	0x003e3e3e

08002090 <t_Display>:


//display----------------------------------------------------------------------------------------------------------------------------------------------------------------------


static void t_Display (void *pvParameters){
 8002090:	b580      	push	{r7, lr}
 8002092:	b094      	sub	sp, #80	; 0x50
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
	display_t display;
	uint8_t lastRow1[16], lastRow2[16];

	UBaseType_t uxHighWaterMark;
	uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );
 8002098:	2000      	movs	r0, #0
 800209a:	f007 fcbb 	bl	8009a14 <uxTaskGetStackHighWaterMark>
 800209e:	64f8      	str	r0, [r7, #76]	; 0x4c

	for(;;){
		if(strcmp(display.linea1,"\0") != 0) strcpy(lastRow1, display.linea1);
 80020a0:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d008      	beq.n	80020ba <t_Display+0x2a>
 80020a8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020ac:	1c5a      	adds	r2, r3, #1
 80020ae:	f107 0318 	add.w	r3, r7, #24
 80020b2:	4611      	mov	r1, r2
 80020b4:	4618      	mov	r0, r3
 80020b6:	f008 fdaa 	bl	800ac0e <strcpy>
		if(strcmp(display.linea2,"\0") != 0) strcpy(lastRow2, display.linea2);
 80020ba:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d009      	beq.n	80020d6 <t_Display+0x46>
 80020c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020c6:	f103 0211 	add.w	r2, r3, #17
 80020ca:	f107 0308 	add.w	r3, r7, #8
 80020ce:	4611      	mov	r1, r2
 80020d0:	4618      	mov	r0, r3
 80020d2:	f008 fd9c 	bl	800ac0e <strcpy>

		xQueueReceive(display_q, &display, blockForever);
 80020d6:	4b68      	ldr	r3, [pc, #416]	; (8002278 <t_Display+0x1e8>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80020de:	f04f 32ff 	mov.w	r2, #4294967295
 80020e2:	4618      	mov	r0, r3
 80020e4:	f006 f8ee 	bl	80082c4 <xQueueReceive>
		switch(display.accion){
 80020e8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80020ec:	2b06      	cmp	r3, #6
 80020ee:	f200 80ae 	bhi.w	800224e <t_Display+0x1be>
 80020f2:	a201      	add	r2, pc, #4	; (adr r2, 80020f8 <t_Display+0x68>)
 80020f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020f8:	08002115 	.word	0x08002115
 80020fc:	0800213f 	.word	0x0800213f
 8002100:	0800219d 	.word	0x0800219d
 8002104:	080021fb 	.word	0x080021fb
 8002108:	08002201 	.word	0x08002201
 800210c:	08002211 	.word	0x08002211
 8002110:	08002221 	.word	0x08002221
			case PRINT:
				if(display.linea1 != 0){
					lcd_msgPrint(0, 0, display.linea1);
 8002114:	2100      	movs	r1, #0
 8002116:	2000      	movs	r0, #0
 8002118:	f7fe fe52 	bl	8000dc0 <HD44780_SetCursor>
 800211c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002120:	3301      	adds	r3, #1
 8002122:	4618      	mov	r0, r3
 8002124:	f7fe febd 	bl	8000ea2 <HD44780_PrintStr>
				}
				if(display.linea2 != 0){
					lcd_msgPrint(0, 1, display.linea2);
 8002128:	2101      	movs	r1, #1
 800212a:	2000      	movs	r0, #0
 800212c:	f7fe fe48 	bl	8000dc0 <HD44780_SetCursor>
 8002130:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002134:	3311      	adds	r3, #17
 8002136:	4618      	mov	r0, r3
 8002138:	f7fe feb3 	bl	8000ea2 <HD44780_PrintStr>
				}
				break;
 800213c:	e097      	b.n	800226e <t_Display+0x1de>
			case TEMPORARY_PRINTING:
				lcd_clear();
 800213e:	f7fe fe29 	bl	8000d94 <HD44780_Clear>
				if(display.linea1 != 0){
					lcd_msgPrint(0, 0, display.linea1);
 8002142:	2100      	movs	r1, #0
 8002144:	2000      	movs	r0, #0
 8002146:	f7fe fe3b 	bl	8000dc0 <HD44780_SetCursor>
 800214a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800214e:	3301      	adds	r3, #1
 8002150:	4618      	mov	r0, r3
 8002152:	f7fe fea6 	bl	8000ea2 <HD44780_PrintStr>
				}
				if(display.linea2 != 0){
					lcd_msgPrint(0, 1, display.linea2);
 8002156:	2101      	movs	r1, #1
 8002158:	2000      	movs	r0, #0
 800215a:	f7fe fe31 	bl	8000dc0 <HD44780_SetCursor>
 800215e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002162:	3311      	adds	r3, #17
 8002164:	4618      	mov	r0, r3
 8002166:	f7fe fe9c 	bl	8000ea2 <HD44780_PrintStr>
				}
				vTaskDelay(sleep_2s);
 800216a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800216e:	f006 fca5 	bl	8008abc <vTaskDelay>
				lcd_clear();
 8002172:	f7fe fe0f 	bl	8000d94 <HD44780_Clear>
				lcd_msgPrint(0, 0, lastRow1);
 8002176:	2100      	movs	r1, #0
 8002178:	2000      	movs	r0, #0
 800217a:	f7fe fe21 	bl	8000dc0 <HD44780_SetCursor>
 800217e:	f107 0318 	add.w	r3, r7, #24
 8002182:	4618      	mov	r0, r3
 8002184:	f7fe fe8d 	bl	8000ea2 <HD44780_PrintStr>
				lcd_msgPrint(0, 1, lastRow2);
 8002188:	2101      	movs	r1, #1
 800218a:	2000      	movs	r0, #0
 800218c:	f7fe fe18 	bl	8000dc0 <HD44780_SetCursor>
 8002190:	f107 0308 	add.w	r3, r7, #8
 8002194:	4618      	mov	r0, r3
 8002196:	f7fe fe84 	bl	8000ea2 <HD44780_PrintStr>
				break;
 800219a:	e068      	b.n	800226e <t_Display+0x1de>
			case TEMPORARY_PRINTING_10s:
				lcd_clear();
 800219c:	f7fe fdfa 	bl	8000d94 <HD44780_Clear>
				if(display.linea1 != 0){
					lcd_msgPrint(0, 0, display.linea1);
 80021a0:	2100      	movs	r1, #0
 80021a2:	2000      	movs	r0, #0
 80021a4:	f7fe fe0c 	bl	8000dc0 <HD44780_SetCursor>
 80021a8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021ac:	3301      	adds	r3, #1
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7fe fe77 	bl	8000ea2 <HD44780_PrintStr>
				}
				if(display.linea2 != 0){
					lcd_msgPrint(0, 1, display.linea2);
 80021b4:	2101      	movs	r1, #1
 80021b6:	2000      	movs	r0, #0
 80021b8:	f7fe fe02 	bl	8000dc0 <HD44780_SetCursor>
 80021bc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021c0:	3311      	adds	r3, #17
 80021c2:	4618      	mov	r0, r3
 80021c4:	f7fe fe6d 	bl	8000ea2 <HD44780_PrintStr>
				}
				vTaskDelay(sleep_10s);
 80021c8:	f242 7010 	movw	r0, #10000	; 0x2710
 80021cc:	f006 fc76 	bl	8008abc <vTaskDelay>
				lcd_clear();
 80021d0:	f7fe fde0 	bl	8000d94 <HD44780_Clear>
				lcd_msgPrint(0, 0, lastRow1);
 80021d4:	2100      	movs	r1, #0
 80021d6:	2000      	movs	r0, #0
 80021d8:	f7fe fdf2 	bl	8000dc0 <HD44780_SetCursor>
 80021dc:	f107 0318 	add.w	r3, r7, #24
 80021e0:	4618      	mov	r0, r3
 80021e2:	f7fe fe5e 	bl	8000ea2 <HD44780_PrintStr>
				lcd_msgPrint(0, 1, lastRow2);
 80021e6:	2101      	movs	r1, #1
 80021e8:	2000      	movs	r0, #0
 80021ea:	f7fe fde9 	bl	8000dc0 <HD44780_SetCursor>
 80021ee:	f107 0308 	add.w	r3, r7, #8
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7fe fe55 	bl	8000ea2 <HD44780_PrintStr>
				break;
 80021f8:	e039      	b.n	800226e <t_Display+0x1de>
			case CLEAR:
				lcd_clear();
 80021fa:	f7fe fdcb 	bl	8000d94 <HD44780_Clear>
				break;
 80021fe:	e036      	b.n	800226e <t_Display+0x1de>
			case CLEAR_1:
				lcd_msgPrint(0, 0, "                ");
 8002200:	2100      	movs	r1, #0
 8002202:	2000      	movs	r0, #0
 8002204:	f7fe fddc 	bl	8000dc0 <HD44780_SetCursor>
 8002208:	481c      	ldr	r0, [pc, #112]	; (800227c <t_Display+0x1ec>)
 800220a:	f7fe fe4a 	bl	8000ea2 <HD44780_PrintStr>
				break;
 800220e:	e02e      	b.n	800226e <t_Display+0x1de>
			case CLEAR_2:
				lcd_msgPrint(0, 1, "                ");
 8002210:	2101      	movs	r1, #1
 8002212:	2000      	movs	r0, #0
 8002214:	f7fe fdd4 	bl	8000dc0 <HD44780_SetCursor>
 8002218:	4818      	ldr	r0, [pc, #96]	; (800227c <t_Display+0x1ec>)
 800221a:	f7fe fe42 	bl	8000ea2 <HD44780_PrintStr>
				break;
 800221e:	e026      	b.n	800226e <t_Display+0x1de>
			case CLEAR_PRINT:
				lcd_clear();
 8002220:	f7fe fdb8 	bl	8000d94 <HD44780_Clear>
				if(display.linea1 != 0){
					lcd_msgPrint(0, 0, display.linea1);
 8002224:	2100      	movs	r1, #0
 8002226:	2000      	movs	r0, #0
 8002228:	f7fe fdca 	bl	8000dc0 <HD44780_SetCursor>
 800222c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002230:	3301      	adds	r3, #1
 8002232:	4618      	mov	r0, r3
 8002234:	f7fe fe35 	bl	8000ea2 <HD44780_PrintStr>
				}
				if(display.linea2 != 0){
					lcd_msgPrint(0, 1, display.linea2);
 8002238:	2101      	movs	r1, #1
 800223a:	2000      	movs	r0, #0
 800223c:	f7fe fdc0 	bl	8000dc0 <HD44780_SetCursor>
 8002240:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002244:	3311      	adds	r3, #17
 8002246:	4618      	mov	r0, r3
 8002248:	f7fe fe2b 	bl	8000ea2 <HD44780_PrintStr>
				}
				break;
 800224c:	e00f      	b.n	800226e <t_Display+0x1de>
			default:
				lcd_clear();
 800224e:	f7fe fda1 	bl	8000d94 <HD44780_Clear>
				lcd_msgPrint(0, 1, "ERROR 1");
 8002252:	2101      	movs	r1, #1
 8002254:	2000      	movs	r0, #0
 8002256:	f7fe fdb3 	bl	8000dc0 <HD44780_SetCursor>
 800225a:	4809      	ldr	r0, [pc, #36]	; (8002280 <t_Display+0x1f0>)
 800225c:	f7fe fe21 	bl	8000ea2 <HD44780_PrintStr>
				vTaskDelay(sleep_1s);
 8002260:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002264:	f006 fc2a 	bl	8008abc <vTaskDelay>
				lcd_clear();
 8002268:	f7fe fd94 	bl	8000d94 <HD44780_Clear>
				break;
 800226c:	bf00      	nop
		}
		uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );
 800226e:	2000      	movs	r0, #0
 8002270:	f007 fbd0 	bl	8009a14 <uxTaskGetStackHighWaterMark>
 8002274:	64f8      	str	r0, [r7, #76]	; 0x4c
		if(strcmp(display.linea1,"\0") != 0) strcpy(lastRow1, display.linea1);
 8002276:	e713      	b.n	80020a0 <t_Display+0x10>
 8002278:	2000045c 	.word	0x2000045c
 800227c:	0800d068 	.word	0x0800d068
 8002280:	0800d07c 	.word	0x0800d07c

08002284 <t_Flash>:
}

//flash----------------------------------------------------------------------------------------------------------------------------------------------------------------------


static void t_Flash (void *pvParameters){
 8002284:	b580      	push	{r7, lr}
 8002286:	b0aa      	sub	sp, #168	; 0xa8
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
	 * la mitad de FLASH_BUFFER_SIZE sera el numero maximo de usuarios permitidos. FLASH_BUFFER_SIZE debe ser un numero par.
	 * el maximo teorico de usuarios pemitidos es 512 (la mitad del tamao de una pagina de la memoria flash)
	 *
	 */

	uint32_t index = 0, nroUsuario;
 800228c:	2300      	movs	r3, #0
 800228e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	usuario_t value;
	uint32_t buffer[FLASH_BUFFER_SIZE];

	UBaseType_t uxHighWaterMark;
	uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );
 8002292:	2000      	movs	r0, #0
 8002294:	f007 fbbe 	bl	8009a14 <uxTaskGetStackHighWaterMark>
 8002298:	f8c7 00a0 	str.w	r0, [r7, #160]	; 0xa0

	for(;;){
		xQueueReceive(flashcmd_q, &value, blockForever);
 800229c:	4b37      	ldr	r3, [pc, #220]	; (800237c <t_Flash+0xf8>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 80022a4:	f04f 32ff 	mov.w	r2, #4294967295
 80022a8:	4618      	mov	r0, r3
 80022aa:	f006 f80b 	bl	80082c4 <xQueueReceive>
		switch(value.accion){
 80022ae:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d002      	beq.n	80022bc <t_Flash+0x38>
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d02c      	beq.n	8002314 <t_Flash+0x90>
			buffer[index + 1] = value.clave;					//se escrive el codigo en el indice impar

			Flash_Write_Data(PAGE_ADDR_1, buffer, FLASH_BUFFER_SIZE);
			break;
		default:
			break;
 80022ba:	e058      	b.n	800236e <t_Flash+0xea>
			index = (2 * (value.nroUsuario));							//se calcula el indice del usuario solicitado
 80022bc:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 80022c0:	005b      	lsls	r3, r3, #1
 80022c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
			Flash_Read_Data(PAGE_ADDR_1, buffer, FLASH_BUFFER_SIZE);	//se realiza la lectura de la memoria
 80022c6:	f107 030c 	add.w	r3, r7, #12
 80022ca:	2220      	movs	r2, #32
 80022cc:	4619      	mov	r1, r3
 80022ce:	482c      	ldr	r0, [pc, #176]	; (8002380 <t_Flash+0xfc>)
 80022d0:	f7fe fc54 	bl	8000b7c <Flash_Read_Data>
			value.nroUsuario = buffer[index];								//se asigna a la estructura el nro de usuario, si esta vacio se asigna "SIN_ASIGNAR"
 80022d4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80022de:	4413      	add	r3, r2
 80022e0:	f853 3c9c 	ldr.w	r3, [r3, #-156]
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
			value.clave = buffer[index + 1];								//se asigna a la estructura de usuario la clave correspondiente
 80022ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80022ee:	3301      	adds	r3, #1
 80022f0:	009b      	lsls	r3, r3, #2
 80022f2:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80022f6:	4413      	add	r3, r2
 80022f8:	f853 3c9c 	ldr.w	r3, [r3, #-156]
 80022fc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			xQueueSend(flashdata_q,&value,blockForever);
 8002300:	4b20      	ldr	r3, [pc, #128]	; (8002384 <t_Flash+0x100>)
 8002302:	6818      	ldr	r0, [r3, #0]
 8002304:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 8002308:	2300      	movs	r3, #0
 800230a:	f04f 32ff 	mov.w	r2, #4294967295
 800230e:	f005 fe29 	bl	8007f64 <xQueueGenericSend>
			break;
 8002312:	e02c      	b.n	800236e <t_Flash+0xea>
			index = (value.nroUsuario)*2;
 8002314:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 8002318:	005b      	lsls	r3, r3, #1
 800231a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
			nroUsuario = value.nroUsuario;
 800231e:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 8002322:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			Flash_Read_Data(PAGE_ADDR_1, buffer, FLASH_BUFFER_SIZE);
 8002326:	f107 030c 	add.w	r3, r7, #12
 800232a:	2220      	movs	r2, #32
 800232c:	4619      	mov	r1, r3
 800232e:	4814      	ldr	r0, [pc, #80]	; (8002380 <t_Flash+0xfc>)
 8002330:	f7fe fc24 	bl	8000b7c <Flash_Read_Data>
			buffer[index] = nroUsuario;				//se escrive el numero de usuario en el indice par
 8002334:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800233e:	4413      	add	r3, r2
 8002340:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8002344:	f843 2c9c 	str.w	r2, [r3, #-156]
			buffer[index + 1] = value.clave;					//se escrive el codigo en el indice impar
 8002348:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800234c:	3301      	adds	r3, #1
 800234e:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	f107 01a8 	add.w	r1, r7, #168	; 0xa8
 8002358:	440b      	add	r3, r1
 800235a:	f843 2c9c 	str.w	r2, [r3, #-156]
			Flash_Write_Data(PAGE_ADDR_1, buffer, FLASH_BUFFER_SIZE);
 800235e:	f107 030c 	add.w	r3, r7, #12
 8002362:	2220      	movs	r2, #32
 8002364:	4619      	mov	r1, r3
 8002366:	4806      	ldr	r0, [pc, #24]	; (8002380 <t_Flash+0xfc>)
 8002368:	f7fe fbae 	bl	8000ac8 <Flash_Write_Data>
			break;
 800236c:	bf00      	nop
		}
		uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );
 800236e:	2000      	movs	r0, #0
 8002370:	f007 fb50 	bl	8009a14 <uxTaskGetStackHighWaterMark>
 8002374:	f8c7 00a0 	str.w	r0, [r7, #160]	; 0xa0
		xQueueReceive(flashcmd_q, &value, blockForever);
 8002378:	e790      	b.n	800229c <t_Flash+0x18>
 800237a:	bf00      	nop
 800237c:	20000344 	.word	0x20000344
 8002380:	0801fc00 	.word	0x0801fc00
 8002384:	20000348 	.word	0x20000348

08002388 <t_ControlAcceso>:
	}
}

//control de acceso----------------------------------------------------------------------------------------------------------------------------------------------------------------------

static void t_ControlAcceso (void *pvParameters){
 8002388:	b580      	push	{r7, lr}
 800238a:	b0b8      	sub	sp, #224	; 0xe0
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
	usuario_t usuario[CANT_MAX_USUARIOS], usuarioAux;
	nroUsuario_t nroUsuario;
	actuador_t actuador;

	UBaseType_t uxHighWaterMark;
	uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );
 8002390:	2000      	movs	r0, #0
 8002392:	f007 fb3f 	bl	8009a14 <uxTaskGetStackHighWaterMark>
 8002396:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4

	for(uint32_t i = 0; i < CANT_MAX_USUARIOS; i++){
 800239a:	2300      	movs	r3, #0
 800239c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80023a0:	e00d      	b.n	80023be <t_ControlAcceso+0x36>
		usuario[i].intentosDisp = CANT_MAX_INTENTOS;
 80023a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80023a6:	011b      	lsls	r3, r3, #4
 80023a8:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 80023ac:	4413      	add	r3, r2
 80023ae:	3bb8      	subs	r3, #184	; 0xb8
 80023b0:	2203      	movs	r2, #3
 80023b2:	601a      	str	r2, [r3, #0]
	for(uint32_t i = 0; i < CANT_MAX_USUARIOS; i++){
 80023b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80023b8:	3301      	adds	r3, #1
 80023ba:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80023be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80023c2:	2b0a      	cmp	r3, #10
 80023c4:	d9ed      	bls.n	80023a2 <t_ControlAcceso+0x1a>
	}

	for(;;){
		if(xQueueReceive(reqAcceso_q, &usuarioAux, blockForever) == pdPASS){
 80023c6:	4bda      	ldr	r3, [pc, #872]	; (8002730 <t_ControlAcceso+0x3a8>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f107 0110 	add.w	r1, r7, #16
 80023ce:	f04f 32ff 	mov.w	r2, #4294967295
 80023d2:	4618      	mov	r0, r3
 80023d4:	f005 ff76 	bl	80082c4 <xQueueReceive>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b01      	cmp	r3, #1
 80023dc:	f040 8213 	bne.w	8002806 <t_ControlAcceso+0x47e>

			nroUsuario = usuarioAux.nroUsuario;
 80023e0:	7c7b      	ldrb	r3, [r7, #17]
 80023e2:	f887 30d3 	strb.w	r3, [r7, #211]	; 0xd3
			usuario[nroUsuario].nroUsuario = usuarioAux.nroUsuario;
 80023e6:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 80023ea:	7c7a      	ldrb	r2, [r7, #17]
 80023ec:	011b      	lsls	r3, r3, #4
 80023ee:	f107 01e0 	add.w	r1, r7, #224	; 0xe0
 80023f2:	440b      	add	r3, r1
 80023f4:	3bbf      	subs	r3, #191	; 0xbf
 80023f6:	701a      	strb	r2, [r3, #0]
			usuario[nroUsuario].clave = usuarioAux.clave;
 80023f8:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 80023fc:	697a      	ldr	r2, [r7, #20]
 80023fe:	011b      	lsls	r3, r3, #4
 8002400:	f107 01e0 	add.w	r1, r7, #224	; 0xe0
 8002404:	440b      	add	r3, r1
 8002406:	3bbc      	subs	r3, #188	; 0xbc
 8002408:	601a      	str	r2, [r3, #0]
			usuario[nroUsuario].accion = usuarioAux.accion;
 800240a:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 800240e:	7c3a      	ldrb	r2, [r7, #16]
 8002410:	011b      	lsls	r3, r3, #4
 8002412:	f107 01e0 	add.w	r1, r7, #224	; 0xe0
 8002416:	440b      	add	r3, r1
 8002418:	3bc0      	subs	r3, #192	; 0xc0
 800241a:	701a      	strb	r2, [r3, #0]

			switch(usuario[nroUsuario].accion){
 800241c:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8002420:	011b      	lsls	r3, r3, #4
 8002422:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 8002426:	4413      	add	r3, r2
 8002428:	3bc0      	subs	r3, #192	; 0xc0
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	2b02      	cmp	r3, #2
 800242e:	f000 819b 	beq.w	8002768 <t_ControlAcceso+0x3e0>
 8002432:	2b02      	cmp	r3, #2
 8002434:	f300 81e9 	bgt.w	800280a <t_ControlAcceso+0x482>
 8002438:	2b00      	cmp	r3, #0
 800243a:	d003      	beq.n	8002444 <t_ControlAcceso+0xbc>
 800243c:	2b01      	cmp	r3, #1
 800243e:	f000 8185 	beq.w	800274c <t_ControlAcceso+0x3c4>
#ifdef EGB
					xQueueSendToBack(respAcceso_aux_q, &usuario[nroUsuario], nonBlocking);
#endif
					break;
				default:
					break;
 8002442:	e1e2      	b.n	800280a <t_ControlAcceso+0x482>
					if(nroUsuario == MAESTRO){
 8002444:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8002448:	2b00      	cmp	r3, #0
 800244a:	f040 8082 	bne.w	8002552 <t_ControlAcceso+0x1ca>
						usuario[nroUsuario].accion = READ;
 800244e:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8002452:	011b      	lsls	r3, r3, #4
 8002454:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 8002458:	4413      	add	r3, r2
 800245a:	3bc0      	subs	r3, #192	; 0xc0
 800245c:	2200      	movs	r2, #0
 800245e:	701a      	strb	r2, [r3, #0]
						xQueueSend(flashcmd_q, &usuario[nroUsuario], blockForever);
 8002460:	4bb4      	ldr	r3, [pc, #720]	; (8002734 <t_ControlAcceso+0x3ac>)
 8002462:	6818      	ldr	r0, [r3, #0]
 8002464:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8002468:	f107 0220 	add.w	r2, r7, #32
 800246c:	011b      	lsls	r3, r3, #4
 800246e:	18d1      	adds	r1, r2, r3
 8002470:	2300      	movs	r3, #0
 8002472:	f04f 32ff 	mov.w	r2, #4294967295
 8002476:	f005 fd75 	bl	8007f64 <xQueueGenericSend>
						xQueueReceive(flashdata_q, &usuarioAux, blockForever);
 800247a:	4baf      	ldr	r3, [pc, #700]	; (8002738 <t_ControlAcceso+0x3b0>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f107 0110 	add.w	r1, r7, #16
 8002482:	f04f 32ff 	mov.w	r2, #4294967295
 8002486:	4618      	mov	r0, r3
 8002488:	f005 ff1c 	bl	80082c4 <xQueueReceive>
						if(usuarioAux.clave == usuario[nroUsuario].clave){
 800248c:	697a      	ldr	r2, [r7, #20]
 800248e:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8002492:	011b      	lsls	r3, r3, #4
 8002494:	f107 01e0 	add.w	r1, r7, #224	; 0xe0
 8002498:	440b      	add	r3, r1
 800249a:	3bbc      	subs	r3, #188	; 0xbc
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	429a      	cmp	r2, r3
 80024a0:	d123      	bne.n	80024ea <t_ControlAcceso+0x162>
							usuario[nroUsuario].accion = ACC_OK;
 80024a2:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 80024a6:	011b      	lsls	r3, r3, #4
 80024a8:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 80024ac:	4413      	add	r3, r2
 80024ae:	3bc0      	subs	r3, #192	; 0xc0
 80024b0:	2205      	movs	r2, #5
 80024b2:	701a      	strb	r2, [r3, #0]
							actuador.tipo = PUERTA;
 80024b4:	2301      	movs	r3, #1
 80024b6:	723b      	strb	r3, [r7, #8]
							actuador.accion = ACC_MASTER;
 80024b8:	230c      	movs	r3, #12
 80024ba:	727b      	strb	r3, [r7, #9]
							for(uint32_t i = 0; i < CANT_MAX_USUARIOS; i++){
 80024bc:	2300      	movs	r3, #0
 80024be:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80024c2:	e00d      	b.n	80024e0 <t_ControlAcceso+0x158>
								usuario[i].intentosDisp = CANT_MAX_INTENTOS;
 80024c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80024c8:	011b      	lsls	r3, r3, #4
 80024ca:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 80024ce:	4413      	add	r3, r2
 80024d0:	3bb8      	subs	r3, #184	; 0xb8
 80024d2:	2203      	movs	r2, #3
 80024d4:	601a      	str	r2, [r3, #0]
							for(uint32_t i = 0; i < CANT_MAX_USUARIOS; i++){
 80024d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80024da:	3301      	adds	r3, #1
 80024dc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80024e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80024e4:	2b0a      	cmp	r3, #10
 80024e6:	d9ed      	bls.n	80024c4 <t_ControlAcceso+0x13c>
 80024e8:	e008      	b.n	80024fc <t_ControlAcceso+0x174>
							usuario[nroUsuario].accion = ACC_ERROR;
 80024ea:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 80024ee:	011b      	lsls	r3, r3, #4
 80024f0:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 80024f4:	4413      	add	r3, r2
 80024f6:	3bc0      	subs	r3, #192	; 0xc0
 80024f8:	2207      	movs	r2, #7
 80024fa:	701a      	strb	r2, [r3, #0]
						xQueueSend(actuador_q, &actuador, blockForever);
 80024fc:	4b8f      	ldr	r3, [pc, #572]	; (800273c <t_ControlAcceso+0x3b4>)
 80024fe:	6818      	ldr	r0, [r3, #0]
 8002500:	f107 0108 	add.w	r1, r7, #8
 8002504:	2300      	movs	r3, #0
 8002506:	f04f 32ff 	mov.w	r2, #4294967295
 800250a:	f005 fd2b 	bl	8007f64 <xQueueGenericSend>
						xQueueSendToBack(actuador_aux_q, &actuador, nonBlocking);
 800250e:	4b8c      	ldr	r3, [pc, #560]	; (8002740 <t_ControlAcceso+0x3b8>)
 8002510:	6818      	ldr	r0, [r3, #0]
 8002512:	f107 0108 	add.w	r1, r7, #8
 8002516:	2300      	movs	r3, #0
 8002518:	2200      	movs	r2, #0
 800251a:	f005 fd23 	bl	8007f64 <xQueueGenericSend>
						xQueueSendToBack(respAcceso_q, &usuario[nroUsuario], blockForever);
 800251e:	4b89      	ldr	r3, [pc, #548]	; (8002744 <t_ControlAcceso+0x3bc>)
 8002520:	6818      	ldr	r0, [r3, #0]
 8002522:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8002526:	f107 0220 	add.w	r2, r7, #32
 800252a:	011b      	lsls	r3, r3, #4
 800252c:	18d1      	adds	r1, r2, r3
 800252e:	2300      	movs	r3, #0
 8002530:	f04f 32ff 	mov.w	r2, #4294967295
 8002534:	f005 fd16 	bl	8007f64 <xQueueGenericSend>
						xQueueSendToBack(respAcceso_aux_q, &usuario[nroUsuario], nonBlocking);
 8002538:	4b83      	ldr	r3, [pc, #524]	; (8002748 <t_ControlAcceso+0x3c0>)
 800253a:	6818      	ldr	r0, [r3, #0]
 800253c:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8002540:	f107 0220 	add.w	r2, r7, #32
 8002544:	011b      	lsls	r3, r3, #4
 8002546:	18d1      	adds	r1, r2, r3
 8002548:	2300      	movs	r3, #0
 800254a:	2200      	movs	r2, #0
 800254c:	f005 fd0a 	bl	8007f64 <xQueueGenericSend>
					break;
 8002550:	e15d      	b.n	800280e <t_ControlAcceso+0x486>
					else if(nroUsuario != MAESTRO && nroUsuario != SIN_ASIGNAR){
 8002552:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8002556:	2b00      	cmp	r3, #0
 8002558:	f000 8159 	beq.w	800280e <t_ControlAcceso+0x486>
 800255c:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8002560:	2b0b      	cmp	r3, #11
 8002562:	f000 8154 	beq.w	800280e <t_ControlAcceso+0x486>
						if(usuario[nroUsuario].intentosDisp != SIN_INTENTOS_DISP){
 8002566:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 800256a:	011b      	lsls	r3, r3, #4
 800256c:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 8002570:	4413      	add	r3, r2
 8002572:	3bb8      	subs	r3, #184	; 0xb8
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	2b00      	cmp	r3, #0
 8002578:	f000 80a2 	beq.w	80026c0 <t_ControlAcceso+0x338>
							usuario[nroUsuario].accion = READ;
 800257c:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8002580:	011b      	lsls	r3, r3, #4
 8002582:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 8002586:	4413      	add	r3, r2
 8002588:	3bc0      	subs	r3, #192	; 0xc0
 800258a:	2200      	movs	r2, #0
 800258c:	701a      	strb	r2, [r3, #0]
							xQueueSend(flashcmd_q, &usuario[nroUsuario], blockForever);
 800258e:	4b69      	ldr	r3, [pc, #420]	; (8002734 <t_ControlAcceso+0x3ac>)
 8002590:	6818      	ldr	r0, [r3, #0]
 8002592:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8002596:	f107 0220 	add.w	r2, r7, #32
 800259a:	011b      	lsls	r3, r3, #4
 800259c:	18d1      	adds	r1, r2, r3
 800259e:	2300      	movs	r3, #0
 80025a0:	f04f 32ff 	mov.w	r2, #4294967295
 80025a4:	f005 fcde 	bl	8007f64 <xQueueGenericSend>
							xQueueReceive(flashdata_q, &usuarioAux, blockForever);
 80025a8:	4b63      	ldr	r3, [pc, #396]	; (8002738 <t_ControlAcceso+0x3b0>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f107 0110 	add.w	r1, r7, #16
 80025b0:	f04f 32ff 	mov.w	r2, #4294967295
 80025b4:	4618      	mov	r0, r3
 80025b6:	f005 fe85 	bl	80082c4 <xQueueReceive>
							if(usuarioAux.clave == usuario[nroUsuario].clave){
 80025ba:	697a      	ldr	r2, [r7, #20]
 80025bc:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 80025c0:	011b      	lsls	r3, r3, #4
 80025c2:	f107 01e0 	add.w	r1, r7, #224	; 0xe0
 80025c6:	440b      	add	r3, r1
 80025c8:	3bbc      	subs	r3, #188	; 0xbc
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d127      	bne.n	8002620 <t_ControlAcceso+0x298>
								usuario[nroUsuario].accion = ACC_OK;
 80025d0:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 80025d4:	011b      	lsls	r3, r3, #4
 80025d6:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 80025da:	4413      	add	r3, r2
 80025dc:	3bc0      	subs	r3, #192	; 0xc0
 80025de:	2205      	movs	r2, #5
 80025e0:	701a      	strb	r2, [r3, #0]
								actuador.tipo = PUERTA;
 80025e2:	2301      	movs	r3, #1
 80025e4:	723b      	strb	r3, [r7, #8]
								actuador.accion = ACC_OK;
 80025e6:	2305      	movs	r3, #5
 80025e8:	727b      	strb	r3, [r7, #9]
								usuario[nroUsuario].intentosDisp = CANT_MAX_INTENTOS;
 80025ea:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 80025ee:	011b      	lsls	r3, r3, #4
 80025f0:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 80025f4:	4413      	add	r3, r2
 80025f6:	3bb8      	subs	r3, #184	; 0xb8
 80025f8:	2203      	movs	r2, #3
 80025fa:	601a      	str	r2, [r3, #0]
								xQueueSend(actuador_q, &actuador, blockForever);
 80025fc:	4b4f      	ldr	r3, [pc, #316]	; (800273c <t_ControlAcceso+0x3b4>)
 80025fe:	6818      	ldr	r0, [r3, #0]
 8002600:	f107 0108 	add.w	r1, r7, #8
 8002604:	2300      	movs	r3, #0
 8002606:	f04f 32ff 	mov.w	r2, #4294967295
 800260a:	f005 fcab 	bl	8007f64 <xQueueGenericSend>
								xQueueSendToBack(actuador_aux_q, &actuador, nonBlocking);
 800260e:	4b4c      	ldr	r3, [pc, #304]	; (8002740 <t_ControlAcceso+0x3b8>)
 8002610:	6818      	ldr	r0, [r3, #0]
 8002612:	f107 0108 	add.w	r1, r7, #8
 8002616:	2300      	movs	r3, #0
 8002618:	2200      	movs	r2, #0
 800261a:	f005 fca3 	bl	8007f64 <xQueueGenericSend>
 800261e:	e035      	b.n	800268c <t_ControlAcceso+0x304>
								usuario[nroUsuario].accion = ACC_DENEGADO;
 8002620:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8002624:	011b      	lsls	r3, r3, #4
 8002626:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 800262a:	4413      	add	r3, r2
 800262c:	3bc0      	subs	r3, #192	; 0xc0
 800262e:	2206      	movs	r2, #6
 8002630:	701a      	strb	r2, [r3, #0]
								usuario[nroUsuario].intentosDisp--;
 8002632:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8002636:	011a      	lsls	r2, r3, #4
 8002638:	f107 01e0 	add.w	r1, r7, #224	; 0xe0
 800263c:	440a      	add	r2, r1
 800263e:	3ab8      	subs	r2, #184	; 0xb8
 8002640:	6812      	ldr	r2, [r2, #0]
 8002642:	3a01      	subs	r2, #1
 8002644:	011b      	lsls	r3, r3, #4
 8002646:	f107 01e0 	add.w	r1, r7, #224	; 0xe0
 800264a:	440b      	add	r3, r1
 800264c:	3bb8      	subs	r3, #184	; 0xb8
 800264e:	601a      	str	r2, [r3, #0]
								if(usuario[nroUsuario].intentosDisp == SIN_INTENTOS_DISP){
 8002650:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8002654:	011b      	lsls	r3, r3, #4
 8002656:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 800265a:	4413      	add	r3, r2
 800265c:	3bb8      	subs	r3, #184	; 0xb8
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d113      	bne.n	800268c <t_ControlAcceso+0x304>
									actuador.tipo = PUERTA;
 8002664:	2301      	movs	r3, #1
 8002666:	723b      	strb	r3, [r7, #8]
									actuador.accion = ACC_DENEGADO;
 8002668:	2306      	movs	r3, #6
 800266a:	727b      	strb	r3, [r7, #9]
									xQueueSend(actuador_q, &actuador, nonBlocking);
 800266c:	4b33      	ldr	r3, [pc, #204]	; (800273c <t_ControlAcceso+0x3b4>)
 800266e:	6818      	ldr	r0, [r3, #0]
 8002670:	f107 0108 	add.w	r1, r7, #8
 8002674:	2300      	movs	r3, #0
 8002676:	2200      	movs	r2, #0
 8002678:	f005 fc74 	bl	8007f64 <xQueueGenericSend>
									xQueueSendToBack(actuador_aux_q, &actuador, nonBlocking);
 800267c:	4b30      	ldr	r3, [pc, #192]	; (8002740 <t_ControlAcceso+0x3b8>)
 800267e:	6818      	ldr	r0, [r3, #0]
 8002680:	f107 0108 	add.w	r1, r7, #8
 8002684:	2300      	movs	r3, #0
 8002686:	2200      	movs	r2, #0
 8002688:	f005 fc6c 	bl	8007f64 <xQueueGenericSend>
							xQueueSendToBack(respAcceso_q, &usuario[nroUsuario], blockForever);
 800268c:	4b2d      	ldr	r3, [pc, #180]	; (8002744 <t_ControlAcceso+0x3bc>)
 800268e:	6818      	ldr	r0, [r3, #0]
 8002690:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8002694:	f107 0220 	add.w	r2, r7, #32
 8002698:	011b      	lsls	r3, r3, #4
 800269a:	18d1      	adds	r1, r2, r3
 800269c:	2300      	movs	r3, #0
 800269e:	f04f 32ff 	mov.w	r2, #4294967295
 80026a2:	f005 fc5f 	bl	8007f64 <xQueueGenericSend>
							xQueueSendToBack(respAcceso_aux_q, &usuario[nroUsuario], nonBlocking);
 80026a6:	4b28      	ldr	r3, [pc, #160]	; (8002748 <t_ControlAcceso+0x3c0>)
 80026a8:	6818      	ldr	r0, [r3, #0]
 80026aa:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 80026ae:	f107 0220 	add.w	r2, r7, #32
 80026b2:	011b      	lsls	r3, r3, #4
 80026b4:	18d1      	adds	r1, r2, r3
 80026b6:	2300      	movs	r3, #0
 80026b8:	2200      	movs	r2, #0
 80026ba:	f005 fc53 	bl	8007f64 <xQueueGenericSend>
					break;
 80026be:	e0a6      	b.n	800280e <t_ControlAcceso+0x486>
							usuario[nroUsuario].accion = ACC_DENEGADO;
 80026c0:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 80026c4:	011b      	lsls	r3, r3, #4
 80026c6:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 80026ca:	4413      	add	r3, r2
 80026cc:	3bc0      	subs	r3, #192	; 0xc0
 80026ce:	2206      	movs	r2, #6
 80026d0:	701a      	strb	r2, [r3, #0]
							actuador.tipo = PUERTA;
 80026d2:	2301      	movs	r3, #1
 80026d4:	723b      	strb	r3, [r7, #8]
							actuador.accion = ACC_DENEGADO;
 80026d6:	2306      	movs	r3, #6
 80026d8:	727b      	strb	r3, [r7, #9]
							xQueueSend(actuador_q, &actuador, nonBlocking);
 80026da:	4b18      	ldr	r3, [pc, #96]	; (800273c <t_ControlAcceso+0x3b4>)
 80026dc:	6818      	ldr	r0, [r3, #0]
 80026de:	f107 0108 	add.w	r1, r7, #8
 80026e2:	2300      	movs	r3, #0
 80026e4:	2200      	movs	r2, #0
 80026e6:	f005 fc3d 	bl	8007f64 <xQueueGenericSend>
							xQueueSendToBack(actuador_aux_q, &actuador, nonBlocking);
 80026ea:	4b15      	ldr	r3, [pc, #84]	; (8002740 <t_ControlAcceso+0x3b8>)
 80026ec:	6818      	ldr	r0, [r3, #0]
 80026ee:	f107 0108 	add.w	r1, r7, #8
 80026f2:	2300      	movs	r3, #0
 80026f4:	2200      	movs	r2, #0
 80026f6:	f005 fc35 	bl	8007f64 <xQueueGenericSend>
							xQueueSendToBack(respAcceso_q, &usuario[nroUsuario], blockForever);
 80026fa:	4b12      	ldr	r3, [pc, #72]	; (8002744 <t_ControlAcceso+0x3bc>)
 80026fc:	6818      	ldr	r0, [r3, #0]
 80026fe:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8002702:	f107 0220 	add.w	r2, r7, #32
 8002706:	011b      	lsls	r3, r3, #4
 8002708:	18d1      	adds	r1, r2, r3
 800270a:	2300      	movs	r3, #0
 800270c:	f04f 32ff 	mov.w	r2, #4294967295
 8002710:	f005 fc28 	bl	8007f64 <xQueueGenericSend>
							xQueueSendToBack(respAcceso_aux_q, &usuario[nroUsuario], nonBlocking);
 8002714:	4b0c      	ldr	r3, [pc, #48]	; (8002748 <t_ControlAcceso+0x3c0>)
 8002716:	6818      	ldr	r0, [r3, #0]
 8002718:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 800271c:	f107 0220 	add.w	r2, r7, #32
 8002720:	011b      	lsls	r3, r3, #4
 8002722:	18d1      	adds	r1, r2, r3
 8002724:	2300      	movs	r3, #0
 8002726:	2200      	movs	r2, #0
 8002728:	f005 fc1c 	bl	8007f64 <xQueueGenericSend>
					break;
 800272c:	e06f      	b.n	800280e <t_ControlAcceso+0x486>
 800272e:	bf00      	nop
 8002730:	2000034c 	.word	0x2000034c
 8002734:	20000344 	.word	0x20000344
 8002738:	20000348 	.word	0x20000348
 800273c:	20000450 	.word	0x20000450
 8002740:	200003f8 	.word	0x200003f8
 8002744:	20000454 	.word	0x20000454
 8002748:	20000458 	.word	0x20000458
					xQueueSend(flashcmd_q, &usuario[nroUsuario], blockForever);
 800274c:	4b33      	ldr	r3, [pc, #204]	; (800281c <t_ControlAcceso+0x494>)
 800274e:	6818      	ldr	r0, [r3, #0]
 8002750:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8002754:	f107 0220 	add.w	r2, r7, #32
 8002758:	011b      	lsls	r3, r3, #4
 800275a:	18d1      	adds	r1, r2, r3
 800275c:	2300      	movs	r3, #0
 800275e:	f04f 32ff 	mov.w	r2, #4294967295
 8002762:	f005 fbff 	bl	8007f64 <xQueueGenericSend>
					break;
 8002766:	e053      	b.n	8002810 <t_ControlAcceso+0x488>
					usuario[nroUsuario].accion = READ;
 8002768:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 800276c:	011b      	lsls	r3, r3, #4
 800276e:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 8002772:	4413      	add	r3, r2
 8002774:	3bc0      	subs	r3, #192	; 0xc0
 8002776:	2200      	movs	r2, #0
 8002778:	701a      	strb	r2, [r3, #0]
					xQueueSend(flashcmd_q, &usuario[nroUsuario], blockForever);
 800277a:	4b28      	ldr	r3, [pc, #160]	; (800281c <t_ControlAcceso+0x494>)
 800277c:	6818      	ldr	r0, [r3, #0]
 800277e:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8002782:	f107 0220 	add.w	r2, r7, #32
 8002786:	011b      	lsls	r3, r3, #4
 8002788:	18d1      	adds	r1, r2, r3
 800278a:	2300      	movs	r3, #0
 800278c:	f04f 32ff 	mov.w	r2, #4294967295
 8002790:	f005 fbe8 	bl	8007f64 <xQueueGenericSend>
					xQueueReceive(flashdata_q, &usuarioAux, blockForever);
 8002794:	4b22      	ldr	r3, [pc, #136]	; (8002820 <t_ControlAcceso+0x498>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f107 0110 	add.w	r1, r7, #16
 800279c:	f04f 32ff 	mov.w	r2, #4294967295
 80027a0:	4618      	mov	r0, r3
 80027a2:	f005 fd8f 	bl	80082c4 <xQueueReceive>
					if(usuarioAux.clave == 0)
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d109      	bne.n	80027c0 <t_ControlAcceso+0x438>
						usuario[nroUsuario].accion = ACC_SIN_ASIGNAR;
 80027ac:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 80027b0:	011b      	lsls	r3, r3, #4
 80027b2:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 80027b6:	4413      	add	r3, r2
 80027b8:	3bc0      	subs	r3, #192	; 0xc0
 80027ba:	220a      	movs	r2, #10
 80027bc:	701a      	strb	r2, [r3, #0]
 80027be:	e008      	b.n	80027d2 <t_ControlAcceso+0x44a>
						usuario[nroUsuario].accion = ACC_ASIGNADO;
 80027c0:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 80027c4:	011b      	lsls	r3, r3, #4
 80027c6:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 80027ca:	4413      	add	r3, r2
 80027cc:	3bc0      	subs	r3, #192	; 0xc0
 80027ce:	220b      	movs	r2, #11
 80027d0:	701a      	strb	r2, [r3, #0]
					xQueueSendToBack(respAcceso_q, &usuario[nroUsuario], blockForever);
 80027d2:	4b14      	ldr	r3, [pc, #80]	; (8002824 <t_ControlAcceso+0x49c>)
 80027d4:	6818      	ldr	r0, [r3, #0]
 80027d6:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 80027da:	f107 0220 	add.w	r2, r7, #32
 80027de:	011b      	lsls	r3, r3, #4
 80027e0:	18d1      	adds	r1, r2, r3
 80027e2:	2300      	movs	r3, #0
 80027e4:	f04f 32ff 	mov.w	r2, #4294967295
 80027e8:	f005 fbbc 	bl	8007f64 <xQueueGenericSend>
					xQueueSendToBack(respAcceso_aux_q, &usuario[nroUsuario], nonBlocking);
 80027ec:	4b0e      	ldr	r3, [pc, #56]	; (8002828 <t_ControlAcceso+0x4a0>)
 80027ee:	6818      	ldr	r0, [r3, #0]
 80027f0:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 80027f4:	f107 0220 	add.w	r2, r7, #32
 80027f8:	011b      	lsls	r3, r3, #4
 80027fa:	18d1      	adds	r1, r2, r3
 80027fc:	2300      	movs	r3, #0
 80027fe:	2200      	movs	r2, #0
 8002800:	f005 fbb0 	bl	8007f64 <xQueueGenericSend>
					break;
 8002804:	e004      	b.n	8002810 <t_ControlAcceso+0x488>
			}
		}
 8002806:	bf00      	nop
 8002808:	e002      	b.n	8002810 <t_ControlAcceso+0x488>
					break;
 800280a:	bf00      	nop
 800280c:	e000      	b.n	8002810 <t_ControlAcceso+0x488>
					break;
 800280e:	bf00      	nop
		uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );
 8002810:	2000      	movs	r0, #0
 8002812:	f007 f8ff 	bl	8009a14 <uxTaskGetStackHighWaterMark>
 8002816:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
		if(xQueueReceive(reqAcceso_q, &usuarioAux, blockForever) == pdPASS){
 800281a:	e5d4      	b.n	80023c6 <t_ControlAcceso+0x3e>
 800281c:	20000344 	.word	0x20000344
 8002820:	20000348 	.word	0x20000348
 8002824:	20000454 	.word	0x20000454
 8002828:	20000458 	.word	0x20000458

0800282c <t_Actuadores>:
	}
}

//actuadores----------------------------------------------------------------------------------------------------------------------------------------------------------------------

static void t_Actuadores (void *pvParameters){
 800282c:	b580      	push	{r7, lr}
 800282e:	b086      	sub	sp, #24
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
	actuador_t actuador;
	accion_t acceso = ACC_DENEGADO;
 8002834:	2306      	movs	r3, #6
 8002836:	75fb      	strb	r3, [r7, #23]

	UBaseType_t uxHighWaterMark;
	uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );
 8002838:	2000      	movs	r0, #0
 800283a:	f007 f8eb 	bl	8009a14 <uxTaskGetStackHighWaterMark>
 800283e:	6138      	str	r0, [r7, #16]

	for(;;){
		xQueueReceive(actuador_q, &actuador, blockForever);
 8002840:	4b58      	ldr	r3, [pc, #352]	; (80029a4 <t_Actuadores+0x178>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f107 0108 	add.w	r1, r7, #8
 8002848:	f04f 32ff 	mov.w	r2, #4294967295
 800284c:	4618      	mov	r0, r3
 800284e:	f005 fd39 	bl	80082c4 <xQueueReceive>
		if(actuador.tipo == PUERTA){
 8002852:	7a3b      	ldrb	r3, [r7, #8]
 8002854:	2b01      	cmp	r3, #1
 8002856:	f040 809a 	bne.w	800298e <t_Actuadores+0x162>
			switch (actuador.accion){
 800285a:	7a7b      	ldrb	r3, [r7, #9]
 800285c:	3b05      	subs	r3, #5
 800285e:	2b08      	cmp	r3, #8
 8002860:	f200 8097 	bhi.w	8002992 <t_Actuadores+0x166>
 8002864:	a201      	add	r2, pc, #4	; (adr r2, 800286c <t_Actuadores+0x40>)
 8002866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800286a:	bf00      	nop
 800286c:	08002891 	.word	0x08002891
 8002870:	080028ef 	.word	0x080028ef
 8002874:	08002993 	.word	0x08002993
 8002878:	08002993 	.word	0x08002993
 800287c:	08002993 	.word	0x08002993
 8002880:	08002993 	.word	0x08002993
 8002884:	08002993 	.word	0x08002993
 8002888:	08002901 	.word	0x08002901
 800288c:	08002937 	.word	0x08002937
				case ACC_OK:
					acceso = ACC_OK;
 8002890:	2305      	movs	r3, #5
 8002892:	75fb      	strb	r3, [r7, #23]
					hal_digitalOutput(LOW, ledVerde);
 8002894:	2200      	movs	r2, #0
 8002896:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800289a:	4843      	ldr	r0, [pc, #268]	; (80029a8 <t_Actuadores+0x17c>)
 800289c:	f001 ff75 	bl	800478a <HAL_GPIO_WritePin>
					hal_digitalOutput(HIGH, acPuerta);
 80028a0:	2201      	movs	r2, #1
 80028a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80028a6:	4840      	ldr	r0, [pc, #256]	; (80029a8 <t_Actuadores+0x17c>)
 80028a8:	f001 ff6f 	bl	800478a <HAL_GPIO_WritePin>
					vTaskDelay(sleep_10s);
 80028ac:	f242 7010 	movw	r0, #10000	; 0x2710
 80028b0:	f006 f904 	bl	8008abc <vTaskDelay>
					if(hal_digitalInput(PA) == LOW){
 80028b4:	2102      	movs	r1, #2
 80028b6:	483c      	ldr	r0, [pc, #240]	; (80029a8 <t_Actuadores+0x17c>)
 80028b8:	f001 ff50 	bl	800475c <HAL_GPIO_ReadPin>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d106      	bne.n	80028d0 <t_Actuadores+0xa4>
						hal_digitalOutput(LOW, ledRojo);
 80028c2:	2200      	movs	r2, #0
 80028c4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80028c8:	4837      	ldr	r0, [pc, #220]	; (80029a8 <t_Actuadores+0x17c>)
 80028ca:	f001 ff5e 	bl	800478a <HAL_GPIO_WritePin>
 80028ce:	e00b      	b.n	80028e8 <t_Actuadores+0xbc>
#ifdef SONIDO_ACTIVADO
						hal_digitalOutput(HIGH, acAlarma);
#endif
					}
					else{
						hal_digitalOutput(HIGH, ledVerde);
 80028d0:	2201      	movs	r2, #1
 80028d2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028d6:	4834      	ldr	r0, [pc, #208]	; (80029a8 <t_Actuadores+0x17c>)
 80028d8:	f001 ff57 	bl	800478a <HAL_GPIO_WritePin>
						hal_digitalOutput(LOW, acPuerta);
 80028dc:	2200      	movs	r2, #0
 80028de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80028e2:	4831      	ldr	r0, [pc, #196]	; (80029a8 <t_Actuadores+0x17c>)
 80028e4:	f001 ff51 	bl	800478a <HAL_GPIO_WritePin>
					}
					acceso = ACC_DENEGADO;
 80028e8:	2306      	movs	r3, #6
 80028ea:	75fb      	strb	r3, [r7, #23]
					break;
 80028ec:	e054      	b.n	8002998 <t_Actuadores+0x16c>
				case ACC_DENEGADO:
					acceso = ACC_DENEGADO;
 80028ee:	2306      	movs	r3, #6
 80028f0:	75fb      	strb	r3, [r7, #23]
					hal_digitalOutput(LOW, ledRojo);
 80028f2:	2200      	movs	r2, #0
 80028f4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80028f8:	482b      	ldr	r0, [pc, #172]	; (80029a8 <t_Actuadores+0x17c>)
 80028fa:	f001 ff46 	bl	800478a <HAL_GPIO_WritePin>
					hal_digitalOutput(HIGH, acAlarma);
#endif
//					vTaskDelay(sleep_10s);
//					hal_digitalOutput(HIGH, ledRojo);
//					hal_digitalOutput(LOW, acAlarma);
					break;
 80028fe:	e04b      	b.n	8002998 <t_Actuadores+0x16c>
				case ACC_MASTER:
					acceso = ACC_OK;
 8002900:	2305      	movs	r3, #5
 8002902:	75fb      	strb	r3, [r7, #23]
					hal_digitalOutput(HIGH, ledRojo);
 8002904:	2201      	movs	r2, #1
 8002906:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800290a:	4827      	ldr	r0, [pc, #156]	; (80029a8 <t_Actuadores+0x17c>)
 800290c:	f001 ff3d 	bl	800478a <HAL_GPIO_WritePin>
					hal_digitalOutput(LOW, acAlarma);
 8002910:	2200      	movs	r2, #0
 8002912:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002916:	4824      	ldr	r0, [pc, #144]	; (80029a8 <t_Actuadores+0x17c>)
 8002918:	f001 ff37 	bl	800478a <HAL_GPIO_WritePin>
					hal_digitalOutput(LOW, ledVerde);
 800291c:	2200      	movs	r2, #0
 800291e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002922:	4821      	ldr	r0, [pc, #132]	; (80029a8 <t_Actuadores+0x17c>)
 8002924:	f001 ff31 	bl	800478a <HAL_GPIO_WritePin>
					hal_digitalOutput(HIGH, acPuerta);
 8002928:	2201      	movs	r2, #1
 800292a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800292e:	481e      	ldr	r0, [pc, #120]	; (80029a8 <t_Actuadores+0x17c>)
 8002930:	f001 ff2b 	bl	800478a <HAL_GPIO_WritePin>
//					}
//					else{
//						hal_digitalOutput(HIGH, ledVerde);
//						hal_digitalOutput(LOW, acPuerta);
//					}
					break;
 8002934:	e030      	b.n	8002998 <t_Actuadores+0x16c>
				case CAMBIO_ESTADO:
					vTaskDelay(sleep_100ms);
 8002936:	2064      	movs	r0, #100	; 0x64
 8002938:	f006 f8c0 	bl	8008abc <vTaskDelay>
					if(hal_digitalInput(PA) == LOW){
 800293c:	2102      	movs	r1, #2
 800293e:	481a      	ldr	r0, [pc, #104]	; (80029a8 <t_Actuadores+0x17c>)
 8002940:	f001 ff0c 	bl	800475c <HAL_GPIO_ReadPin>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d109      	bne.n	800295e <t_Actuadores+0x132>
						if(acceso == ACC_DENEGADO){
 800294a:	7dfb      	ldrb	r3, [r7, #23]
 800294c:	2b06      	cmp	r3, #6
 800294e:	d122      	bne.n	8002996 <t_Actuadores+0x16a>
							hal_digitalOutput(LOW, ledRojo);
 8002950:	2200      	movs	r2, #0
 8002952:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002956:	4814      	ldr	r0, [pc, #80]	; (80029a8 <t_Actuadores+0x17c>)
 8002958:	f001 ff17 	bl	800478a <HAL_GPIO_WritePin>
							hal_digitalOutput(LOW, acAlarma);
							hal_digitalOutput(HIGH, ledVerde);

						}
					}
					break;
 800295c:	e01b      	b.n	8002996 <t_Actuadores+0x16a>
						if(acceso == ACC_OK){
 800295e:	7dfb      	ldrb	r3, [r7, #23]
 8002960:	2b05      	cmp	r3, #5
 8002962:	d118      	bne.n	8002996 <t_Actuadores+0x16a>
							acceso = ACC_DENEGADO;
 8002964:	2306      	movs	r3, #6
 8002966:	75fb      	strb	r3, [r7, #23]
							hal_digitalOutput(HIGH, ledRojo);
 8002968:	2201      	movs	r2, #1
 800296a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800296e:	480e      	ldr	r0, [pc, #56]	; (80029a8 <t_Actuadores+0x17c>)
 8002970:	f001 ff0b 	bl	800478a <HAL_GPIO_WritePin>
							hal_digitalOutput(LOW, acAlarma);
 8002974:	2200      	movs	r2, #0
 8002976:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800297a:	480b      	ldr	r0, [pc, #44]	; (80029a8 <t_Actuadores+0x17c>)
 800297c:	f001 ff05 	bl	800478a <HAL_GPIO_WritePin>
							hal_digitalOutput(HIGH, ledVerde);
 8002980:	2201      	movs	r2, #1
 8002982:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002986:	4808      	ldr	r0, [pc, #32]	; (80029a8 <t_Actuadores+0x17c>)
 8002988:	f001 feff 	bl	800478a <HAL_GPIO_WritePin>
					break;
 800298c:	e003      	b.n	8002996 <t_Actuadores+0x16a>
				default:
					break;
			}
		}
 800298e:	bf00      	nop
 8002990:	e002      	b.n	8002998 <t_Actuadores+0x16c>
					break;
 8002992:	bf00      	nop
 8002994:	e000      	b.n	8002998 <t_Actuadores+0x16c>
					break;
 8002996:	bf00      	nop
		uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );
 8002998:	2000      	movs	r0, #0
 800299a:	f007 f83b 	bl	8009a14 <uxTaskGetStackHighWaterMark>
 800299e:	6138      	str	r0, [r7, #16]
		xQueueReceive(actuador_q, &actuador, blockForever);
 80029a0:	e74e      	b.n	8002840 <t_Actuadores+0x14>
 80029a2:	bf00      	nop
 80029a4:	20000450 	.word	0x20000450
 80029a8:	40010c00 	.word	0x40010c00

080029ac <t_Teclado>:
	}
}

//teclado----------------------------------------------------------------------------------------------------------------------------------------------------------------------

static void t_Teclado (void *pvParameters){
 80029ac:	b590      	push	{r4, r7, lr}
 80029ae:	b08b      	sub	sp, #44	; 0x2c
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
	columna_t columna;
	fila_t fila;
	tecla_t tecla;
	uint8_t teclado[4][4] = {{1,4,7,MENU},{2,5,8,0},{3,6,9,ACEPTAR},{MAESTRA,ARRIBA,ABAJO,CANCELAR}};
 80029b4:	4b72      	ldr	r3, [pc, #456]	; (8002b80 <t_Teclado+0x1d4>)
 80029b6:	f107 040c 	add.w	r4, r7, #12
 80029ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80029bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	UBaseType_t uxHighWaterMark;
	uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );
 80029c0:	2000      	movs	r0, #0
 80029c2:	f007 f827 	bl	8009a14 <uxTaskGetStackHighWaterMark>
 80029c6:	6238      	str	r0, [r7, #32]

	hal_digitalOutput(LOW, fil1);
 80029c8:	2200      	movs	r2, #0
 80029ca:	2110      	movs	r1, #16
 80029cc:	486d      	ldr	r0, [pc, #436]	; (8002b84 <t_Teclado+0x1d8>)
 80029ce:	f001 fedc 	bl	800478a <HAL_GPIO_WritePin>
	hal_digitalOutput(LOW, fil2);
 80029d2:	2200      	movs	r2, #0
 80029d4:	2108      	movs	r1, #8
 80029d6:	486b      	ldr	r0, [pc, #428]	; (8002b84 <t_Teclado+0x1d8>)
 80029d8:	f001 fed7 	bl	800478a <HAL_GPIO_WritePin>
	hal_digitalOutput(LOW, fil3);
 80029dc:	2200      	movs	r2, #0
 80029de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029e2:	4869      	ldr	r0, [pc, #420]	; (8002b88 <t_Teclado+0x1dc>)
 80029e4:	f001 fed1 	bl	800478a <HAL_GPIO_WritePin>
	hal_digitalOutput(LOW, fil4);
 80029e8:	2200      	movs	r2, #0
 80029ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80029ee:	4866      	ldr	r0, [pc, #408]	; (8002b88 <t_Teclado+0x1dc>)
 80029f0:	f001 fecb 	bl	800478a <HAL_GPIO_WritePin>

	for(;;){
		xQueueReceive(columna_q, &columna, blockForever);
 80029f4:	4b65      	ldr	r3, [pc, #404]	; (8002b8c <t_Teclado+0x1e0>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f107 011f 	add.w	r1, r7, #31
 80029fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002a00:	4618      	mov	r0, r3
 8002a02:	f005 fc5f 	bl	80082c4 <xQueueReceive>

		hal_digitalOutput(HIGH, fil1);
 8002a06:	2201      	movs	r2, #1
 8002a08:	2110      	movs	r1, #16
 8002a0a:	485e      	ldr	r0, [pc, #376]	; (8002b84 <t_Teclado+0x1d8>)
 8002a0c:	f001 febd 	bl	800478a <HAL_GPIO_WritePin>
		hal_digitalOutput(HIGH, fil2);
 8002a10:	2201      	movs	r2, #1
 8002a12:	2108      	movs	r1, #8
 8002a14:	485b      	ldr	r0, [pc, #364]	; (8002b84 <t_Teclado+0x1d8>)
 8002a16:	f001 feb8 	bl	800478a <HAL_GPIO_WritePin>
		hal_digitalOutput(HIGH, fil3);
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a20:	4859      	ldr	r0, [pc, #356]	; (8002b88 <t_Teclado+0x1dc>)
 8002a22:	f001 feb2 	bl	800478a <HAL_GPIO_WritePin>
		hal_digitalOutput(HIGH, fil4);
 8002a26:	2201      	movs	r2, #1
 8002a28:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a2c:	4856      	ldr	r0, [pc, #344]	; (8002b88 <t_Teclado+0x1dc>)
 8002a2e:	f001 feac 	bl	800478a <HAL_GPIO_WritePin>

		hal_digitalOutput(LOW, fil1);
 8002a32:	2200      	movs	r2, #0
 8002a34:	2110      	movs	r1, #16
 8002a36:	4853      	ldr	r0, [pc, #332]	; (8002b84 <t_Teclado+0x1d8>)
 8002a38:	f001 fea7 	bl	800478a <HAL_GPIO_WritePin>
		if(xQueueReceive(columna_q, &columna, nonBlocking) == pdPASS){
 8002a3c:	4b53      	ldr	r3, [pc, #332]	; (8002b8c <t_Teclado+0x1e0>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f107 011f 	add.w	r1, r7, #31
 8002a44:	2200      	movs	r2, #0
 8002a46:	4618      	mov	r0, r3
 8002a48:	f005 fc3c 	bl	80082c4 <xQueueReceive>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	d102      	bne.n	8002a58 <t_Teclado+0xac>
			fila = FILA_1;
 8002a52:	2300      	movs	r3, #0
 8002a54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		}
		hal_digitalOutput(HIGH, fil1);
 8002a58:	2201      	movs	r2, #1
 8002a5a:	2110      	movs	r1, #16
 8002a5c:	4849      	ldr	r0, [pc, #292]	; (8002b84 <t_Teclado+0x1d8>)
 8002a5e:	f001 fe94 	bl	800478a <HAL_GPIO_WritePin>

		hal_digitalOutput(LOW, fil2);
 8002a62:	2200      	movs	r2, #0
 8002a64:	2108      	movs	r1, #8
 8002a66:	4847      	ldr	r0, [pc, #284]	; (8002b84 <t_Teclado+0x1d8>)
 8002a68:	f001 fe8f 	bl	800478a <HAL_GPIO_WritePin>
		if(xQueueReceive(columna_q, &columna, nonBlocking) == pdPASS){
 8002a6c:	4b47      	ldr	r3, [pc, #284]	; (8002b8c <t_Teclado+0x1e0>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f107 011f 	add.w	r1, r7, #31
 8002a74:	2200      	movs	r2, #0
 8002a76:	4618      	mov	r0, r3
 8002a78:	f005 fc24 	bl	80082c4 <xQueueReceive>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d102      	bne.n	8002a88 <t_Teclado+0xdc>
			fila = FILA_2;
 8002a82:	2301      	movs	r3, #1
 8002a84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		}
		hal_digitalOutput(HIGH, fil2);
 8002a88:	2201      	movs	r2, #1
 8002a8a:	2108      	movs	r1, #8
 8002a8c:	483d      	ldr	r0, [pc, #244]	; (8002b84 <t_Teclado+0x1d8>)
 8002a8e:	f001 fe7c 	bl	800478a <HAL_GPIO_WritePin>

		hal_digitalOutput(LOW, fil3);
 8002a92:	2200      	movs	r2, #0
 8002a94:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a98:	483b      	ldr	r0, [pc, #236]	; (8002b88 <t_Teclado+0x1dc>)
 8002a9a:	f001 fe76 	bl	800478a <HAL_GPIO_WritePin>
		if(xQueueReceive(columna_q, &columna, nonBlocking) == pdPASS){
 8002a9e:	4b3b      	ldr	r3, [pc, #236]	; (8002b8c <t_Teclado+0x1e0>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f107 011f 	add.w	r1, r7, #31
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f005 fc0b 	bl	80082c4 <xQueueReceive>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d102      	bne.n	8002aba <t_Teclado+0x10e>
			fila = FILA_3;
 8002ab4:	2302      	movs	r3, #2
 8002ab6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		}
		hal_digitalOutput(HIGH, fil3);
 8002aba:	2201      	movs	r2, #1
 8002abc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002ac0:	4831      	ldr	r0, [pc, #196]	; (8002b88 <t_Teclado+0x1dc>)
 8002ac2:	f001 fe62 	bl	800478a <HAL_GPIO_WritePin>

		hal_digitalOutput(LOW, fil4);
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002acc:	482e      	ldr	r0, [pc, #184]	; (8002b88 <t_Teclado+0x1dc>)
 8002ace:	f001 fe5c 	bl	800478a <HAL_GPIO_WritePin>
		if(xQueueReceive(columna_q, &columna, nonBlocking) == pdPASS){
 8002ad2:	4b2e      	ldr	r3, [pc, #184]	; (8002b8c <t_Teclado+0x1e0>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f107 011f 	add.w	r1, r7, #31
 8002ada:	2200      	movs	r2, #0
 8002adc:	4618      	mov	r0, r3
 8002ade:	f005 fbf1 	bl	80082c4 <xQueueReceive>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d102      	bne.n	8002aee <t_Teclado+0x142>
			fila = FILA_4;
 8002ae8:	2303      	movs	r3, #3
 8002aea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		}
		hal_digitalOutput(HIGH, fil4);
 8002aee:	2201      	movs	r2, #1
 8002af0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002af4:	4824      	ldr	r0, [pc, #144]	; (8002b88 <t_Teclado+0x1dc>)
 8002af6:	f001 fe48 	bl	800478a <HAL_GPIO_WritePin>

		tecla.tecla = teclado[columna][fila];
 8002afa:	7ffb      	ldrb	r3, [r7, #31]
 8002afc:	461a      	mov	r2, r3
 8002afe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002b02:	0092      	lsls	r2, r2, #2
 8002b04:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002b08:	440a      	add	r2, r1
 8002b0a:	4413      	add	r3, r2
 8002b0c:	3b1c      	subs	r3, #28
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	777b      	strb	r3, [r7, #29]
		if(tecla.tecla < 10) tecla.accion = NUM;
 8002b12:	7f7b      	ldrb	r3, [r7, #29]
 8002b14:	2b09      	cmp	r3, #9
 8002b16:	d802      	bhi.n	8002b1e <t_Teclado+0x172>
 8002b18:	2310      	movs	r3, #16
 8002b1a:	773b      	strb	r3, [r7, #28]
 8002b1c:	e001      	b.n	8002b22 <t_Teclado+0x176>
		else tecla.accion = tecla.tecla;
 8002b1e:	7f7b      	ldrb	r3, [r7, #29]
 8002b20:	773b      	strb	r3, [r7, #28]

		xQueueSendToBack(tecla_q, &tecla, blockForever);
 8002b22:	4b1b      	ldr	r3, [pc, #108]	; (8002b90 <t_Teclado+0x1e4>)
 8002b24:	6818      	ldr	r0, [r3, #0]
 8002b26:	f107 011c 	add.w	r1, r7, #28
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b30:	f005 fa18 	bl	8007f64 <xQueueGenericSend>

		vTaskDelay(sleep_500ms);
 8002b34:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002b38:	f005 ffc0 	bl	8008abc <vTaskDelay>
		xQueueReset(columna_q);
 8002b3c:	4b13      	ldr	r3, [pc, #76]	; (8002b8c <t_Teclado+0x1e0>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	2100      	movs	r1, #0
 8002b42:	4618      	mov	r0, r3
 8002b44:	f005 f90c 	bl	8007d60 <xQueueGenericReset>
		hal_digitalOutput(LOW, fil1);
 8002b48:	2200      	movs	r2, #0
 8002b4a:	2110      	movs	r1, #16
 8002b4c:	480d      	ldr	r0, [pc, #52]	; (8002b84 <t_Teclado+0x1d8>)
 8002b4e:	f001 fe1c 	bl	800478a <HAL_GPIO_WritePin>
		hal_digitalOutput(LOW, fil2);
 8002b52:	2200      	movs	r2, #0
 8002b54:	2108      	movs	r1, #8
 8002b56:	480b      	ldr	r0, [pc, #44]	; (8002b84 <t_Teclado+0x1d8>)
 8002b58:	f001 fe17 	bl	800478a <HAL_GPIO_WritePin>
		hal_digitalOutput(LOW, fil3);
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b62:	4809      	ldr	r0, [pc, #36]	; (8002b88 <t_Teclado+0x1dc>)
 8002b64:	f001 fe11 	bl	800478a <HAL_GPIO_WritePin>
		hal_digitalOutput(LOW, fil4);
 8002b68:	2200      	movs	r2, #0
 8002b6a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b6e:	4806      	ldr	r0, [pc, #24]	; (8002b88 <t_Teclado+0x1dc>)
 8002b70:	f001 fe0b 	bl	800478a <HAL_GPIO_WritePin>

		uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );
 8002b74:	2000      	movs	r0, #0
 8002b76:	f006 ff4d 	bl	8009a14 <uxTaskGetStackHighWaterMark>
 8002b7a:	6238      	str	r0, [r7, #32]
		xQueueReceive(columna_q, &columna, blockForever);
 8002b7c:	e73a      	b.n	80029f4 <t_Teclado+0x48>
 8002b7e:	bf00      	nop
 8002b80:	0800d084 	.word	0x0800d084
 8002b84:	40010c00 	.word	0x40010c00
 8002b88:	40010800 	.word	0x40010800
 8002b8c:	20000460 	.word	0x20000460
 8002b90:	200003fc 	.word	0x200003fc

08002b94 <parse_csv_to_struct>:
	}
}

#ifdef EGB
//comunicaccion externa----------------------------------------------------------------------------------------------------------------------------------------------------------------------
static uint8_t parse_csv_to_struct(const char *input, usuario_t *usuario, actuador_t *actuador, log_t *log){
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b0a8      	sub	sp, #160	; 0xa0
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
 8002ba0:	603b      	str	r3, [r7, #0]
    uint8_t identificator;
	char buffer[rxBUFFER_SIZE]; // Buffer para manipular el string de entrada
    strncpy(buffer, input, sizeof(buffer) - 1);
 8002ba2:	f107 0310 	add.w	r3, r7, #16
 8002ba6:	227f      	movs	r2, #127	; 0x7f
 8002ba8:	68f9      	ldr	r1, [r7, #12]
 8002baa:	4618      	mov	r0, r3
 8002bac:	f008 f837 	bl	800ac1e <strncpy>
    buffer[sizeof(buffer) - 1] = '\0'; // Asegurar terminacin nula
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

    char *token = strtok(buffer, ",");
 8002bb6:	f107 0310 	add.w	r3, r7, #16
 8002bba:	4953      	ldr	r1, [pc, #332]	; (8002d08 <parse_csv_to_struct+0x174>)
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f008 f841 	bl	800ac44 <strtok>
 8002bc2:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
    size_t index = 0;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    uint32_t n, invertido = 0;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

    //00(idglobal),p(identificador),1(user),1111(password),0(nroIntentos),0(accion_t),$
    //00(idglobal),a(identificador),1(tipo),xxxx(relleno),0(accion),0(accion_anterior),$

    //idglobal lo descarto
    token = strtok(NULL, ",");
 8002bd2:	494d      	ldr	r1, [pc, #308]	; (8002d08 <parse_csv_to_struct+0x174>)
 8002bd4:	2000      	movs	r0, #0
 8002bd6:	f008 f835 	bl	800ac44 <strtok>
 8002bda:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
    identificator = buffer[3];
 8002bde:	7cfb      	ldrb	r3, [r7, #19]
 8002be0:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
    if(identificator == 'l'){
 8002be4:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 8002be8:	2b6c      	cmp	r3, #108	; 0x6c
 8002bea:	d10f      	bne.n	8002c0c <parse_csv_to_struct+0x78>
    	//log->accion = atoi(buffer[16]);
    	if(buffer[16] == '2')
 8002bec:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002bf0:	2b32      	cmp	r3, #50	; 0x32
 8002bf2:	d103      	bne.n	8002bfc <parse_csv_to_struct+0x68>
    		log->accion = SCANN;
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	2202      	movs	r2, #2
 8002bf8:	705a      	strb	r2, [r3, #1]
 8002bfa:	e07e      	b.n	8002cfa <parse_csv_to_struct+0x166>
    	else if(buffer[16] == '0')
 8002bfc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002c00:	2b30      	cmp	r3, #48	; 0x30
 8002c02:	d17a      	bne.n	8002cfa <parse_csv_to_struct+0x166>
    		log->accion = READ;
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	2200      	movs	r2, #0
 8002c08:	705a      	strb	r2, [r3, #1]
 8002c0a:	e076      	b.n	8002cfa <parse_csv_to_struct+0x166>
    }
    else if(identificator == 'p'){
 8002c0c:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 8002c10:	2b70      	cmp	r3, #112	; 0x70
 8002c12:	d13b      	bne.n	8002c8c <parse_csv_to_struct+0xf8>
        token = strtok(NULL, ",");
 8002c14:	493c      	ldr	r1, [pc, #240]	; (8002d08 <parse_csv_to_struct+0x174>)
 8002c16:	2000      	movs	r0, #0
 8002c18:	f008 f814 	bl	800ac44 <strtok>
 8002c1c:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
        usuario->nroUsuario = atoi(token);
 8002c20:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8002c24:	f007 fe86 	bl	800a934 <atoi>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	b2da      	uxtb	r2, r3
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	705a      	strb	r2, [r3, #1]
        token = strtok(NULL, ",");
 8002c30:	4935      	ldr	r1, [pc, #212]	; (8002d08 <parse_csv_to_struct+0x174>)
 8002c32:	2000      	movs	r0, #0
 8002c34:	f008 f806 	bl	800ac44 <strtok>
 8002c38:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
        usuario->clave = atoi(token);
 8002c3c:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8002c40:	f007 fe78 	bl	800a934 <atoi>
 8002c44:	4603      	mov	r3, r0
 8002c46:	461a      	mov	r2, r3
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	605a      	str	r2, [r3, #4]
        token = strtok(NULL, ",");
 8002c4c:	492e      	ldr	r1, [pc, #184]	; (8002d08 <parse_csv_to_struct+0x174>)
 8002c4e:	2000      	movs	r0, #0
 8002c50:	f007 fff8 	bl	800ac44 <strtok>
 8002c54:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
        usuario->intentosDisp = atoi(token);
 8002c58:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8002c5c:	f007 fe6a 	bl	800a934 <atoi>
 8002c60:	4603      	mov	r3, r0
 8002c62:	461a      	mov	r2, r3
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	609a      	str	r2, [r3, #8]
        token = strtok(NULL, ",");
 8002c68:	4927      	ldr	r1, [pc, #156]	; (8002d08 <parse_csv_to_struct+0x174>)
 8002c6a:	2000      	movs	r0, #0
 8002c6c:	f007 ffea 	bl	800ac44 <strtok>
 8002c70:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
        usuario->accion = atoi(token);
 8002c74:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8002c78:	f007 fe5c 	bl	800a934 <atoi>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	b2da      	uxtb	r2, r3
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	701a      	strb	r2, [r3, #0]
        usuario->id = 0;
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	2200      	movs	r2, #0
 8002c88:	60da      	str	r2, [r3, #12]
 8002c8a:	e036      	b.n	8002cfa <parse_csv_to_struct+0x166>
//            invertido = invertido * 10 + digito;
//            n = n / 10;
//        }
//        usuario->clave = invertido;
    }
    else if(identificator == 'a'){
 8002c8c:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 8002c90:	2b61      	cmp	r3, #97	; 0x61
 8002c92:	d132      	bne.n	8002cfa <parse_csv_to_struct+0x166>
        token = strtok(NULL, ",");
 8002c94:	491c      	ldr	r1, [pc, #112]	; (8002d08 <parse_csv_to_struct+0x174>)
 8002c96:	2000      	movs	r0, #0
 8002c98:	f007 ffd4 	bl	800ac44 <strtok>
 8002c9c:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
        actuador->tipo = atoi(token);
 8002ca0:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8002ca4:	f007 fe46 	bl	800a934 <atoi>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	b2da      	uxtb	r2, r3
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	701a      	strb	r2, [r3, #0]
        token = strtok(NULL, ",");
 8002cb0:	4915      	ldr	r1, [pc, #84]	; (8002d08 <parse_csv_to_struct+0x174>)
 8002cb2:	2000      	movs	r0, #0
 8002cb4:	f007 ffc6 	bl	800ac44 <strtok>
 8002cb8:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
        //descarto bytes relleno
        token = strtok(NULL, ",");
 8002cbc:	4912      	ldr	r1, [pc, #72]	; (8002d08 <parse_csv_to_struct+0x174>)
 8002cbe:	2000      	movs	r0, #0
 8002cc0:	f007 ffc0 	bl	800ac44 <strtok>
 8002cc4:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
        actuador->accion = atoi(token);
 8002cc8:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8002ccc:	f007 fe32 	bl	800a934 <atoi>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	b2da      	uxtb	r2, r3
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	705a      	strb	r2, [r3, #1]
        token = strtok(NULL, ",");
 8002cd8:	490b      	ldr	r1, [pc, #44]	; (8002d08 <parse_csv_to_struct+0x174>)
 8002cda:	2000      	movs	r0, #0
 8002cdc:	f007 ffb2 	bl	800ac44 <strtok>
 8002ce0:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
        actuador->anterior = atoi(token);
 8002ce4:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8002ce8:	f007 fe24 	bl	800a934 <atoi>
 8002cec:	4603      	mov	r3, r0
 8002cee:	b2da      	uxtb	r2, r3
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	709a      	strb	r2, [r3, #2]
        actuador->id = 0;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	605a      	str	r2, [r3, #4]
    }

    return identificator;
 8002cfa:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	37a0      	adds	r7, #160	; 0xa0
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	0800d094 	.word	0x0800d094

08002d0c <i2c_slave_rx_process>:

void i2c_slave_rx_process(uint8_t* data, uint16_t size) {
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b0a4      	sub	sp, #144	; 0x90
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
 8002d14:	460b      	mov	r3, r1
 8002d16:	807b      	strh	r3, [r7, #2]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	uint8_t dataBuf[rxBUFFER_SIZE];
	strcpy(dataBuf, data);
 8002d1e:	f107 030c 	add.w	r3, r7, #12
 8002d22:	6879      	ldr	r1, [r7, #4]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f007 ff72 	bl	800ac0e <strcpy>

	xQueueSendFromISR(i2c_rx_q, &dataBuf, &xHigherPriorityTaskWoken);
 8002d2a:	4b0c      	ldr	r3, [pc, #48]	; (8002d5c <i2c_slave_rx_process+0x50>)
 8002d2c:	6818      	ldr	r0, [r3, #0]
 8002d2e:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8002d32:	f107 010c 	add.w	r1, r7, #12
 8002d36:	2300      	movs	r3, #0
 8002d38:	f005 fa12 	bl	8008160 <xQueueGenericSendFromISR>

	//i2c_set_txBuffer((uint8_t *) MSG, strlen(MSG));

	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8002d3c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d007      	beq.n	8002d54 <i2c_slave_rx_process+0x48>
 8002d44:	4b06      	ldr	r3, [pc, #24]	; (8002d60 <i2c_slave_rx_process+0x54>)
 8002d46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d4a:	601a      	str	r2, [r3, #0]
 8002d4c:	f3bf 8f4f 	dsb	sy
 8002d50:	f3bf 8f6f 	isb	sy
}
 8002d54:	bf00      	nop
 8002d56:	3790      	adds	r7, #144	; 0x90
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	20000404 	.word	0x20000404
 8002d60:	e000ed04 	.word	0xe000ed04

08002d64 <dataLog>:
//uint8_t datalog (log_t log, uint8_t *str, size_t strSize){
//	if(log->status < 4){
//		memcpy(log->strLog, str, strSize);
//	}
//}
void dataLog(log_t *log, const uint8_t *str) {
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	6039      	str	r1, [r7, #0]

    size_t longitudActual = strlen((const char *)log->strLog);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	3302      	adds	r3, #2
 8002d72:	4618      	mov	r0, r3
 8002d74:	f7fd f9ec 	bl	8000150 <strlen>
 8002d78:	60f8      	str	r0, [r7, #12]
    size_t longitudNueva = strlen((const char *)str);
 8002d7a:	6838      	ldr	r0, [r7, #0]
 8002d7c:	f7fd f9e8 	bl	8000150 <strlen>
 8002d80:	60b8      	str	r0, [r7, #8]

    if (longitudActual + longitudNueva < txBUFFER_SIZE) {
 8002d82:	68fa      	ldr	r2, [r7, #12]
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	4413      	add	r3, r2
 8002d88:	2b7f      	cmp	r3, #127	; 0x7f
 8002d8a:	d80b      	bhi.n	8002da4 <dataLog+0x40>
		strcat((char *)log->strLog, (const char *)str);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	3302      	adds	r3, #2
 8002d90:	6839      	ldr	r1, [r7, #0]
 8002d92:	4618      	mov	r0, r3
 8002d94:	f007 ff2c 	bl	800abf0 <strcat>
		log->status++;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	3301      	adds	r3, #1
 8002d9e:	b2da      	uxtb	r2, r3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	701a      	strb	r2, [r3, #0]
    }
    else{
    }
}
 8002da4:	bf00      	nop
 8002da6:	3710      	adds	r7, #16
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <t_Comextern>:
/*
 *tarea para la comunicacion con la raspberry
 */
static void t_Comextern (void *pvParameters){
 8002dac:	b5b0      	push	{r4, r5, r7, lr}
 8002dae:	b0fa      	sub	sp, #488	; 0x1e8
 8002db0:	af04      	add	r7, sp, #16
 8002db2:	1d3b      	adds	r3, r7, #4
 8002db4:	6018      	str	r0, [r3, #0]

	UBaseType_t uxHighWaterMark;
	uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );
 8002db6:	2000      	movs	r0, #0
 8002db8:	f006 fe2c 	bl	8009a14 <uxTaskGetStackHighWaterMark>
 8002dbc:	f8c7 01d0 	str.w	r0, [r7, #464]	; 0x1d0

	actuador_t aux_actuador, i2c_rx_actuador;
	usuario_t aux_usuario, i2c_rx_usuario;
	uint8_t identificator = 0;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	f887 31d7 	strb.w	r3, [r7, #471]	; 0x1d7
	log_t log = {0, WRITE, ""};
 8002dc6:	4abb      	ldr	r2, [pc, #748]	; (80030b4 <t_Comextern+0x308>)
 8002dc8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002dcc:	4611      	mov	r1, r2
 8002dce:	2282      	movs	r2, #130	; 0x82
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f007 fded 	bl	800a9b0 <memcpy>
	uint8_t log_flag = 0, count = 0;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	f887 31cf 	strb.w	r3, [r7, #463]	; 0x1cf
 8002ddc:	2300      	movs	r3, #0
 8002dde:	f887 31d6 	strb.w	r3, [r7, #470]	; 0x1d6

	char aux_str[16];
	uint8_t i2c_rx_buf[rxBUFFER_SIZE];
	uint8_t i2c_tx_buf[txBUFFER_SIZE];

	uint8_t globalID = 1;
 8002de2:	2301      	movs	r3, #1
 8002de4:	f887 31d5 	strb.w	r3, [r7, #469]	; 0x1d5
	while(1){
//*limitar cantidad de logs
//*corregir id global
//*que tarea menu funcione bien

		if(xQueueReceive(i2c_rx_q, &i2c_rx_buf, nonBlocking) == pdTRUE){
 8002de8:	4bb3      	ldr	r3, [pc, #716]	; (80030b8 <t_Comextern+0x30c>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8002df0:	2200      	movs	r2, #0
 8002df2:	4618      	mov	r0, r3
 8002df4:	f005 fa66 	bl	80082c4 <xQueueReceive>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b01      	cmp	r3, #1
 8002dfc:	f040 8092 	bne.w	8002f24 <t_Comextern+0x178>
			//trama usuario -> 00(idglobal),p(identificador),1(user),xxxx1111(password),0(nroIntentos),00(accion_t),$
			//trama maestra -> 00(idglobal),p(identificador),0(maestro),12345678,0(password),0(nroIntentos,00(accion_t),$
			//trama actuador -> 00(idglobal),a(identificador),1(tipo),xxxx(relleno),0(accion),00(accion_anterior),$
			//pedido de log -> 00(idglobal),l(identificador),x(relleno),xxxxxxxx(relleno),x(relleno),xx(relleno),$

			identificator = parse_csv_to_struct(i2c_rx_buf, &i2c_rx_usuario, &i2c_rx_actuador, &log);
 8002e00:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002e04:	f507 72de 	add.w	r2, r7, #444	; 0x1bc
 8002e08:	f507 71ce 	add.w	r1, r7, #412	; 0x19c
 8002e0c:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8002e10:	f7ff fec0 	bl	8002b94 <parse_csv_to_struct>
 8002e14:	4603      	mov	r3, r0
 8002e16:	f887 31d7 	strb.w	r3, [r7, #471]	; 0x1d7

			if(identificator == 'l'){
 8002e1a:	f897 31d7 	ldrb.w	r3, [r7, #471]	; 0x1d7
 8002e1e:	2b6c      	cmp	r3, #108	; 0x6c
 8002e20:	d173      	bne.n	8002f0a <t_Comextern+0x15e>
				if(log.accion == SCANN){
 8002e22:	f897 3119 	ldrb.w	r3, [r7, #281]	; 0x119
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d125      	bne.n	8002e76 <t_Comextern+0xca>
					if(log.status != 0)
 8002e2a:	f897 3118 	ldrb.w	r3, [r7, #280]	; 0x118
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d003      	beq.n	8002e3a <t_Comextern+0x8e>
						log.accion = ACC_OK;
 8002e32:	2305      	movs	r3, #5
 8002e34:	f887 3119 	strb.w	r3, [r7, #281]	; 0x119
 8002e38:	e002      	b.n	8002e40 <t_Comextern+0x94>
					else
						log.accion = ACC_DENEGADO;
 8002e3a:	2306      	movs	r3, #6
 8002e3c:	f887 3119 	strb.w	r3, [r7, #281]	; 0x119

					snprintf(i2c_tx_buf, txBUFFER_SIZE, "00,l,x,xxxxxxxx,%01d,%02d,$", log.accion, log.status);
 8002e40:	f897 3119 	ldrb.w	r3, [r7, #281]	; 0x119
 8002e44:	461a      	mov	r2, r3
 8002e46:	f897 3118 	ldrb.w	r3, [r7, #280]	; 0x118
 8002e4a:	f107 0008 	add.w	r0, r7, #8
 8002e4e:	9300      	str	r3, [sp, #0]
 8002e50:	4613      	mov	r3, r2
 8002e52:	4a9a      	ldr	r2, [pc, #616]	; (80030bc <t_Comextern+0x310>)
 8002e54:	2180      	movs	r1, #128	; 0x80
 8002e56:	f007 fe77 	bl	800ab48 <sniprintf>
					//xQueueSendToBack(i2c_tx_q, &i2c_tx_buf, nonBlocking);
					i2c_set_txBuffer(i2c_tx_buf, strlen(i2c_tx_buf));
 8002e5a:	f107 0308 	add.w	r3, r7, #8
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f7fd f976 	bl	8000150 <strlen>
 8002e64:	4603      	mov	r3, r0
 8002e66:	b2da      	uxtb	r2, r3
 8002e68:	f107 0308 	add.w	r3, r7, #8
 8002e6c:	4611      	mov	r1, r2
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f7fd fef4 	bl	8000c5c <i2c_set_txBuffer>
 8002e74:	e045      	b.n	8002f02 <t_Comextern+0x156>
				}
				else if(log.accion == READ && log.status > 0){
 8002e76:	f897 3119 	ldrb.w	r3, [r7, #281]	; 0x119
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d141      	bne.n	8002f02 <t_Comextern+0x156>
 8002e7e:	f897 3118 	ldrb.w	r3, [r7, #280]	; 0x118
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d03d      	beq.n	8002f02 <t_Comextern+0x156>
					memset(i2c_tx_buf, '\0', i2cFRAME_SIZE);
 8002e86:	f107 0308 	add.w	r3, r7, #8
 8002e8a:	2216      	movs	r2, #22
 8002e8c:	2100      	movs	r1, #0
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f007 fd9c 	bl	800a9cc <memset>
					memcpy(i2c_tx_buf, log.strLog+(count * i2cFRAME_SIZE), i2cFRAME_SIZE);
 8002e94:	f897 31d6 	ldrb.w	r3, [r7, #470]	; 0x1d6
 8002e98:	2216      	movs	r2, #22
 8002e9a:	fb02 f303 	mul.w	r3, r2, r3
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002ea4:	3302      	adds	r3, #2
 8002ea6:	1899      	adds	r1, r3, r2
 8002ea8:	f107 0308 	add.w	r3, r7, #8
 8002eac:	2216      	movs	r2, #22
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f007 fd7e 	bl	800a9b0 <memcpy>

					//xQueueSendToBack(i2c_tx_q, &i2c_tx_buf, nonBlocking);
		    		i2c_set_txBuffer(i2c_tx_buf, strlen(i2c_tx_buf));
 8002eb4:	f107 0308 	add.w	r3, r7, #8
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f7fd f949 	bl	8000150 <strlen>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	b2da      	uxtb	r2, r3
 8002ec2:	f107 0308 	add.w	r3, r7, #8
 8002ec6:	4611      	mov	r1, r2
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f7fd fec7 	bl	8000c5c <i2c_set_txBuffer>
		    		log.status--;
 8002ece:	f897 3118 	ldrb.w	r3, [r7, #280]	; 0x118
 8002ed2:	3b01      	subs	r3, #1
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	f887 3118 	strb.w	r3, [r7, #280]	; 0x118
		    		count++;
 8002eda:	f897 31d6 	ldrb.w	r3, [r7, #470]	; 0x1d6
 8002ede:	3301      	adds	r3, #1
 8002ee0:	f887 31d6 	strb.w	r3, [r7, #470]	; 0x1d6
		    		if(log.status == 0){
 8002ee4:	f897 3118 	ldrb.w	r3, [r7, #280]	; 0x118
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d10a      	bne.n	8002f02 <t_Comextern+0x156>
						count = 0;
 8002eec:	2300      	movs	r3, #0
 8002eee:	f887 31d6 	strb.w	r3, [r7, #470]	; 0x1d6
						memset(log.strLog, '\0', txBUFFER_SIZE);
 8002ef2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002ef6:	3302      	adds	r3, #2
 8002ef8:	2280      	movs	r2, #128	; 0x80
 8002efa:	2100      	movs	r1, #0
 8002efc:	4618      	mov	r0, r3
 8002efe:	f007 fd65 	bl	800a9cc <memset>
		    		}
		    	}
		    	log.accion = WRITE;
 8002f02:	2301      	movs	r3, #1
 8002f04:	f887 3119 	strb.w	r3, [r7, #281]	; 0x119
 8002f08:	e00c      	b.n	8002f24 <t_Comextern+0x178>
			}
			else if(identificator == 'p'){
 8002f0a:	f897 31d7 	ldrb.w	r3, [r7, #471]	; 0x1d7
 8002f0e:	2b70      	cmp	r3, #112	; 0x70
 8002f10:	d108      	bne.n	8002f24 <t_Comextern+0x178>
				//display_Print(TEMPORARY_PRINTING, "CONEXION REMOTA", 0);
				xQueueSendToBack(reqAcceso_q, &i2c_rx_usuario, blockForever);
 8002f12:	4b6b      	ldr	r3, [pc, #428]	; (80030c0 <t_Comextern+0x314>)
 8002f14:	6818      	ldr	r0, [r3, #0]
 8002f16:	f507 71ce 	add.w	r1, r7, #412	; 0x19c
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8002f20:	f005 f820 	bl	8007f64 <xQueueGenericSend>
			else{
				//error de identificador
			}

		}
		if(uxQueueMessagesWaiting(respAcceso_aux_q)){
 8002f24:	4b67      	ldr	r3, [pc, #412]	; (80030c4 <t_Comextern+0x318>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f005 faab 	bl	8008484 <uxQueueMessagesWaiting>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d050      	beq.n	8002fd6 <t_Comextern+0x22a>
			xQueueReceive(respAcceso_aux_q, &aux_usuario, blockForever);
 8002f34:	4b63      	ldr	r3, [pc, #396]	; (80030c4 <t_Comextern+0x318>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f507 71d6 	add.w	r1, r7, #428	; 0x1ac
 8002f3c:	f04f 32ff 	mov.w	r2, #4294967295
 8002f40:	4618      	mov	r0, r3
 8002f42:	f005 f9bf 	bl	80082c4 <xQueueReceive>

			aux_usuario.id = globalID++;
 8002f46:	f897 31d5 	ldrb.w	r3, [r7, #469]	; 0x1d5
 8002f4a:	1c5a      	adds	r2, r3, #1
 8002f4c:	f887 21d5 	strb.w	r2, [r7, #469]	; 0x1d5
 8002f50:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
			snprintf(i2c_tx_buf, txBUFFER_SIZE, "%02d,r,%01d,%08d,%01d,%02d,$", aux_usuario.id, aux_usuario.nroUsuario, aux_usuario.clave, aux_usuario.intentosDisp, aux_usuario.accion);
 8002f54:	f8d7 11b8 	ldr.w	r1, [r7, #440]	; 0x1b8
 8002f58:	f897 31ad 	ldrb.w	r3, [r7, #429]	; 0x1ad
 8002f5c:	461c      	mov	r4, r3
 8002f5e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8002f62:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8002f66:	f897 01ac 	ldrb.w	r0, [r7, #428]	; 0x1ac
 8002f6a:	4605      	mov	r5, r0
 8002f6c:	f107 0008 	add.w	r0, r7, #8
 8002f70:	9503      	str	r5, [sp, #12]
 8002f72:	9202      	str	r2, [sp, #8]
 8002f74:	9301      	str	r3, [sp, #4]
 8002f76:	9400      	str	r4, [sp, #0]
 8002f78:	460b      	mov	r3, r1
 8002f7a:	4a53      	ldr	r2, [pc, #332]	; (80030c8 <t_Comextern+0x31c>)
 8002f7c:	2180      	movs	r1, #128	; 0x80
 8002f7e:	f007 fde3 	bl	800ab48 <sniprintf>
			if(identificator == 'p')
 8002f82:	f897 31d7 	ldrb.w	r3, [r7, #471]	; 0x1d7
 8002f86:	2b70      	cmp	r3, #112	; 0x70
 8002f88:	d10c      	bne.n	8002fa4 <t_Comextern+0x1f8>
				i2c_set_txBuffer(i2c_tx_buf, strlen(i2c_tx_buf));
 8002f8a:	f107 0308 	add.w	r3, r7, #8
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7fd f8de 	bl	8000150 <strlen>
 8002f94:	4603      	mov	r3, r0
 8002f96:	b2da      	uxtb	r2, r3
 8002f98:	f107 0308 	add.w	r3, r7, #8
 8002f9c:	4611      	mov	r1, r2
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f7fd fe5c 	bl	8000c5c <i2c_set_txBuffer>

			dataLog(&log, (uint8_t *)i2c_tx_buf);
 8002fa4:	f107 0208 	add.w	r2, r7, #8
 8002fa8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002fac:	4611      	mov	r1, r2
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f7ff fed8 	bl	8002d64 <dataLog>

			identificator = 't';
 8002fb4:	2374      	movs	r3, #116	; 0x74
 8002fb6:	f887 31d7 	strb.w	r3, [r7, #471]	; 0x1d7
			portYIELD();
 8002fba:	4b44      	ldr	r3, [pc, #272]	; (80030cc <t_Comextern+0x320>)
 8002fbc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002fc0:	601a      	str	r2, [r3, #0]
 8002fc2:	f3bf 8f4f 	dsb	sy
 8002fc6:	f3bf 8f6f 	isb	sy
			xQueueReset(respAcceso_q);
 8002fca:	4b41      	ldr	r3, [pc, #260]	; (80030d0 <t_Comextern+0x324>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	2100      	movs	r1, #0
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f004 fec5 	bl	8007d60 <xQueueGenericReset>
		}
		if(uxQueueMessagesWaiting(reqAcceso_aux_q)){
 8002fd6:	4b3f      	ldr	r3, [pc, #252]	; (80030d4 <t_Comextern+0x328>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f005 fa52 	bl	8008484 <uxQueueMessagesWaiting>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d02e      	beq.n	8003044 <t_Comextern+0x298>
			xQueueReceive(reqAcceso_aux_q, &aux_usuario, blockForever);
 8002fe6:	4b3b      	ldr	r3, [pc, #236]	; (80030d4 <t_Comextern+0x328>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f507 71d6 	add.w	r1, r7, #428	; 0x1ac
 8002fee:	f04f 32ff 	mov.w	r2, #4294967295
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f005 f966 	bl	80082c4 <xQueueReceive>

			aux_usuario.id = globalID++;
 8002ff8:	f897 31d5 	ldrb.w	r3, [r7, #469]	; 0x1d5
 8002ffc:	1c5a      	adds	r2, r3, #1
 8002ffe:	f887 21d5 	strb.w	r2, [r7, #469]	; 0x1d5
 8003002:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
			snprintf(i2c_tx_buf, txBUFFER_SIZE, "%02d,p,%01d,%08d,%01d,%02d,$", aux_usuario.id, aux_usuario.nroUsuario, aux_usuario.clave, aux_usuario.intentosDisp, aux_usuario.accion);
 8003006:	f8d7 11b8 	ldr.w	r1, [r7, #440]	; 0x1b8
 800300a:	f897 31ad 	ldrb.w	r3, [r7, #429]	; 0x1ad
 800300e:	461c      	mov	r4, r3
 8003010:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8003014:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8003018:	f897 01ac 	ldrb.w	r0, [r7, #428]	; 0x1ac
 800301c:	4605      	mov	r5, r0
 800301e:	f107 0008 	add.w	r0, r7, #8
 8003022:	9503      	str	r5, [sp, #12]
 8003024:	9202      	str	r2, [sp, #8]
 8003026:	9301      	str	r3, [sp, #4]
 8003028:	9400      	str	r4, [sp, #0]
 800302a:	460b      	mov	r3, r1
 800302c:	4a2a      	ldr	r2, [pc, #168]	; (80030d8 <t_Comextern+0x32c>)
 800302e:	2180      	movs	r1, #128	; 0x80
 8003030:	f007 fd8a 	bl	800ab48 <sniprintf>

			dataLog(&log, (uint8_t *)i2c_tx_buf);
 8003034:	f107 0208 	add.w	r2, r7, #8
 8003038:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800303c:	4611      	mov	r1, r2
 800303e:	4618      	mov	r0, r3
 8003040:	f7ff fe90 	bl	8002d64 <dataLog>
		}
		if(uxQueueMessagesWaiting(actuador_aux_q)){
 8003044:	4b25      	ldr	r3, [pc, #148]	; (80030dc <t_Comextern+0x330>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4618      	mov	r0, r3
 800304a:	f005 fa1b 	bl	8008484 <uxQueueMessagesWaiting>
 800304e:	4603      	mov	r3, r0
 8003050:	2b00      	cmp	r3, #0
 8003052:	d025      	beq.n	80030a0 <t_Comextern+0x2f4>
			xQueueReceive(actuador_aux_q, &aux_actuador, blockForever);
 8003054:	4b21      	ldr	r3, [pc, #132]	; (80030dc <t_Comextern+0x330>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f507 71e2 	add.w	r1, r7, #452	; 0x1c4
 800305c:	f04f 32ff 	mov.w	r2, #4294967295
 8003060:	4618      	mov	r0, r3
 8003062:	f005 f92f 	bl	80082c4 <xQueueReceive>

			aux_actuador.id = globalID++;
 8003066:	f897 31d5 	ldrb.w	r3, [r7, #469]	; 0x1d5
 800306a:	1c5a      	adds	r2, r3, #1
 800306c:	f887 21d5 	strb.w	r2, [r7, #469]	; 0x1d5
 8003070:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
			snprintf(i2c_tx_buf, txBUFFER_SIZE, "%02d,a,%01d,xxxxxxxx,0,%02d,$", aux_actuador.id, aux_actuador.tipo, aux_actuador.accion);
 8003074:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8003078:	f897 21c4 	ldrb.w	r2, [r7, #452]	; 0x1c4
 800307c:	f897 11c5 	ldrb.w	r1, [r7, #453]	; 0x1c5
 8003080:	f107 0008 	add.w	r0, r7, #8
 8003084:	9101      	str	r1, [sp, #4]
 8003086:	9200      	str	r2, [sp, #0]
 8003088:	4a15      	ldr	r2, [pc, #84]	; (80030e0 <t_Comextern+0x334>)
 800308a:	2180      	movs	r1, #128	; 0x80
 800308c:	f007 fd5c 	bl	800ab48 <sniprintf>

			dataLog(&log, (uint8_t *)i2c_tx_buf);
 8003090:	f107 0208 	add.w	r2, r7, #8
 8003094:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8003098:	4611      	mov	r1, r2
 800309a:	4618      	mov	r0, r3
 800309c:	f7ff fe62 	bl	8002d64 <dataLog>
		}
		if(globalID > 99) globalID = 0;
 80030a0:	f897 31d5 	ldrb.w	r3, [r7, #469]	; 0x1d5
 80030a4:	2b63      	cmp	r3, #99	; 0x63
 80030a6:	f67f ae9f 	bls.w	8002de8 <t_Comextern+0x3c>
 80030aa:	2300      	movs	r3, #0
 80030ac:	f887 31d5 	strb.w	r3, [r7, #469]	; 0x1d5
		if(xQueueReceive(i2c_rx_q, &i2c_rx_buf, nonBlocking) == pdTRUE){
 80030b0:	e69a      	b.n	8002de8 <t_Comextern+0x3c>
 80030b2:	bf00      	nop
 80030b4:	0800d114 	.word	0x0800d114
 80030b8:	20000404 	.word	0x20000404
 80030bc:	0800d098 	.word	0x0800d098
 80030c0:	2000034c 	.word	0x2000034c
 80030c4:	20000458 	.word	0x20000458
 80030c8:	0800d0b4 	.word	0x0800d0b4
 80030cc:	e000ed04 	.word	0xe000ed04
 80030d0:	20000454 	.word	0x20000454
 80030d4:	20000400 	.word	0x20000400
 80030d8:	0800d0d4 	.word	0x0800d0d4
 80030dc:	200003f8 	.word	0x200003f8
 80030e0:	0800d0f4 	.word	0x0800d0f4

080030e4 <err>:
}
#endif


//Debugging function
static void err (uint8_t errCode){
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	4603      	mov	r3, r0
 80030ec:	71fb      	strb	r3, [r7, #7]
	while(1);
 80030ee:	e7fe      	b.n	80030ee <err+0xa>

080030f0 <HAL_GPIO_EXTI_Callback>:
}

//ISR
void  HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b086      	sub	sp, #24
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	4603      	mov	r3, r0
 80030f8:	80fb      	strh	r3, [r7, #6]
	columna_t columna;
	actuador_t actuador;
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80030fa:	2300      	movs	r3, #0
 80030fc:	60bb      	str	r3, [r7, #8]

	if(GPIO_Pin != PA_Pin){
 80030fe:	88fb      	ldrh	r3, [r7, #6]
 8003100:	2b02      	cmp	r3, #2
 8003102:	d029      	beq.n	8003158 <HAL_GPIO_EXTI_Callback+0x68>
		switch(GPIO_Pin){
 8003104:	88fb      	ldrh	r3, [r7, #6]
 8003106:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800310a:	d00f      	beq.n	800312c <HAL_GPIO_EXTI_Callback+0x3c>
 800310c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003110:	dc18      	bgt.n	8003144 <HAL_GPIO_EXTI_Callback+0x54>
 8003112:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003116:	d00c      	beq.n	8003132 <HAL_GPIO_EXTI_Callback+0x42>
 8003118:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800311c:	dc12      	bgt.n	8003144 <HAL_GPIO_EXTI_Callback+0x54>
 800311e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003122:	d00c      	beq.n	800313e <HAL_GPIO_EXTI_Callback+0x4e>
 8003124:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003128:	d006      	beq.n	8003138 <HAL_GPIO_EXTI_Callback+0x48>
 800312a:	e00b      	b.n	8003144 <HAL_GPIO_EXTI_Callback+0x54>
			case col1_Pin:
				columna = COLUMNA_1;
 800312c:	2300      	movs	r3, #0
 800312e:	75fb      	strb	r3, [r7, #23]
				break;
 8003130:	e008      	b.n	8003144 <HAL_GPIO_EXTI_Callback+0x54>
			case col2_Pin:
				columna = COLUMNA_2;
 8003132:	2301      	movs	r3, #1
 8003134:	75fb      	strb	r3, [r7, #23]
				break;
 8003136:	e005      	b.n	8003144 <HAL_GPIO_EXTI_Callback+0x54>
			case col3_Pin:
				columna = COLUMNA_3;
 8003138:	2302      	movs	r3, #2
 800313a:	75fb      	strb	r3, [r7, #23]
				break;
 800313c:	e002      	b.n	8003144 <HAL_GPIO_EXTI_Callback+0x54>
			case col4_Pin:
				columna = COLUMNA_4;
 800313e:	2303      	movs	r3, #3
 8003140:	75fb      	strb	r3, [r7, #23]
				break;
 8003142:	bf00      	nop
		}
		xQueueSendFromISR(columna_q, &columna, &xHigherPriorityTaskWoken);
 8003144:	4b12      	ldr	r3, [pc, #72]	; (8003190 <HAL_GPIO_EXTI_Callback+0xa0>)
 8003146:	6818      	ldr	r0, [r3, #0]
 8003148:	f107 0208 	add.w	r2, r7, #8
 800314c:	f107 0117 	add.w	r1, r7, #23
 8003150:	2300      	movs	r3, #0
 8003152:	f005 f805 	bl	8008160 <xQueueGenericSendFromISR>
 8003156:	e00c      	b.n	8003172 <HAL_GPIO_EXTI_Callback+0x82>
	}
	else{
		actuador.tipo = PUERTA;
 8003158:	2301      	movs	r3, #1
 800315a:	733b      	strb	r3, [r7, #12]
		actuador.accion = CAMBIO_ESTADO;
 800315c:	230d      	movs	r3, #13
 800315e:	737b      	strb	r3, [r7, #13]
		xQueueSendFromISR(actuador_q, &actuador, &xHigherPriorityTaskWoken);
 8003160:	4b0c      	ldr	r3, [pc, #48]	; (8003194 <HAL_GPIO_EXTI_Callback+0xa4>)
 8003162:	6818      	ldr	r0, [r3, #0]
 8003164:	f107 0208 	add.w	r2, r7, #8
 8003168:	f107 010c 	add.w	r1, r7, #12
 800316c:	2300      	movs	r3, #0
 800316e:	f004 fff7 	bl	8008160 <xQueueGenericSendFromISR>
	}
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d007      	beq.n	8003188 <HAL_GPIO_EXTI_Callback+0x98>
 8003178:	4b07      	ldr	r3, [pc, #28]	; (8003198 <HAL_GPIO_EXTI_Callback+0xa8>)
 800317a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800317e:	601a      	str	r2, [r3, #0]
 8003180:	f3bf 8f4f 	dsb	sy
 8003184:	f3bf 8f6f 	isb	sy
}
 8003188:	bf00      	nop
 800318a:	3718      	adds	r7, #24
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}
 8003190:	20000460 	.word	0x20000460
 8003194:	20000450 	.word	0x20000450
 8003198:	e000ed04 	.word	0xe000ed04

0800319c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b0b4      	sub	sp, #208	; 0xd0
 80031a0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80031a2:	f000 fd91 	bl	8003cc8 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80031a6:	f000 f94f 	bl	8003448 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80031aa:	f000 fa3d 	bl	8003628 <MX_GPIO_Init>
  MX_I2C1_Init();
 80031ae:	f000 f991 	bl	80034d4 <MX_I2C1_Init>
  MX_TIM2_Init();
 80031b2:	f000 f9eb 	bl	800358c <MX_TIM2_Init>
  MX_I2C2_Init();
 80031b6:	f000 f9bb 	bl	8003530 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
#ifdef EGB
  i2c_start_listen_check(&hi2c2);
 80031ba:	4884      	ldr	r0, [pc, #528]	; (80033cc <main+0x230>)
 80031bc:	f001 fe50 	bl	8004e60 <HAL_I2C_EnableListen_IT>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d001      	beq.n	80031ca <main+0x2e>
 80031c6:	f000 faf9 	bl	80037bc <Error_Handler>
  /* USER CODE BEGIN WHILE */
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

  hal_digitalOutput(LOW, acAlarma);
 80031ca:	2200      	movs	r2, #0
 80031cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80031d0:	487f      	ldr	r0, [pc, #508]	; (80033d0 <main+0x234>)
 80031d2:	f001 fada 	bl	800478a <HAL_GPIO_WritePin>
  hal_digitalOutput(LOW, acPuerta);
 80031d6:	2200      	movs	r2, #0
 80031d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80031dc:	487c      	ldr	r0, [pc, #496]	; (80033d0 <main+0x234>)
 80031de:	f001 fad4 	bl	800478a <HAL_GPIO_WritePin>
  hal_digitalOutput(HIGH, ledRojo);
 80031e2:	2201      	movs	r2, #1
 80031e4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80031e8:	4879      	ldr	r0, [pc, #484]	; (80033d0 <main+0x234>)
 80031ea:	f001 face 	bl	800478a <HAL_GPIO_WritePin>
  hal_digitalOutput(HIGH, ledVerde);
 80031ee:	2201      	movs	r2, #1
 80031f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80031f4:	4876      	ldr	r0, [pc, #472]	; (80033d0 <main+0x234>)
 80031f6:	f001 fac8 	bl	800478a <HAL_GPIO_WritePin>
  //dummyDataMemoryRecording();

  hal_digitalOutput(HIGH,builtinLed);
 80031fa:	2201      	movs	r2, #1
 80031fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003200:	4874      	ldr	r0, [pc, #464]	; (80033d4 <main+0x238>)
 8003202:	f001 fac2 	bl	800478a <HAL_GPIO_WritePin>

  columna_q = xQueueCreate(1, sizeof(columna));
 8003206:	2200      	movs	r2, #0
 8003208:	2101      	movs	r1, #1
 800320a:	2001      	movs	r0, #1
 800320c:	f004 fe38 	bl	8007e80 <xQueueGenericCreate>
 8003210:	4603      	mov	r3, r0
 8003212:	4a71      	ldr	r2, [pc, #452]	; (80033d8 <main+0x23c>)
 8003214:	6013      	str	r3, [r2, #0]
  tecla_q = xQueueCreate(1, sizeof(tecla));
 8003216:	2200      	movs	r2, #0
 8003218:	2102      	movs	r1, #2
 800321a:	2001      	movs	r0, #1
 800321c:	f004 fe30 	bl	8007e80 <xQueueGenericCreate>
 8003220:	4603      	mov	r3, r0
 8003222:	4a6e      	ldr	r2, [pc, #440]	; (80033dc <main+0x240>)
 8003224:	6013      	str	r3, [r2, #0]
  display_q = xQueueCreate(2,sizeof(display));
 8003226:	2200      	movs	r2, #0
 8003228:	2121      	movs	r1, #33	; 0x21
 800322a:	2002      	movs	r0, #2
 800322c:	f004 fe28 	bl	8007e80 <xQueueGenericCreate>
 8003230:	4603      	mov	r3, r0
 8003232:	4a6b      	ldr	r2, [pc, #428]	; (80033e0 <main+0x244>)
 8003234:	6013      	str	r3, [r2, #0]
  actuador_q = xQueueCreate(1, sizeof(actuador));
 8003236:	2200      	movs	r2, #0
 8003238:	2108      	movs	r1, #8
 800323a:	2001      	movs	r0, #1
 800323c:	f004 fe20 	bl	8007e80 <xQueueGenericCreate>
 8003240:	4603      	mov	r3, r0
 8003242:	4a68      	ldr	r2, [pc, #416]	; (80033e4 <main+0x248>)
 8003244:	6013      	str	r3, [r2, #0]
  reqAcceso_q = xQueueCreate(1, sizeof(usuario));
 8003246:	2200      	movs	r2, #0
 8003248:	2110      	movs	r1, #16
 800324a:	2001      	movs	r0, #1
 800324c:	f004 fe18 	bl	8007e80 <xQueueGenericCreate>
 8003250:	4603      	mov	r3, r0
 8003252:	4a65      	ldr	r2, [pc, #404]	; (80033e8 <main+0x24c>)
 8003254:	6013      	str	r3, [r2, #0]
  respAcceso_q = xQueueCreate(1, sizeof(usuario));
 8003256:	2200      	movs	r2, #0
 8003258:	2110      	movs	r1, #16
 800325a:	2001      	movs	r0, #1
 800325c:	f004 fe10 	bl	8007e80 <xQueueGenericCreate>
 8003260:	4603      	mov	r3, r0
 8003262:	4a62      	ldr	r2, [pc, #392]	; (80033ec <main+0x250>)
 8003264:	6013      	str	r3, [r2, #0]
  flashcmd_q = xQueueCreate(1,sizeof(usuario));
 8003266:	2200      	movs	r2, #0
 8003268:	2110      	movs	r1, #16
 800326a:	2001      	movs	r0, #1
 800326c:	f004 fe08 	bl	8007e80 <xQueueGenericCreate>
 8003270:	4603      	mov	r3, r0
 8003272:	4a5f      	ldr	r2, [pc, #380]	; (80033f0 <main+0x254>)
 8003274:	6013      	str	r3, [r2, #0]
  flashdata_q = xQueueCreate(1,sizeof(usuario));
 8003276:	2200      	movs	r2, #0
 8003278:	2110      	movs	r1, #16
 800327a:	2001      	movs	r0, #1
 800327c:	f004 fe00 	bl	8007e80 <xQueueGenericCreate>
 8003280:	4603      	mov	r3, r0
 8003282:	4a5c      	ldr	r2, [pc, #368]	; (80033f4 <main+0x258>)
 8003284:	6013      	str	r3, [r2, #0]

#ifdef EGB
  actuador_aux_q = xQueueCreate(1, sizeof(actuador));
 8003286:	2200      	movs	r2, #0
 8003288:	2108      	movs	r1, #8
 800328a:	2001      	movs	r0, #1
 800328c:	f004 fdf8 	bl	8007e80 <xQueueGenericCreate>
 8003290:	4603      	mov	r3, r0
 8003292:	4a59      	ldr	r2, [pc, #356]	; (80033f8 <main+0x25c>)
 8003294:	6013      	str	r3, [r2, #0]
  reqAcceso_aux_q = xQueueCreate(1, sizeof(usuario));
 8003296:	2200      	movs	r2, #0
 8003298:	2110      	movs	r1, #16
 800329a:	2001      	movs	r0, #1
 800329c:	f004 fdf0 	bl	8007e80 <xQueueGenericCreate>
 80032a0:	4603      	mov	r3, r0
 80032a2:	4a56      	ldr	r2, [pc, #344]	; (80033fc <main+0x260>)
 80032a4:	6013      	str	r3, [r2, #0]
  respAcceso_aux_q = xQueueCreate(1, sizeof(usuario));
 80032a6:	2200      	movs	r2, #0
 80032a8:	2110      	movs	r1, #16
 80032aa:	2001      	movs	r0, #1
 80032ac:	f004 fde8 	bl	8007e80 <xQueueGenericCreate>
 80032b0:	4603      	mov	r3, r0
 80032b2:	4a53      	ldr	r2, [pc, #332]	; (8003400 <main+0x264>)
 80032b4:	6013      	str	r3, [r2, #0]

  //log_q = xQueueCreate(4, sizeof(log_t));

  i2c_rx_q = xQueueCreate(1, rxBUFFER_SIZE);
 80032b6:	2200      	movs	r2, #0
 80032b8:	2180      	movs	r1, #128	; 0x80
 80032ba:	2001      	movs	r0, #1
 80032bc:	f004 fde0 	bl	8007e80 <xQueueGenericCreate>
 80032c0:	4603      	mov	r3, r0
 80032c2:	4a50      	ldr	r2, [pc, #320]	; (8003404 <main+0x268>)
 80032c4:	6013      	str	r3, [r2, #0]
  i2c_tx_q = xQueueCreate(1, txBUFFER_SIZE);
 80032c6:	2200      	movs	r2, #0
 80032c8:	2180      	movs	r1, #128	; 0x80
 80032ca:	2001      	movs	r0, #1
 80032cc:	f004 fdd8 	bl	8007e80 <xQueueGenericCreate>
 80032d0:	4603      	mov	r3, r0
 80032d2:	4a4d      	ldr	r2, [pc, #308]	; (8003408 <main+0x26c>)
 80032d4:	6013      	str	r3, [r2, #0]

#endif

  if(xTaskCreate(t_Menu, "", tMenu_STACK_SIZE, NULL, tskIDLE_PRIORITY + prioridad_tMenu, &tMenu_h) != pdPASS)
 80032d6:	4b4d      	ldr	r3, [pc, #308]	; (800340c <main+0x270>)
 80032d8:	9301      	str	r3, [sp, #4]
 80032da:	2301      	movs	r3, #1
 80032dc:	9300      	str	r3, [sp, #0]
 80032de:	2300      	movs	r3, #0
 80032e0:	f44f 7220 	mov.w	r2, #640	; 0x280
 80032e4:	494a      	ldr	r1, [pc, #296]	; (8003410 <main+0x274>)
 80032e6:	484b      	ldr	r0, [pc, #300]	; (8003414 <main+0x278>)
 80032e8:	f005 fa7c 	bl	80087e4 <xTaskCreate>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d002      	beq.n	80032f8 <main+0x15c>
	  err(0);
 80032f2:	2000      	movs	r0, #0
 80032f4:	f7ff fef6 	bl	80030e4 <err>
  if(xTaskCreate(t_Teclado, "", tTeclado_STACK_SIZE, NULL, tskIDLE_PRIORITY + prioridad_tTeclado, &tTeclado_h) != pdPASS)
 80032f8:	4b47      	ldr	r3, [pc, #284]	; (8003418 <main+0x27c>)
 80032fa:	9301      	str	r3, [sp, #4]
 80032fc:	2302      	movs	r3, #2
 80032fe:	9300      	str	r3, [sp, #0]
 8003300:	2300      	movs	r3, #0
 8003302:	2280      	movs	r2, #128	; 0x80
 8003304:	4942      	ldr	r1, [pc, #264]	; (8003410 <main+0x274>)
 8003306:	4845      	ldr	r0, [pc, #276]	; (800341c <main+0x280>)
 8003308:	f005 fa6c 	bl	80087e4 <xTaskCreate>
 800330c:	4603      	mov	r3, r0
 800330e:	2b01      	cmp	r3, #1
 8003310:	d002      	beq.n	8003318 <main+0x17c>
	  err(1);
 8003312:	2001      	movs	r0, #1
 8003314:	f7ff fee6 	bl	80030e4 <err>
  if(xTaskCreate(t_Display, "", tDisplay_STACK_SIZE, NULL, tskIDLE_PRIORITY + prioridad_tDisplay, &tDisplay_h) != pdPASS)
 8003318:	4b41      	ldr	r3, [pc, #260]	; (8003420 <main+0x284>)
 800331a:	9301      	str	r3, [sp, #4]
 800331c:	2301      	movs	r3, #1
 800331e:	9300      	str	r3, [sp, #0]
 8003320:	2300      	movs	r3, #0
 8003322:	2280      	movs	r2, #128	; 0x80
 8003324:	493a      	ldr	r1, [pc, #232]	; (8003410 <main+0x274>)
 8003326:	483f      	ldr	r0, [pc, #252]	; (8003424 <main+0x288>)
 8003328:	f005 fa5c 	bl	80087e4 <xTaskCreate>
 800332c:	4603      	mov	r3, r0
 800332e:	2b01      	cmp	r3, #1
 8003330:	d002      	beq.n	8003338 <main+0x19c>
	  err(2);
 8003332:	2002      	movs	r0, #2
 8003334:	f7ff fed6 	bl	80030e4 <err>
  if(xTaskCreate(t_Flash, "", tFlash_STACK_SIZE, NULL, tskIDLE_PRIORITY + prioridad_tFlash, &tFlash_h) != pdPASS)
 8003338:	4b3b      	ldr	r3, [pc, #236]	; (8003428 <main+0x28c>)
 800333a:	9301      	str	r3, [sp, #4]
 800333c:	2302      	movs	r3, #2
 800333e:	9300      	str	r3, [sp, #0]
 8003340:	2300      	movs	r3, #0
 8003342:	2280      	movs	r2, #128	; 0x80
 8003344:	4932      	ldr	r1, [pc, #200]	; (8003410 <main+0x274>)
 8003346:	4839      	ldr	r0, [pc, #228]	; (800342c <main+0x290>)
 8003348:	f005 fa4c 	bl	80087e4 <xTaskCreate>
 800334c:	4603      	mov	r3, r0
 800334e:	2b01      	cmp	r3, #1
 8003350:	d002      	beq.n	8003358 <main+0x1bc>
	  err(3);
 8003352:	2003      	movs	r0, #3
 8003354:	f7ff fec6 	bl	80030e4 <err>
  if(xTaskCreate(t_ControlAcceso, "", tControlAcceso_STACK_SIZE, NULL, tskIDLE_PRIORITY + prioridad_tControlAcceso, &tControlAcceso_h) != pdPASS)
 8003358:	4b35      	ldr	r3, [pc, #212]	; (8003430 <main+0x294>)
 800335a:	9301      	str	r3, [sp, #4]
 800335c:	2301      	movs	r3, #1
 800335e:	9300      	str	r3, [sp, #0]
 8003360:	2300      	movs	r3, #0
 8003362:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003366:	492a      	ldr	r1, [pc, #168]	; (8003410 <main+0x274>)
 8003368:	4832      	ldr	r0, [pc, #200]	; (8003434 <main+0x298>)
 800336a:	f005 fa3b 	bl	80087e4 <xTaskCreate>
 800336e:	4603      	mov	r3, r0
 8003370:	2b01      	cmp	r3, #1
 8003372:	d002      	beq.n	800337a <main+0x1de>
	  err(4);
 8003374:	2004      	movs	r0, #4
 8003376:	f7ff feb5 	bl	80030e4 <err>
  if(xTaskCreate(t_Actuadores, "", tActuadores_STACK_SIZE, NULL, tskIDLE_PRIORITY + prioridad_tActuadores, &tActuadores_h) != pdPASS)
 800337a:	4b2f      	ldr	r3, [pc, #188]	; (8003438 <main+0x29c>)
 800337c:	9301      	str	r3, [sp, #4]
 800337e:	2303      	movs	r3, #3
 8003380:	9300      	str	r3, [sp, #0]
 8003382:	2300      	movs	r3, #0
 8003384:	2280      	movs	r2, #128	; 0x80
 8003386:	4922      	ldr	r1, [pc, #136]	; (8003410 <main+0x274>)
 8003388:	482c      	ldr	r0, [pc, #176]	; (800343c <main+0x2a0>)
 800338a:	f005 fa2b 	bl	80087e4 <xTaskCreate>
 800338e:	4603      	mov	r3, r0
 8003390:	2b01      	cmp	r3, #1
 8003392:	d002      	beq.n	800339a <main+0x1fe>
	  err(5);
 8003394:	2005      	movs	r0, #5
 8003396:	f7ff fea5 	bl	80030e4 <err>
#ifdef EGB
  if(xTaskCreate(t_Comextern, "", tComextern_STACK_SIZE, NULL, tskIDLE_PRIORITY + prioridad_tComextern, &tComextern_h) != pdPASS)
 800339a:	4b29      	ldr	r3, [pc, #164]	; (8003440 <main+0x2a4>)
 800339c:	9301      	str	r3, [sp, #4]
 800339e:	2301      	movs	r3, #1
 80033a0:	9300      	str	r3, [sp, #0]
 80033a2:	2300      	movs	r3, #0
 80033a4:	f44f 7220 	mov.w	r2, #640	; 0x280
 80033a8:	4919      	ldr	r1, [pc, #100]	; (8003410 <main+0x274>)
 80033aa:	4826      	ldr	r0, [pc, #152]	; (8003444 <main+0x2a8>)
 80033ac:	f005 fa1a 	bl	80087e4 <xTaskCreate>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d002      	beq.n	80033bc <main+0x220>
  	  err(6);
 80033b6:	2006      	movs	r0, #6
 80033b8:	f7ff fe94 	bl	80030e4 <err>
//  if(xTaskCreate(t_LedBlink, "", tLedBlink_STACK_SIZE, NULL, tskIDLE_PRIORITY + prioridad_tLedBlink, &tLedBlink_h) != pdPASS)
//  	  err(7);
#endif
  vTaskStartScheduler();
 80033bc:	f005 fcea 	bl	8008d94 <vTaskStartScheduler>
 80033c0:	2300      	movs	r3, #0

  /* USER CODE END 3 */
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	37c8      	adds	r7, #200	; 0xc8
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	200003a4 	.word	0x200003a4
 80033d0:	40010c00 	.word	0x40010c00
 80033d4:	40011000 	.word	0x40011000
 80033d8:	20000460 	.word	0x20000460
 80033dc:	200003fc 	.word	0x200003fc
 80033e0:	2000045c 	.word	0x2000045c
 80033e4:	20000450 	.word	0x20000450
 80033e8:	2000034c 	.word	0x2000034c
 80033ec:	20000454 	.word	0x20000454
 80033f0:	20000344 	.word	0x20000344
 80033f4:	20000348 	.word	0x20000348
 80033f8:	200003f8 	.word	0x200003f8
 80033fc:	20000400 	.word	0x20000400
 8003400:	20000458 	.word	0x20000458
 8003404:	20000404 	.word	0x20000404
 8003408:	200001d8 	.word	0x200001d8
 800340c:	200001bc 	.word	0x200001bc
 8003410:	0800d1e0 	.word	0x0800d1e0
 8003414:	08001251 	.word	0x08001251
 8003418:	200001c8 	.word	0x200001c8
 800341c:	080029ad 	.word	0x080029ad
 8003420:	200001c0 	.word	0x200001c0
 8003424:	08002091 	.word	0x08002091
 8003428:	200001c4 	.word	0x200001c4
 800342c:	08002285 	.word	0x08002285
 8003430:	200001cc 	.word	0x200001cc
 8003434:	08002389 	.word	0x08002389
 8003438:	200001d0 	.word	0x200001d0
 800343c:	0800282d 	.word	0x0800282d
 8003440:	200001d4 	.word	0x200001d4
 8003444:	08002dad 	.word	0x08002dad

08003448 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b090      	sub	sp, #64	; 0x40
 800344c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800344e:	f107 0318 	add.w	r3, r7, #24
 8003452:	2228      	movs	r2, #40	; 0x28
 8003454:	2100      	movs	r1, #0
 8003456:	4618      	mov	r0, r3
 8003458:	f007 fab8 	bl	800a9cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800345c:	1d3b      	adds	r3, r7, #4
 800345e:	2200      	movs	r2, #0
 8003460:	601a      	str	r2, [r3, #0]
 8003462:	605a      	str	r2, [r3, #4]
 8003464:	609a      	str	r2, [r3, #8]
 8003466:	60da      	str	r2, [r3, #12]
 8003468:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800346a:	2301      	movs	r3, #1
 800346c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800346e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003472:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003474:	2300      	movs	r3, #0
 8003476:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003478:	2301      	movs	r3, #1
 800347a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800347c:	2302      	movs	r3, #2
 800347e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003480:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003484:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003486:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800348a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800348c:	f107 0318 	add.w	r3, r7, #24
 8003490:	4618      	mov	r0, r3
 8003492:	f003 fc29 	bl	8006ce8 <HAL_RCC_OscConfig>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d001      	beq.n	80034a0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800349c:	f000 f98e 	bl	80037bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80034a0:	230f      	movs	r3, #15
 80034a2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034a4:	2302      	movs	r3, #2
 80034a6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034a8:	2300      	movs	r3, #0
 80034aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80034ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80034b2:	2300      	movs	r3, #0
 80034b4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80034b6:	1d3b      	adds	r3, r7, #4
 80034b8:	2102      	movs	r1, #2
 80034ba:	4618      	mov	r0, r3
 80034bc:	f003 fe94 	bl	80071e8 <HAL_RCC_ClockConfig>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d001      	beq.n	80034ca <SystemClock_Config+0x82>
  {
    Error_Handler();
 80034c6:	f000 f979 	bl	80037bc <Error_Handler>
  }
}
 80034ca:	bf00      	nop
 80034cc:	3740      	adds	r7, #64	; 0x40
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}
	...

080034d4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80034d8:	4b12      	ldr	r3, [pc, #72]	; (8003524 <MX_I2C1_Init+0x50>)
 80034da:	4a13      	ldr	r2, [pc, #76]	; (8003528 <MX_I2C1_Init+0x54>)
 80034dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80034de:	4b11      	ldr	r3, [pc, #68]	; (8003524 <MX_I2C1_Init+0x50>)
 80034e0:	4a12      	ldr	r2, [pc, #72]	; (800352c <MX_I2C1_Init+0x58>)
 80034e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80034e4:	4b0f      	ldr	r3, [pc, #60]	; (8003524 <MX_I2C1_Init+0x50>)
 80034e6:	2200      	movs	r2, #0
 80034e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80034ea:	4b0e      	ldr	r3, [pc, #56]	; (8003524 <MX_I2C1_Init+0x50>)
 80034ec:	2200      	movs	r2, #0
 80034ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80034f0:	4b0c      	ldr	r3, [pc, #48]	; (8003524 <MX_I2C1_Init+0x50>)
 80034f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80034f6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80034f8:	4b0a      	ldr	r3, [pc, #40]	; (8003524 <MX_I2C1_Init+0x50>)
 80034fa:	2200      	movs	r2, #0
 80034fc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80034fe:	4b09      	ldr	r3, [pc, #36]	; (8003524 <MX_I2C1_Init+0x50>)
 8003500:	2200      	movs	r2, #0
 8003502:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003504:	4b07      	ldr	r3, [pc, #28]	; (8003524 <MX_I2C1_Init+0x50>)
 8003506:	2200      	movs	r2, #0
 8003508:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800350a:	4b06      	ldr	r3, [pc, #24]	; (8003524 <MX_I2C1_Init+0x50>)
 800350c:	2200      	movs	r2, #0
 800350e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003510:	4804      	ldr	r0, [pc, #16]	; (8003524 <MX_I2C1_Init+0x50>)
 8003512:	f001 f96b 	bl	80047ec <HAL_I2C_Init>
 8003516:	4603      	mov	r3, r0
 8003518:	2b00      	cmp	r3, #0
 800351a:	d001      	beq.n	8003520 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800351c:	f000 f94e 	bl	80037bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003520:	bf00      	nop
 8003522:	bd80      	pop	{r7, pc}
 8003524:	20000350 	.word	0x20000350
 8003528:	40005400 	.word	0x40005400
 800352c:	000186a0 	.word	0x000186a0

08003530 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003534:	4b12      	ldr	r3, [pc, #72]	; (8003580 <MX_I2C2_Init+0x50>)
 8003536:	4a13      	ldr	r2, [pc, #76]	; (8003584 <MX_I2C2_Init+0x54>)
 8003538:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800353a:	4b11      	ldr	r3, [pc, #68]	; (8003580 <MX_I2C2_Init+0x50>)
 800353c:	4a12      	ldr	r2, [pc, #72]	; (8003588 <MX_I2C2_Init+0x58>)
 800353e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003540:	4b0f      	ldr	r3, [pc, #60]	; (8003580 <MX_I2C2_Init+0x50>)
 8003542:	2200      	movs	r2, #0
 8003544:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 42;
 8003546:	4b0e      	ldr	r3, [pc, #56]	; (8003580 <MX_I2C2_Init+0x50>)
 8003548:	222a      	movs	r2, #42	; 0x2a
 800354a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800354c:	4b0c      	ldr	r3, [pc, #48]	; (8003580 <MX_I2C2_Init+0x50>)
 800354e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003552:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003554:	4b0a      	ldr	r3, [pc, #40]	; (8003580 <MX_I2C2_Init+0x50>)
 8003556:	2200      	movs	r2, #0
 8003558:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800355a:	4b09      	ldr	r3, [pc, #36]	; (8003580 <MX_I2C2_Init+0x50>)
 800355c:	2200      	movs	r2, #0
 800355e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003560:	4b07      	ldr	r3, [pc, #28]	; (8003580 <MX_I2C2_Init+0x50>)
 8003562:	2200      	movs	r2, #0
 8003564:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003566:	4b06      	ldr	r3, [pc, #24]	; (8003580 <MX_I2C2_Init+0x50>)
 8003568:	2200      	movs	r2, #0
 800356a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800356c:	4804      	ldr	r0, [pc, #16]	; (8003580 <MX_I2C2_Init+0x50>)
 800356e:	f001 f93d 	bl	80047ec <HAL_I2C_Init>
 8003572:	4603      	mov	r3, r0
 8003574:	2b00      	cmp	r3, #0
 8003576:	d001      	beq.n	800357c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8003578:	f000 f920 	bl	80037bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800357c:	bf00      	nop
 800357e:	bd80      	pop	{r7, pc}
 8003580:	200003a4 	.word	0x200003a4
 8003584:	40005800 	.word	0x40005800
 8003588:	000186a0 	.word	0x000186a0

0800358c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b086      	sub	sp, #24
 8003590:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003592:	f107 0308 	add.w	r3, r7, #8
 8003596:	2200      	movs	r2, #0
 8003598:	601a      	str	r2, [r3, #0]
 800359a:	605a      	str	r2, [r3, #4]
 800359c:	609a      	str	r2, [r3, #8]
 800359e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035a0:	463b      	mov	r3, r7
 80035a2:	2200      	movs	r2, #0
 80035a4:	601a      	str	r2, [r3, #0]
 80035a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80035a8:	4b1e      	ldr	r3, [pc, #120]	; (8003624 <MX_TIM2_Init+0x98>)
 80035aa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80035ae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10000;
 80035b0:	4b1c      	ldr	r3, [pc, #112]	; (8003624 <MX_TIM2_Init+0x98>)
 80035b2:	f242 7210 	movw	r2, #10000	; 0x2710
 80035b6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035b8:	4b1a      	ldr	r3, [pc, #104]	; (8003624 <MX_TIM2_Init+0x98>)
 80035ba:	2200      	movs	r2, #0
 80035bc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65000;
 80035be:	4b19      	ldr	r3, [pc, #100]	; (8003624 <MX_TIM2_Init+0x98>)
 80035c0:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 80035c4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035c6:	4b17      	ldr	r3, [pc, #92]	; (8003624 <MX_TIM2_Init+0x98>)
 80035c8:	2200      	movs	r2, #0
 80035ca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035cc:	4b15      	ldr	r3, [pc, #84]	; (8003624 <MX_TIM2_Init+0x98>)
 80035ce:	2200      	movs	r2, #0
 80035d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80035d2:	4814      	ldr	r0, [pc, #80]	; (8003624 <MX_TIM2_Init+0x98>)
 80035d4:	f003 ffc6 	bl	8007564 <HAL_TIM_Base_Init>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d001      	beq.n	80035e2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80035de:	f000 f8ed 	bl	80037bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80035e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035e6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80035e8:	f107 0308 	add.w	r3, r7, #8
 80035ec:	4619      	mov	r1, r3
 80035ee:	480d      	ldr	r0, [pc, #52]	; (8003624 <MX_TIM2_Init+0x98>)
 80035f0:	f004 f962 	bl	80078b8 <HAL_TIM_ConfigClockSource>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d001      	beq.n	80035fe <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80035fa:	f000 f8df 	bl	80037bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80035fe:	2300      	movs	r3, #0
 8003600:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003602:	2300      	movs	r3, #0
 8003604:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003606:	463b      	mov	r3, r7
 8003608:	4619      	mov	r1, r3
 800360a:	4806      	ldr	r0, [pc, #24]	; (8003624 <MX_TIM2_Init+0x98>)
 800360c:	f004 fb38 	bl	8007c80 <HAL_TIMEx_MasterConfigSynchronization>
 8003610:	4603      	mov	r3, r0
 8003612:	2b00      	cmp	r3, #0
 8003614:	d001      	beq.n	800361a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8003616:	f000 f8d1 	bl	80037bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800361a:	bf00      	nop
 800361c:	3718      	adds	r7, #24
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	20000408 	.word	0x20000408

08003628 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b088      	sub	sp, #32
 800362c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800362e:	f107 0310 	add.w	r3, r7, #16
 8003632:	2200      	movs	r2, #0
 8003634:	601a      	str	r2, [r3, #0]
 8003636:	605a      	str	r2, [r3, #4]
 8003638:	609a      	str	r2, [r3, #8]
 800363a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800363c:	4b51      	ldr	r3, [pc, #324]	; (8003784 <MX_GPIO_Init+0x15c>)
 800363e:	699b      	ldr	r3, [r3, #24]
 8003640:	4a50      	ldr	r2, [pc, #320]	; (8003784 <MX_GPIO_Init+0x15c>)
 8003642:	f043 0310 	orr.w	r3, r3, #16
 8003646:	6193      	str	r3, [r2, #24]
 8003648:	4b4e      	ldr	r3, [pc, #312]	; (8003784 <MX_GPIO_Init+0x15c>)
 800364a:	699b      	ldr	r3, [r3, #24]
 800364c:	f003 0310 	and.w	r3, r3, #16
 8003650:	60fb      	str	r3, [r7, #12]
 8003652:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003654:	4b4b      	ldr	r3, [pc, #300]	; (8003784 <MX_GPIO_Init+0x15c>)
 8003656:	699b      	ldr	r3, [r3, #24]
 8003658:	4a4a      	ldr	r2, [pc, #296]	; (8003784 <MX_GPIO_Init+0x15c>)
 800365a:	f043 0320 	orr.w	r3, r3, #32
 800365e:	6193      	str	r3, [r2, #24]
 8003660:	4b48      	ldr	r3, [pc, #288]	; (8003784 <MX_GPIO_Init+0x15c>)
 8003662:	699b      	ldr	r3, [r3, #24]
 8003664:	f003 0320 	and.w	r3, r3, #32
 8003668:	60bb      	str	r3, [r7, #8]
 800366a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800366c:	4b45      	ldr	r3, [pc, #276]	; (8003784 <MX_GPIO_Init+0x15c>)
 800366e:	699b      	ldr	r3, [r3, #24]
 8003670:	4a44      	ldr	r2, [pc, #272]	; (8003784 <MX_GPIO_Init+0x15c>)
 8003672:	f043 0308 	orr.w	r3, r3, #8
 8003676:	6193      	str	r3, [r2, #24]
 8003678:	4b42      	ldr	r3, [pc, #264]	; (8003784 <MX_GPIO_Init+0x15c>)
 800367a:	699b      	ldr	r3, [r3, #24]
 800367c:	f003 0308 	and.w	r3, r3, #8
 8003680:	607b      	str	r3, [r7, #4]
 8003682:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003684:	4b3f      	ldr	r3, [pc, #252]	; (8003784 <MX_GPIO_Init+0x15c>)
 8003686:	699b      	ldr	r3, [r3, #24]
 8003688:	4a3e      	ldr	r2, [pc, #248]	; (8003784 <MX_GPIO_Init+0x15c>)
 800368a:	f043 0304 	orr.w	r3, r3, #4
 800368e:	6193      	str	r3, [r2, #24]
 8003690:	4b3c      	ldr	r3, [pc, #240]	; (8003784 <MX_GPIO_Init+0x15c>)
 8003692:	699b      	ldr	r3, [r3, #24]
 8003694:	f003 0304 	and.w	r3, r3, #4
 8003698:	603b      	str	r3, [r7, #0]
 800369a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(builtinLed_GPIO_Port, builtinLed_Pin, GPIO_PIN_RESET);
 800369c:	2200      	movs	r2, #0
 800369e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80036a2:	4839      	ldr	r0, [pc, #228]	; (8003788 <MX_GPIO_Init+0x160>)
 80036a4:	f001 f871 	bl	800478a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, acPuerta_Pin|acAlarma_Pin|ledRojo_Pin|ledVerde_Pin
 80036a8:	2200      	movs	r2, #0
 80036aa:	f24f 0118 	movw	r1, #61464	; 0xf018
 80036ae:	4837      	ldr	r0, [pc, #220]	; (800378c <MX_GPIO_Init+0x164>)
 80036b0:	f001 f86b 	bl	800478a <HAL_GPIO_WritePin>
                          |fil2_Pin|fil1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, fil4_Pin|fil3_Pin, GPIO_PIN_RESET);
 80036b4:	2200      	movs	r2, #0
 80036b6:	f44f 4110 	mov.w	r1, #36864	; 0x9000
 80036ba:	4835      	ldr	r0, [pc, #212]	; (8003790 <MX_GPIO_Init+0x168>)
 80036bc:	f001 f865 	bl	800478a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : builtinLed_Pin */
  GPIO_InitStruct.Pin = builtinLed_Pin;
 80036c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80036c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036c6:	2301      	movs	r3, #1
 80036c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ca:	2300      	movs	r3, #0
 80036cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036ce:	2302      	movs	r3, #2
 80036d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(builtinLed_GPIO_Port, &GPIO_InitStruct);
 80036d2:	f107 0310 	add.w	r3, r7, #16
 80036d6:	4619      	mov	r1, r3
 80036d8:	482b      	ldr	r0, [pc, #172]	; (8003788 <MX_GPIO_Init+0x160>)
 80036da:	f000 febb 	bl	8004454 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA_Pin */
  GPIO_InitStruct.Pin = PA_Pin;
 80036de:	2302      	movs	r3, #2
 80036e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80036e2:	4b2c      	ldr	r3, [pc, #176]	; (8003794 <MX_GPIO_Init+0x16c>)
 80036e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80036e6:	2302      	movs	r3, #2
 80036e8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(PA_GPIO_Port, &GPIO_InitStruct);
 80036ea:	f107 0310 	add.w	r3, r7, #16
 80036ee:	4619      	mov	r1, r3
 80036f0:	4826      	ldr	r0, [pc, #152]	; (800378c <MX_GPIO_Init+0x164>)
 80036f2:	f000 feaf 	bl	8004454 <HAL_GPIO_Init>

  /*Configure GPIO pins : acPuerta_Pin acAlarma_Pin ledRojo_Pin ledVerde_Pin
                           fil2_Pin fil1_Pin */
  GPIO_InitStruct.Pin = acPuerta_Pin|acAlarma_Pin|ledRojo_Pin|ledVerde_Pin
 80036f6:	f24f 0318 	movw	r3, #61464	; 0xf018
 80036fa:	613b      	str	r3, [r7, #16]
                          |fil2_Pin|fil1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036fc:	2301      	movs	r3, #1
 80036fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003700:	2300      	movs	r3, #0
 8003702:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003704:	2302      	movs	r3, #2
 8003706:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003708:	f107 0310 	add.w	r3, r7, #16
 800370c:	4619      	mov	r1, r3
 800370e:	481f      	ldr	r0, [pc, #124]	; (800378c <MX_GPIO_Init+0x164>)
 8003710:	f000 fea0 	bl	8004454 <HAL_GPIO_Init>

  /*Configure GPIO pins : col4_Pin col3_Pin col2_Pin col1_Pin */
  GPIO_InitStruct.Pin = col4_Pin|col3_Pin|col2_Pin|col1_Pin;
 8003714:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8003718:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800371a:	4b1e      	ldr	r3, [pc, #120]	; (8003794 <MX_GPIO_Init+0x16c>)
 800371c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800371e:	2301      	movs	r3, #1
 8003720:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003722:	f107 0310 	add.w	r3, r7, #16
 8003726:	4619      	mov	r1, r3
 8003728:	4819      	ldr	r0, [pc, #100]	; (8003790 <MX_GPIO_Init+0x168>)
 800372a:	f000 fe93 	bl	8004454 <HAL_GPIO_Init>

  /*Configure GPIO pins : fil4_Pin fil3_Pin */
  GPIO_InitStruct.Pin = fil4_Pin|fil3_Pin;
 800372e:	f44f 4310 	mov.w	r3, #36864	; 0x9000
 8003732:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003734:	2301      	movs	r3, #1
 8003736:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003738:	2300      	movs	r3, #0
 800373a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800373c:	2302      	movs	r3, #2
 800373e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003740:	f107 0310 	add.w	r3, r7, #16
 8003744:	4619      	mov	r1, r3
 8003746:	4812      	ldr	r0, [pc, #72]	; (8003790 <MX_GPIO_Init+0x168>)
 8003748:	f000 fe84 	bl	8004454 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 8, 0);
 800374c:	2200      	movs	r2, #0
 800374e:	2108      	movs	r1, #8
 8003750:	2007      	movs	r0, #7
 8003752:	f000 fbc4 	bl	8003ede <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8003756:	2007      	movs	r0, #7
 8003758:	f000 fbdd 	bl	8003f16 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 8, 0);
 800375c:	2200      	movs	r2, #0
 800375e:	2108      	movs	r1, #8
 8003760:	2017      	movs	r0, #23
 8003762:	f000 fbbc 	bl	8003ede <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003766:	2017      	movs	r0, #23
 8003768:	f000 fbd5 	bl	8003f16 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 8, 0);
 800376c:	2200      	movs	r2, #0
 800376e:	2108      	movs	r1, #8
 8003770:	2028      	movs	r0, #40	; 0x28
 8003772:	f000 fbb4 	bl	8003ede <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003776:	2028      	movs	r0, #40	; 0x28
 8003778:	f000 fbcd 	bl	8003f16 <HAL_NVIC_EnableIRQ>

}
 800377c:	bf00      	nop
 800377e:	3720      	adds	r7, #32
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}
 8003784:	40021000 	.word	0x40021000
 8003788:	40011000 	.word	0x40011000
 800378c:	40010c00 	.word	0x40010c00
 8003790:	40010800 	.word	0x40010800
 8003794:	10210000 	.word	0x10210000

08003798 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b082      	sub	sp, #8
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
//	actuador_t acc2;
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a04      	ldr	r2, [pc, #16]	; (80037b8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d101      	bne.n	80037ae <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80037aa:	f000 faa3 	bl	8003cf4 <HAL_IncTick>
//	  xQueueSendFromISR(actuador_q, &acc2, &xHigherPriorityTaskWoken);
//	  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
//  }

  /* USER CODE END Callback 1 */
}
 80037ae:	bf00      	nop
 80037b0:	3708      	adds	r7, #8
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	40012c00 	.word	0x40012c00

080037bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80037bc:	b480      	push	{r7}
 80037be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80037c0:	b672      	cpsid	i
}
 80037c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80037c4:	e7fe      	b.n	80037c4 <Error_Handler+0x8>
	...

080037c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b085      	sub	sp, #20
 80037cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80037ce:	4b15      	ldr	r3, [pc, #84]	; (8003824 <HAL_MspInit+0x5c>)
 80037d0:	699b      	ldr	r3, [r3, #24]
 80037d2:	4a14      	ldr	r2, [pc, #80]	; (8003824 <HAL_MspInit+0x5c>)
 80037d4:	f043 0301 	orr.w	r3, r3, #1
 80037d8:	6193      	str	r3, [r2, #24]
 80037da:	4b12      	ldr	r3, [pc, #72]	; (8003824 <HAL_MspInit+0x5c>)
 80037dc:	699b      	ldr	r3, [r3, #24]
 80037de:	f003 0301 	and.w	r3, r3, #1
 80037e2:	60bb      	str	r3, [r7, #8]
 80037e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80037e6:	4b0f      	ldr	r3, [pc, #60]	; (8003824 <HAL_MspInit+0x5c>)
 80037e8:	69db      	ldr	r3, [r3, #28]
 80037ea:	4a0e      	ldr	r2, [pc, #56]	; (8003824 <HAL_MspInit+0x5c>)
 80037ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037f0:	61d3      	str	r3, [r2, #28]
 80037f2:	4b0c      	ldr	r3, [pc, #48]	; (8003824 <HAL_MspInit+0x5c>)
 80037f4:	69db      	ldr	r3, [r3, #28]
 80037f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037fa:	607b      	str	r3, [r7, #4]
 80037fc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80037fe:	4b0a      	ldr	r3, [pc, #40]	; (8003828 <HAL_MspInit+0x60>)
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	60fb      	str	r3, [r7, #12]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800380a:	60fb      	str	r3, [r7, #12]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003812:	60fb      	str	r3, [r7, #12]
 8003814:	4a04      	ldr	r2, [pc, #16]	; (8003828 <HAL_MspInit+0x60>)
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800381a:	bf00      	nop
 800381c:	3714      	adds	r7, #20
 800381e:	46bd      	mov	sp, r7
 8003820:	bc80      	pop	{r7}
 8003822:	4770      	bx	lr
 8003824:	40021000 	.word	0x40021000
 8003828:	40010000 	.word	0x40010000

0800382c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b08c      	sub	sp, #48	; 0x30
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003834:	f107 031c 	add.w	r3, r7, #28
 8003838:	2200      	movs	r2, #0
 800383a:	601a      	str	r2, [r3, #0]
 800383c:	605a      	str	r2, [r3, #4]
 800383e:	609a      	str	r2, [r3, #8]
 8003840:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a3a      	ldr	r2, [pc, #232]	; (8003930 <HAL_I2C_MspInit+0x104>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d133      	bne.n	80038b4 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800384c:	4b39      	ldr	r3, [pc, #228]	; (8003934 <HAL_I2C_MspInit+0x108>)
 800384e:	699b      	ldr	r3, [r3, #24]
 8003850:	4a38      	ldr	r2, [pc, #224]	; (8003934 <HAL_I2C_MspInit+0x108>)
 8003852:	f043 0308 	orr.w	r3, r3, #8
 8003856:	6193      	str	r3, [r2, #24]
 8003858:	4b36      	ldr	r3, [pc, #216]	; (8003934 <HAL_I2C_MspInit+0x108>)
 800385a:	699b      	ldr	r3, [r3, #24]
 800385c:	f003 0308 	and.w	r3, r3, #8
 8003860:	61bb      	str	r3, [r7, #24]
 8003862:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003864:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003868:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800386a:	2312      	movs	r3, #18
 800386c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800386e:	2303      	movs	r3, #3
 8003870:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003872:	f107 031c 	add.w	r3, r7, #28
 8003876:	4619      	mov	r1, r3
 8003878:	482f      	ldr	r0, [pc, #188]	; (8003938 <HAL_I2C_MspInit+0x10c>)
 800387a:	f000 fdeb 	bl	8004454 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800387e:	4b2f      	ldr	r3, [pc, #188]	; (800393c <HAL_I2C_MspInit+0x110>)
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003886:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800388a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800388c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800388e:	f043 0302 	orr.w	r3, r3, #2
 8003892:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003894:	4a29      	ldr	r2, [pc, #164]	; (800393c <HAL_I2C_MspInit+0x110>)
 8003896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003898:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800389a:	4b26      	ldr	r3, [pc, #152]	; (8003934 <HAL_I2C_MspInit+0x108>)
 800389c:	69db      	ldr	r3, [r3, #28]
 800389e:	4a25      	ldr	r2, [pc, #148]	; (8003934 <HAL_I2C_MspInit+0x108>)
 80038a0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80038a4:	61d3      	str	r3, [r2, #28]
 80038a6:	4b23      	ldr	r3, [pc, #140]	; (8003934 <HAL_I2C_MspInit+0x108>)
 80038a8:	69db      	ldr	r3, [r3, #28]
 80038aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038ae:	617b      	str	r3, [r7, #20]
 80038b0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80038b2:	e039      	b.n	8003928 <HAL_I2C_MspInit+0xfc>
  else if(hi2c->Instance==I2C2)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a21      	ldr	r2, [pc, #132]	; (8003940 <HAL_I2C_MspInit+0x114>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d134      	bne.n	8003928 <HAL_I2C_MspInit+0xfc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038be:	4b1d      	ldr	r3, [pc, #116]	; (8003934 <HAL_I2C_MspInit+0x108>)
 80038c0:	699b      	ldr	r3, [r3, #24]
 80038c2:	4a1c      	ldr	r2, [pc, #112]	; (8003934 <HAL_I2C_MspInit+0x108>)
 80038c4:	f043 0308 	orr.w	r3, r3, #8
 80038c8:	6193      	str	r3, [r2, #24]
 80038ca:	4b1a      	ldr	r3, [pc, #104]	; (8003934 <HAL_I2C_MspInit+0x108>)
 80038cc:	699b      	ldr	r3, [r3, #24]
 80038ce:	f003 0308 	and.w	r3, r3, #8
 80038d2:	613b      	str	r3, [r7, #16]
 80038d4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80038d6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80038da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80038dc:	2312      	movs	r3, #18
 80038de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80038e0:	2303      	movs	r3, #3
 80038e2:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038e4:	f107 031c 	add.w	r3, r7, #28
 80038e8:	4619      	mov	r1, r3
 80038ea:	4813      	ldr	r0, [pc, #76]	; (8003938 <HAL_I2C_MspInit+0x10c>)
 80038ec:	f000 fdb2 	bl	8004454 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80038f0:	4b10      	ldr	r3, [pc, #64]	; (8003934 <HAL_I2C_MspInit+0x108>)
 80038f2:	69db      	ldr	r3, [r3, #28]
 80038f4:	4a0f      	ldr	r2, [pc, #60]	; (8003934 <HAL_I2C_MspInit+0x108>)
 80038f6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80038fa:	61d3      	str	r3, [r2, #28]
 80038fc:	4b0d      	ldr	r3, [pc, #52]	; (8003934 <HAL_I2C_MspInit+0x108>)
 80038fe:	69db      	ldr	r3, [r3, #28]
 8003900:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003904:	60fb      	str	r3, [r7, #12]
 8003906:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 8, 0);
 8003908:	2200      	movs	r2, #0
 800390a:	2108      	movs	r1, #8
 800390c:	2021      	movs	r0, #33	; 0x21
 800390e:	f000 fae6 	bl	8003ede <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8003912:	2021      	movs	r0, #33	; 0x21
 8003914:	f000 faff 	bl	8003f16 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 8, 0);
 8003918:	2200      	movs	r2, #0
 800391a:	2108      	movs	r1, #8
 800391c:	2022      	movs	r0, #34	; 0x22
 800391e:	f000 fade 	bl	8003ede <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8003922:	2022      	movs	r0, #34	; 0x22
 8003924:	f000 faf7 	bl	8003f16 <HAL_NVIC_EnableIRQ>
}
 8003928:	bf00      	nop
 800392a:	3730      	adds	r7, #48	; 0x30
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}
 8003930:	40005400 	.word	0x40005400
 8003934:	40021000 	.word	0x40021000
 8003938:	40010c00 	.word	0x40010c00
 800393c:	40010000 	.word	0x40010000
 8003940:	40005800 	.word	0x40005800

08003944 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b084      	sub	sp, #16
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003954:	d113      	bne.n	800397e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003956:	4b0c      	ldr	r3, [pc, #48]	; (8003988 <HAL_TIM_Base_MspInit+0x44>)
 8003958:	69db      	ldr	r3, [r3, #28]
 800395a:	4a0b      	ldr	r2, [pc, #44]	; (8003988 <HAL_TIM_Base_MspInit+0x44>)
 800395c:	f043 0301 	orr.w	r3, r3, #1
 8003960:	61d3      	str	r3, [r2, #28]
 8003962:	4b09      	ldr	r3, [pc, #36]	; (8003988 <HAL_TIM_Base_MspInit+0x44>)
 8003964:	69db      	ldr	r3, [r3, #28]
 8003966:	f003 0301 	and.w	r3, r3, #1
 800396a:	60fb      	str	r3, [r7, #12]
 800396c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 8, 0);
 800396e:	2200      	movs	r2, #0
 8003970:	2108      	movs	r1, #8
 8003972:	201c      	movs	r0, #28
 8003974:	f000 fab3 	bl	8003ede <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003978:	201c      	movs	r0, #28
 800397a:	f000 facc 	bl	8003f16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800397e:	bf00      	nop
 8003980:	3710      	adds	r7, #16
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	40021000 	.word	0x40021000

0800398c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b08c      	sub	sp, #48	; 0x30
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003994:	2300      	movs	r3, #0
 8003996:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003998:	2300      	movs	r3, #0
 800399a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 800399c:	2200      	movs	r2, #0
 800399e:	6879      	ldr	r1, [r7, #4]
 80039a0:	2019      	movs	r0, #25
 80039a2:	f000 fa9c 	bl	8003ede <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80039a6:	2019      	movs	r0, #25
 80039a8:	f000 fab5 	bl	8003f16 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80039ac:	4b1e      	ldr	r3, [pc, #120]	; (8003a28 <HAL_InitTick+0x9c>)
 80039ae:	699b      	ldr	r3, [r3, #24]
 80039b0:	4a1d      	ldr	r2, [pc, #116]	; (8003a28 <HAL_InitTick+0x9c>)
 80039b2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80039b6:	6193      	str	r3, [r2, #24]
 80039b8:	4b1b      	ldr	r3, [pc, #108]	; (8003a28 <HAL_InitTick+0x9c>)
 80039ba:	699b      	ldr	r3, [r3, #24]
 80039bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80039c0:	60fb      	str	r3, [r7, #12]
 80039c2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80039c4:	f107 0210 	add.w	r2, r7, #16
 80039c8:	f107 0314 	add.w	r3, r7, #20
 80039cc:	4611      	mov	r1, r2
 80039ce:	4618      	mov	r0, r3
 80039d0:	f003 fd7a 	bl	80074c8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80039d4:	f003 fd64 	bl	80074a0 <HAL_RCC_GetPCLK2Freq>
 80039d8:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80039da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039dc:	4a13      	ldr	r2, [pc, #76]	; (8003a2c <HAL_InitTick+0xa0>)
 80039de:	fba2 2303 	umull	r2, r3, r2, r3
 80039e2:	0c9b      	lsrs	r3, r3, #18
 80039e4:	3b01      	subs	r3, #1
 80039e6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80039e8:	4b11      	ldr	r3, [pc, #68]	; (8003a30 <HAL_InitTick+0xa4>)
 80039ea:	4a12      	ldr	r2, [pc, #72]	; (8003a34 <HAL_InitTick+0xa8>)
 80039ec:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80039ee:	4b10      	ldr	r3, [pc, #64]	; (8003a30 <HAL_InitTick+0xa4>)
 80039f0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80039f4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80039f6:	4a0e      	ldr	r2, [pc, #56]	; (8003a30 <HAL_InitTick+0xa4>)
 80039f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039fa:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80039fc:	4b0c      	ldr	r3, [pc, #48]	; (8003a30 <HAL_InitTick+0xa4>)
 80039fe:	2200      	movs	r2, #0
 8003a00:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a02:	4b0b      	ldr	r3, [pc, #44]	; (8003a30 <HAL_InitTick+0xa4>)
 8003a04:	2200      	movs	r2, #0
 8003a06:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8003a08:	4809      	ldr	r0, [pc, #36]	; (8003a30 <HAL_InitTick+0xa4>)
 8003a0a:	f003 fdab 	bl	8007564 <HAL_TIM_Base_Init>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d104      	bne.n	8003a1e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8003a14:	4806      	ldr	r0, [pc, #24]	; (8003a30 <HAL_InitTick+0xa4>)
 8003a16:	f003 fdf5 	bl	8007604 <HAL_TIM_Base_Start_IT>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	e000      	b.n	8003a20 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	3730      	adds	r7, #48	; 0x30
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	40021000 	.word	0x40021000
 8003a2c:	431bde83 	.word	0x431bde83
 8003a30:	20000464 	.word	0x20000464
 8003a34:	40012c00 	.word	0x40012c00

08003a38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003a3c:	e7fe      	b.n	8003a3c <NMI_Handler+0x4>

08003a3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a3e:	b480      	push	{r7}
 8003a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a42:	e7fe      	b.n	8003a42 <HardFault_Handler+0x4>

08003a44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a44:	b480      	push	{r7}
 8003a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a48:	e7fe      	b.n	8003a48 <MemManage_Handler+0x4>

08003a4a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a4a:	b480      	push	{r7}
 8003a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a4e:	e7fe      	b.n	8003a4e <BusFault_Handler+0x4>

08003a50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a50:	b480      	push	{r7}
 8003a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a54:	e7fe      	b.n	8003a54 <UsageFault_Handler+0x4>

08003a56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a56:	b480      	push	{r7}
 8003a58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a5a:	bf00      	nop
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bc80      	pop	{r7}
 8003a60:	4770      	bx	lr

08003a62 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003a62:	b580      	push	{r7, lr}
 8003a64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8003a66:	2002      	movs	r0, #2
 8003a68:	f000 fea8 	bl	80047bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8003a6c:	bf00      	nop
 8003a6e:	bd80      	pop	{r7, pc}

08003a70 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8003a74:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003a78:	f000 fea0 	bl	80047bc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8003a7c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003a80:	f000 fe9c 	bl	80047bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003a84:	bf00      	nop
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003a8c:	4802      	ldr	r0, [pc, #8]	; (8003a98 <TIM1_UP_IRQHandler+0x10>)
 8003a8e:	f003 fe0b 	bl	80076a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8003a92:	bf00      	nop
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	20000464 	.word	0x20000464

08003a9c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003aa0:	4802      	ldr	r0, [pc, #8]	; (8003aac <TIM2_IRQHandler+0x10>)
 8003aa2:	f003 fe01 	bl	80076a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003aa6:	bf00      	nop
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	20000408 	.word	0x20000408

08003ab0 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8003ab4:	4802      	ldr	r0, [pc, #8]	; (8003ac0 <I2C2_EV_IRQHandler+0x10>)
 8003ab6:	f001 fa08 	bl	8004eca <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8003aba:	bf00      	nop
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	200003a4 	.word	0x200003a4

08003ac4 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8003ac8:	4802      	ldr	r0, [pc, #8]	; (8003ad4 <I2C2_ER_IRQHandler+0x10>)
 8003aca:	f001 fb6f 	bl	80051ac <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8003ace:	bf00      	nop
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	200003a4 	.word	0x200003a4

08003ad8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8003adc:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003ae0:	f000 fe6c 	bl	80047bc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8003ae4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003ae8:	f000 fe68 	bl	80047bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003aec:	bf00      	nop
 8003aee:	bd80      	pop	{r7, pc}

08003af0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003af0:	b480      	push	{r7}
 8003af2:	af00      	add	r7, sp, #0
	return 1;
 8003af4:	2301      	movs	r3, #1
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bc80      	pop	{r7}
 8003afc:	4770      	bx	lr

08003afe <_kill>:

int _kill(int pid, int sig)
{
 8003afe:	b580      	push	{r7, lr}
 8003b00:	b082      	sub	sp, #8
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
 8003b06:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003b08:	f006 ff18 	bl	800a93c <__errno>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2216      	movs	r2, #22
 8003b10:	601a      	str	r2, [r3, #0]
	return -1;
 8003b12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3708      	adds	r7, #8
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}

08003b1e <_exit>:

void _exit (int status)
{
 8003b1e:	b580      	push	{r7, lr}
 8003b20:	b082      	sub	sp, #8
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003b26:	f04f 31ff 	mov.w	r1, #4294967295
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f7ff ffe7 	bl	8003afe <_kill>
	while (1) {}		/* Make sure we hang here */
 8003b30:	e7fe      	b.n	8003b30 <_exit+0x12>

08003b32 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003b32:	b580      	push	{r7, lr}
 8003b34:	b086      	sub	sp, #24
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	60f8      	str	r0, [r7, #12]
 8003b3a:	60b9      	str	r1, [r7, #8]
 8003b3c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b3e:	2300      	movs	r3, #0
 8003b40:	617b      	str	r3, [r7, #20]
 8003b42:	e00a      	b.n	8003b5a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003b44:	f3af 8000 	nop.w
 8003b48:	4601      	mov	r1, r0
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	1c5a      	adds	r2, r3, #1
 8003b4e:	60ba      	str	r2, [r7, #8]
 8003b50:	b2ca      	uxtb	r2, r1
 8003b52:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	3301      	adds	r3, #1
 8003b58:	617b      	str	r3, [r7, #20]
 8003b5a:	697a      	ldr	r2, [r7, #20]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	429a      	cmp	r2, r3
 8003b60:	dbf0      	blt.n	8003b44 <_read+0x12>
	}

return len;
 8003b62:	687b      	ldr	r3, [r7, #4]
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3718      	adds	r7, #24
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}

08003b6c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b086      	sub	sp, #24
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	60f8      	str	r0, [r7, #12]
 8003b74:	60b9      	str	r1, [r7, #8]
 8003b76:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b78:	2300      	movs	r3, #0
 8003b7a:	617b      	str	r3, [r7, #20]
 8003b7c:	e009      	b.n	8003b92 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	1c5a      	adds	r2, r3, #1
 8003b82:	60ba      	str	r2, [r7, #8]
 8003b84:	781b      	ldrb	r3, [r3, #0]
 8003b86:	4618      	mov	r0, r3
 8003b88:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	3301      	adds	r3, #1
 8003b90:	617b      	str	r3, [r7, #20]
 8003b92:	697a      	ldr	r2, [r7, #20]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	429a      	cmp	r2, r3
 8003b98:	dbf1      	blt.n	8003b7e <_write+0x12>
	}
	return len;
 8003b9a:	687b      	ldr	r3, [r7, #4]
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	3718      	adds	r7, #24
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}

08003ba4 <_close>:

int _close(int file)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b083      	sub	sp, #12
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
	return -1;
 8003bac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	370c      	adds	r7, #12
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bc80      	pop	{r7}
 8003bb8:	4770      	bx	lr

08003bba <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003bba:	b480      	push	{r7}
 8003bbc:	b083      	sub	sp, #12
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	6078      	str	r0, [r7, #4]
 8003bc2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003bca:	605a      	str	r2, [r3, #4]
	return 0;
 8003bcc:	2300      	movs	r3, #0
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	370c      	adds	r7, #12
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bc80      	pop	{r7}
 8003bd6:	4770      	bx	lr

08003bd8 <_isatty>:

int _isatty(int file)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b083      	sub	sp, #12
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
	return 1;
 8003be0:	2301      	movs	r3, #1
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	370c      	adds	r7, #12
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bc80      	pop	{r7}
 8003bea:	4770      	bx	lr

08003bec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b085      	sub	sp, #20
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	60f8      	str	r0, [r7, #12]
 8003bf4:	60b9      	str	r1, [r7, #8]
 8003bf6:	607a      	str	r2, [r7, #4]
	return 0;
 8003bf8:	2300      	movs	r3, #0
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3714      	adds	r7, #20
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bc80      	pop	{r7}
 8003c02:	4770      	bx	lr

08003c04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b086      	sub	sp, #24
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003c0c:	4a14      	ldr	r2, [pc, #80]	; (8003c60 <_sbrk+0x5c>)
 8003c0e:	4b15      	ldr	r3, [pc, #84]	; (8003c64 <_sbrk+0x60>)
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003c18:	4b13      	ldr	r3, [pc, #76]	; (8003c68 <_sbrk+0x64>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d102      	bne.n	8003c26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003c20:	4b11      	ldr	r3, [pc, #68]	; (8003c68 <_sbrk+0x64>)
 8003c22:	4a12      	ldr	r2, [pc, #72]	; (8003c6c <_sbrk+0x68>)
 8003c24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003c26:	4b10      	ldr	r3, [pc, #64]	; (8003c68 <_sbrk+0x64>)
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4413      	add	r3, r2
 8003c2e:	693a      	ldr	r2, [r7, #16]
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d207      	bcs.n	8003c44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003c34:	f006 fe82 	bl	800a93c <__errno>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	220c      	movs	r2, #12
 8003c3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8003c42:	e009      	b.n	8003c58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003c44:	4b08      	ldr	r3, [pc, #32]	; (8003c68 <_sbrk+0x64>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003c4a:	4b07      	ldr	r3, [pc, #28]	; (8003c68 <_sbrk+0x64>)
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4413      	add	r3, r2
 8003c52:	4a05      	ldr	r2, [pc, #20]	; (8003c68 <_sbrk+0x64>)
 8003c54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003c56:	68fb      	ldr	r3, [r7, #12]
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3718      	adds	r7, #24
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	20005000 	.word	0x20005000
 8003c64:	00000400 	.word	0x00000400
 8003c68:	200001dc 	.word	0x200001dc
 8003c6c:	20000520 	.word	0x20000520

08003c70 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003c70:	b480      	push	{r7}
 8003c72:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c74:	bf00      	nop
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bc80      	pop	{r7}
 8003c7a:	4770      	bx	lr

08003c7c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003c7c:	f7ff fff8 	bl	8003c70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003c80:	480b      	ldr	r0, [pc, #44]	; (8003cb0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003c82:	490c      	ldr	r1, [pc, #48]	; (8003cb4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003c84:	4a0c      	ldr	r2, [pc, #48]	; (8003cb8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8003c86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003c88:	e002      	b.n	8003c90 <LoopCopyDataInit>

08003c8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c8e:	3304      	adds	r3, #4

08003c90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c94:	d3f9      	bcc.n	8003c8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c96:	4a09      	ldr	r2, [pc, #36]	; (8003cbc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003c98:	4c09      	ldr	r4, [pc, #36]	; (8003cc0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003c9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c9c:	e001      	b.n	8003ca2 <LoopFillZerobss>

08003c9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ca0:	3204      	adds	r2, #4

08003ca2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003ca2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ca4:	d3fb      	bcc.n	8003c9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003ca6:	f006 fe4f 	bl	800a948 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003caa:	f7ff fa77 	bl	800319c <main>
  bx lr
 8003cae:	4770      	bx	lr
  ldr r0, =_sdata
 8003cb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003cb4:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8003cb8:	0800d4c0 	.word	0x0800d4c0
  ldr r2, =_sbss
 8003cbc:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8003cc0:	20000520 	.word	0x20000520

08003cc4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003cc4:	e7fe      	b.n	8003cc4 <ADC1_2_IRQHandler>
	...

08003cc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ccc:	4b08      	ldr	r3, [pc, #32]	; (8003cf0 <HAL_Init+0x28>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a07      	ldr	r2, [pc, #28]	; (8003cf0 <HAL_Init+0x28>)
 8003cd2:	f043 0310 	orr.w	r3, r3, #16
 8003cd6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003cd8:	2003      	movs	r0, #3
 8003cda:	f000 f8f5 	bl	8003ec8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003cde:	2000      	movs	r0, #0
 8003ce0:	f7ff fe54 	bl	800398c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ce4:	f7ff fd70 	bl	80037c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ce8:	2300      	movs	r3, #0
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	40022000 	.word	0x40022000

08003cf4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003cf8:	4b05      	ldr	r3, [pc, #20]	; (8003d10 <HAL_IncTick+0x1c>)
 8003cfa:	781b      	ldrb	r3, [r3, #0]
 8003cfc:	461a      	mov	r2, r3
 8003cfe:	4b05      	ldr	r3, [pc, #20]	; (8003d14 <HAL_IncTick+0x20>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4413      	add	r3, r2
 8003d04:	4a03      	ldr	r2, [pc, #12]	; (8003d14 <HAL_IncTick+0x20>)
 8003d06:	6013      	str	r3, [r2, #0]
}
 8003d08:	bf00      	nop
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bc80      	pop	{r7}
 8003d0e:	4770      	bx	lr
 8003d10:	20000018 	.word	0x20000018
 8003d14:	200004ac 	.word	0x200004ac

08003d18 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	af00      	add	r7, sp, #0
  return uwTick;
 8003d1c:	4b02      	ldr	r3, [pc, #8]	; (8003d28 <HAL_GetTick+0x10>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bc80      	pop	{r7}
 8003d26:	4770      	bx	lr
 8003d28:	200004ac 	.word	0x200004ac

08003d2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b084      	sub	sp, #16
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d34:	f7ff fff0 	bl	8003d18 <HAL_GetTick>
 8003d38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d44:	d005      	beq.n	8003d52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d46:	4b0a      	ldr	r3, [pc, #40]	; (8003d70 <HAL_Delay+0x44>)
 8003d48:	781b      	ldrb	r3, [r3, #0]
 8003d4a:	461a      	mov	r2, r3
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	4413      	add	r3, r2
 8003d50:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003d52:	bf00      	nop
 8003d54:	f7ff ffe0 	bl	8003d18 <HAL_GetTick>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	1ad3      	subs	r3, r2, r3
 8003d5e:	68fa      	ldr	r2, [r7, #12]
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d8f7      	bhi.n	8003d54 <HAL_Delay+0x28>
  {
  }
}
 8003d64:	bf00      	nop
 8003d66:	bf00      	nop
 8003d68:	3710      	adds	r7, #16
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	20000018 	.word	0x20000018

08003d74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b085      	sub	sp, #20
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f003 0307 	and.w	r3, r3, #7
 8003d82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d84:	4b0c      	ldr	r3, [pc, #48]	; (8003db8 <__NVIC_SetPriorityGrouping+0x44>)
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d8a:	68ba      	ldr	r2, [r7, #8]
 8003d8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d90:	4013      	ands	r3, r2
 8003d92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003da0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003da4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003da6:	4a04      	ldr	r2, [pc, #16]	; (8003db8 <__NVIC_SetPriorityGrouping+0x44>)
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	60d3      	str	r3, [r2, #12]
}
 8003dac:	bf00      	nop
 8003dae:	3714      	adds	r7, #20
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bc80      	pop	{r7}
 8003db4:	4770      	bx	lr
 8003db6:	bf00      	nop
 8003db8:	e000ed00 	.word	0xe000ed00

08003dbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003dc0:	4b04      	ldr	r3, [pc, #16]	; (8003dd4 <__NVIC_GetPriorityGrouping+0x18>)
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	0a1b      	lsrs	r3, r3, #8
 8003dc6:	f003 0307 	and.w	r3, r3, #7
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bc80      	pop	{r7}
 8003dd0:	4770      	bx	lr
 8003dd2:	bf00      	nop
 8003dd4:	e000ed00 	.word	0xe000ed00

08003dd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b083      	sub	sp, #12
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	4603      	mov	r3, r0
 8003de0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	db0b      	blt.n	8003e02 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003dea:	79fb      	ldrb	r3, [r7, #7]
 8003dec:	f003 021f 	and.w	r2, r3, #31
 8003df0:	4906      	ldr	r1, [pc, #24]	; (8003e0c <__NVIC_EnableIRQ+0x34>)
 8003df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003df6:	095b      	lsrs	r3, r3, #5
 8003df8:	2001      	movs	r0, #1
 8003dfa:	fa00 f202 	lsl.w	r2, r0, r2
 8003dfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003e02:	bf00      	nop
 8003e04:	370c      	adds	r7, #12
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bc80      	pop	{r7}
 8003e0a:	4770      	bx	lr
 8003e0c:	e000e100 	.word	0xe000e100

08003e10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b083      	sub	sp, #12
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	4603      	mov	r3, r0
 8003e18:	6039      	str	r1, [r7, #0]
 8003e1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	db0a      	blt.n	8003e3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	b2da      	uxtb	r2, r3
 8003e28:	490c      	ldr	r1, [pc, #48]	; (8003e5c <__NVIC_SetPriority+0x4c>)
 8003e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e2e:	0112      	lsls	r2, r2, #4
 8003e30:	b2d2      	uxtb	r2, r2
 8003e32:	440b      	add	r3, r1
 8003e34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e38:	e00a      	b.n	8003e50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	b2da      	uxtb	r2, r3
 8003e3e:	4908      	ldr	r1, [pc, #32]	; (8003e60 <__NVIC_SetPriority+0x50>)
 8003e40:	79fb      	ldrb	r3, [r7, #7]
 8003e42:	f003 030f 	and.w	r3, r3, #15
 8003e46:	3b04      	subs	r3, #4
 8003e48:	0112      	lsls	r2, r2, #4
 8003e4a:	b2d2      	uxtb	r2, r2
 8003e4c:	440b      	add	r3, r1
 8003e4e:	761a      	strb	r2, [r3, #24]
}
 8003e50:	bf00      	nop
 8003e52:	370c      	adds	r7, #12
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bc80      	pop	{r7}
 8003e58:	4770      	bx	lr
 8003e5a:	bf00      	nop
 8003e5c:	e000e100 	.word	0xe000e100
 8003e60:	e000ed00 	.word	0xe000ed00

08003e64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b089      	sub	sp, #36	; 0x24
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	60f8      	str	r0, [r7, #12]
 8003e6c:	60b9      	str	r1, [r7, #8]
 8003e6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f003 0307 	and.w	r3, r3, #7
 8003e76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e78:	69fb      	ldr	r3, [r7, #28]
 8003e7a:	f1c3 0307 	rsb	r3, r3, #7
 8003e7e:	2b04      	cmp	r3, #4
 8003e80:	bf28      	it	cs
 8003e82:	2304      	movcs	r3, #4
 8003e84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e86:	69fb      	ldr	r3, [r7, #28]
 8003e88:	3304      	adds	r3, #4
 8003e8a:	2b06      	cmp	r3, #6
 8003e8c:	d902      	bls.n	8003e94 <NVIC_EncodePriority+0x30>
 8003e8e:	69fb      	ldr	r3, [r7, #28]
 8003e90:	3b03      	subs	r3, #3
 8003e92:	e000      	b.n	8003e96 <NVIC_EncodePriority+0x32>
 8003e94:	2300      	movs	r3, #0
 8003e96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e98:	f04f 32ff 	mov.w	r2, #4294967295
 8003e9c:	69bb      	ldr	r3, [r7, #24]
 8003e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea2:	43da      	mvns	r2, r3
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	401a      	ands	r2, r3
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003eac:	f04f 31ff 	mov.w	r1, #4294967295
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8003eb6:	43d9      	mvns	r1, r3
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ebc:	4313      	orrs	r3, r2
         );
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3724      	adds	r7, #36	; 0x24
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bc80      	pop	{r7}
 8003ec6:	4770      	bx	lr

08003ec8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b082      	sub	sp, #8
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ed0:	6878      	ldr	r0, [r7, #4]
 8003ed2:	f7ff ff4f 	bl	8003d74 <__NVIC_SetPriorityGrouping>
}
 8003ed6:	bf00      	nop
 8003ed8:	3708      	adds	r7, #8
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}

08003ede <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ede:	b580      	push	{r7, lr}
 8003ee0:	b086      	sub	sp, #24
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	60b9      	str	r1, [r7, #8]
 8003ee8:	607a      	str	r2, [r7, #4]
 8003eea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003eec:	2300      	movs	r3, #0
 8003eee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ef0:	f7ff ff64 	bl	8003dbc <__NVIC_GetPriorityGrouping>
 8003ef4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ef6:	687a      	ldr	r2, [r7, #4]
 8003ef8:	68b9      	ldr	r1, [r7, #8]
 8003efa:	6978      	ldr	r0, [r7, #20]
 8003efc:	f7ff ffb2 	bl	8003e64 <NVIC_EncodePriority>
 8003f00:	4602      	mov	r2, r0
 8003f02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f06:	4611      	mov	r1, r2
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f7ff ff81 	bl	8003e10 <__NVIC_SetPriority>
}
 8003f0e:	bf00      	nop
 8003f10:	3718      	adds	r7, #24
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}

08003f16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f16:	b580      	push	{r7, lr}
 8003f18:	b082      	sub	sp, #8
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f24:	4618      	mov	r0, r3
 8003f26:	f7ff ff57 	bl	8003dd8 <__NVIC_EnableIRQ>
}
 8003f2a:	bf00      	nop
 8003f2c:	3708      	adds	r7, #8
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
	...

08003f34 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003f46:	b2db      	uxtb	r3, r3
 8003f48:	2b02      	cmp	r3, #2
 8003f4a:	d005      	beq.n	8003f58 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2204      	movs	r2, #4
 8003f50:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	73fb      	strb	r3, [r7, #15]
 8003f56:	e051      	b.n	8003ffc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f022 020e 	bic.w	r2, r2, #14
 8003f66:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f022 0201 	bic.w	r2, r2, #1
 8003f76:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a22      	ldr	r2, [pc, #136]	; (8004008 <HAL_DMA_Abort_IT+0xd4>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d029      	beq.n	8003fd6 <HAL_DMA_Abort_IT+0xa2>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a21      	ldr	r2, [pc, #132]	; (800400c <HAL_DMA_Abort_IT+0xd8>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d022      	beq.n	8003fd2 <HAL_DMA_Abort_IT+0x9e>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a1f      	ldr	r2, [pc, #124]	; (8004010 <HAL_DMA_Abort_IT+0xdc>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d01a      	beq.n	8003fcc <HAL_DMA_Abort_IT+0x98>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a1e      	ldr	r2, [pc, #120]	; (8004014 <HAL_DMA_Abort_IT+0xe0>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d012      	beq.n	8003fc6 <HAL_DMA_Abort_IT+0x92>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a1c      	ldr	r2, [pc, #112]	; (8004018 <HAL_DMA_Abort_IT+0xe4>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d00a      	beq.n	8003fc0 <HAL_DMA_Abort_IT+0x8c>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a1b      	ldr	r2, [pc, #108]	; (800401c <HAL_DMA_Abort_IT+0xe8>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d102      	bne.n	8003fba <HAL_DMA_Abort_IT+0x86>
 8003fb4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003fb8:	e00e      	b.n	8003fd8 <HAL_DMA_Abort_IT+0xa4>
 8003fba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003fbe:	e00b      	b.n	8003fd8 <HAL_DMA_Abort_IT+0xa4>
 8003fc0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003fc4:	e008      	b.n	8003fd8 <HAL_DMA_Abort_IT+0xa4>
 8003fc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003fca:	e005      	b.n	8003fd8 <HAL_DMA_Abort_IT+0xa4>
 8003fcc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003fd0:	e002      	b.n	8003fd8 <HAL_DMA_Abort_IT+0xa4>
 8003fd2:	2310      	movs	r3, #16
 8003fd4:	e000      	b.n	8003fd8 <HAL_DMA_Abort_IT+0xa4>
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	4a11      	ldr	r2, [pc, #68]	; (8004020 <HAL_DMA_Abort_IT+0xec>)
 8003fda:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d003      	beq.n	8003ffc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	4798      	blx	r3
    } 
  }
  return status;
 8003ffc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3710      	adds	r7, #16
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}
 8004006:	bf00      	nop
 8004008:	40020008 	.word	0x40020008
 800400c:	4002001c 	.word	0x4002001c
 8004010:	40020030 	.word	0x40020030
 8004014:	40020044 	.word	0x40020044
 8004018:	40020058 	.word	0x40020058
 800401c:	4002006c 	.word	0x4002006c
 8004020:	40020000 	.word	0x40020000

08004024 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004024:	b480      	push	{r7}
 8004026:	b083      	sub	sp, #12
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004032:	b2db      	uxtb	r3, r3
}
 8004034:	4618      	mov	r0, r3
 8004036:	370c      	adds	r7, #12
 8004038:	46bd      	mov	sp, r7
 800403a:	bc80      	pop	{r7}
 800403c:	4770      	bx	lr
	...

08004040 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004040:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004042:	b087      	sub	sp, #28
 8004044:	af00      	add	r7, sp, #0
 8004046:	60f8      	str	r0, [r7, #12]
 8004048:	60b9      	str	r1, [r7, #8]
 800404a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8004052:	2300      	movs	r3, #0
 8004054:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8004056:	2300      	movs	r3, #0
 8004058:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800405a:	4b2f      	ldr	r3, [pc, #188]	; (8004118 <HAL_FLASH_Program+0xd8>)
 800405c:	7e1b      	ldrb	r3, [r3, #24]
 800405e:	2b01      	cmp	r3, #1
 8004060:	d101      	bne.n	8004066 <HAL_FLASH_Program+0x26>
 8004062:	2302      	movs	r3, #2
 8004064:	e054      	b.n	8004110 <HAL_FLASH_Program+0xd0>
 8004066:	4b2c      	ldr	r3, [pc, #176]	; (8004118 <HAL_FLASH_Program+0xd8>)
 8004068:	2201      	movs	r2, #1
 800406a:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800406c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004070:	f000 f8b2 	bl	80041d8 <FLASH_WaitForLastOperation>
 8004074:	4603      	mov	r3, r0
 8004076:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8004078:	7dfb      	ldrb	r3, [r7, #23]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d144      	bne.n	8004108 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2b01      	cmp	r3, #1
 8004082:	d102      	bne.n	800408a <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8004084:	2301      	movs	r3, #1
 8004086:	757b      	strb	r3, [r7, #21]
 8004088:	e007      	b.n	800409a <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2b02      	cmp	r3, #2
 800408e:	d102      	bne.n	8004096 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8004090:	2302      	movs	r3, #2
 8004092:	757b      	strb	r3, [r7, #21]
 8004094:	e001      	b.n	800409a <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8004096:	2304      	movs	r3, #4
 8004098:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 800409a:	2300      	movs	r3, #0
 800409c:	75bb      	strb	r3, [r7, #22]
 800409e:	e02d      	b.n	80040fc <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80040a0:	7dbb      	ldrb	r3, [r7, #22]
 80040a2:	005a      	lsls	r2, r3, #1
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	eb02 0c03 	add.w	ip, r2, r3
 80040aa:	7dbb      	ldrb	r3, [r7, #22]
 80040ac:	0119      	lsls	r1, r3, #4
 80040ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80040b2:	f1c1 0620 	rsb	r6, r1, #32
 80040b6:	f1a1 0020 	sub.w	r0, r1, #32
 80040ba:	fa22 f401 	lsr.w	r4, r2, r1
 80040be:	fa03 f606 	lsl.w	r6, r3, r6
 80040c2:	4334      	orrs	r4, r6
 80040c4:	fa23 f000 	lsr.w	r0, r3, r0
 80040c8:	4304      	orrs	r4, r0
 80040ca:	fa23 f501 	lsr.w	r5, r3, r1
 80040ce:	b2a3      	uxth	r3, r4
 80040d0:	4619      	mov	r1, r3
 80040d2:	4660      	mov	r0, ip
 80040d4:	f000 f864 	bl	80041a0 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80040d8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80040dc:	f000 f87c 	bl	80041d8 <FLASH_WaitForLastOperation>
 80040e0:	4603      	mov	r3, r0
 80040e2:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80040e4:	4b0d      	ldr	r3, [pc, #52]	; (800411c <HAL_FLASH_Program+0xdc>)
 80040e6:	691b      	ldr	r3, [r3, #16]
 80040e8:	4a0c      	ldr	r2, [pc, #48]	; (800411c <HAL_FLASH_Program+0xdc>)
 80040ea:	f023 0301 	bic.w	r3, r3, #1
 80040ee:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 80040f0:	7dfb      	ldrb	r3, [r7, #23]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d107      	bne.n	8004106 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80040f6:	7dbb      	ldrb	r3, [r7, #22]
 80040f8:	3301      	adds	r3, #1
 80040fa:	75bb      	strb	r3, [r7, #22]
 80040fc:	7dba      	ldrb	r2, [r7, #22]
 80040fe:	7d7b      	ldrb	r3, [r7, #21]
 8004100:	429a      	cmp	r2, r3
 8004102:	d3cd      	bcc.n	80040a0 <HAL_FLASH_Program+0x60>
 8004104:	e000      	b.n	8004108 <HAL_FLASH_Program+0xc8>
      {
        break;
 8004106:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004108:	4b03      	ldr	r3, [pc, #12]	; (8004118 <HAL_FLASH_Program+0xd8>)
 800410a:	2200      	movs	r2, #0
 800410c:	761a      	strb	r2, [r3, #24]

  return status;
 800410e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004110:	4618      	mov	r0, r3
 8004112:	371c      	adds	r7, #28
 8004114:	46bd      	mov	sp, r7
 8004116:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004118:	200004b0 	.word	0x200004b0
 800411c:	40022000 	.word	0x40022000

08004120 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004126:	2300      	movs	r3, #0
 8004128:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800412a:	4b0d      	ldr	r3, [pc, #52]	; (8004160 <HAL_FLASH_Unlock+0x40>)
 800412c:	691b      	ldr	r3, [r3, #16]
 800412e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004132:	2b00      	cmp	r3, #0
 8004134:	d00d      	beq.n	8004152 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004136:	4b0a      	ldr	r3, [pc, #40]	; (8004160 <HAL_FLASH_Unlock+0x40>)
 8004138:	4a0a      	ldr	r2, [pc, #40]	; (8004164 <HAL_FLASH_Unlock+0x44>)
 800413a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800413c:	4b08      	ldr	r3, [pc, #32]	; (8004160 <HAL_FLASH_Unlock+0x40>)
 800413e:	4a0a      	ldr	r2, [pc, #40]	; (8004168 <HAL_FLASH_Unlock+0x48>)
 8004140:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004142:	4b07      	ldr	r3, [pc, #28]	; (8004160 <HAL_FLASH_Unlock+0x40>)
 8004144:	691b      	ldr	r3, [r3, #16]
 8004146:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800414a:	2b00      	cmp	r3, #0
 800414c:	d001      	beq.n	8004152 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8004152:	79fb      	ldrb	r3, [r7, #7]
}
 8004154:	4618      	mov	r0, r3
 8004156:	370c      	adds	r7, #12
 8004158:	46bd      	mov	sp, r7
 800415a:	bc80      	pop	{r7}
 800415c:	4770      	bx	lr
 800415e:	bf00      	nop
 8004160:	40022000 	.word	0x40022000
 8004164:	45670123 	.word	0x45670123
 8004168:	cdef89ab 	.word	0xcdef89ab

0800416c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800416c:	b480      	push	{r7}
 800416e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8004170:	4b05      	ldr	r3, [pc, #20]	; (8004188 <HAL_FLASH_Lock+0x1c>)
 8004172:	691b      	ldr	r3, [r3, #16]
 8004174:	4a04      	ldr	r2, [pc, #16]	; (8004188 <HAL_FLASH_Lock+0x1c>)
 8004176:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800417a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 800417c:	2300      	movs	r3, #0
}
 800417e:	4618      	mov	r0, r3
 8004180:	46bd      	mov	sp, r7
 8004182:	bc80      	pop	{r7}
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop
 8004188:	40022000 	.word	0x40022000

0800418c <HAL_FLASH_GetError>:
  * @brief  Get the specific FLASH error flag.
  * @retval FLASH_ErrorCode The returned value can be:
  *            @ref FLASH_Error_Codes
  */
uint32_t HAL_FLASH_GetError(void)
{
 800418c:	b480      	push	{r7}
 800418e:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8004190:	4b02      	ldr	r3, [pc, #8]	; (800419c <HAL_FLASH_GetError+0x10>)
 8004192:	69db      	ldr	r3, [r3, #28]
}
 8004194:	4618      	mov	r0, r3
 8004196:	46bd      	mov	sp, r7
 8004198:	bc80      	pop	{r7}
 800419a:	4770      	bx	lr
 800419c:	200004b0 	.word	0x200004b0

080041a0 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b083      	sub	sp, #12
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
 80041a8:	460b      	mov	r3, r1
 80041aa:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80041ac:	4b08      	ldr	r3, [pc, #32]	; (80041d0 <FLASH_Program_HalfWord+0x30>)
 80041ae:	2200      	movs	r2, #0
 80041b0:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80041b2:	4b08      	ldr	r3, [pc, #32]	; (80041d4 <FLASH_Program_HalfWord+0x34>)
 80041b4:	691b      	ldr	r3, [r3, #16]
 80041b6:	4a07      	ldr	r2, [pc, #28]	; (80041d4 <FLASH_Program_HalfWord+0x34>)
 80041b8:	f043 0301 	orr.w	r3, r3, #1
 80041bc:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	887a      	ldrh	r2, [r7, #2]
 80041c2:	801a      	strh	r2, [r3, #0]
}
 80041c4:	bf00      	nop
 80041c6:	370c      	adds	r7, #12
 80041c8:	46bd      	mov	sp, r7
 80041ca:	bc80      	pop	{r7}
 80041cc:	4770      	bx	lr
 80041ce:	bf00      	nop
 80041d0:	200004b0 	.word	0x200004b0
 80041d4:	40022000 	.word	0x40022000

080041d8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80041e0:	f7ff fd9a 	bl	8003d18 <HAL_GetTick>
 80041e4:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80041e6:	e010      	b.n	800420a <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ee:	d00c      	beq.n	800420a <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d007      	beq.n	8004206 <FLASH_WaitForLastOperation+0x2e>
 80041f6:	f7ff fd8f 	bl	8003d18 <HAL_GetTick>
 80041fa:	4602      	mov	r2, r0
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	1ad3      	subs	r3, r2, r3
 8004200:	687a      	ldr	r2, [r7, #4]
 8004202:	429a      	cmp	r2, r3
 8004204:	d201      	bcs.n	800420a <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8004206:	2303      	movs	r3, #3
 8004208:	e025      	b.n	8004256 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800420a:	4b15      	ldr	r3, [pc, #84]	; (8004260 <FLASH_WaitForLastOperation+0x88>)
 800420c:	68db      	ldr	r3, [r3, #12]
 800420e:	f003 0301 	and.w	r3, r3, #1
 8004212:	2b00      	cmp	r3, #0
 8004214:	d1e8      	bne.n	80041e8 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8004216:	4b12      	ldr	r3, [pc, #72]	; (8004260 <FLASH_WaitForLastOperation+0x88>)
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	f003 0320 	and.w	r3, r3, #32
 800421e:	2b00      	cmp	r3, #0
 8004220:	d002      	beq.n	8004228 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004222:	4b0f      	ldr	r3, [pc, #60]	; (8004260 <FLASH_WaitForLastOperation+0x88>)
 8004224:	2220      	movs	r2, #32
 8004226:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8004228:	4b0d      	ldr	r3, [pc, #52]	; (8004260 <FLASH_WaitForLastOperation+0x88>)
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	f003 0310 	and.w	r3, r3, #16
 8004230:	2b00      	cmp	r3, #0
 8004232:	d10b      	bne.n	800424c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8004234:	4b0a      	ldr	r3, [pc, #40]	; (8004260 <FLASH_WaitForLastOperation+0x88>)
 8004236:	69db      	ldr	r3, [r3, #28]
 8004238:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800423c:	2b00      	cmp	r3, #0
 800423e:	d105      	bne.n	800424c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8004240:	4b07      	ldr	r3, [pc, #28]	; (8004260 <FLASH_WaitForLastOperation+0x88>)
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8004248:	2b00      	cmp	r3, #0
 800424a:	d003      	beq.n	8004254 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800424c:	f000 f80a 	bl	8004264 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	e000      	b.n	8004256 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8004254:	2300      	movs	r3, #0
}
 8004256:	4618      	mov	r0, r3
 8004258:	3710      	adds	r7, #16
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}
 800425e:	bf00      	nop
 8004260:	40022000 	.word	0x40022000

08004264 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800426a:	2300      	movs	r3, #0
 800426c:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800426e:	4b23      	ldr	r3, [pc, #140]	; (80042fc <FLASH_SetErrorCode+0x98>)
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	f003 0310 	and.w	r3, r3, #16
 8004276:	2b00      	cmp	r3, #0
 8004278:	d009      	beq.n	800428e <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800427a:	4b21      	ldr	r3, [pc, #132]	; (8004300 <FLASH_SetErrorCode+0x9c>)
 800427c:	69db      	ldr	r3, [r3, #28]
 800427e:	f043 0302 	orr.w	r3, r3, #2
 8004282:	4a1f      	ldr	r2, [pc, #124]	; (8004300 <FLASH_SetErrorCode+0x9c>)
 8004284:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	f043 0310 	orr.w	r3, r3, #16
 800428c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800428e:	4b1b      	ldr	r3, [pc, #108]	; (80042fc <FLASH_SetErrorCode+0x98>)
 8004290:	68db      	ldr	r3, [r3, #12]
 8004292:	f003 0304 	and.w	r3, r3, #4
 8004296:	2b00      	cmp	r3, #0
 8004298:	d009      	beq.n	80042ae <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800429a:	4b19      	ldr	r3, [pc, #100]	; (8004300 <FLASH_SetErrorCode+0x9c>)
 800429c:	69db      	ldr	r3, [r3, #28]
 800429e:	f043 0301 	orr.w	r3, r3, #1
 80042a2:	4a17      	ldr	r2, [pc, #92]	; (8004300 <FLASH_SetErrorCode+0x9c>)
 80042a4:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f043 0304 	orr.w	r3, r3, #4
 80042ac:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80042ae:	4b13      	ldr	r3, [pc, #76]	; (80042fc <FLASH_SetErrorCode+0x98>)
 80042b0:	69db      	ldr	r3, [r3, #28]
 80042b2:	f003 0301 	and.w	r3, r3, #1
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d00b      	beq.n	80042d2 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80042ba:	4b11      	ldr	r3, [pc, #68]	; (8004300 <FLASH_SetErrorCode+0x9c>)
 80042bc:	69db      	ldr	r3, [r3, #28]
 80042be:	f043 0304 	orr.w	r3, r3, #4
 80042c2:	4a0f      	ldr	r2, [pc, #60]	; (8004300 <FLASH_SetErrorCode+0x9c>)
 80042c4:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80042c6:	4b0d      	ldr	r3, [pc, #52]	; (80042fc <FLASH_SetErrorCode+0x98>)
 80042c8:	69db      	ldr	r3, [r3, #28]
 80042ca:	4a0c      	ldr	r2, [pc, #48]	; (80042fc <FLASH_SetErrorCode+0x98>)
 80042cc:	f023 0301 	bic.w	r3, r3, #1
 80042d0:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f240 1201 	movw	r2, #257	; 0x101
 80042d8:	4293      	cmp	r3, r2
 80042da:	d106      	bne.n	80042ea <FLASH_SetErrorCode+0x86>
 80042dc:	4b07      	ldr	r3, [pc, #28]	; (80042fc <FLASH_SetErrorCode+0x98>)
 80042de:	69db      	ldr	r3, [r3, #28]
 80042e0:	4a06      	ldr	r2, [pc, #24]	; (80042fc <FLASH_SetErrorCode+0x98>)
 80042e2:	f023 0301 	bic.w	r3, r3, #1
 80042e6:	61d3      	str	r3, [r2, #28]
}  
 80042e8:	e002      	b.n	80042f0 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80042ea:	4a04      	ldr	r2, [pc, #16]	; (80042fc <FLASH_SetErrorCode+0x98>)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	60d3      	str	r3, [r2, #12]
}  
 80042f0:	bf00      	nop
 80042f2:	370c      	adds	r7, #12
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bc80      	pop	{r7}
 80042f8:	4770      	bx	lr
 80042fa:	bf00      	nop
 80042fc:	40022000 	.word	0x40022000
 8004300:	200004b0 	.word	0x200004b0

08004304 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b084      	sub	sp, #16
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
 800430c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800430e:	2301      	movs	r3, #1
 8004310:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8004312:	2300      	movs	r3, #0
 8004314:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004316:	4b2f      	ldr	r3, [pc, #188]	; (80043d4 <HAL_FLASHEx_Erase+0xd0>)
 8004318:	7e1b      	ldrb	r3, [r3, #24]
 800431a:	2b01      	cmp	r3, #1
 800431c:	d101      	bne.n	8004322 <HAL_FLASHEx_Erase+0x1e>
 800431e:	2302      	movs	r3, #2
 8004320:	e053      	b.n	80043ca <HAL_FLASHEx_Erase+0xc6>
 8004322:	4b2c      	ldr	r3, [pc, #176]	; (80043d4 <HAL_FLASHEx_Erase+0xd0>)
 8004324:	2201      	movs	r2, #1
 8004326:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	2b02      	cmp	r3, #2
 800432e:	d116      	bne.n	800435e <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8004330:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004334:	f7ff ff50 	bl	80041d8 <FLASH_WaitForLastOperation>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	d141      	bne.n	80043c2 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 800433e:	2001      	movs	r0, #1
 8004340:	f000 f84c 	bl	80043dc <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004344:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004348:	f7ff ff46 	bl	80041d8 <FLASH_WaitForLastOperation>
 800434c:	4603      	mov	r3, r0
 800434e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8004350:	4b21      	ldr	r3, [pc, #132]	; (80043d8 <HAL_FLASHEx_Erase+0xd4>)
 8004352:	691b      	ldr	r3, [r3, #16]
 8004354:	4a20      	ldr	r2, [pc, #128]	; (80043d8 <HAL_FLASHEx_Erase+0xd4>)
 8004356:	f023 0304 	bic.w	r3, r3, #4
 800435a:	6113      	str	r3, [r2, #16]
 800435c:	e031      	b.n	80043c2 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800435e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004362:	f7ff ff39 	bl	80041d8 <FLASH_WaitForLastOperation>
 8004366:	4603      	mov	r3, r0
 8004368:	2b00      	cmp	r3, #0
 800436a:	d12a      	bne.n	80043c2 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	f04f 32ff 	mov.w	r2, #4294967295
 8004372:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	60bb      	str	r3, [r7, #8]
 800437a:	e019      	b.n	80043b0 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 800437c:	68b8      	ldr	r0, [r7, #8]
 800437e:	f000 f849 	bl	8004414 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004382:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004386:	f7ff ff27 	bl	80041d8 <FLASH_WaitForLastOperation>
 800438a:	4603      	mov	r3, r0
 800438c:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800438e:	4b12      	ldr	r3, [pc, #72]	; (80043d8 <HAL_FLASHEx_Erase+0xd4>)
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	4a11      	ldr	r2, [pc, #68]	; (80043d8 <HAL_FLASHEx_Erase+0xd4>)
 8004394:	f023 0302 	bic.w	r3, r3, #2
 8004398:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800439a:	7bfb      	ldrb	r3, [r7, #15]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d003      	beq.n	80043a8 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	68ba      	ldr	r2, [r7, #8]
 80043a4:	601a      	str	r2, [r3, #0]
            break;
 80043a6:	e00c      	b.n	80043c2 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80043ae:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	029a      	lsls	r2, r3, #10
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 80043bc:	68ba      	ldr	r2, [r7, #8]
 80043be:	429a      	cmp	r2, r3
 80043c0:	d3dc      	bcc.n	800437c <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80043c2:	4b04      	ldr	r3, [pc, #16]	; (80043d4 <HAL_FLASHEx_Erase+0xd0>)
 80043c4:	2200      	movs	r2, #0
 80043c6:	761a      	strb	r2, [r3, #24]

  return status;
 80043c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3710      	adds	r7, #16
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	200004b0 	.word	0x200004b0
 80043d8:	40022000 	.word	0x40022000

080043dc <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80043dc:	b480      	push	{r7}
 80043de:	b083      	sub	sp, #12
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80043e4:	4b09      	ldr	r3, [pc, #36]	; (800440c <FLASH_MassErase+0x30>)
 80043e6:	2200      	movs	r2, #0
 80043e8:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80043ea:	4b09      	ldr	r3, [pc, #36]	; (8004410 <FLASH_MassErase+0x34>)
 80043ec:	691b      	ldr	r3, [r3, #16]
 80043ee:	4a08      	ldr	r2, [pc, #32]	; (8004410 <FLASH_MassErase+0x34>)
 80043f0:	f043 0304 	orr.w	r3, r3, #4
 80043f4:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80043f6:	4b06      	ldr	r3, [pc, #24]	; (8004410 <FLASH_MassErase+0x34>)
 80043f8:	691b      	ldr	r3, [r3, #16]
 80043fa:	4a05      	ldr	r2, [pc, #20]	; (8004410 <FLASH_MassErase+0x34>)
 80043fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004400:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8004402:	bf00      	nop
 8004404:	370c      	adds	r7, #12
 8004406:	46bd      	mov	sp, r7
 8004408:	bc80      	pop	{r7}
 800440a:	4770      	bx	lr
 800440c:	200004b0 	.word	0x200004b0
 8004410:	40022000 	.word	0x40022000

08004414 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8004414:	b480      	push	{r7}
 8004416:	b083      	sub	sp, #12
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800441c:	4b0b      	ldr	r3, [pc, #44]	; (800444c <FLASH_PageErase+0x38>)
 800441e:	2200      	movs	r2, #0
 8004420:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8004422:	4b0b      	ldr	r3, [pc, #44]	; (8004450 <FLASH_PageErase+0x3c>)
 8004424:	691b      	ldr	r3, [r3, #16]
 8004426:	4a0a      	ldr	r2, [pc, #40]	; (8004450 <FLASH_PageErase+0x3c>)
 8004428:	f043 0302 	orr.w	r3, r3, #2
 800442c:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800442e:	4a08      	ldr	r2, [pc, #32]	; (8004450 <FLASH_PageErase+0x3c>)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8004434:	4b06      	ldr	r3, [pc, #24]	; (8004450 <FLASH_PageErase+0x3c>)
 8004436:	691b      	ldr	r3, [r3, #16]
 8004438:	4a05      	ldr	r2, [pc, #20]	; (8004450 <FLASH_PageErase+0x3c>)
 800443a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800443e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8004440:	bf00      	nop
 8004442:	370c      	adds	r7, #12
 8004444:	46bd      	mov	sp, r7
 8004446:	bc80      	pop	{r7}
 8004448:	4770      	bx	lr
 800444a:	bf00      	nop
 800444c:	200004b0 	.word	0x200004b0
 8004450:	40022000 	.word	0x40022000

08004454 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004454:	b480      	push	{r7}
 8004456:	b08b      	sub	sp, #44	; 0x2c
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
 800445c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800445e:	2300      	movs	r3, #0
 8004460:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004462:	2300      	movs	r3, #0
 8004464:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004466:	e169      	b.n	800473c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004468:	2201      	movs	r2, #1
 800446a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446c:	fa02 f303 	lsl.w	r3, r2, r3
 8004470:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	69fa      	ldr	r2, [r7, #28]
 8004478:	4013      	ands	r3, r2
 800447a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800447c:	69ba      	ldr	r2, [r7, #24]
 800447e:	69fb      	ldr	r3, [r7, #28]
 8004480:	429a      	cmp	r2, r3
 8004482:	f040 8158 	bne.w	8004736 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	4a9a      	ldr	r2, [pc, #616]	; (80046f4 <HAL_GPIO_Init+0x2a0>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d05e      	beq.n	800454e <HAL_GPIO_Init+0xfa>
 8004490:	4a98      	ldr	r2, [pc, #608]	; (80046f4 <HAL_GPIO_Init+0x2a0>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d875      	bhi.n	8004582 <HAL_GPIO_Init+0x12e>
 8004496:	4a98      	ldr	r2, [pc, #608]	; (80046f8 <HAL_GPIO_Init+0x2a4>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d058      	beq.n	800454e <HAL_GPIO_Init+0xfa>
 800449c:	4a96      	ldr	r2, [pc, #600]	; (80046f8 <HAL_GPIO_Init+0x2a4>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d86f      	bhi.n	8004582 <HAL_GPIO_Init+0x12e>
 80044a2:	4a96      	ldr	r2, [pc, #600]	; (80046fc <HAL_GPIO_Init+0x2a8>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d052      	beq.n	800454e <HAL_GPIO_Init+0xfa>
 80044a8:	4a94      	ldr	r2, [pc, #592]	; (80046fc <HAL_GPIO_Init+0x2a8>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d869      	bhi.n	8004582 <HAL_GPIO_Init+0x12e>
 80044ae:	4a94      	ldr	r2, [pc, #592]	; (8004700 <HAL_GPIO_Init+0x2ac>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d04c      	beq.n	800454e <HAL_GPIO_Init+0xfa>
 80044b4:	4a92      	ldr	r2, [pc, #584]	; (8004700 <HAL_GPIO_Init+0x2ac>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d863      	bhi.n	8004582 <HAL_GPIO_Init+0x12e>
 80044ba:	4a92      	ldr	r2, [pc, #584]	; (8004704 <HAL_GPIO_Init+0x2b0>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d046      	beq.n	800454e <HAL_GPIO_Init+0xfa>
 80044c0:	4a90      	ldr	r2, [pc, #576]	; (8004704 <HAL_GPIO_Init+0x2b0>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d85d      	bhi.n	8004582 <HAL_GPIO_Init+0x12e>
 80044c6:	2b12      	cmp	r3, #18
 80044c8:	d82a      	bhi.n	8004520 <HAL_GPIO_Init+0xcc>
 80044ca:	2b12      	cmp	r3, #18
 80044cc:	d859      	bhi.n	8004582 <HAL_GPIO_Init+0x12e>
 80044ce:	a201      	add	r2, pc, #4	; (adr r2, 80044d4 <HAL_GPIO_Init+0x80>)
 80044d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044d4:	0800454f 	.word	0x0800454f
 80044d8:	08004529 	.word	0x08004529
 80044dc:	0800453b 	.word	0x0800453b
 80044e0:	0800457d 	.word	0x0800457d
 80044e4:	08004583 	.word	0x08004583
 80044e8:	08004583 	.word	0x08004583
 80044ec:	08004583 	.word	0x08004583
 80044f0:	08004583 	.word	0x08004583
 80044f4:	08004583 	.word	0x08004583
 80044f8:	08004583 	.word	0x08004583
 80044fc:	08004583 	.word	0x08004583
 8004500:	08004583 	.word	0x08004583
 8004504:	08004583 	.word	0x08004583
 8004508:	08004583 	.word	0x08004583
 800450c:	08004583 	.word	0x08004583
 8004510:	08004583 	.word	0x08004583
 8004514:	08004583 	.word	0x08004583
 8004518:	08004531 	.word	0x08004531
 800451c:	08004545 	.word	0x08004545
 8004520:	4a79      	ldr	r2, [pc, #484]	; (8004708 <HAL_GPIO_Init+0x2b4>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d013      	beq.n	800454e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004526:	e02c      	b.n	8004582 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	68db      	ldr	r3, [r3, #12]
 800452c:	623b      	str	r3, [r7, #32]
          break;
 800452e:	e029      	b.n	8004584 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	68db      	ldr	r3, [r3, #12]
 8004534:	3304      	adds	r3, #4
 8004536:	623b      	str	r3, [r7, #32]
          break;
 8004538:	e024      	b.n	8004584 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	3308      	adds	r3, #8
 8004540:	623b      	str	r3, [r7, #32]
          break;
 8004542:	e01f      	b.n	8004584 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	330c      	adds	r3, #12
 800454a:	623b      	str	r3, [r7, #32]
          break;
 800454c:	e01a      	b.n	8004584 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	689b      	ldr	r3, [r3, #8]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d102      	bne.n	800455c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004556:	2304      	movs	r3, #4
 8004558:	623b      	str	r3, [r7, #32]
          break;
 800455a:	e013      	b.n	8004584 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	2b01      	cmp	r3, #1
 8004562:	d105      	bne.n	8004570 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004564:	2308      	movs	r3, #8
 8004566:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	69fa      	ldr	r2, [r7, #28]
 800456c:	611a      	str	r2, [r3, #16]
          break;
 800456e:	e009      	b.n	8004584 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004570:	2308      	movs	r3, #8
 8004572:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	69fa      	ldr	r2, [r7, #28]
 8004578:	615a      	str	r2, [r3, #20]
          break;
 800457a:	e003      	b.n	8004584 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800457c:	2300      	movs	r3, #0
 800457e:	623b      	str	r3, [r7, #32]
          break;
 8004580:	e000      	b.n	8004584 <HAL_GPIO_Init+0x130>
          break;
 8004582:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004584:	69bb      	ldr	r3, [r7, #24]
 8004586:	2bff      	cmp	r3, #255	; 0xff
 8004588:	d801      	bhi.n	800458e <HAL_GPIO_Init+0x13a>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	e001      	b.n	8004592 <HAL_GPIO_Init+0x13e>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	3304      	adds	r3, #4
 8004592:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004594:	69bb      	ldr	r3, [r7, #24]
 8004596:	2bff      	cmp	r3, #255	; 0xff
 8004598:	d802      	bhi.n	80045a0 <HAL_GPIO_Init+0x14c>
 800459a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	e002      	b.n	80045a6 <HAL_GPIO_Init+0x152>
 80045a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a2:	3b08      	subs	r3, #8
 80045a4:	009b      	lsls	r3, r3, #2
 80045a6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	210f      	movs	r1, #15
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	fa01 f303 	lsl.w	r3, r1, r3
 80045b4:	43db      	mvns	r3, r3
 80045b6:	401a      	ands	r2, r3
 80045b8:	6a39      	ldr	r1, [r7, #32]
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	fa01 f303 	lsl.w	r3, r1, r3
 80045c0:	431a      	orrs	r2, r3
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	f000 80b1 	beq.w	8004736 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80045d4:	4b4d      	ldr	r3, [pc, #308]	; (800470c <HAL_GPIO_Init+0x2b8>)
 80045d6:	699b      	ldr	r3, [r3, #24]
 80045d8:	4a4c      	ldr	r2, [pc, #304]	; (800470c <HAL_GPIO_Init+0x2b8>)
 80045da:	f043 0301 	orr.w	r3, r3, #1
 80045de:	6193      	str	r3, [r2, #24]
 80045e0:	4b4a      	ldr	r3, [pc, #296]	; (800470c <HAL_GPIO_Init+0x2b8>)
 80045e2:	699b      	ldr	r3, [r3, #24]
 80045e4:	f003 0301 	and.w	r3, r3, #1
 80045e8:	60bb      	str	r3, [r7, #8]
 80045ea:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80045ec:	4a48      	ldr	r2, [pc, #288]	; (8004710 <HAL_GPIO_Init+0x2bc>)
 80045ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f0:	089b      	lsrs	r3, r3, #2
 80045f2:	3302      	adds	r3, #2
 80045f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045f8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80045fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045fc:	f003 0303 	and.w	r3, r3, #3
 8004600:	009b      	lsls	r3, r3, #2
 8004602:	220f      	movs	r2, #15
 8004604:	fa02 f303 	lsl.w	r3, r2, r3
 8004608:	43db      	mvns	r3, r3
 800460a:	68fa      	ldr	r2, [r7, #12]
 800460c:	4013      	ands	r3, r2
 800460e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	4a40      	ldr	r2, [pc, #256]	; (8004714 <HAL_GPIO_Init+0x2c0>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d013      	beq.n	8004640 <HAL_GPIO_Init+0x1ec>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	4a3f      	ldr	r2, [pc, #252]	; (8004718 <HAL_GPIO_Init+0x2c4>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d00d      	beq.n	800463c <HAL_GPIO_Init+0x1e8>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	4a3e      	ldr	r2, [pc, #248]	; (800471c <HAL_GPIO_Init+0x2c8>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d007      	beq.n	8004638 <HAL_GPIO_Init+0x1e4>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	4a3d      	ldr	r2, [pc, #244]	; (8004720 <HAL_GPIO_Init+0x2cc>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d101      	bne.n	8004634 <HAL_GPIO_Init+0x1e0>
 8004630:	2303      	movs	r3, #3
 8004632:	e006      	b.n	8004642 <HAL_GPIO_Init+0x1ee>
 8004634:	2304      	movs	r3, #4
 8004636:	e004      	b.n	8004642 <HAL_GPIO_Init+0x1ee>
 8004638:	2302      	movs	r3, #2
 800463a:	e002      	b.n	8004642 <HAL_GPIO_Init+0x1ee>
 800463c:	2301      	movs	r3, #1
 800463e:	e000      	b.n	8004642 <HAL_GPIO_Init+0x1ee>
 8004640:	2300      	movs	r3, #0
 8004642:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004644:	f002 0203 	and.w	r2, r2, #3
 8004648:	0092      	lsls	r2, r2, #2
 800464a:	4093      	lsls	r3, r2
 800464c:	68fa      	ldr	r2, [r7, #12]
 800464e:	4313      	orrs	r3, r2
 8004650:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004652:	492f      	ldr	r1, [pc, #188]	; (8004710 <HAL_GPIO_Init+0x2bc>)
 8004654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004656:	089b      	lsrs	r3, r3, #2
 8004658:	3302      	adds	r3, #2
 800465a:	68fa      	ldr	r2, [r7, #12]
 800465c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004668:	2b00      	cmp	r3, #0
 800466a:	d006      	beq.n	800467a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800466c:	4b2d      	ldr	r3, [pc, #180]	; (8004724 <HAL_GPIO_Init+0x2d0>)
 800466e:	689a      	ldr	r2, [r3, #8]
 8004670:	492c      	ldr	r1, [pc, #176]	; (8004724 <HAL_GPIO_Init+0x2d0>)
 8004672:	69bb      	ldr	r3, [r7, #24]
 8004674:	4313      	orrs	r3, r2
 8004676:	608b      	str	r3, [r1, #8]
 8004678:	e006      	b.n	8004688 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800467a:	4b2a      	ldr	r3, [pc, #168]	; (8004724 <HAL_GPIO_Init+0x2d0>)
 800467c:	689a      	ldr	r2, [r3, #8]
 800467e:	69bb      	ldr	r3, [r7, #24]
 8004680:	43db      	mvns	r3, r3
 8004682:	4928      	ldr	r1, [pc, #160]	; (8004724 <HAL_GPIO_Init+0x2d0>)
 8004684:	4013      	ands	r3, r2
 8004686:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004690:	2b00      	cmp	r3, #0
 8004692:	d006      	beq.n	80046a2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004694:	4b23      	ldr	r3, [pc, #140]	; (8004724 <HAL_GPIO_Init+0x2d0>)
 8004696:	68da      	ldr	r2, [r3, #12]
 8004698:	4922      	ldr	r1, [pc, #136]	; (8004724 <HAL_GPIO_Init+0x2d0>)
 800469a:	69bb      	ldr	r3, [r7, #24]
 800469c:	4313      	orrs	r3, r2
 800469e:	60cb      	str	r3, [r1, #12]
 80046a0:	e006      	b.n	80046b0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80046a2:	4b20      	ldr	r3, [pc, #128]	; (8004724 <HAL_GPIO_Init+0x2d0>)
 80046a4:	68da      	ldr	r2, [r3, #12]
 80046a6:	69bb      	ldr	r3, [r7, #24]
 80046a8:	43db      	mvns	r3, r3
 80046aa:	491e      	ldr	r1, [pc, #120]	; (8004724 <HAL_GPIO_Init+0x2d0>)
 80046ac:	4013      	ands	r3, r2
 80046ae:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d006      	beq.n	80046ca <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80046bc:	4b19      	ldr	r3, [pc, #100]	; (8004724 <HAL_GPIO_Init+0x2d0>)
 80046be:	685a      	ldr	r2, [r3, #4]
 80046c0:	4918      	ldr	r1, [pc, #96]	; (8004724 <HAL_GPIO_Init+0x2d0>)
 80046c2:	69bb      	ldr	r3, [r7, #24]
 80046c4:	4313      	orrs	r3, r2
 80046c6:	604b      	str	r3, [r1, #4]
 80046c8:	e006      	b.n	80046d8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80046ca:	4b16      	ldr	r3, [pc, #88]	; (8004724 <HAL_GPIO_Init+0x2d0>)
 80046cc:	685a      	ldr	r2, [r3, #4]
 80046ce:	69bb      	ldr	r3, [r7, #24]
 80046d0:	43db      	mvns	r3, r3
 80046d2:	4914      	ldr	r1, [pc, #80]	; (8004724 <HAL_GPIO_Init+0x2d0>)
 80046d4:	4013      	ands	r3, r2
 80046d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d021      	beq.n	8004728 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80046e4:	4b0f      	ldr	r3, [pc, #60]	; (8004724 <HAL_GPIO_Init+0x2d0>)
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	490e      	ldr	r1, [pc, #56]	; (8004724 <HAL_GPIO_Init+0x2d0>)
 80046ea:	69bb      	ldr	r3, [r7, #24]
 80046ec:	4313      	orrs	r3, r2
 80046ee:	600b      	str	r3, [r1, #0]
 80046f0:	e021      	b.n	8004736 <HAL_GPIO_Init+0x2e2>
 80046f2:	bf00      	nop
 80046f4:	10320000 	.word	0x10320000
 80046f8:	10310000 	.word	0x10310000
 80046fc:	10220000 	.word	0x10220000
 8004700:	10210000 	.word	0x10210000
 8004704:	10120000 	.word	0x10120000
 8004708:	10110000 	.word	0x10110000
 800470c:	40021000 	.word	0x40021000
 8004710:	40010000 	.word	0x40010000
 8004714:	40010800 	.word	0x40010800
 8004718:	40010c00 	.word	0x40010c00
 800471c:	40011000 	.word	0x40011000
 8004720:	40011400 	.word	0x40011400
 8004724:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004728:	4b0b      	ldr	r3, [pc, #44]	; (8004758 <HAL_GPIO_Init+0x304>)
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	69bb      	ldr	r3, [r7, #24]
 800472e:	43db      	mvns	r3, r3
 8004730:	4909      	ldr	r1, [pc, #36]	; (8004758 <HAL_GPIO_Init+0x304>)
 8004732:	4013      	ands	r3, r2
 8004734:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004738:	3301      	adds	r3, #1
 800473a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	681a      	ldr	r2, [r3, #0]
 8004740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004742:	fa22 f303 	lsr.w	r3, r2, r3
 8004746:	2b00      	cmp	r3, #0
 8004748:	f47f ae8e 	bne.w	8004468 <HAL_GPIO_Init+0x14>
  }
}
 800474c:	bf00      	nop
 800474e:	bf00      	nop
 8004750:	372c      	adds	r7, #44	; 0x2c
 8004752:	46bd      	mov	sp, r7
 8004754:	bc80      	pop	{r7}
 8004756:	4770      	bx	lr
 8004758:	40010400 	.word	0x40010400

0800475c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800475c:	b480      	push	{r7}
 800475e:	b085      	sub	sp, #20
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
 8004764:	460b      	mov	r3, r1
 8004766:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	689a      	ldr	r2, [r3, #8]
 800476c:	887b      	ldrh	r3, [r7, #2]
 800476e:	4013      	ands	r3, r2
 8004770:	2b00      	cmp	r3, #0
 8004772:	d002      	beq.n	800477a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004774:	2301      	movs	r3, #1
 8004776:	73fb      	strb	r3, [r7, #15]
 8004778:	e001      	b.n	800477e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800477a:	2300      	movs	r3, #0
 800477c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800477e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004780:	4618      	mov	r0, r3
 8004782:	3714      	adds	r7, #20
 8004784:	46bd      	mov	sp, r7
 8004786:	bc80      	pop	{r7}
 8004788:	4770      	bx	lr

0800478a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800478a:	b480      	push	{r7}
 800478c:	b083      	sub	sp, #12
 800478e:	af00      	add	r7, sp, #0
 8004790:	6078      	str	r0, [r7, #4]
 8004792:	460b      	mov	r3, r1
 8004794:	807b      	strh	r3, [r7, #2]
 8004796:	4613      	mov	r3, r2
 8004798:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800479a:	787b      	ldrb	r3, [r7, #1]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d003      	beq.n	80047a8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80047a0:	887a      	ldrh	r2, [r7, #2]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80047a6:	e003      	b.n	80047b0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80047a8:	887b      	ldrh	r3, [r7, #2]
 80047aa:	041a      	lsls	r2, r3, #16
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	611a      	str	r2, [r3, #16]
}
 80047b0:	bf00      	nop
 80047b2:	370c      	adds	r7, #12
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bc80      	pop	{r7}
 80047b8:	4770      	bx	lr
	...

080047bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b082      	sub	sp, #8
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	4603      	mov	r3, r0
 80047c4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80047c6:	4b08      	ldr	r3, [pc, #32]	; (80047e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80047c8:	695a      	ldr	r2, [r3, #20]
 80047ca:	88fb      	ldrh	r3, [r7, #6]
 80047cc:	4013      	ands	r3, r2
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d006      	beq.n	80047e0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80047d2:	4a05      	ldr	r2, [pc, #20]	; (80047e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80047d4:	88fb      	ldrh	r3, [r7, #6]
 80047d6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80047d8:	88fb      	ldrh	r3, [r7, #6]
 80047da:	4618      	mov	r0, r3
 80047dc:	f7fe fc88 	bl	80030f0 <HAL_GPIO_EXTI_Callback>
  }
}
 80047e0:	bf00      	nop
 80047e2:	3708      	adds	r7, #8
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd80      	pop	{r7, pc}
 80047e8:	40010400 	.word	0x40010400

080047ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b084      	sub	sp, #16
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d101      	bne.n	80047fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e12b      	b.n	8004a56 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004804:	b2db      	uxtb	r3, r3
 8004806:	2b00      	cmp	r3, #0
 8004808:	d106      	bne.n	8004818 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2200      	movs	r2, #0
 800480e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f7ff f80a 	bl	800382c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2224      	movs	r2, #36	; 0x24
 800481c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f022 0201 	bic.w	r2, r2, #1
 800482e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800483e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800484e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004850:	f002 fe12 	bl	8007478 <HAL_RCC_GetPCLK1Freq>
 8004854:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	4a81      	ldr	r2, [pc, #516]	; (8004a60 <HAL_I2C_Init+0x274>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d807      	bhi.n	8004870 <HAL_I2C_Init+0x84>
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	4a80      	ldr	r2, [pc, #512]	; (8004a64 <HAL_I2C_Init+0x278>)
 8004864:	4293      	cmp	r3, r2
 8004866:	bf94      	ite	ls
 8004868:	2301      	movls	r3, #1
 800486a:	2300      	movhi	r3, #0
 800486c:	b2db      	uxtb	r3, r3
 800486e:	e006      	b.n	800487e <HAL_I2C_Init+0x92>
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	4a7d      	ldr	r2, [pc, #500]	; (8004a68 <HAL_I2C_Init+0x27c>)
 8004874:	4293      	cmp	r3, r2
 8004876:	bf94      	ite	ls
 8004878:	2301      	movls	r3, #1
 800487a:	2300      	movhi	r3, #0
 800487c:	b2db      	uxtb	r3, r3
 800487e:	2b00      	cmp	r3, #0
 8004880:	d001      	beq.n	8004886 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e0e7      	b.n	8004a56 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	4a78      	ldr	r2, [pc, #480]	; (8004a6c <HAL_I2C_Init+0x280>)
 800488a:	fba2 2303 	umull	r2, r3, r2, r3
 800488e:	0c9b      	lsrs	r3, r3, #18
 8004890:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	68ba      	ldr	r2, [r7, #8]
 80048a2:	430a      	orrs	r2, r1
 80048a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	6a1b      	ldr	r3, [r3, #32]
 80048ac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	4a6a      	ldr	r2, [pc, #424]	; (8004a60 <HAL_I2C_Init+0x274>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d802      	bhi.n	80048c0 <HAL_I2C_Init+0xd4>
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	3301      	adds	r3, #1
 80048be:	e009      	b.n	80048d4 <HAL_I2C_Init+0xe8>
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80048c6:	fb02 f303 	mul.w	r3, r2, r3
 80048ca:	4a69      	ldr	r2, [pc, #420]	; (8004a70 <HAL_I2C_Init+0x284>)
 80048cc:	fba2 2303 	umull	r2, r3, r2, r3
 80048d0:	099b      	lsrs	r3, r3, #6
 80048d2:	3301      	adds	r3, #1
 80048d4:	687a      	ldr	r2, [r7, #4]
 80048d6:	6812      	ldr	r2, [r2, #0]
 80048d8:	430b      	orrs	r3, r1
 80048da:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	69db      	ldr	r3, [r3, #28]
 80048e2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80048e6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	495c      	ldr	r1, [pc, #368]	; (8004a60 <HAL_I2C_Init+0x274>)
 80048f0:	428b      	cmp	r3, r1
 80048f2:	d819      	bhi.n	8004928 <HAL_I2C_Init+0x13c>
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	1e59      	subs	r1, r3, #1
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	005b      	lsls	r3, r3, #1
 80048fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8004902:	1c59      	adds	r1, r3, #1
 8004904:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004908:	400b      	ands	r3, r1
 800490a:	2b00      	cmp	r3, #0
 800490c:	d00a      	beq.n	8004924 <HAL_I2C_Init+0x138>
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	1e59      	subs	r1, r3, #1
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	005b      	lsls	r3, r3, #1
 8004918:	fbb1 f3f3 	udiv	r3, r1, r3
 800491c:	3301      	adds	r3, #1
 800491e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004922:	e051      	b.n	80049c8 <HAL_I2C_Init+0x1dc>
 8004924:	2304      	movs	r3, #4
 8004926:	e04f      	b.n	80049c8 <HAL_I2C_Init+0x1dc>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d111      	bne.n	8004954 <HAL_I2C_Init+0x168>
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	1e58      	subs	r0, r3, #1
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6859      	ldr	r1, [r3, #4]
 8004938:	460b      	mov	r3, r1
 800493a:	005b      	lsls	r3, r3, #1
 800493c:	440b      	add	r3, r1
 800493e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004942:	3301      	adds	r3, #1
 8004944:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004948:	2b00      	cmp	r3, #0
 800494a:	bf0c      	ite	eq
 800494c:	2301      	moveq	r3, #1
 800494e:	2300      	movne	r3, #0
 8004950:	b2db      	uxtb	r3, r3
 8004952:	e012      	b.n	800497a <HAL_I2C_Init+0x18e>
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	1e58      	subs	r0, r3, #1
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6859      	ldr	r1, [r3, #4]
 800495c:	460b      	mov	r3, r1
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	440b      	add	r3, r1
 8004962:	0099      	lsls	r1, r3, #2
 8004964:	440b      	add	r3, r1
 8004966:	fbb0 f3f3 	udiv	r3, r0, r3
 800496a:	3301      	adds	r3, #1
 800496c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004970:	2b00      	cmp	r3, #0
 8004972:	bf0c      	ite	eq
 8004974:	2301      	moveq	r3, #1
 8004976:	2300      	movne	r3, #0
 8004978:	b2db      	uxtb	r3, r3
 800497a:	2b00      	cmp	r3, #0
 800497c:	d001      	beq.n	8004982 <HAL_I2C_Init+0x196>
 800497e:	2301      	movs	r3, #1
 8004980:	e022      	b.n	80049c8 <HAL_I2C_Init+0x1dc>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d10e      	bne.n	80049a8 <HAL_I2C_Init+0x1bc>
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	1e58      	subs	r0, r3, #1
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6859      	ldr	r1, [r3, #4]
 8004992:	460b      	mov	r3, r1
 8004994:	005b      	lsls	r3, r3, #1
 8004996:	440b      	add	r3, r1
 8004998:	fbb0 f3f3 	udiv	r3, r0, r3
 800499c:	3301      	adds	r3, #1
 800499e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80049a6:	e00f      	b.n	80049c8 <HAL_I2C_Init+0x1dc>
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	1e58      	subs	r0, r3, #1
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6859      	ldr	r1, [r3, #4]
 80049b0:	460b      	mov	r3, r1
 80049b2:	009b      	lsls	r3, r3, #2
 80049b4:	440b      	add	r3, r1
 80049b6:	0099      	lsls	r1, r3, #2
 80049b8:	440b      	add	r3, r1
 80049ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80049be:	3301      	adds	r3, #1
 80049c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049c4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80049c8:	6879      	ldr	r1, [r7, #4]
 80049ca:	6809      	ldr	r1, [r1, #0]
 80049cc:	4313      	orrs	r3, r2
 80049ce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	69da      	ldr	r2, [r3, #28]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6a1b      	ldr	r3, [r3, #32]
 80049e2:	431a      	orrs	r2, r3
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	430a      	orrs	r2, r1
 80049ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80049f6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80049fa:	687a      	ldr	r2, [r7, #4]
 80049fc:	6911      	ldr	r1, [r2, #16]
 80049fe:	687a      	ldr	r2, [r7, #4]
 8004a00:	68d2      	ldr	r2, [r2, #12]
 8004a02:	4311      	orrs	r1, r2
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	6812      	ldr	r2, [r2, #0]
 8004a08:	430b      	orrs	r3, r1
 8004a0a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	68db      	ldr	r3, [r3, #12]
 8004a12:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	695a      	ldr	r2, [r3, #20]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	699b      	ldr	r3, [r3, #24]
 8004a1e:	431a      	orrs	r2, r3
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	430a      	orrs	r2, r1
 8004a26:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f042 0201 	orr.w	r2, r2, #1
 8004a36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2220      	movs	r2, #32
 8004a42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004a54:	2300      	movs	r3, #0
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	3710      	adds	r7, #16
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}
 8004a5e:	bf00      	nop
 8004a60:	000186a0 	.word	0x000186a0
 8004a64:	001e847f 	.word	0x001e847f
 8004a68:	003d08ff 	.word	0x003d08ff
 8004a6c:	431bde83 	.word	0x431bde83
 8004a70:	10624dd3 	.word	0x10624dd3

08004a74 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b083      	sub	sp, #12
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	695b      	ldr	r3, [r3, #20]
 8004a82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a86:	2b80      	cmp	r3, #128	; 0x80
 8004a88:	d103      	bne.n	8004a92 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	611a      	str	r2, [r3, #16]
  }
}
 8004a92:	bf00      	nop
 8004a94:	370c      	adds	r7, #12
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bc80      	pop	{r7}
 8004a9a:	4770      	bx	lr

08004a9c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b088      	sub	sp, #32
 8004aa0:	af02      	add	r7, sp, #8
 8004aa2:	60f8      	str	r0, [r7, #12]
 8004aa4:	607a      	str	r2, [r7, #4]
 8004aa6:	461a      	mov	r2, r3
 8004aa8:	460b      	mov	r3, r1
 8004aaa:	817b      	strh	r3, [r7, #10]
 8004aac:	4613      	mov	r3, r2
 8004aae:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004ab0:	f7ff f932 	bl	8003d18 <HAL_GetTick>
 8004ab4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	2b20      	cmp	r3, #32
 8004ac0:	f040 80e0 	bne.w	8004c84 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	9300      	str	r3, [sp, #0]
 8004ac8:	2319      	movs	r3, #25
 8004aca:	2201      	movs	r2, #1
 8004acc:	4970      	ldr	r1, [pc, #448]	; (8004c90 <HAL_I2C_Master_Transmit+0x1f4>)
 8004ace:	68f8      	ldr	r0, [r7, #12]
 8004ad0:	f001 fee6 	bl	80068a0 <I2C_WaitOnFlagUntilTimeout>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d001      	beq.n	8004ade <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004ada:	2302      	movs	r3, #2
 8004adc:	e0d3      	b.n	8004c86 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ae4:	2b01      	cmp	r3, #1
 8004ae6:	d101      	bne.n	8004aec <HAL_I2C_Master_Transmit+0x50>
 8004ae8:	2302      	movs	r3, #2
 8004aea:	e0cc      	b.n	8004c86 <HAL_I2C_Master_Transmit+0x1ea>
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2201      	movs	r2, #1
 8004af0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f003 0301 	and.w	r3, r3, #1
 8004afe:	2b01      	cmp	r3, #1
 8004b00:	d007      	beq.n	8004b12 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	681a      	ldr	r2, [r3, #0]
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f042 0201 	orr.w	r2, r2, #1
 8004b10:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	681a      	ldr	r2, [r3, #0]
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b20:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2221      	movs	r2, #33	; 0x21
 8004b26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2210      	movs	r2, #16
 8004b2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2200      	movs	r2, #0
 8004b36:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	687a      	ldr	r2, [r7, #4]
 8004b3c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	893a      	ldrh	r2, [r7, #8]
 8004b42:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b48:	b29a      	uxth	r2, r3
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	4a50      	ldr	r2, [pc, #320]	; (8004c94 <HAL_I2C_Master_Transmit+0x1f8>)
 8004b52:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004b54:	8979      	ldrh	r1, [r7, #10]
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	6a3a      	ldr	r2, [r7, #32]
 8004b5a:	68f8      	ldr	r0, [r7, #12]
 8004b5c:	f001 fd76 	bl	800664c <I2C_MasterRequestWrite>
 8004b60:	4603      	mov	r3, r0
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d001      	beq.n	8004b6a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004b66:	2301      	movs	r3, #1
 8004b68:	e08d      	b.n	8004c86 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	613b      	str	r3, [r7, #16]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	695b      	ldr	r3, [r3, #20]
 8004b74:	613b      	str	r3, [r7, #16]
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	699b      	ldr	r3, [r3, #24]
 8004b7c:	613b      	str	r3, [r7, #16]
 8004b7e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004b80:	e066      	b.n	8004c50 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b82:	697a      	ldr	r2, [r7, #20]
 8004b84:	6a39      	ldr	r1, [r7, #32]
 8004b86:	68f8      	ldr	r0, [r7, #12]
 8004b88:	f001 ffa4 	bl	8006ad4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d00d      	beq.n	8004bae <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b96:	2b04      	cmp	r3, #4
 8004b98:	d107      	bne.n	8004baa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	681a      	ldr	r2, [r3, #0]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ba8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	e06b      	b.n	8004c86 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb2:	781a      	ldrb	r2, [r3, #0]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bbe:	1c5a      	adds	r2, r3, #1
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bc8:	b29b      	uxth	r3, r3
 8004bca:	3b01      	subs	r3, #1
 8004bcc:	b29a      	uxth	r2, r3
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bd6:	3b01      	subs	r3, #1
 8004bd8:	b29a      	uxth	r2, r3
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	695b      	ldr	r3, [r3, #20]
 8004be4:	f003 0304 	and.w	r3, r3, #4
 8004be8:	2b04      	cmp	r3, #4
 8004bea:	d11b      	bne.n	8004c24 <HAL_I2C_Master_Transmit+0x188>
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d017      	beq.n	8004c24 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bf8:	781a      	ldrb	r2, [r3, #0]
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c04:	1c5a      	adds	r2, r3, #1
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c0e:	b29b      	uxth	r3, r3
 8004c10:	3b01      	subs	r3, #1
 8004c12:	b29a      	uxth	r2, r3
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c1c:	3b01      	subs	r3, #1
 8004c1e:	b29a      	uxth	r2, r3
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c24:	697a      	ldr	r2, [r7, #20]
 8004c26:	6a39      	ldr	r1, [r7, #32]
 8004c28:	68f8      	ldr	r0, [r7, #12]
 8004c2a:	f001 ff9b 	bl	8006b64 <I2C_WaitOnBTFFlagUntilTimeout>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d00d      	beq.n	8004c50 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c38:	2b04      	cmp	r3, #4
 8004c3a:	d107      	bne.n	8004c4c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c4a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e01a      	b.n	8004c86 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d194      	bne.n	8004b82 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c66:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2220      	movs	r2, #32
 8004c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2200      	movs	r2, #0
 8004c74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004c80:	2300      	movs	r3, #0
 8004c82:	e000      	b.n	8004c86 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004c84:	2302      	movs	r3, #2
  }
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3718      	adds	r7, #24
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	00100002 	.word	0x00100002
 8004c94:	ffff0000 	.word	0xffff0000

08004c98 <HAL_I2C_Slave_Seq_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b087      	sub	sp, #28
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	60f8      	str	r0, [r7, #12]
 8004ca0:	60b9      	str	r1, [r7, #8]
 8004ca2:	603b      	str	r3, [r7, #0]
 8004ca4:	4613      	mov	r3, r2
 8004ca6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004cb4:	2b28      	cmp	r3, #40	; 0x28
 8004cb6:	d15b      	bne.n	8004d70 <HAL_I2C_Slave_Seq_Transmit_IT+0xd8>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d002      	beq.n	8004cc4 <HAL_I2C_Slave_Seq_Transmit_IT+0x2c>
 8004cbe:	88fb      	ldrh	r3, [r7, #6]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d101      	bne.n	8004cc8 <HAL_I2C_Slave_Seq_Transmit_IT+0x30>
    {
      return  HAL_ERROR;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	e054      	b.n	8004d72 <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cce:	2b01      	cmp	r3, #1
 8004cd0:	d101      	bne.n	8004cd6 <HAL_I2C_Slave_Seq_Transmit_IT+0x3e>
 8004cd2:	2302      	movs	r3, #2
 8004cd4:	e04d      	b.n	8004d72 <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2201      	movs	r2, #1
 8004cda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f003 0301 	and.w	r3, r3, #1
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	d007      	beq.n	8004cfc <HAL_I2C_Slave_Seq_Transmit_IT+0x64>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f042 0201 	orr.w	r2, r2, #1
 8004cfa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	681a      	ldr	r2, [r3, #0]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d0a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2229      	movs	r2, #41	; 0x29
 8004d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2220      	movs	r2, #32
 8004d18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	68ba      	ldr	r2, [r7, #8]
 8004d26:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	88fa      	ldrh	r2, [r7, #6]
 8004d2c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d32:	b29a      	uxth	r2, r3
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	683a      	ldr	r2, [r7, #0]
 8004d3c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d3e:	2300      	movs	r3, #0
 8004d40:	617b      	str	r3, [r7, #20]
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	695b      	ldr	r3, [r3, #20]
 8004d48:	617b      	str	r3, [r7, #20]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	699b      	ldr	r3, [r3, #24]
 8004d50:	617b      	str	r3, [r7, #20]
 8004d52:	697b      	ldr	r3, [r7, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2200      	movs	r2, #0
 8004d58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	685a      	ldr	r2, [r3, #4]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8004d6a:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	e000      	b.n	8004d72 <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
  }
  else
  {
    return HAL_BUSY;
 8004d70:	2302      	movs	r3, #2
  }
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	371c      	adds	r7, #28
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bc80      	pop	{r7}
 8004d7a:	4770      	bx	lr

08004d7c <HAL_I2C_Slave_Seq_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b087      	sub	sp, #28
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	60f8      	str	r0, [r7, #12]
 8004d84:	60b9      	str	r1, [r7, #8]
 8004d86:	603b      	str	r3, [r7, #0]
 8004d88:	4613      	mov	r3, r2
 8004d8a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004d98:	2b28      	cmp	r3, #40	; 0x28
 8004d9a:	d15b      	bne.n	8004e54 <HAL_I2C_Slave_Seq_Receive_IT+0xd8>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d002      	beq.n	8004da8 <HAL_I2C_Slave_Seq_Receive_IT+0x2c>
 8004da2:	88fb      	ldrh	r3, [r7, #6]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d101      	bne.n	8004dac <HAL_I2C_Slave_Seq_Receive_IT+0x30>
    {
      return  HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	e054      	b.n	8004e56 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d101      	bne.n	8004dba <HAL_I2C_Slave_Seq_Receive_IT+0x3e>
 8004db6:	2302      	movs	r3, #2
 8004db8:	e04d      	b.n	8004e56 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 0301 	and.w	r3, r3, #1
 8004dcc:	2b01      	cmp	r3, #1
 8004dce:	d007      	beq.n	8004de0 <HAL_I2C_Slave_Seq_Receive_IT+0x64>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f042 0201 	orr.w	r2, r2, #1
 8004dde:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004dee:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	222a      	movs	r2, #42	; 0x2a
 8004df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2220      	movs	r2, #32
 8004dfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2200      	movs	r2, #0
 8004e04:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	68ba      	ldr	r2, [r7, #8]
 8004e0a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	88fa      	ldrh	r2, [r7, #6]
 8004e10:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e16:	b29a      	uxth	r2, r3
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	683a      	ldr	r2, [r7, #0]
 8004e20:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e22:	2300      	movs	r3, #0
 8004e24:	617b      	str	r3, [r7, #20]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	695b      	ldr	r3, [r3, #20]
 8004e2c:	617b      	str	r3, [r7, #20]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	699b      	ldr	r3, [r3, #24]
 8004e34:	617b      	str	r3, [r7, #20]
 8004e36:	697b      	ldr	r3, [r7, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	685a      	ldr	r2, [r3, #4]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8004e4e:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8004e50:	2300      	movs	r3, #0
 8004e52:	e000      	b.n	8004e56 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
  }
  else
  {
    return HAL_BUSY;
 8004e54:	2302      	movs	r3, #2
  }
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	371c      	adds	r7, #28
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bc80      	pop	{r7}
 8004e5e:	4770      	bx	lr

08004e60 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b083      	sub	sp, #12
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e6e:	b2db      	uxtb	r3, r3
 8004e70:	2b20      	cmp	r3, #32
 8004e72:	d124      	bne.n	8004ebe <HAL_I2C_EnableListen_IT+0x5e>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2228      	movs	r2, #40	; 0x28
 8004e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 0301 	and.w	r3, r3, #1
 8004e86:	2b01      	cmp	r3, #1
 8004e88:	d007      	beq.n	8004e9a <HAL_I2C_EnableListen_IT+0x3a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f042 0201 	orr.w	r2, r2, #1
 8004e98:	601a      	str	r2, [r3, #0]
    }

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004ea8:	601a      	str	r2, [r3, #0]

    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	685a      	ldr	r2, [r3, #4]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8004eb8:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	e000      	b.n	8004ec0 <HAL_I2C_EnableListen_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8004ebe:	2302      	movs	r3, #2
  }
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	370c      	adds	r7, #12
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bc80      	pop	{r7}
 8004ec8:	4770      	bx	lr

08004eca <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004eca:	b580      	push	{r7, lr}
 8004ecc:	b088      	sub	sp, #32
 8004ece:	af00      	add	r7, sp, #0
 8004ed0:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ee2:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004eea:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ef2:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004ef4:	7bfb      	ldrb	r3, [r7, #15]
 8004ef6:	2b10      	cmp	r3, #16
 8004ef8:	d003      	beq.n	8004f02 <HAL_I2C_EV_IRQHandler+0x38>
 8004efa:	7bfb      	ldrb	r3, [r7, #15]
 8004efc:	2b40      	cmp	r3, #64	; 0x40
 8004efe:	f040 80c1 	bne.w	8005084 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	699b      	ldr	r3, [r3, #24]
 8004f08:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	695b      	ldr	r3, [r3, #20]
 8004f10:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004f12:	69fb      	ldr	r3, [r7, #28]
 8004f14:	f003 0301 	and.w	r3, r3, #1
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d10d      	bne.n	8004f38 <HAL_I2C_EV_IRQHandler+0x6e>
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004f22:	d003      	beq.n	8004f2c <HAL_I2C_EV_IRQHandler+0x62>
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004f2a:	d101      	bne.n	8004f30 <HAL_I2C_EV_IRQHandler+0x66>
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	e000      	b.n	8004f32 <HAL_I2C_EV_IRQHandler+0x68>
 8004f30:	2300      	movs	r3, #0
 8004f32:	2b01      	cmp	r3, #1
 8004f34:	f000 8132 	beq.w	800519c <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004f38:	69fb      	ldr	r3, [r7, #28]
 8004f3a:	f003 0301 	and.w	r3, r3, #1
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d00c      	beq.n	8004f5c <HAL_I2C_EV_IRQHandler+0x92>
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	0a5b      	lsrs	r3, r3, #9
 8004f46:	f003 0301 	and.w	r3, r3, #1
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d006      	beq.n	8004f5c <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f001 feb0 	bl	8006cb4 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004f54:	6878      	ldr	r0, [r7, #4]
 8004f56:	f000 fd54 	bl	8005a02 <I2C_Master_SB>
 8004f5a:	e092      	b.n	8005082 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004f5c:	69fb      	ldr	r3, [r7, #28]
 8004f5e:	08db      	lsrs	r3, r3, #3
 8004f60:	f003 0301 	and.w	r3, r3, #1
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d009      	beq.n	8004f7c <HAL_I2C_EV_IRQHandler+0xb2>
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	0a5b      	lsrs	r3, r3, #9
 8004f6c:	f003 0301 	and.w	r3, r3, #1
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d003      	beq.n	8004f7c <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004f74:	6878      	ldr	r0, [r7, #4]
 8004f76:	f000 fdc9 	bl	8005b0c <I2C_Master_ADD10>
 8004f7a:	e082      	b.n	8005082 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004f7c:	69fb      	ldr	r3, [r7, #28]
 8004f7e:	085b      	lsrs	r3, r3, #1
 8004f80:	f003 0301 	and.w	r3, r3, #1
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d009      	beq.n	8004f9c <HAL_I2C_EV_IRQHandler+0xd2>
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	0a5b      	lsrs	r3, r3, #9
 8004f8c:	f003 0301 	and.w	r3, r3, #1
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d003      	beq.n	8004f9c <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f000 fde2 	bl	8005b5e <I2C_Master_ADDR>
 8004f9a:	e072      	b.n	8005082 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004f9c:	69bb      	ldr	r3, [r7, #24]
 8004f9e:	089b      	lsrs	r3, r3, #2
 8004fa0:	f003 0301 	and.w	r3, r3, #1
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d03b      	beq.n	8005020 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004fb2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fb6:	f000 80f3 	beq.w	80051a0 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004fba:	69fb      	ldr	r3, [r7, #28]
 8004fbc:	09db      	lsrs	r3, r3, #7
 8004fbe:	f003 0301 	and.w	r3, r3, #1
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d00f      	beq.n	8004fe6 <HAL_I2C_EV_IRQHandler+0x11c>
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	0a9b      	lsrs	r3, r3, #10
 8004fca:	f003 0301 	and.w	r3, r3, #1
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d009      	beq.n	8004fe6 <HAL_I2C_EV_IRQHandler+0x11c>
 8004fd2:	69fb      	ldr	r3, [r7, #28]
 8004fd4:	089b      	lsrs	r3, r3, #2
 8004fd6:	f003 0301 	and.w	r3, r3, #1
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d103      	bne.n	8004fe6 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f000 f9c0 	bl	8005364 <I2C_MasterTransmit_TXE>
 8004fe4:	e04d      	b.n	8005082 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004fe6:	69fb      	ldr	r3, [r7, #28]
 8004fe8:	089b      	lsrs	r3, r3, #2
 8004fea:	f003 0301 	and.w	r3, r3, #1
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	f000 80d6 	beq.w	80051a0 <HAL_I2C_EV_IRQHandler+0x2d6>
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	0a5b      	lsrs	r3, r3, #9
 8004ff8:	f003 0301 	and.w	r3, r3, #1
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	f000 80cf 	beq.w	80051a0 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005002:	7bbb      	ldrb	r3, [r7, #14]
 8005004:	2b21      	cmp	r3, #33	; 0x21
 8005006:	d103      	bne.n	8005010 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8005008:	6878      	ldr	r0, [r7, #4]
 800500a:	f000 fa47 	bl	800549c <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800500e:	e0c7      	b.n	80051a0 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8005010:	7bfb      	ldrb	r3, [r7, #15]
 8005012:	2b40      	cmp	r3, #64	; 0x40
 8005014:	f040 80c4 	bne.w	80051a0 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	f000 fab5 	bl	8005588 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800501e:	e0bf      	b.n	80051a0 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800502a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800502e:	f000 80b7 	beq.w	80051a0 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005032:	69fb      	ldr	r3, [r7, #28]
 8005034:	099b      	lsrs	r3, r3, #6
 8005036:	f003 0301 	and.w	r3, r3, #1
 800503a:	2b00      	cmp	r3, #0
 800503c:	d00f      	beq.n	800505e <HAL_I2C_EV_IRQHandler+0x194>
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	0a9b      	lsrs	r3, r3, #10
 8005042:	f003 0301 	and.w	r3, r3, #1
 8005046:	2b00      	cmp	r3, #0
 8005048:	d009      	beq.n	800505e <HAL_I2C_EV_IRQHandler+0x194>
 800504a:	69fb      	ldr	r3, [r7, #28]
 800504c:	089b      	lsrs	r3, r3, #2
 800504e:	f003 0301 	and.w	r3, r3, #1
 8005052:	2b00      	cmp	r3, #0
 8005054:	d103      	bne.n	800505e <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005056:	6878      	ldr	r0, [r7, #4]
 8005058:	f000 fb2e 	bl	80056b8 <I2C_MasterReceive_RXNE>
 800505c:	e011      	b.n	8005082 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800505e:	69fb      	ldr	r3, [r7, #28]
 8005060:	089b      	lsrs	r3, r3, #2
 8005062:	f003 0301 	and.w	r3, r3, #1
 8005066:	2b00      	cmp	r3, #0
 8005068:	f000 809a 	beq.w	80051a0 <HAL_I2C_EV_IRQHandler+0x2d6>
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	0a5b      	lsrs	r3, r3, #9
 8005070:	f003 0301 	and.w	r3, r3, #1
 8005074:	2b00      	cmp	r3, #0
 8005076:	f000 8093 	beq.w	80051a0 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f000 fbd7 	bl	800582e <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005080:	e08e      	b.n	80051a0 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005082:	e08d      	b.n	80051a0 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005088:	2b00      	cmp	r3, #0
 800508a:	d004      	beq.n	8005096 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	695b      	ldr	r3, [r3, #20]
 8005092:	61fb      	str	r3, [r7, #28]
 8005094:	e007      	b.n	80050a6 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	699b      	ldr	r3, [r3, #24]
 800509c:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	695b      	ldr	r3, [r3, #20]
 80050a4:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80050a6:	69fb      	ldr	r3, [r7, #28]
 80050a8:	085b      	lsrs	r3, r3, #1
 80050aa:	f003 0301 	and.w	r3, r3, #1
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d012      	beq.n	80050d8 <HAL_I2C_EV_IRQHandler+0x20e>
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	0a5b      	lsrs	r3, r3, #9
 80050b6:	f003 0301 	and.w	r3, r3, #1
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d00c      	beq.n	80050d8 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d003      	beq.n	80050ce <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	699b      	ldr	r3, [r3, #24]
 80050cc:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80050ce:	69b9      	ldr	r1, [r7, #24]
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	f000 ff9b 	bl	800600c <I2C_Slave_ADDR>
 80050d6:	e066      	b.n	80051a6 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80050d8:	69fb      	ldr	r3, [r7, #28]
 80050da:	091b      	lsrs	r3, r3, #4
 80050dc:	f003 0301 	and.w	r3, r3, #1
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d009      	beq.n	80050f8 <HAL_I2C_EV_IRQHandler+0x22e>
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	0a5b      	lsrs	r3, r3, #9
 80050e8:	f003 0301 	and.w	r3, r3, #1
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d003      	beq.n	80050f8 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	f000 ffd5 	bl	80060a0 <I2C_Slave_STOPF>
 80050f6:	e056      	b.n	80051a6 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80050f8:	7bbb      	ldrb	r3, [r7, #14]
 80050fa:	2b21      	cmp	r3, #33	; 0x21
 80050fc:	d002      	beq.n	8005104 <HAL_I2C_EV_IRQHandler+0x23a>
 80050fe:	7bbb      	ldrb	r3, [r7, #14]
 8005100:	2b29      	cmp	r3, #41	; 0x29
 8005102:	d125      	bne.n	8005150 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005104:	69fb      	ldr	r3, [r7, #28]
 8005106:	09db      	lsrs	r3, r3, #7
 8005108:	f003 0301 	and.w	r3, r3, #1
 800510c:	2b00      	cmp	r3, #0
 800510e:	d00f      	beq.n	8005130 <HAL_I2C_EV_IRQHandler+0x266>
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	0a9b      	lsrs	r3, r3, #10
 8005114:	f003 0301 	and.w	r3, r3, #1
 8005118:	2b00      	cmp	r3, #0
 800511a:	d009      	beq.n	8005130 <HAL_I2C_EV_IRQHandler+0x266>
 800511c:	69fb      	ldr	r3, [r7, #28]
 800511e:	089b      	lsrs	r3, r3, #2
 8005120:	f003 0301 	and.w	r3, r3, #1
 8005124:	2b00      	cmp	r3, #0
 8005126:	d103      	bne.n	8005130 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8005128:	6878      	ldr	r0, [r7, #4]
 800512a:	f000 feb3 	bl	8005e94 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800512e:	e039      	b.n	80051a4 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005130:	69fb      	ldr	r3, [r7, #28]
 8005132:	089b      	lsrs	r3, r3, #2
 8005134:	f003 0301 	and.w	r3, r3, #1
 8005138:	2b00      	cmp	r3, #0
 800513a:	d033      	beq.n	80051a4 <HAL_I2C_EV_IRQHandler+0x2da>
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	0a5b      	lsrs	r3, r3, #9
 8005140:	f003 0301 	and.w	r3, r3, #1
 8005144:	2b00      	cmp	r3, #0
 8005146:	d02d      	beq.n	80051a4 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8005148:	6878      	ldr	r0, [r7, #4]
 800514a:	f000 fee0 	bl	8005f0e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800514e:	e029      	b.n	80051a4 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005150:	69fb      	ldr	r3, [r7, #28]
 8005152:	099b      	lsrs	r3, r3, #6
 8005154:	f003 0301 	and.w	r3, r3, #1
 8005158:	2b00      	cmp	r3, #0
 800515a:	d00f      	beq.n	800517c <HAL_I2C_EV_IRQHandler+0x2b2>
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	0a9b      	lsrs	r3, r3, #10
 8005160:	f003 0301 	and.w	r3, r3, #1
 8005164:	2b00      	cmp	r3, #0
 8005166:	d009      	beq.n	800517c <HAL_I2C_EV_IRQHandler+0x2b2>
 8005168:	69fb      	ldr	r3, [r7, #28]
 800516a:	089b      	lsrs	r3, r3, #2
 800516c:	f003 0301 	and.w	r3, r3, #1
 8005170:	2b00      	cmp	r3, #0
 8005172:	d103      	bne.n	800517c <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	f000 feea 	bl	8005f4e <I2C_SlaveReceive_RXNE>
 800517a:	e014      	b.n	80051a6 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800517c:	69fb      	ldr	r3, [r7, #28]
 800517e:	089b      	lsrs	r3, r3, #2
 8005180:	f003 0301 	and.w	r3, r3, #1
 8005184:	2b00      	cmp	r3, #0
 8005186:	d00e      	beq.n	80051a6 <HAL_I2C_EV_IRQHandler+0x2dc>
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	0a5b      	lsrs	r3, r3, #9
 800518c:	f003 0301 	and.w	r3, r3, #1
 8005190:	2b00      	cmp	r3, #0
 8005192:	d008      	beq.n	80051a6 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8005194:	6878      	ldr	r0, [r7, #4]
 8005196:	f000 ff18 	bl	8005fca <I2C_SlaveReceive_BTF>
 800519a:	e004      	b.n	80051a6 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800519c:	bf00      	nop
 800519e:	e002      	b.n	80051a6 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80051a0:	bf00      	nop
 80051a2:	e000      	b.n	80051a6 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80051a4:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80051a6:	3720      	adds	r7, #32
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}

080051ac <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b08a      	sub	sp, #40	; 0x28
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	695b      	ldr	r3, [r3, #20]
 80051ba:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80051c4:	2300      	movs	r3, #0
 80051c6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80051ce:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80051d0:	6a3b      	ldr	r3, [r7, #32]
 80051d2:	0a1b      	lsrs	r3, r3, #8
 80051d4:	f003 0301 	and.w	r3, r3, #1
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d016      	beq.n	800520a <HAL_I2C_ER_IRQHandler+0x5e>
 80051dc:	69fb      	ldr	r3, [r7, #28]
 80051de:	0a1b      	lsrs	r3, r3, #8
 80051e0:	f003 0301 	and.w	r3, r3, #1
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d010      	beq.n	800520a <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80051e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ea:	f043 0301 	orr.w	r3, r3, #1
 80051ee:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80051f8:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005208:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800520a:	6a3b      	ldr	r3, [r7, #32]
 800520c:	0a5b      	lsrs	r3, r3, #9
 800520e:	f003 0301 	and.w	r3, r3, #1
 8005212:	2b00      	cmp	r3, #0
 8005214:	d00e      	beq.n	8005234 <HAL_I2C_ER_IRQHandler+0x88>
 8005216:	69fb      	ldr	r3, [r7, #28]
 8005218:	0a1b      	lsrs	r3, r3, #8
 800521a:	f003 0301 	and.w	r3, r3, #1
 800521e:	2b00      	cmp	r3, #0
 8005220:	d008      	beq.n	8005234 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8005222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005224:	f043 0302 	orr.w	r3, r3, #2
 8005228:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8005232:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005234:	6a3b      	ldr	r3, [r7, #32]
 8005236:	0a9b      	lsrs	r3, r3, #10
 8005238:	f003 0301 	and.w	r3, r3, #1
 800523c:	2b00      	cmp	r3, #0
 800523e:	d03f      	beq.n	80052c0 <HAL_I2C_ER_IRQHandler+0x114>
 8005240:	69fb      	ldr	r3, [r7, #28]
 8005242:	0a1b      	lsrs	r3, r3, #8
 8005244:	f003 0301 	and.w	r3, r3, #1
 8005248:	2b00      	cmp	r3, #0
 800524a:	d039      	beq.n	80052c0 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 800524c:	7efb      	ldrb	r3, [r7, #27]
 800524e:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005254:	b29b      	uxth	r3, r3
 8005256:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800525e:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005264:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8005266:	7ebb      	ldrb	r3, [r7, #26]
 8005268:	2b20      	cmp	r3, #32
 800526a:	d112      	bne.n	8005292 <HAL_I2C_ER_IRQHandler+0xe6>
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d10f      	bne.n	8005292 <HAL_I2C_ER_IRQHandler+0xe6>
 8005272:	7cfb      	ldrb	r3, [r7, #19]
 8005274:	2b21      	cmp	r3, #33	; 0x21
 8005276:	d008      	beq.n	800528a <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8005278:	7cfb      	ldrb	r3, [r7, #19]
 800527a:	2b29      	cmp	r3, #41	; 0x29
 800527c:	d005      	beq.n	800528a <HAL_I2C_ER_IRQHandler+0xde>
 800527e:	7cfb      	ldrb	r3, [r7, #19]
 8005280:	2b28      	cmp	r3, #40	; 0x28
 8005282:	d106      	bne.n	8005292 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2b21      	cmp	r3, #33	; 0x21
 8005288:	d103      	bne.n	8005292 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f001 f838 	bl	8006300 <I2C_Slave_AF>
 8005290:	e016      	b.n	80052c0 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800529a:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800529c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800529e:	f043 0304 	orr.w	r3, r3, #4
 80052a2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80052a4:	7efb      	ldrb	r3, [r7, #27]
 80052a6:	2b10      	cmp	r3, #16
 80052a8:	d002      	beq.n	80052b0 <HAL_I2C_ER_IRQHandler+0x104>
 80052aa:	7efb      	ldrb	r3, [r7, #27]
 80052ac:	2b40      	cmp	r3, #64	; 0x40
 80052ae:	d107      	bne.n	80052c0 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052be:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80052c0:	6a3b      	ldr	r3, [r7, #32]
 80052c2:	0adb      	lsrs	r3, r3, #11
 80052c4:	f003 0301 	and.w	r3, r3, #1
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d00e      	beq.n	80052ea <HAL_I2C_ER_IRQHandler+0x13e>
 80052cc:	69fb      	ldr	r3, [r7, #28]
 80052ce:	0a1b      	lsrs	r3, r3, #8
 80052d0:	f003 0301 	and.w	r3, r3, #1
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d008      	beq.n	80052ea <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80052d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052da:	f043 0308 	orr.w	r3, r3, #8
 80052de:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80052e8:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80052ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d008      	beq.n	8005302 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80052f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f6:	431a      	orrs	r2, r3
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f001 f873 	bl	80063e8 <I2C_ITError>
  }
}
 8005302:	bf00      	nop
 8005304:	3728      	adds	r7, #40	; 0x28
 8005306:	46bd      	mov	sp, r7
 8005308:	bd80      	pop	{r7, pc}

0800530a <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800530a:	b480      	push	{r7}
 800530c:	b083      	sub	sp, #12
 800530e:	af00      	add	r7, sp, #0
 8005310:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005312:	bf00      	nop
 8005314:	370c      	adds	r7, #12
 8005316:	46bd      	mov	sp, r7
 8005318:	bc80      	pop	{r7}
 800531a:	4770      	bx	lr

0800531c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800531c:	b480      	push	{r7}
 800531e:	b083      	sub	sp, #12
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005324:	bf00      	nop
 8005326:	370c      	adds	r7, #12
 8005328:	46bd      	mov	sp, r7
 800532a:	bc80      	pop	{r7}
 800532c:	4770      	bx	lr

0800532e <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800532e:	b480      	push	{r7}
 8005330:	b083      	sub	sp, #12
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005336:	bf00      	nop
 8005338:	370c      	adds	r7, #12
 800533a:	46bd      	mov	sp, r7
 800533c:	bc80      	pop	{r7}
 800533e:	4770      	bx	lr

08005340 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005340:	b480      	push	{r7}
 8005342:	b083      	sub	sp, #12
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005348:	bf00      	nop
 800534a:	370c      	adds	r7, #12
 800534c:	46bd      	mov	sp, r7
 800534e:	bc80      	pop	{r7}
 8005350:	4770      	bx	lr

08005352 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005352:	b480      	push	{r7}
 8005354:	b083      	sub	sp, #12
 8005356:	af00      	add	r7, sp, #0
 8005358:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800535a:	bf00      	nop
 800535c:	370c      	adds	r7, #12
 800535e:	46bd      	mov	sp, r7
 8005360:	bc80      	pop	{r7}
 8005362:	4770      	bx	lr

08005364 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b084      	sub	sp, #16
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005372:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800537a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005380:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005386:	2b00      	cmp	r3, #0
 8005388:	d150      	bne.n	800542c <I2C_MasterTransmit_TXE+0xc8>
 800538a:	7bfb      	ldrb	r3, [r7, #15]
 800538c:	2b21      	cmp	r3, #33	; 0x21
 800538e:	d14d      	bne.n	800542c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	2b08      	cmp	r3, #8
 8005394:	d01d      	beq.n	80053d2 <I2C_MasterTransmit_TXE+0x6e>
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	2b20      	cmp	r3, #32
 800539a:	d01a      	beq.n	80053d2 <I2C_MasterTransmit_TXE+0x6e>
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80053a2:	d016      	beq.n	80053d2 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	685a      	ldr	r2, [r3, #4]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80053b2:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2211      	movs	r2, #17
 80053b8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2220      	movs	r2, #32
 80053c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f7ff ff9d 	bl	800530a <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80053d0:	e060      	b.n	8005494 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	685a      	ldr	r2, [r3, #4]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80053e0:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	681a      	ldr	r2, [r3, #0]
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053f0:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2200      	movs	r2, #0
 80053f6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2220      	movs	r2, #32
 80053fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005406:	b2db      	uxtb	r3, r3
 8005408:	2b40      	cmp	r3, #64	; 0x40
 800540a:	d107      	bne.n	800541c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2200      	movs	r2, #0
 8005410:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f7ff ff8a 	bl	800532e <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800541a:	e03b      	b.n	8005494 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f7ff ff70 	bl	800530a <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800542a:	e033      	b.n	8005494 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800542c:	7bfb      	ldrb	r3, [r7, #15]
 800542e:	2b21      	cmp	r3, #33	; 0x21
 8005430:	d005      	beq.n	800543e <I2C_MasterTransmit_TXE+0xda>
 8005432:	7bbb      	ldrb	r3, [r7, #14]
 8005434:	2b40      	cmp	r3, #64	; 0x40
 8005436:	d12d      	bne.n	8005494 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005438:	7bfb      	ldrb	r3, [r7, #15]
 800543a:	2b22      	cmp	r3, #34	; 0x22
 800543c:	d12a      	bne.n	8005494 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005442:	b29b      	uxth	r3, r3
 8005444:	2b00      	cmp	r3, #0
 8005446:	d108      	bne.n	800545a <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	685a      	ldr	r2, [r3, #4]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005456:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005458:	e01c      	b.n	8005494 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005460:	b2db      	uxtb	r3, r3
 8005462:	2b40      	cmp	r3, #64	; 0x40
 8005464:	d103      	bne.n	800546e <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f000 f88e 	bl	8005588 <I2C_MemoryTransmit_TXE_BTF>
}
 800546c:	e012      	b.n	8005494 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005472:	781a      	ldrb	r2, [r3, #0]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800547e:	1c5a      	adds	r2, r3, #1
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005488:	b29b      	uxth	r3, r3
 800548a:	3b01      	subs	r3, #1
 800548c:	b29a      	uxth	r2, r3
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005492:	e7ff      	b.n	8005494 <I2C_MasterTransmit_TXE+0x130>
 8005494:	bf00      	nop
 8005496:	3710      	adds	r7, #16
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}

0800549c <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b084      	sub	sp, #16
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054a8:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	2b21      	cmp	r3, #33	; 0x21
 80054b4:	d164      	bne.n	8005580 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054ba:	b29b      	uxth	r3, r3
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d012      	beq.n	80054e6 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c4:	781a      	ldrb	r2, [r3, #0]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d0:	1c5a      	adds	r2, r3, #1
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054da:	b29b      	uxth	r3, r3
 80054dc:	3b01      	subs	r3, #1
 80054de:	b29a      	uxth	r2, r3
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80054e4:	e04c      	b.n	8005580 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2b08      	cmp	r3, #8
 80054ea:	d01d      	beq.n	8005528 <I2C_MasterTransmit_BTF+0x8c>
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2b20      	cmp	r3, #32
 80054f0:	d01a      	beq.n	8005528 <I2C_MasterTransmit_BTF+0x8c>
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80054f8:	d016      	beq.n	8005528 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	685a      	ldr	r2, [r3, #4]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005508:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2211      	movs	r2, #17
 800550e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2220      	movs	r2, #32
 800551c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005520:	6878      	ldr	r0, [r7, #4]
 8005522:	f7ff fef2 	bl	800530a <HAL_I2C_MasterTxCpltCallback>
}
 8005526:	e02b      	b.n	8005580 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	685a      	ldr	r2, [r3, #4]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005536:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005546:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2200      	movs	r2, #0
 800554c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2220      	movs	r2, #32
 8005552:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800555c:	b2db      	uxtb	r3, r3
 800555e:	2b40      	cmp	r3, #64	; 0x40
 8005560:	d107      	bne.n	8005572 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2200      	movs	r2, #0
 8005566:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f7ff fedf 	bl	800532e <HAL_I2C_MemTxCpltCallback>
}
 8005570:	e006      	b.n	8005580 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2200      	movs	r2, #0
 8005576:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f7ff fec5 	bl	800530a <HAL_I2C_MasterTxCpltCallback>
}
 8005580:	bf00      	nop
 8005582:	3710      	adds	r7, #16
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}

08005588 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b084      	sub	sp, #16
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005596:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800559c:	2b00      	cmp	r3, #0
 800559e:	d11d      	bne.n	80055dc <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d10b      	bne.n	80055c0 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055ac:	b2da      	uxtb	r2, r3
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055b8:	1c9a      	adds	r2, r3, #2
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80055be:	e077      	b.n	80056b0 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055c4:	b29b      	uxth	r3, r3
 80055c6:	121b      	asrs	r3, r3, #8
 80055c8:	b2da      	uxtb	r2, r3
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055d4:	1c5a      	adds	r2, r3, #1
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	651a      	str	r2, [r3, #80]	; 0x50
}
 80055da:	e069      	b.n	80056b0 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	d10b      	bne.n	80055fc <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055e8:	b2da      	uxtb	r2, r3
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055f4:	1c5a      	adds	r2, r3, #1
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	651a      	str	r2, [r3, #80]	; 0x50
}
 80055fa:	e059      	b.n	80056b0 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005600:	2b02      	cmp	r3, #2
 8005602:	d152      	bne.n	80056aa <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005604:	7bfb      	ldrb	r3, [r7, #15]
 8005606:	2b22      	cmp	r3, #34	; 0x22
 8005608:	d10d      	bne.n	8005626 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005618:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800561e:	1c5a      	adds	r2, r3, #1
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005624:	e044      	b.n	80056b0 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800562a:	b29b      	uxth	r3, r3
 800562c:	2b00      	cmp	r3, #0
 800562e:	d015      	beq.n	800565c <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005630:	7bfb      	ldrb	r3, [r7, #15]
 8005632:	2b21      	cmp	r3, #33	; 0x21
 8005634:	d112      	bne.n	800565c <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800563a:	781a      	ldrb	r2, [r3, #0]
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005646:	1c5a      	adds	r2, r3, #1
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005650:	b29b      	uxth	r3, r3
 8005652:	3b01      	subs	r3, #1
 8005654:	b29a      	uxth	r2, r3
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800565a:	e029      	b.n	80056b0 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005660:	b29b      	uxth	r3, r3
 8005662:	2b00      	cmp	r3, #0
 8005664:	d124      	bne.n	80056b0 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8005666:	7bfb      	ldrb	r3, [r7, #15]
 8005668:	2b21      	cmp	r3, #33	; 0x21
 800566a:	d121      	bne.n	80056b0 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	685a      	ldr	r2, [r3, #4]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800567a:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800568a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2200      	movs	r2, #0
 8005690:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2220      	movs	r2, #32
 8005696:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2200      	movs	r2, #0
 800569e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f7ff fe43 	bl	800532e <HAL_I2C_MemTxCpltCallback>
}
 80056a8:	e002      	b.n	80056b0 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f7ff f9e2 	bl	8004a74 <I2C_Flush_DR>
}
 80056b0:	bf00      	nop
 80056b2:	3710      	adds	r7, #16
 80056b4:	46bd      	mov	sp, r7
 80056b6:	bd80      	pop	{r7, pc}

080056b8 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b084      	sub	sp, #16
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056c6:	b2db      	uxtb	r3, r3
 80056c8:	2b22      	cmp	r3, #34	; 0x22
 80056ca:	f040 80ac 	bne.w	8005826 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056d2:	b29b      	uxth	r3, r3
 80056d4:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2b03      	cmp	r3, #3
 80056da:	d921      	bls.n	8005720 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	691a      	ldr	r2, [r3, #16]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056e6:	b2d2      	uxtb	r2, r2
 80056e8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ee:	1c5a      	adds	r2, r3, #1
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056f8:	b29b      	uxth	r3, r3
 80056fa:	3b01      	subs	r3, #1
 80056fc:	b29a      	uxth	r2, r3
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005706:	b29b      	uxth	r3, r3
 8005708:	2b03      	cmp	r3, #3
 800570a:	f040 808c 	bne.w	8005826 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	685a      	ldr	r2, [r3, #4]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800571c:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800571e:	e082      	b.n	8005826 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005724:	2b02      	cmp	r3, #2
 8005726:	d075      	beq.n	8005814 <I2C_MasterReceive_RXNE+0x15c>
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2b01      	cmp	r3, #1
 800572c:	d002      	beq.n	8005734 <I2C_MasterReceive_RXNE+0x7c>
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d16f      	bne.n	8005814 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f001 fa5d 	bl	8006bf4 <I2C_WaitOnSTOPRequestThroughIT>
 800573a:	4603      	mov	r3, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d142      	bne.n	80057c6 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800574e:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	685a      	ldr	r2, [r3, #4]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800575e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	691a      	ldr	r2, [r3, #16]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800576a:	b2d2      	uxtb	r2, r2
 800576c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005772:	1c5a      	adds	r2, r3, #1
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800577c:	b29b      	uxth	r3, r3
 800577e:	3b01      	subs	r3, #1
 8005780:	b29a      	uxth	r2, r3
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2220      	movs	r2, #32
 800578a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005794:	b2db      	uxtb	r3, r3
 8005796:	2b40      	cmp	r3, #64	; 0x40
 8005798:	d10a      	bne.n	80057b0 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2200      	movs	r2, #0
 800579e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2200      	movs	r2, #0
 80057a6:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f7ff fdc9 	bl	8005340 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80057ae:	e03a      	b.n	8005826 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2200      	movs	r2, #0
 80057b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2212      	movs	r2, #18
 80057bc:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f7ff fdac 	bl	800531c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80057c4:	e02f      	b.n	8005826 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	685a      	ldr	r2, [r3, #4]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80057d4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	691a      	ldr	r2, [r3, #16]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e0:	b2d2      	uxtb	r2, r2
 80057e2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e8:	1c5a      	adds	r2, r3, #1
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057f2:	b29b      	uxth	r3, r3
 80057f4:	3b01      	subs	r3, #1
 80057f6:	b29a      	uxth	r2, r3
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2220      	movs	r2, #32
 8005800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2200      	movs	r2, #0
 8005808:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f7fb fa1a 	bl	8000c46 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005812:	e008      	b.n	8005826 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	685a      	ldr	r2, [r3, #4]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005822:	605a      	str	r2, [r3, #4]
}
 8005824:	e7ff      	b.n	8005826 <I2C_MasterReceive_RXNE+0x16e>
 8005826:	bf00      	nop
 8005828:	3710      	adds	r7, #16
 800582a:	46bd      	mov	sp, r7
 800582c:	bd80      	pop	{r7, pc}

0800582e <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800582e:	b580      	push	{r7, lr}
 8005830:	b084      	sub	sp, #16
 8005832:	af00      	add	r7, sp, #0
 8005834:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800583a:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005840:	b29b      	uxth	r3, r3
 8005842:	2b04      	cmp	r3, #4
 8005844:	d11b      	bne.n	800587e <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	685a      	ldr	r2, [r3, #4]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005854:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	691a      	ldr	r2, [r3, #16]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005860:	b2d2      	uxtb	r2, r2
 8005862:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005868:	1c5a      	adds	r2, r3, #1
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005872:	b29b      	uxth	r3, r3
 8005874:	3b01      	subs	r3, #1
 8005876:	b29a      	uxth	r2, r3
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800587c:	e0bd      	b.n	80059fa <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005882:	b29b      	uxth	r3, r3
 8005884:	2b03      	cmp	r3, #3
 8005886:	d129      	bne.n	80058dc <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	685a      	ldr	r2, [r3, #4]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005896:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2b04      	cmp	r3, #4
 800589c:	d00a      	beq.n	80058b4 <I2C_MasterReceive_BTF+0x86>
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2b02      	cmp	r3, #2
 80058a2:	d007      	beq.n	80058b4 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058b2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	691a      	ldr	r2, [r3, #16]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058be:	b2d2      	uxtb	r2, r2
 80058c0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058c6:	1c5a      	adds	r2, r3, #1
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058d0:	b29b      	uxth	r3, r3
 80058d2:	3b01      	subs	r3, #1
 80058d4:	b29a      	uxth	r2, r3
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80058da:	e08e      	b.n	80059fa <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058e0:	b29b      	uxth	r3, r3
 80058e2:	2b02      	cmp	r3, #2
 80058e4:	d176      	bne.n	80059d4 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	d002      	beq.n	80058f2 <I2C_MasterReceive_BTF+0xc4>
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2b10      	cmp	r3, #16
 80058f0:	d108      	bne.n	8005904 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005900:	601a      	str	r2, [r3, #0]
 8005902:	e019      	b.n	8005938 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2b04      	cmp	r3, #4
 8005908:	d002      	beq.n	8005910 <I2C_MasterReceive_BTF+0xe2>
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2b02      	cmp	r3, #2
 800590e:	d108      	bne.n	8005922 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800591e:	601a      	str	r2, [r3, #0]
 8005920:	e00a      	b.n	8005938 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2b10      	cmp	r3, #16
 8005926:	d007      	beq.n	8005938 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005936:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	691a      	ldr	r2, [r3, #16]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005942:	b2d2      	uxtb	r2, r2
 8005944:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800594a:	1c5a      	adds	r2, r3, #1
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005954:	b29b      	uxth	r3, r3
 8005956:	3b01      	subs	r3, #1
 8005958:	b29a      	uxth	r2, r3
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	691a      	ldr	r2, [r3, #16]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005968:	b2d2      	uxtb	r2, r2
 800596a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005970:	1c5a      	adds	r2, r3, #1
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800597a:	b29b      	uxth	r3, r3
 800597c:	3b01      	subs	r3, #1
 800597e:	b29a      	uxth	r2, r3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	685a      	ldr	r2, [r3, #4]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005992:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2220      	movs	r2, #32
 8005998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80059a2:	b2db      	uxtb	r3, r3
 80059a4:	2b40      	cmp	r3, #64	; 0x40
 80059a6:	d10a      	bne.n	80059be <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2200      	movs	r2, #0
 80059ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2200      	movs	r2, #0
 80059b4:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f7ff fcc2 	bl	8005340 <HAL_I2C_MemRxCpltCallback>
}
 80059bc:	e01d      	b.n	80059fa <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2200      	movs	r2, #0
 80059c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2212      	movs	r2, #18
 80059ca:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80059cc:	6878      	ldr	r0, [r7, #4]
 80059ce:	f7ff fca5 	bl	800531c <HAL_I2C_MasterRxCpltCallback>
}
 80059d2:	e012      	b.n	80059fa <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	691a      	ldr	r2, [r3, #16]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059de:	b2d2      	uxtb	r2, r2
 80059e0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059e6:	1c5a      	adds	r2, r3, #1
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	3b01      	subs	r3, #1
 80059f4:	b29a      	uxth	r2, r3
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80059fa:	bf00      	nop
 80059fc:	3710      	adds	r7, #16
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}

08005a02 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005a02:	b480      	push	{r7}
 8005a04:	b083      	sub	sp, #12
 8005a06:	af00      	add	r7, sp, #0
 8005a08:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005a10:	b2db      	uxtb	r3, r3
 8005a12:	2b40      	cmp	r3, #64	; 0x40
 8005a14:	d117      	bne.n	8005a46 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d109      	bne.n	8005a32 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	461a      	mov	r2, r3
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005a2e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005a30:	e067      	b.n	8005b02 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a36:	b2db      	uxtb	r3, r3
 8005a38:	f043 0301 	orr.w	r3, r3, #1
 8005a3c:	b2da      	uxtb	r2, r3
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	611a      	str	r2, [r3, #16]
}
 8005a44:	e05d      	b.n	8005b02 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	691b      	ldr	r3, [r3, #16]
 8005a4a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005a4e:	d133      	bne.n	8005ab8 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a56:	b2db      	uxtb	r3, r3
 8005a58:	2b21      	cmp	r3, #33	; 0x21
 8005a5a:	d109      	bne.n	8005a70 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a60:	b2db      	uxtb	r3, r3
 8005a62:	461a      	mov	r2, r3
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005a6c:	611a      	str	r2, [r3, #16]
 8005a6e:	e008      	b.n	8005a82 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	f043 0301 	orr.w	r3, r3, #1
 8005a7a:	b2da      	uxtb	r2, r3
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d004      	beq.n	8005a94 <I2C_Master_SB+0x92>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d108      	bne.n	8005aa6 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d032      	beq.n	8005b02 <I2C_Master_SB+0x100>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d02d      	beq.n	8005b02 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	685a      	ldr	r2, [r3, #4]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ab4:	605a      	str	r2, [r3, #4]
}
 8005ab6:	e024      	b.n	8005b02 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d10e      	bne.n	8005ade <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ac4:	b29b      	uxth	r3, r3
 8005ac6:	11db      	asrs	r3, r3, #7
 8005ac8:	b2db      	uxtb	r3, r3
 8005aca:	f003 0306 	and.w	r3, r3, #6
 8005ace:	b2db      	uxtb	r3, r3
 8005ad0:	f063 030f 	orn	r3, r3, #15
 8005ad4:	b2da      	uxtb	r2, r3
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	611a      	str	r2, [r3, #16]
}
 8005adc:	e011      	b.n	8005b02 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ae2:	2b01      	cmp	r3, #1
 8005ae4:	d10d      	bne.n	8005b02 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aea:	b29b      	uxth	r3, r3
 8005aec:	11db      	asrs	r3, r3, #7
 8005aee:	b2db      	uxtb	r3, r3
 8005af0:	f003 0306 	and.w	r3, r3, #6
 8005af4:	b2db      	uxtb	r3, r3
 8005af6:	f063 030e 	orn	r3, r3, #14
 8005afa:	b2da      	uxtb	r2, r3
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	611a      	str	r2, [r3, #16]
}
 8005b02:	bf00      	nop
 8005b04:	370c      	adds	r7, #12
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bc80      	pop	{r7}
 8005b0a:	4770      	bx	lr

08005b0c <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b18:	b2da      	uxtb	r2, r3
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d004      	beq.n	8005b32 <I2C_Master_ADD10+0x26>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d108      	bne.n	8005b44 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d00c      	beq.n	8005b54 <I2C_Master_ADD10+0x48>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d007      	beq.n	8005b54 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	685a      	ldr	r2, [r3, #4]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b52:	605a      	str	r2, [r3, #4]
  }
}
 8005b54:	bf00      	nop
 8005b56:	370c      	adds	r7, #12
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bc80      	pop	{r7}
 8005b5c:	4770      	bx	lr

08005b5e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005b5e:	b480      	push	{r7}
 8005b60:	b091      	sub	sp, #68	; 0x44
 8005b62:	af00      	add	r7, sp, #0
 8005b64:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b6c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b74:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b7a:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	2b22      	cmp	r3, #34	; 0x22
 8005b86:	f040 8174 	bne.w	8005e72 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d10f      	bne.n	8005bb2 <I2C_Master_ADDR+0x54>
 8005b92:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005b96:	2b40      	cmp	r3, #64	; 0x40
 8005b98:	d10b      	bne.n	8005bb2 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	633b      	str	r3, [r7, #48]	; 0x30
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	695b      	ldr	r3, [r3, #20]
 8005ba4:	633b      	str	r3, [r7, #48]	; 0x30
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	699b      	ldr	r3, [r3, #24]
 8005bac:	633b      	str	r3, [r7, #48]	; 0x30
 8005bae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bb0:	e16b      	b.n	8005e8a <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d11d      	bne.n	8005bf6 <I2C_Master_ADDR+0x98>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	691b      	ldr	r3, [r3, #16]
 8005bbe:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005bc2:	d118      	bne.n	8005bf6 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	695b      	ldr	r3, [r3, #20]
 8005bce:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	699b      	ldr	r3, [r3, #24]
 8005bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005be8:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bee:	1c5a      	adds	r2, r3, #1
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	651a      	str	r2, [r3, #80]	; 0x50
 8005bf4:	e149      	b.n	8005e8a <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bfa:	b29b      	uxth	r3, r3
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d113      	bne.n	8005c28 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c00:	2300      	movs	r3, #0
 8005c02:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	695b      	ldr	r3, [r3, #20]
 8005c0a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	699b      	ldr	r3, [r3, #24]
 8005c12:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c14:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	681a      	ldr	r2, [r3, #0]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c24:	601a      	str	r2, [r3, #0]
 8005c26:	e120      	b.n	8005e6a <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c2c:	b29b      	uxth	r3, r3
 8005c2e:	2b01      	cmp	r3, #1
 8005c30:	f040 808a 	bne.w	8005d48 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005c34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c36:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005c3a:	d137      	bne.n	8005cac <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	681a      	ldr	r2, [r3, #0]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c4a:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c5a:	d113      	bne.n	8005c84 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c6a:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	627b      	str	r3, [r7, #36]	; 0x24
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	695b      	ldr	r3, [r3, #20]
 8005c76:	627b      	str	r3, [r7, #36]	; 0x24
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	699b      	ldr	r3, [r3, #24]
 8005c7e:	627b      	str	r3, [r7, #36]	; 0x24
 8005c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c82:	e0f2      	b.n	8005e6a <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c84:	2300      	movs	r3, #0
 8005c86:	623b      	str	r3, [r7, #32]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	695b      	ldr	r3, [r3, #20]
 8005c8e:	623b      	str	r3, [r7, #32]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	699b      	ldr	r3, [r3, #24]
 8005c96:	623b      	str	r3, [r7, #32]
 8005c98:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ca8:	601a      	str	r2, [r3, #0]
 8005caa:	e0de      	b.n	8005e6a <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005cac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cae:	2b08      	cmp	r3, #8
 8005cb0:	d02e      	beq.n	8005d10 <I2C_Master_ADDR+0x1b2>
 8005cb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cb4:	2b20      	cmp	r3, #32
 8005cb6:	d02b      	beq.n	8005d10 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005cb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cba:	2b12      	cmp	r3, #18
 8005cbc:	d102      	bne.n	8005cc4 <I2C_Master_ADDR+0x166>
 8005cbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cc0:	2b01      	cmp	r3, #1
 8005cc2:	d125      	bne.n	8005d10 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005cc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cc6:	2b04      	cmp	r3, #4
 8005cc8:	d00e      	beq.n	8005ce8 <I2C_Master_ADDR+0x18a>
 8005cca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ccc:	2b02      	cmp	r3, #2
 8005cce:	d00b      	beq.n	8005ce8 <I2C_Master_ADDR+0x18a>
 8005cd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cd2:	2b10      	cmp	r3, #16
 8005cd4:	d008      	beq.n	8005ce8 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ce4:	601a      	str	r2, [r3, #0]
 8005ce6:	e007      	b.n	8005cf8 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	681a      	ldr	r2, [r3, #0]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005cf6:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	61fb      	str	r3, [r7, #28]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	695b      	ldr	r3, [r3, #20]
 8005d02:	61fb      	str	r3, [r7, #28]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	699b      	ldr	r3, [r3, #24]
 8005d0a:	61fb      	str	r3, [r7, #28]
 8005d0c:	69fb      	ldr	r3, [r7, #28]
 8005d0e:	e0ac      	b.n	8005e6a <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	681a      	ldr	r2, [r3, #0]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d1e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d20:	2300      	movs	r3, #0
 8005d22:	61bb      	str	r3, [r7, #24]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	695b      	ldr	r3, [r3, #20]
 8005d2a:	61bb      	str	r3, [r7, #24]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	699b      	ldr	r3, [r3, #24]
 8005d32:	61bb      	str	r3, [r7, #24]
 8005d34:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	681a      	ldr	r2, [r3, #0]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d44:	601a      	str	r2, [r3, #0]
 8005d46:	e090      	b.n	8005e6a <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	2b02      	cmp	r3, #2
 8005d50:	d158      	bne.n	8005e04 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005d52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d54:	2b04      	cmp	r3, #4
 8005d56:	d021      	beq.n	8005d9c <I2C_Master_ADDR+0x23e>
 8005d58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d5a:	2b02      	cmp	r3, #2
 8005d5c:	d01e      	beq.n	8005d9c <I2C_Master_ADDR+0x23e>
 8005d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d60:	2b10      	cmp	r3, #16
 8005d62:	d01b      	beq.n	8005d9c <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005d72:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d74:	2300      	movs	r3, #0
 8005d76:	617b      	str	r3, [r7, #20]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	695b      	ldr	r3, [r3, #20]
 8005d7e:	617b      	str	r3, [r7, #20]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	699b      	ldr	r3, [r3, #24]
 8005d86:	617b      	str	r3, [r7, #20]
 8005d88:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	681a      	ldr	r2, [r3, #0]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d98:	601a      	str	r2, [r3, #0]
 8005d9a:	e012      	b.n	8005dc2 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	681a      	ldr	r2, [r3, #0]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005daa:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dac:	2300      	movs	r3, #0
 8005dae:	613b      	str	r3, [r7, #16]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	695b      	ldr	r3, [r3, #20]
 8005db6:	613b      	str	r3, [r7, #16]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	699b      	ldr	r3, [r3, #24]
 8005dbe:	613b      	str	r3, [r7, #16]
 8005dc0:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005dcc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005dd0:	d14b      	bne.n	8005e6a <I2C_Master_ADDR+0x30c>
 8005dd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dd4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005dd8:	d00b      	beq.n	8005df2 <I2C_Master_ADDR+0x294>
 8005dda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d008      	beq.n	8005df2 <I2C_Master_ADDR+0x294>
 8005de0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005de2:	2b08      	cmp	r3, #8
 8005de4:	d005      	beq.n	8005df2 <I2C_Master_ADDR+0x294>
 8005de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005de8:	2b10      	cmp	r3, #16
 8005dea:	d002      	beq.n	8005df2 <I2C_Master_ADDR+0x294>
 8005dec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dee:	2b20      	cmp	r3, #32
 8005df0:	d13b      	bne.n	8005e6a <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	685a      	ldr	r2, [r3, #4]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005e00:	605a      	str	r2, [r3, #4]
 8005e02:	e032      	b.n	8005e6a <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	681a      	ldr	r2, [r3, #0]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005e12:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e1e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e22:	d117      	bne.n	8005e54 <I2C_Master_ADDR+0x2f6>
 8005e24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e26:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005e2a:	d00b      	beq.n	8005e44 <I2C_Master_ADDR+0x2e6>
 8005e2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e2e:	2b01      	cmp	r3, #1
 8005e30:	d008      	beq.n	8005e44 <I2C_Master_ADDR+0x2e6>
 8005e32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e34:	2b08      	cmp	r3, #8
 8005e36:	d005      	beq.n	8005e44 <I2C_Master_ADDR+0x2e6>
 8005e38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e3a:	2b10      	cmp	r3, #16
 8005e3c:	d002      	beq.n	8005e44 <I2C_Master_ADDR+0x2e6>
 8005e3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e40:	2b20      	cmp	r3, #32
 8005e42:	d107      	bne.n	8005e54 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	685a      	ldr	r2, [r3, #4]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005e52:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e54:	2300      	movs	r3, #0
 8005e56:	60fb      	str	r3, [r7, #12]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	695b      	ldr	r3, [r3, #20]
 8005e5e:	60fb      	str	r3, [r7, #12]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	699b      	ldr	r3, [r3, #24]
 8005e66:	60fb      	str	r3, [r7, #12]
 8005e68:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005e70:	e00b      	b.n	8005e8a <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e72:	2300      	movs	r3, #0
 8005e74:	60bb      	str	r3, [r7, #8]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	695b      	ldr	r3, [r3, #20]
 8005e7c:	60bb      	str	r3, [r7, #8]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	699b      	ldr	r3, [r3, #24]
 8005e84:	60bb      	str	r3, [r7, #8]
 8005e86:	68bb      	ldr	r3, [r7, #8]
}
 8005e88:	e7ff      	b.n	8005e8a <I2C_Master_ADDR+0x32c>
 8005e8a:	bf00      	nop
 8005e8c:	3744      	adds	r7, #68	; 0x44
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bc80      	pop	{r7}
 8005e92:	4770      	bx	lr

08005e94 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b084      	sub	sp, #16
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ea2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ea8:	b29b      	uxth	r3, r3
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d02b      	beq.n	8005f06 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eb2:	781a      	ldrb	r2, [r3, #0]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ebe:	1c5a      	adds	r2, r3, #1
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ec8:	b29b      	uxth	r3, r3
 8005eca:	3b01      	subs	r3, #1
 8005ecc:	b29a      	uxth	r2, r3
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ed6:	b29b      	uxth	r3, r3
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d114      	bne.n	8005f06 <I2C_SlaveTransmit_TXE+0x72>
 8005edc:	7bfb      	ldrb	r3, [r7, #15]
 8005ede:	2b29      	cmp	r3, #41	; 0x29
 8005ee0:	d111      	bne.n	8005f06 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	685a      	ldr	r2, [r3, #4]
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ef0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2221      	movs	r2, #33	; 0x21
 8005ef6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2228      	movs	r2, #40	; 0x28
 8005efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f7fa fe97 	bl	8000c34 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005f06:	bf00      	nop
 8005f08:	3710      	adds	r7, #16
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}

08005f0e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005f0e:	b480      	push	{r7}
 8005f10:	b083      	sub	sp, #12
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d011      	beq.n	8005f44 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f24:	781a      	ldrb	r2, [r3, #0]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f30:	1c5a      	adds	r2, r3, #1
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	3b01      	subs	r3, #1
 8005f3e:	b29a      	uxth	r2, r3
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005f44:	bf00      	nop
 8005f46:	370c      	adds	r7, #12
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	bc80      	pop	{r7}
 8005f4c:	4770      	bx	lr

08005f4e <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005f4e:	b580      	push	{r7, lr}
 8005f50:	b084      	sub	sp, #16
 8005f52:	af00      	add	r7, sp, #0
 8005f54:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f5c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f62:	b29b      	uxth	r3, r3
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d02c      	beq.n	8005fc2 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	691a      	ldr	r2, [r3, #16]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f72:	b2d2      	uxtb	r2, r2
 8005f74:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f7a:	1c5a      	adds	r2, r3, #1
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f84:	b29b      	uxth	r3, r3
 8005f86:	3b01      	subs	r3, #1
 8005f88:	b29a      	uxth	r2, r3
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f92:	b29b      	uxth	r3, r3
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d114      	bne.n	8005fc2 <I2C_SlaveReceive_RXNE+0x74>
 8005f98:	7bfb      	ldrb	r3, [r7, #15]
 8005f9a:	2b2a      	cmp	r3, #42	; 0x2a
 8005f9c:	d111      	bne.n	8005fc2 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	685a      	ldr	r2, [r3, #4]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fac:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2222      	movs	r2, #34	; 0x22
 8005fb2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2228      	movs	r2, #40	; 0x28
 8005fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	f7fa fe25 	bl	8000c0c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005fc2:	bf00      	nop
 8005fc4:	3710      	adds	r7, #16
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}

08005fca <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005fca:	b480      	push	{r7}
 8005fcc:	b083      	sub	sp, #12
 8005fce:	af00      	add	r7, sp, #0
 8005fd0:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fd6:	b29b      	uxth	r3, r3
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d012      	beq.n	8006002 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	691a      	ldr	r2, [r3, #16]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fe6:	b2d2      	uxtb	r2, r2
 8005fe8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fee:	1c5a      	adds	r2, r3, #1
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ff8:	b29b      	uxth	r3, r3
 8005ffa:	3b01      	subs	r3, #1
 8005ffc:	b29a      	uxth	r2, r3
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006002:	bf00      	nop
 8006004:	370c      	adds	r7, #12
 8006006:	46bd      	mov	sp, r7
 8006008:	bc80      	pop	{r7}
 800600a:	4770      	bx	lr

0800600c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b084      	sub	sp, #16
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
 8006014:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006016:	2300      	movs	r3, #0
 8006018:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006020:	b2db      	uxtb	r3, r3
 8006022:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006026:	2b28      	cmp	r3, #40	; 0x28
 8006028:	d127      	bne.n	800607a <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	685a      	ldr	r2, [r3, #4]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006038:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	089b      	lsrs	r3, r3, #2
 800603e:	f003 0301 	and.w	r3, r3, #1
 8006042:	2b00      	cmp	r3, #0
 8006044:	d101      	bne.n	800604a <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8006046:	2301      	movs	r3, #1
 8006048:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	09db      	lsrs	r3, r3, #7
 800604e:	f003 0301 	and.w	r3, r3, #1
 8006052:	2b00      	cmp	r3, #0
 8006054:	d103      	bne.n	800605e <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	68db      	ldr	r3, [r3, #12]
 800605a:	81bb      	strh	r3, [r7, #12]
 800605c:	e002      	b.n	8006064 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	699b      	ldr	r3, [r3, #24]
 8006062:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2200      	movs	r2, #0
 8006068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800606c:	89ba      	ldrh	r2, [r7, #12]
 800606e:	7bfb      	ldrb	r3, [r7, #15]
 8006070:	4619      	mov	r1, r3
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f7fa fdaa 	bl	8000bcc <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006078:	e00e      	b.n	8006098 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800607a:	2300      	movs	r3, #0
 800607c:	60bb      	str	r3, [r7, #8]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	695b      	ldr	r3, [r3, #20]
 8006084:	60bb      	str	r3, [r7, #8]
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	699b      	ldr	r3, [r3, #24]
 800608c:	60bb      	str	r3, [r7, #8]
 800608e:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2200      	movs	r2, #0
 8006094:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8006098:	bf00      	nop
 800609a:	3710      	adds	r7, #16
 800609c:	46bd      	mov	sp, r7
 800609e:	bd80      	pop	{r7, pc}

080060a0 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b084      	sub	sp, #16
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060ae:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	685a      	ldr	r2, [r3, #4]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80060be:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80060c0:	2300      	movs	r3, #0
 80060c2:	60bb      	str	r3, [r7, #8]
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	695b      	ldr	r3, [r3, #20]
 80060ca:	60bb      	str	r3, [r7, #8]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	681a      	ldr	r2, [r3, #0]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f042 0201 	orr.w	r2, r2, #1
 80060da:	601a      	str	r2, [r3, #0]
 80060dc:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	681a      	ldr	r2, [r3, #0]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060ec:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80060f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80060fc:	d172      	bne.n	80061e4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80060fe:	7bfb      	ldrb	r3, [r7, #15]
 8006100:	2b22      	cmp	r3, #34	; 0x22
 8006102:	d002      	beq.n	800610a <I2C_Slave_STOPF+0x6a>
 8006104:	7bfb      	ldrb	r3, [r7, #15]
 8006106:	2b2a      	cmp	r3, #42	; 0x2a
 8006108:	d135      	bne.n	8006176 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	685b      	ldr	r3, [r3, #4]
 8006112:	b29a      	uxth	r2, r3
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800611c:	b29b      	uxth	r3, r3
 800611e:	2b00      	cmp	r3, #0
 8006120:	d005      	beq.n	800612e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006126:	f043 0204 	orr.w	r2, r3, #4
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	685a      	ldr	r2, [r3, #4]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800613c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006142:	4618      	mov	r0, r3
 8006144:	f7fd ff6e 	bl	8004024 <HAL_DMA_GetState>
 8006148:	4603      	mov	r3, r0
 800614a:	2b01      	cmp	r3, #1
 800614c:	d049      	beq.n	80061e2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006152:	4a69      	ldr	r2, [pc, #420]	; (80062f8 <I2C_Slave_STOPF+0x258>)
 8006154:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800615a:	4618      	mov	r0, r3
 800615c:	f7fd feea 	bl	8003f34 <HAL_DMA_Abort_IT>
 8006160:	4603      	mov	r3, r0
 8006162:	2b00      	cmp	r3, #0
 8006164:	d03d      	beq.n	80061e2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800616a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800616c:	687a      	ldr	r2, [r7, #4]
 800616e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006170:	4610      	mov	r0, r2
 8006172:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006174:	e035      	b.n	80061e2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	b29a      	uxth	r2, r3
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006188:	b29b      	uxth	r3, r3
 800618a:	2b00      	cmp	r3, #0
 800618c:	d005      	beq.n	800619a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006192:	f043 0204 	orr.w	r2, r3, #4
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	685a      	ldr	r2, [r3, #4]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80061a8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061ae:	4618      	mov	r0, r3
 80061b0:	f7fd ff38 	bl	8004024 <HAL_DMA_GetState>
 80061b4:	4603      	mov	r3, r0
 80061b6:	2b01      	cmp	r3, #1
 80061b8:	d014      	beq.n	80061e4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061be:	4a4e      	ldr	r2, [pc, #312]	; (80062f8 <I2C_Slave_STOPF+0x258>)
 80061c0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061c6:	4618      	mov	r0, r3
 80061c8:	f7fd feb4 	bl	8003f34 <HAL_DMA_Abort_IT>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d008      	beq.n	80061e4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061d8:	687a      	ldr	r2, [r7, #4]
 80061da:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80061dc:	4610      	mov	r0, r2
 80061de:	4798      	blx	r3
 80061e0:	e000      	b.n	80061e4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80061e2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061e8:	b29b      	uxth	r3, r3
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d03e      	beq.n	800626c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	695b      	ldr	r3, [r3, #20]
 80061f4:	f003 0304 	and.w	r3, r3, #4
 80061f8:	2b04      	cmp	r3, #4
 80061fa:	d112      	bne.n	8006222 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	691a      	ldr	r2, [r3, #16]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006206:	b2d2      	uxtb	r2, r2
 8006208:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800620e:	1c5a      	adds	r2, r3, #1
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006218:	b29b      	uxth	r3, r3
 800621a:	3b01      	subs	r3, #1
 800621c:	b29a      	uxth	r2, r3
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	695b      	ldr	r3, [r3, #20]
 8006228:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800622c:	2b40      	cmp	r3, #64	; 0x40
 800622e:	d112      	bne.n	8006256 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	691a      	ldr	r2, [r3, #16]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800623a:	b2d2      	uxtb	r2, r2
 800623c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006242:	1c5a      	adds	r2, r3, #1
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800624c:	b29b      	uxth	r3, r3
 800624e:	3b01      	subs	r3, #1
 8006250:	b29a      	uxth	r2, r3
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800625a:	b29b      	uxth	r3, r3
 800625c:	2b00      	cmp	r3, #0
 800625e:	d005      	beq.n	800626c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006264:	f043 0204 	orr.w	r2, r3, #4
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006270:	2b00      	cmp	r3, #0
 8006272:	d003      	beq.n	800627c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8006274:	6878      	ldr	r0, [r7, #4]
 8006276:	f000 f8b7 	bl	80063e8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800627a:	e039      	b.n	80062f0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800627c:	7bfb      	ldrb	r3, [r7, #15]
 800627e:	2b2a      	cmp	r3, #42	; 0x2a
 8006280:	d109      	bne.n	8006296 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2228      	movs	r2, #40	; 0x28
 800628c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006290:	6878      	ldr	r0, [r7, #4]
 8006292:	f7fa fcbb 	bl	8000c0c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800629c:	b2db      	uxtb	r3, r3
 800629e:	2b28      	cmp	r3, #40	; 0x28
 80062a0:	d111      	bne.n	80062c6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a15      	ldr	r2, [pc, #84]	; (80062fc <I2C_Slave_STOPF+0x25c>)
 80062a6:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2200      	movs	r2, #0
 80062ac:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2220      	movs	r2, #32
 80062b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2200      	movs	r2, #0
 80062ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80062be:	6878      	ldr	r0, [r7, #4]
 80062c0:	f7fa fc79 	bl	8000bb6 <HAL_I2C_ListenCpltCallback>
}
 80062c4:	e014      	b.n	80062f0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062ca:	2b22      	cmp	r3, #34	; 0x22
 80062cc:	d002      	beq.n	80062d4 <I2C_Slave_STOPF+0x234>
 80062ce:	7bfb      	ldrb	r3, [r7, #15]
 80062d0:	2b22      	cmp	r3, #34	; 0x22
 80062d2:	d10d      	bne.n	80062f0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2200      	movs	r2, #0
 80062d8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2220      	movs	r2, #32
 80062de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2200      	movs	r2, #0
 80062e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80062ea:	6878      	ldr	r0, [r7, #4]
 80062ec:	f7fa fc8e 	bl	8000c0c <HAL_I2C_SlaveRxCpltCallback>
}
 80062f0:	bf00      	nop
 80062f2:	3710      	adds	r7, #16
 80062f4:	46bd      	mov	sp, r7
 80062f6:	bd80      	pop	{r7, pc}
 80062f8:	08006751 	.word	0x08006751
 80062fc:	ffff0000 	.word	0xffff0000

08006300 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b084      	sub	sp, #16
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800630e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006314:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	2b08      	cmp	r3, #8
 800631a:	d002      	beq.n	8006322 <I2C_Slave_AF+0x22>
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	2b20      	cmp	r3, #32
 8006320:	d129      	bne.n	8006376 <I2C_Slave_AF+0x76>
 8006322:	7bfb      	ldrb	r3, [r7, #15]
 8006324:	2b28      	cmp	r3, #40	; 0x28
 8006326:	d126      	bne.n	8006376 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	4a2e      	ldr	r2, [pc, #184]	; (80063e4 <I2C_Slave_AF+0xe4>)
 800632c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	685a      	ldr	r2, [r3, #4]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800633c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006346:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	681a      	ldr	r2, [r3, #0]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006356:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2200      	movs	r2, #0
 800635c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2220      	movs	r2, #32
 8006362:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2200      	movs	r2, #0
 800636a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f7fa fc21 	bl	8000bb6 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8006374:	e031      	b.n	80063da <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006376:	7bfb      	ldrb	r3, [r7, #15]
 8006378:	2b21      	cmp	r3, #33	; 0x21
 800637a:	d129      	bne.n	80063d0 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	4a19      	ldr	r2, [pc, #100]	; (80063e4 <I2C_Slave_AF+0xe4>)
 8006380:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2221      	movs	r2, #33	; 0x21
 8006386:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2220      	movs	r2, #32
 800638c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2200      	movs	r2, #0
 8006394:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	685a      	ldr	r2, [r3, #4]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80063a6:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80063b0:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063c0:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f7fe fb56 	bl	8004a74 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f7fa fc33 	bl	8000c34 <HAL_I2C_SlaveTxCpltCallback>
}
 80063ce:	e004      	b.n	80063da <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80063d8:	615a      	str	r2, [r3, #20]
}
 80063da:	bf00      	nop
 80063dc:	3710      	adds	r7, #16
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}
 80063e2:	bf00      	nop
 80063e4:	ffff0000 	.word	0xffff0000

080063e8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b084      	sub	sp, #16
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063f6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80063fe:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006400:	7bbb      	ldrb	r3, [r7, #14]
 8006402:	2b10      	cmp	r3, #16
 8006404:	d002      	beq.n	800640c <I2C_ITError+0x24>
 8006406:	7bbb      	ldrb	r3, [r7, #14]
 8006408:	2b40      	cmp	r3, #64	; 0x40
 800640a:	d10a      	bne.n	8006422 <I2C_ITError+0x3a>
 800640c:	7bfb      	ldrb	r3, [r7, #15]
 800640e:	2b22      	cmp	r3, #34	; 0x22
 8006410:	d107      	bne.n	8006422 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681a      	ldr	r2, [r3, #0]
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006420:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006422:	7bfb      	ldrb	r3, [r7, #15]
 8006424:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006428:	2b28      	cmp	r3, #40	; 0x28
 800642a:	d107      	bne.n	800643c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2200      	movs	r2, #0
 8006430:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2228      	movs	r2, #40	; 0x28
 8006436:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800643a:	e015      	b.n	8006468 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006446:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800644a:	d00a      	beq.n	8006462 <I2C_ITError+0x7a>
 800644c:	7bfb      	ldrb	r3, [r7, #15]
 800644e:	2b60      	cmp	r3, #96	; 0x60
 8006450:	d007      	beq.n	8006462 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2220      	movs	r2, #32
 8006456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2200      	movs	r2, #0
 800645e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2200      	movs	r2, #0
 8006466:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006472:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006476:	d162      	bne.n	800653e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	685a      	ldr	r2, [r3, #4]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006486:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800648c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006490:	b2db      	uxtb	r3, r3
 8006492:	2b01      	cmp	r3, #1
 8006494:	d020      	beq.n	80064d8 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800649a:	4a6a      	ldr	r2, [pc, #424]	; (8006644 <I2C_ITError+0x25c>)
 800649c:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064a2:	4618      	mov	r0, r3
 80064a4:	f7fd fd46 	bl	8003f34 <HAL_DMA_Abort_IT>
 80064a8:	4603      	mov	r3, r0
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	f000 8089 	beq.w	80065c2 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	681a      	ldr	r2, [r3, #0]
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f022 0201 	bic.w	r2, r2, #1
 80064be:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2220      	movs	r2, #32
 80064c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064ce:	687a      	ldr	r2, [r7, #4]
 80064d0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80064d2:	4610      	mov	r0, r2
 80064d4:	4798      	blx	r3
 80064d6:	e074      	b.n	80065c2 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064dc:	4a59      	ldr	r2, [pc, #356]	; (8006644 <I2C_ITError+0x25c>)
 80064de:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064e4:	4618      	mov	r0, r3
 80064e6:	f7fd fd25 	bl	8003f34 <HAL_DMA_Abort_IT>
 80064ea:	4603      	mov	r3, r0
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d068      	beq.n	80065c2 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	695b      	ldr	r3, [r3, #20]
 80064f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064fa:	2b40      	cmp	r3, #64	; 0x40
 80064fc:	d10b      	bne.n	8006516 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	691a      	ldr	r2, [r3, #16]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006508:	b2d2      	uxtb	r2, r2
 800650a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006510:	1c5a      	adds	r2, r3, #1
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	681a      	ldr	r2, [r3, #0]
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f022 0201 	bic.w	r2, r2, #1
 8006524:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2220      	movs	r2, #32
 800652a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006532:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006534:	687a      	ldr	r2, [r7, #4]
 8006536:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006538:	4610      	mov	r0, r2
 800653a:	4798      	blx	r3
 800653c:	e041      	b.n	80065c2 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006544:	b2db      	uxtb	r3, r3
 8006546:	2b60      	cmp	r3, #96	; 0x60
 8006548:	d125      	bne.n	8006596 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2220      	movs	r2, #32
 800654e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2200      	movs	r2, #0
 8006556:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	695b      	ldr	r3, [r3, #20]
 800655e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006562:	2b40      	cmp	r3, #64	; 0x40
 8006564:	d10b      	bne.n	800657e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	691a      	ldr	r2, [r3, #16]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006570:	b2d2      	uxtb	r2, r2
 8006572:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006578:	1c5a      	adds	r2, r3, #1
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	681a      	ldr	r2, [r3, #0]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f022 0201 	bic.w	r2, r2, #1
 800658c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800658e:	6878      	ldr	r0, [r7, #4]
 8006590:	f7fe fedf 	bl	8005352 <HAL_I2C_AbortCpltCallback>
 8006594:	e015      	b.n	80065c2 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	695b      	ldr	r3, [r3, #20]
 800659c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065a0:	2b40      	cmp	r3, #64	; 0x40
 80065a2:	d10b      	bne.n	80065bc <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	691a      	ldr	r2, [r3, #16]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ae:	b2d2      	uxtb	r2, r2
 80065b0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065b6:	1c5a      	adds	r2, r3, #1
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80065bc:	6878      	ldr	r0, [r7, #4]
 80065be:	f7fa fb42 	bl	8000c46 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	f003 0301 	and.w	r3, r3, #1
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d10e      	bne.n	80065f0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d109      	bne.n	80065f0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d104      	bne.n	80065f0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d007      	beq.n	8006600 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	685a      	ldr	r2, [r3, #4]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80065fe:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006606:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800660c:	f003 0304 	and.w	r3, r3, #4
 8006610:	2b04      	cmp	r3, #4
 8006612:	d113      	bne.n	800663c <I2C_ITError+0x254>
 8006614:	7bfb      	ldrb	r3, [r7, #15]
 8006616:	2b28      	cmp	r3, #40	; 0x28
 8006618:	d110      	bne.n	800663c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4a0a      	ldr	r2, [pc, #40]	; (8006648 <I2C_ITError+0x260>)
 800661e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2200      	movs	r2, #0
 8006624:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2220      	movs	r2, #32
 800662a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2200      	movs	r2, #0
 8006632:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f7fa fabd 	bl	8000bb6 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800663c:	bf00      	nop
 800663e:	3710      	adds	r7, #16
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}
 8006644:	08006751 	.word	0x08006751
 8006648:	ffff0000 	.word	0xffff0000

0800664c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b088      	sub	sp, #32
 8006650:	af02      	add	r7, sp, #8
 8006652:	60f8      	str	r0, [r7, #12]
 8006654:	607a      	str	r2, [r7, #4]
 8006656:	603b      	str	r3, [r7, #0]
 8006658:	460b      	mov	r3, r1
 800665a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006660:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	2b08      	cmp	r3, #8
 8006666:	d006      	beq.n	8006676 <I2C_MasterRequestWrite+0x2a>
 8006668:	697b      	ldr	r3, [r7, #20]
 800666a:	2b01      	cmp	r3, #1
 800666c:	d003      	beq.n	8006676 <I2C_MasterRequestWrite+0x2a>
 800666e:	697b      	ldr	r3, [r7, #20]
 8006670:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006674:	d108      	bne.n	8006688 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006684:	601a      	str	r2, [r3, #0]
 8006686:	e00b      	b.n	80066a0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800668c:	2b12      	cmp	r3, #18
 800668e:	d107      	bne.n	80066a0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	681a      	ldr	r2, [r3, #0]
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800669e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	9300      	str	r3, [sp, #0]
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2200      	movs	r2, #0
 80066a8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80066ac:	68f8      	ldr	r0, [r7, #12]
 80066ae:	f000 f8f7 	bl	80068a0 <I2C_WaitOnFlagUntilTimeout>
 80066b2:	4603      	mov	r3, r0
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d00d      	beq.n	80066d4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066c6:	d103      	bne.n	80066d0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80066ce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80066d0:	2303      	movs	r3, #3
 80066d2:	e035      	b.n	8006740 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	691b      	ldr	r3, [r3, #16]
 80066d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80066dc:	d108      	bne.n	80066f0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80066de:	897b      	ldrh	r3, [r7, #10]
 80066e0:	b2db      	uxtb	r3, r3
 80066e2:	461a      	mov	r2, r3
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80066ec:	611a      	str	r2, [r3, #16]
 80066ee:	e01b      	b.n	8006728 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80066f0:	897b      	ldrh	r3, [r7, #10]
 80066f2:	11db      	asrs	r3, r3, #7
 80066f4:	b2db      	uxtb	r3, r3
 80066f6:	f003 0306 	and.w	r3, r3, #6
 80066fa:	b2db      	uxtb	r3, r3
 80066fc:	f063 030f 	orn	r3, r3, #15
 8006700:	b2da      	uxtb	r2, r3
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	687a      	ldr	r2, [r7, #4]
 800670c:	490e      	ldr	r1, [pc, #56]	; (8006748 <I2C_MasterRequestWrite+0xfc>)
 800670e:	68f8      	ldr	r0, [r7, #12]
 8006710:	f000 f940 	bl	8006994 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006714:	4603      	mov	r3, r0
 8006716:	2b00      	cmp	r3, #0
 8006718:	d001      	beq.n	800671e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800671a:	2301      	movs	r3, #1
 800671c:	e010      	b.n	8006740 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800671e:	897b      	ldrh	r3, [r7, #10]
 8006720:	b2da      	uxtb	r2, r3
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	687a      	ldr	r2, [r7, #4]
 800672c:	4907      	ldr	r1, [pc, #28]	; (800674c <I2C_MasterRequestWrite+0x100>)
 800672e:	68f8      	ldr	r0, [r7, #12]
 8006730:	f000 f930 	bl	8006994 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006734:	4603      	mov	r3, r0
 8006736:	2b00      	cmp	r3, #0
 8006738:	d001      	beq.n	800673e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800673a:	2301      	movs	r3, #1
 800673c:	e000      	b.n	8006740 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800673e:	2300      	movs	r3, #0
}
 8006740:	4618      	mov	r0, r3
 8006742:	3718      	adds	r7, #24
 8006744:	46bd      	mov	sp, r7
 8006746:	bd80      	pop	{r7, pc}
 8006748:	00010008 	.word	0x00010008
 800674c:	00010002 	.word	0x00010002

08006750 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b086      	sub	sp, #24
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006758:	2300      	movs	r3, #0
 800675a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006760:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006768:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800676a:	4b4b      	ldr	r3, [pc, #300]	; (8006898 <I2C_DMAAbort+0x148>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	08db      	lsrs	r3, r3, #3
 8006770:	4a4a      	ldr	r2, [pc, #296]	; (800689c <I2C_DMAAbort+0x14c>)
 8006772:	fba2 2303 	umull	r2, r3, r2, r3
 8006776:	0a1a      	lsrs	r2, r3, #8
 8006778:	4613      	mov	r3, r2
 800677a:	009b      	lsls	r3, r3, #2
 800677c:	4413      	add	r3, r2
 800677e:	00da      	lsls	r2, r3, #3
 8006780:	1ad3      	subs	r3, r2, r3
 8006782:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d106      	bne.n	8006798 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800678e:	f043 0220 	orr.w	r2, r3, #32
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8006796:	e00a      	b.n	80067ae <I2C_DMAAbort+0x5e>
    }
    count--;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	3b01      	subs	r3, #1
 800679c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80067a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80067ac:	d0ea      	beq.n	8006784 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d003      	beq.n	80067be <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067ba:	2200      	movs	r2, #0
 80067bc:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 80067be:	697b      	ldr	r3, [r7, #20]
 80067c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d003      	beq.n	80067ce <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067ca:	2200      	movs	r2, #0
 80067cc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	681a      	ldr	r2, [r3, #0]
 80067d4:	697b      	ldr	r3, [r7, #20]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067dc:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	2200      	movs	r2, #0
 80067e2:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d003      	beq.n	80067f4 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80067ec:	697b      	ldr	r3, [r7, #20]
 80067ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067f0:	2200      	movs	r2, #0
 80067f2:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 80067f4:	697b      	ldr	r3, [r7, #20]
 80067f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d003      	beq.n	8006804 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006800:	2200      	movs	r2, #0
 8006802:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f022 0201 	bic.w	r2, r2, #1
 8006812:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800681a:	b2db      	uxtb	r3, r3
 800681c:	2b60      	cmp	r3, #96	; 0x60
 800681e:	d10e      	bne.n	800683e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006820:	697b      	ldr	r3, [r7, #20]
 8006822:	2220      	movs	r2, #32
 8006824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	2200      	movs	r2, #0
 800682c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	2200      	movs	r2, #0
 8006834:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006836:	6978      	ldr	r0, [r7, #20]
 8006838:	f7fe fd8b 	bl	8005352 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800683c:	e027      	b.n	800688e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800683e:	7cfb      	ldrb	r3, [r7, #19]
 8006840:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006844:	2b28      	cmp	r3, #40	; 0x28
 8006846:	d117      	bne.n	8006878 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006848:	697b      	ldr	r3, [r7, #20]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	681a      	ldr	r2, [r3, #0]
 800684e:	697b      	ldr	r3, [r7, #20]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f042 0201 	orr.w	r2, r2, #1
 8006856:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	681a      	ldr	r2, [r3, #0]
 800685e:	697b      	ldr	r3, [r7, #20]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006866:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006868:	697b      	ldr	r3, [r7, #20]
 800686a:	2200      	movs	r2, #0
 800686c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800686e:	697b      	ldr	r3, [r7, #20]
 8006870:	2228      	movs	r2, #40	; 0x28
 8006872:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006876:	e007      	b.n	8006888 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006878:	697b      	ldr	r3, [r7, #20]
 800687a:	2220      	movs	r2, #32
 800687c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006880:	697b      	ldr	r3, [r7, #20]
 8006882:	2200      	movs	r2, #0
 8006884:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006888:	6978      	ldr	r0, [r7, #20]
 800688a:	f7fa f9dc 	bl	8000c46 <HAL_I2C_ErrorCallback>
}
 800688e:	bf00      	nop
 8006890:	3718      	adds	r7, #24
 8006892:	46bd      	mov	sp, r7
 8006894:	bd80      	pop	{r7, pc}
 8006896:	bf00      	nop
 8006898:	20000010 	.word	0x20000010
 800689c:	14f8b589 	.word	0x14f8b589

080068a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b084      	sub	sp, #16
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	60f8      	str	r0, [r7, #12]
 80068a8:	60b9      	str	r1, [r7, #8]
 80068aa:	603b      	str	r3, [r7, #0]
 80068ac:	4613      	mov	r3, r2
 80068ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80068b0:	e048      	b.n	8006944 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068b8:	d044      	beq.n	8006944 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068ba:	f7fd fa2d 	bl	8003d18 <HAL_GetTick>
 80068be:	4602      	mov	r2, r0
 80068c0:	69bb      	ldr	r3, [r7, #24]
 80068c2:	1ad3      	subs	r3, r2, r3
 80068c4:	683a      	ldr	r2, [r7, #0]
 80068c6:	429a      	cmp	r2, r3
 80068c8:	d302      	bcc.n	80068d0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d139      	bne.n	8006944 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80068d0:	68bb      	ldr	r3, [r7, #8]
 80068d2:	0c1b      	lsrs	r3, r3, #16
 80068d4:	b2db      	uxtb	r3, r3
 80068d6:	2b01      	cmp	r3, #1
 80068d8:	d10d      	bne.n	80068f6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	695b      	ldr	r3, [r3, #20]
 80068e0:	43da      	mvns	r2, r3
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	4013      	ands	r3, r2
 80068e6:	b29b      	uxth	r3, r3
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	bf0c      	ite	eq
 80068ec:	2301      	moveq	r3, #1
 80068ee:	2300      	movne	r3, #0
 80068f0:	b2db      	uxtb	r3, r3
 80068f2:	461a      	mov	r2, r3
 80068f4:	e00c      	b.n	8006910 <I2C_WaitOnFlagUntilTimeout+0x70>
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	699b      	ldr	r3, [r3, #24]
 80068fc:	43da      	mvns	r2, r3
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	4013      	ands	r3, r2
 8006902:	b29b      	uxth	r3, r3
 8006904:	2b00      	cmp	r3, #0
 8006906:	bf0c      	ite	eq
 8006908:	2301      	moveq	r3, #1
 800690a:	2300      	movne	r3, #0
 800690c:	b2db      	uxtb	r3, r3
 800690e:	461a      	mov	r2, r3
 8006910:	79fb      	ldrb	r3, [r7, #7]
 8006912:	429a      	cmp	r2, r3
 8006914:	d116      	bne.n	8006944 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2200      	movs	r2, #0
 800691a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	2220      	movs	r2, #32
 8006920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2200      	movs	r2, #0
 8006928:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006930:	f043 0220 	orr.w	r2, r3, #32
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	2200      	movs	r2, #0
 800693c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006940:	2301      	movs	r3, #1
 8006942:	e023      	b.n	800698c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	0c1b      	lsrs	r3, r3, #16
 8006948:	b2db      	uxtb	r3, r3
 800694a:	2b01      	cmp	r3, #1
 800694c:	d10d      	bne.n	800696a <I2C_WaitOnFlagUntilTimeout+0xca>
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	695b      	ldr	r3, [r3, #20]
 8006954:	43da      	mvns	r2, r3
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	4013      	ands	r3, r2
 800695a:	b29b      	uxth	r3, r3
 800695c:	2b00      	cmp	r3, #0
 800695e:	bf0c      	ite	eq
 8006960:	2301      	moveq	r3, #1
 8006962:	2300      	movne	r3, #0
 8006964:	b2db      	uxtb	r3, r3
 8006966:	461a      	mov	r2, r3
 8006968:	e00c      	b.n	8006984 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	699b      	ldr	r3, [r3, #24]
 8006970:	43da      	mvns	r2, r3
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	4013      	ands	r3, r2
 8006976:	b29b      	uxth	r3, r3
 8006978:	2b00      	cmp	r3, #0
 800697a:	bf0c      	ite	eq
 800697c:	2301      	moveq	r3, #1
 800697e:	2300      	movne	r3, #0
 8006980:	b2db      	uxtb	r3, r3
 8006982:	461a      	mov	r2, r3
 8006984:	79fb      	ldrb	r3, [r7, #7]
 8006986:	429a      	cmp	r2, r3
 8006988:	d093      	beq.n	80068b2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800698a:	2300      	movs	r3, #0
}
 800698c:	4618      	mov	r0, r3
 800698e:	3710      	adds	r7, #16
 8006990:	46bd      	mov	sp, r7
 8006992:	bd80      	pop	{r7, pc}

08006994 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006994:	b580      	push	{r7, lr}
 8006996:	b084      	sub	sp, #16
 8006998:	af00      	add	r7, sp, #0
 800699a:	60f8      	str	r0, [r7, #12]
 800699c:	60b9      	str	r1, [r7, #8]
 800699e:	607a      	str	r2, [r7, #4]
 80069a0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80069a2:	e071      	b.n	8006a88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	695b      	ldr	r3, [r3, #20]
 80069aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069b2:	d123      	bne.n	80069fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	681a      	ldr	r2, [r3, #0]
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80069c2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80069cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2200      	movs	r2, #0
 80069d2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2220      	movs	r2, #32
 80069d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2200      	movs	r2, #0
 80069e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069e8:	f043 0204 	orr.w	r2, r3, #4
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	2200      	movs	r2, #0
 80069f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80069f8:	2301      	movs	r3, #1
 80069fa:	e067      	b.n	8006acc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a02:	d041      	beq.n	8006a88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a04:	f7fd f988 	bl	8003d18 <HAL_GetTick>
 8006a08:	4602      	mov	r2, r0
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	1ad3      	subs	r3, r2, r3
 8006a0e:	687a      	ldr	r2, [r7, #4]
 8006a10:	429a      	cmp	r2, r3
 8006a12:	d302      	bcc.n	8006a1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d136      	bne.n	8006a88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006a1a:	68bb      	ldr	r3, [r7, #8]
 8006a1c:	0c1b      	lsrs	r3, r3, #16
 8006a1e:	b2db      	uxtb	r3, r3
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d10c      	bne.n	8006a3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	695b      	ldr	r3, [r3, #20]
 8006a2a:	43da      	mvns	r2, r3
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	4013      	ands	r3, r2
 8006a30:	b29b      	uxth	r3, r3
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	bf14      	ite	ne
 8006a36:	2301      	movne	r3, #1
 8006a38:	2300      	moveq	r3, #0
 8006a3a:	b2db      	uxtb	r3, r3
 8006a3c:	e00b      	b.n	8006a56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	699b      	ldr	r3, [r3, #24]
 8006a44:	43da      	mvns	r2, r3
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	4013      	ands	r3, r2
 8006a4a:	b29b      	uxth	r3, r3
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	bf14      	ite	ne
 8006a50:	2301      	movne	r3, #1
 8006a52:	2300      	moveq	r3, #0
 8006a54:	b2db      	uxtb	r3, r3
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d016      	beq.n	8006a88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	2220      	movs	r2, #32
 8006a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a74:	f043 0220 	orr.w	r2, r3, #32
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006a84:	2301      	movs	r3, #1
 8006a86:	e021      	b.n	8006acc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	0c1b      	lsrs	r3, r3, #16
 8006a8c:	b2db      	uxtb	r3, r3
 8006a8e:	2b01      	cmp	r3, #1
 8006a90:	d10c      	bne.n	8006aac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	695b      	ldr	r3, [r3, #20]
 8006a98:	43da      	mvns	r2, r3
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	4013      	ands	r3, r2
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	bf14      	ite	ne
 8006aa4:	2301      	movne	r3, #1
 8006aa6:	2300      	moveq	r3, #0
 8006aa8:	b2db      	uxtb	r3, r3
 8006aaa:	e00b      	b.n	8006ac4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	699b      	ldr	r3, [r3, #24]
 8006ab2:	43da      	mvns	r2, r3
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	4013      	ands	r3, r2
 8006ab8:	b29b      	uxth	r3, r3
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	bf14      	ite	ne
 8006abe:	2301      	movne	r3, #1
 8006ac0:	2300      	moveq	r3, #0
 8006ac2:	b2db      	uxtb	r3, r3
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	f47f af6d 	bne.w	80069a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006aca:	2300      	movs	r3, #0
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	3710      	adds	r7, #16
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}

08006ad4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b084      	sub	sp, #16
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	60f8      	str	r0, [r7, #12]
 8006adc:	60b9      	str	r1, [r7, #8]
 8006ade:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006ae0:	e034      	b.n	8006b4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006ae2:	68f8      	ldr	r0, [r7, #12]
 8006ae4:	f000 f8b8 	bl	8006c58 <I2C_IsAcknowledgeFailed>
 8006ae8:	4603      	mov	r3, r0
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d001      	beq.n	8006af2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006aee:	2301      	movs	r3, #1
 8006af0:	e034      	b.n	8006b5c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006af8:	d028      	beq.n	8006b4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006afa:	f7fd f90d 	bl	8003d18 <HAL_GetTick>
 8006afe:	4602      	mov	r2, r0
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	1ad3      	subs	r3, r2, r3
 8006b04:	68ba      	ldr	r2, [r7, #8]
 8006b06:	429a      	cmp	r2, r3
 8006b08:	d302      	bcc.n	8006b10 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d11d      	bne.n	8006b4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	695b      	ldr	r3, [r3, #20]
 8006b16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b1a:	2b80      	cmp	r3, #128	; 0x80
 8006b1c:	d016      	beq.n	8006b4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	2200      	movs	r2, #0
 8006b22:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	2220      	movs	r2, #32
 8006b28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	2200      	movs	r2, #0
 8006b30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b38:	f043 0220 	orr.w	r2, r3, #32
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	2200      	movs	r2, #0
 8006b44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006b48:	2301      	movs	r3, #1
 8006b4a:	e007      	b.n	8006b5c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	695b      	ldr	r3, [r3, #20]
 8006b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b56:	2b80      	cmp	r3, #128	; 0x80
 8006b58:	d1c3      	bne.n	8006ae2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006b5a:	2300      	movs	r3, #0
}
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	3710      	adds	r7, #16
 8006b60:	46bd      	mov	sp, r7
 8006b62:	bd80      	pop	{r7, pc}

08006b64 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b084      	sub	sp, #16
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	60f8      	str	r0, [r7, #12]
 8006b6c:	60b9      	str	r1, [r7, #8]
 8006b6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006b70:	e034      	b.n	8006bdc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006b72:	68f8      	ldr	r0, [r7, #12]
 8006b74:	f000 f870 	bl	8006c58 <I2C_IsAcknowledgeFailed>
 8006b78:	4603      	mov	r3, r0
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d001      	beq.n	8006b82 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006b7e:	2301      	movs	r3, #1
 8006b80:	e034      	b.n	8006bec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b88:	d028      	beq.n	8006bdc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b8a:	f7fd f8c5 	bl	8003d18 <HAL_GetTick>
 8006b8e:	4602      	mov	r2, r0
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	1ad3      	subs	r3, r2, r3
 8006b94:	68ba      	ldr	r2, [r7, #8]
 8006b96:	429a      	cmp	r2, r3
 8006b98:	d302      	bcc.n	8006ba0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d11d      	bne.n	8006bdc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	695b      	ldr	r3, [r3, #20]
 8006ba6:	f003 0304 	and.w	r3, r3, #4
 8006baa:	2b04      	cmp	r3, #4
 8006bac:	d016      	beq.n	8006bdc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	2220      	movs	r2, #32
 8006bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bc8:	f043 0220 	orr.w	r2, r3, #32
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	e007      	b.n	8006bec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	695b      	ldr	r3, [r3, #20]
 8006be2:	f003 0304 	and.w	r3, r3, #4
 8006be6:	2b04      	cmp	r3, #4
 8006be8:	d1c3      	bne.n	8006b72 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006bea:	2300      	movs	r3, #0
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	3710      	adds	r7, #16
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}

08006bf4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b085      	sub	sp, #20
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8006c00:	4b13      	ldr	r3, [pc, #76]	; (8006c50 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	08db      	lsrs	r3, r3, #3
 8006c06:	4a13      	ldr	r2, [pc, #76]	; (8006c54 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006c08:	fba2 2303 	umull	r2, r3, r2, r3
 8006c0c:	0a1a      	lsrs	r2, r3, #8
 8006c0e:	4613      	mov	r3, r2
 8006c10:	009b      	lsls	r3, r3, #2
 8006c12:	4413      	add	r3, r2
 8006c14:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	3b01      	subs	r3, #1
 8006c1a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d107      	bne.n	8006c32 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c26:	f043 0220 	orr.w	r2, r3, #32
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	e008      	b.n	8006c44 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006c3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c40:	d0e9      	beq.n	8006c16 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8006c42:	2300      	movs	r3, #0
}
 8006c44:	4618      	mov	r0, r3
 8006c46:	3714      	adds	r7, #20
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	bc80      	pop	{r7}
 8006c4c:	4770      	bx	lr
 8006c4e:	bf00      	nop
 8006c50:	20000010 	.word	0x20000010
 8006c54:	14f8b589 	.word	0x14f8b589

08006c58 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b083      	sub	sp, #12
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	695b      	ldr	r3, [r3, #20]
 8006c66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c6e:	d11b      	bne.n	8006ca8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006c78:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2220      	movs	r2, #32
 8006c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c94:	f043 0204 	orr.w	r2, r3, #4
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	e000      	b.n	8006caa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006ca8:	2300      	movs	r3, #0
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	370c      	adds	r7, #12
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bc80      	pop	{r7}
 8006cb2:	4770      	bx	lr

08006cb4 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b083      	sub	sp, #12
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cc0:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006cc4:	d103      	bne.n	8006cce <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	2201      	movs	r2, #1
 8006cca:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006ccc:	e007      	b.n	8006cde <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cd2:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006cd6:	d102      	bne.n	8006cde <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2208      	movs	r2, #8
 8006cdc:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006cde:	bf00      	nop
 8006ce0:	370c      	adds	r7, #12
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	bc80      	pop	{r7}
 8006ce6:	4770      	bx	lr

08006ce8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b086      	sub	sp, #24
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d101      	bne.n	8006cfa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e26c      	b.n	80071d4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f003 0301 	and.w	r3, r3, #1
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	f000 8087 	beq.w	8006e16 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006d08:	4b92      	ldr	r3, [pc, #584]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	f003 030c 	and.w	r3, r3, #12
 8006d10:	2b04      	cmp	r3, #4
 8006d12:	d00c      	beq.n	8006d2e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006d14:	4b8f      	ldr	r3, [pc, #572]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	f003 030c 	and.w	r3, r3, #12
 8006d1c:	2b08      	cmp	r3, #8
 8006d1e:	d112      	bne.n	8006d46 <HAL_RCC_OscConfig+0x5e>
 8006d20:	4b8c      	ldr	r3, [pc, #560]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d2c:	d10b      	bne.n	8006d46 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d2e:	4b89      	ldr	r3, [pc, #548]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d06c      	beq.n	8006e14 <HAL_RCC_OscConfig+0x12c>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	685b      	ldr	r3, [r3, #4]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d168      	bne.n	8006e14 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006d42:	2301      	movs	r3, #1
 8006d44:	e246      	b.n	80071d4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d4e:	d106      	bne.n	8006d5e <HAL_RCC_OscConfig+0x76>
 8006d50:	4b80      	ldr	r3, [pc, #512]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a7f      	ldr	r2, [pc, #508]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006d56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d5a:	6013      	str	r3, [r2, #0]
 8006d5c:	e02e      	b.n	8006dbc <HAL_RCC_OscConfig+0xd4>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	685b      	ldr	r3, [r3, #4]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d10c      	bne.n	8006d80 <HAL_RCC_OscConfig+0x98>
 8006d66:	4b7b      	ldr	r3, [pc, #492]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a7a      	ldr	r2, [pc, #488]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006d6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d70:	6013      	str	r3, [r2, #0]
 8006d72:	4b78      	ldr	r3, [pc, #480]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	4a77      	ldr	r2, [pc, #476]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006d78:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d7c:	6013      	str	r3, [r2, #0]
 8006d7e:	e01d      	b.n	8006dbc <HAL_RCC_OscConfig+0xd4>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	685b      	ldr	r3, [r3, #4]
 8006d84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006d88:	d10c      	bne.n	8006da4 <HAL_RCC_OscConfig+0xbc>
 8006d8a:	4b72      	ldr	r3, [pc, #456]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4a71      	ldr	r2, [pc, #452]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006d90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006d94:	6013      	str	r3, [r2, #0]
 8006d96:	4b6f      	ldr	r3, [pc, #444]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4a6e      	ldr	r2, [pc, #440]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006d9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006da0:	6013      	str	r3, [r2, #0]
 8006da2:	e00b      	b.n	8006dbc <HAL_RCC_OscConfig+0xd4>
 8006da4:	4b6b      	ldr	r3, [pc, #428]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	4a6a      	ldr	r2, [pc, #424]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006daa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006dae:	6013      	str	r3, [r2, #0]
 8006db0:	4b68      	ldr	r3, [pc, #416]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a67      	ldr	r2, [pc, #412]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006db6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006dba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d013      	beq.n	8006dec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dc4:	f7fc ffa8 	bl	8003d18 <HAL_GetTick>
 8006dc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006dca:	e008      	b.n	8006dde <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006dcc:	f7fc ffa4 	bl	8003d18 <HAL_GetTick>
 8006dd0:	4602      	mov	r2, r0
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	1ad3      	subs	r3, r2, r3
 8006dd6:	2b64      	cmp	r3, #100	; 0x64
 8006dd8:	d901      	bls.n	8006dde <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006dda:	2303      	movs	r3, #3
 8006ddc:	e1fa      	b.n	80071d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006dde:	4b5d      	ldr	r3, [pc, #372]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d0f0      	beq.n	8006dcc <HAL_RCC_OscConfig+0xe4>
 8006dea:	e014      	b.n	8006e16 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dec:	f7fc ff94 	bl	8003d18 <HAL_GetTick>
 8006df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006df2:	e008      	b.n	8006e06 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006df4:	f7fc ff90 	bl	8003d18 <HAL_GetTick>
 8006df8:	4602      	mov	r2, r0
 8006dfa:	693b      	ldr	r3, [r7, #16]
 8006dfc:	1ad3      	subs	r3, r2, r3
 8006dfe:	2b64      	cmp	r3, #100	; 0x64
 8006e00:	d901      	bls.n	8006e06 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006e02:	2303      	movs	r3, #3
 8006e04:	e1e6      	b.n	80071d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e06:	4b53      	ldr	r3, [pc, #332]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d1f0      	bne.n	8006df4 <HAL_RCC_OscConfig+0x10c>
 8006e12:	e000      	b.n	8006e16 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f003 0302 	and.w	r3, r3, #2
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d063      	beq.n	8006eea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006e22:	4b4c      	ldr	r3, [pc, #304]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	f003 030c 	and.w	r3, r3, #12
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d00b      	beq.n	8006e46 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006e2e:	4b49      	ldr	r3, [pc, #292]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	f003 030c 	and.w	r3, r3, #12
 8006e36:	2b08      	cmp	r3, #8
 8006e38:	d11c      	bne.n	8006e74 <HAL_RCC_OscConfig+0x18c>
 8006e3a:	4b46      	ldr	r3, [pc, #280]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006e3c:	685b      	ldr	r3, [r3, #4]
 8006e3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d116      	bne.n	8006e74 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e46:	4b43      	ldr	r3, [pc, #268]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f003 0302 	and.w	r3, r3, #2
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d005      	beq.n	8006e5e <HAL_RCC_OscConfig+0x176>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	691b      	ldr	r3, [r3, #16]
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	d001      	beq.n	8006e5e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	e1ba      	b.n	80071d4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e5e:	4b3d      	ldr	r3, [pc, #244]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	695b      	ldr	r3, [r3, #20]
 8006e6a:	00db      	lsls	r3, r3, #3
 8006e6c:	4939      	ldr	r1, [pc, #228]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e72:	e03a      	b.n	8006eea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	691b      	ldr	r3, [r3, #16]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d020      	beq.n	8006ebe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006e7c:	4b36      	ldr	r3, [pc, #216]	; (8006f58 <HAL_RCC_OscConfig+0x270>)
 8006e7e:	2201      	movs	r2, #1
 8006e80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e82:	f7fc ff49 	bl	8003d18 <HAL_GetTick>
 8006e86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e88:	e008      	b.n	8006e9c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e8a:	f7fc ff45 	bl	8003d18 <HAL_GetTick>
 8006e8e:	4602      	mov	r2, r0
 8006e90:	693b      	ldr	r3, [r7, #16]
 8006e92:	1ad3      	subs	r3, r2, r3
 8006e94:	2b02      	cmp	r3, #2
 8006e96:	d901      	bls.n	8006e9c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006e98:	2303      	movs	r3, #3
 8006e9a:	e19b      	b.n	80071d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e9c:	4b2d      	ldr	r3, [pc, #180]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f003 0302 	and.w	r3, r3, #2
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d0f0      	beq.n	8006e8a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ea8:	4b2a      	ldr	r3, [pc, #168]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	695b      	ldr	r3, [r3, #20]
 8006eb4:	00db      	lsls	r3, r3, #3
 8006eb6:	4927      	ldr	r1, [pc, #156]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	600b      	str	r3, [r1, #0]
 8006ebc:	e015      	b.n	8006eea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006ebe:	4b26      	ldr	r3, [pc, #152]	; (8006f58 <HAL_RCC_OscConfig+0x270>)
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ec4:	f7fc ff28 	bl	8003d18 <HAL_GetTick>
 8006ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006eca:	e008      	b.n	8006ede <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006ecc:	f7fc ff24 	bl	8003d18 <HAL_GetTick>
 8006ed0:	4602      	mov	r2, r0
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	1ad3      	subs	r3, r2, r3
 8006ed6:	2b02      	cmp	r3, #2
 8006ed8:	d901      	bls.n	8006ede <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006eda:	2303      	movs	r3, #3
 8006edc:	e17a      	b.n	80071d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006ede:	4b1d      	ldr	r3, [pc, #116]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f003 0302 	and.w	r3, r3, #2
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d1f0      	bne.n	8006ecc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f003 0308 	and.w	r3, r3, #8
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d03a      	beq.n	8006f6c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	699b      	ldr	r3, [r3, #24]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d019      	beq.n	8006f32 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006efe:	4b17      	ldr	r3, [pc, #92]	; (8006f5c <HAL_RCC_OscConfig+0x274>)
 8006f00:	2201      	movs	r2, #1
 8006f02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f04:	f7fc ff08 	bl	8003d18 <HAL_GetTick>
 8006f08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f0a:	e008      	b.n	8006f1e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f0c:	f7fc ff04 	bl	8003d18 <HAL_GetTick>
 8006f10:	4602      	mov	r2, r0
 8006f12:	693b      	ldr	r3, [r7, #16]
 8006f14:	1ad3      	subs	r3, r2, r3
 8006f16:	2b02      	cmp	r3, #2
 8006f18:	d901      	bls.n	8006f1e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006f1a:	2303      	movs	r3, #3
 8006f1c:	e15a      	b.n	80071d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f1e:	4b0d      	ldr	r3, [pc, #52]	; (8006f54 <HAL_RCC_OscConfig+0x26c>)
 8006f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f22:	f003 0302 	and.w	r3, r3, #2
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d0f0      	beq.n	8006f0c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006f2a:	2001      	movs	r0, #1
 8006f2c:	f000 fafc 	bl	8007528 <RCC_Delay>
 8006f30:	e01c      	b.n	8006f6c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f32:	4b0a      	ldr	r3, [pc, #40]	; (8006f5c <HAL_RCC_OscConfig+0x274>)
 8006f34:	2200      	movs	r2, #0
 8006f36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f38:	f7fc feee 	bl	8003d18 <HAL_GetTick>
 8006f3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f3e:	e00f      	b.n	8006f60 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f40:	f7fc feea 	bl	8003d18 <HAL_GetTick>
 8006f44:	4602      	mov	r2, r0
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	1ad3      	subs	r3, r2, r3
 8006f4a:	2b02      	cmp	r3, #2
 8006f4c:	d908      	bls.n	8006f60 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006f4e:	2303      	movs	r3, #3
 8006f50:	e140      	b.n	80071d4 <HAL_RCC_OscConfig+0x4ec>
 8006f52:	bf00      	nop
 8006f54:	40021000 	.word	0x40021000
 8006f58:	42420000 	.word	0x42420000
 8006f5c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f60:	4b9e      	ldr	r3, [pc, #632]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 8006f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f64:	f003 0302 	and.w	r3, r3, #2
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d1e9      	bne.n	8006f40 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f003 0304 	and.w	r3, r3, #4
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	f000 80a6 	beq.w	80070c6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006f7e:	4b97      	ldr	r3, [pc, #604]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 8006f80:	69db      	ldr	r3, [r3, #28]
 8006f82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d10d      	bne.n	8006fa6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f8a:	4b94      	ldr	r3, [pc, #592]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 8006f8c:	69db      	ldr	r3, [r3, #28]
 8006f8e:	4a93      	ldr	r2, [pc, #588]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 8006f90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f94:	61d3      	str	r3, [r2, #28]
 8006f96:	4b91      	ldr	r3, [pc, #580]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 8006f98:	69db      	ldr	r3, [r3, #28]
 8006f9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f9e:	60bb      	str	r3, [r7, #8]
 8006fa0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fa6:	4b8e      	ldr	r3, [pc, #568]	; (80071e0 <HAL_RCC_OscConfig+0x4f8>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d118      	bne.n	8006fe4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006fb2:	4b8b      	ldr	r3, [pc, #556]	; (80071e0 <HAL_RCC_OscConfig+0x4f8>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a8a      	ldr	r2, [pc, #552]	; (80071e0 <HAL_RCC_OscConfig+0x4f8>)
 8006fb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006fbc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006fbe:	f7fc feab 	bl	8003d18 <HAL_GetTick>
 8006fc2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fc4:	e008      	b.n	8006fd8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006fc6:	f7fc fea7 	bl	8003d18 <HAL_GetTick>
 8006fca:	4602      	mov	r2, r0
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	1ad3      	subs	r3, r2, r3
 8006fd0:	2b64      	cmp	r3, #100	; 0x64
 8006fd2:	d901      	bls.n	8006fd8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006fd4:	2303      	movs	r3, #3
 8006fd6:	e0fd      	b.n	80071d4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fd8:	4b81      	ldr	r3, [pc, #516]	; (80071e0 <HAL_RCC_OscConfig+0x4f8>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d0f0      	beq.n	8006fc6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	68db      	ldr	r3, [r3, #12]
 8006fe8:	2b01      	cmp	r3, #1
 8006fea:	d106      	bne.n	8006ffa <HAL_RCC_OscConfig+0x312>
 8006fec:	4b7b      	ldr	r3, [pc, #492]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 8006fee:	6a1b      	ldr	r3, [r3, #32]
 8006ff0:	4a7a      	ldr	r2, [pc, #488]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 8006ff2:	f043 0301 	orr.w	r3, r3, #1
 8006ff6:	6213      	str	r3, [r2, #32]
 8006ff8:	e02d      	b.n	8007056 <HAL_RCC_OscConfig+0x36e>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	68db      	ldr	r3, [r3, #12]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d10c      	bne.n	800701c <HAL_RCC_OscConfig+0x334>
 8007002:	4b76      	ldr	r3, [pc, #472]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 8007004:	6a1b      	ldr	r3, [r3, #32]
 8007006:	4a75      	ldr	r2, [pc, #468]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 8007008:	f023 0301 	bic.w	r3, r3, #1
 800700c:	6213      	str	r3, [r2, #32]
 800700e:	4b73      	ldr	r3, [pc, #460]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 8007010:	6a1b      	ldr	r3, [r3, #32]
 8007012:	4a72      	ldr	r2, [pc, #456]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 8007014:	f023 0304 	bic.w	r3, r3, #4
 8007018:	6213      	str	r3, [r2, #32]
 800701a:	e01c      	b.n	8007056 <HAL_RCC_OscConfig+0x36e>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	68db      	ldr	r3, [r3, #12]
 8007020:	2b05      	cmp	r3, #5
 8007022:	d10c      	bne.n	800703e <HAL_RCC_OscConfig+0x356>
 8007024:	4b6d      	ldr	r3, [pc, #436]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 8007026:	6a1b      	ldr	r3, [r3, #32]
 8007028:	4a6c      	ldr	r2, [pc, #432]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 800702a:	f043 0304 	orr.w	r3, r3, #4
 800702e:	6213      	str	r3, [r2, #32]
 8007030:	4b6a      	ldr	r3, [pc, #424]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 8007032:	6a1b      	ldr	r3, [r3, #32]
 8007034:	4a69      	ldr	r2, [pc, #420]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 8007036:	f043 0301 	orr.w	r3, r3, #1
 800703a:	6213      	str	r3, [r2, #32]
 800703c:	e00b      	b.n	8007056 <HAL_RCC_OscConfig+0x36e>
 800703e:	4b67      	ldr	r3, [pc, #412]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 8007040:	6a1b      	ldr	r3, [r3, #32]
 8007042:	4a66      	ldr	r2, [pc, #408]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 8007044:	f023 0301 	bic.w	r3, r3, #1
 8007048:	6213      	str	r3, [r2, #32]
 800704a:	4b64      	ldr	r3, [pc, #400]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 800704c:	6a1b      	ldr	r3, [r3, #32]
 800704e:	4a63      	ldr	r2, [pc, #396]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 8007050:	f023 0304 	bic.w	r3, r3, #4
 8007054:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	68db      	ldr	r3, [r3, #12]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d015      	beq.n	800708a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800705e:	f7fc fe5b 	bl	8003d18 <HAL_GetTick>
 8007062:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007064:	e00a      	b.n	800707c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007066:	f7fc fe57 	bl	8003d18 <HAL_GetTick>
 800706a:	4602      	mov	r2, r0
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	1ad3      	subs	r3, r2, r3
 8007070:	f241 3288 	movw	r2, #5000	; 0x1388
 8007074:	4293      	cmp	r3, r2
 8007076:	d901      	bls.n	800707c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007078:	2303      	movs	r3, #3
 800707a:	e0ab      	b.n	80071d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800707c:	4b57      	ldr	r3, [pc, #348]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 800707e:	6a1b      	ldr	r3, [r3, #32]
 8007080:	f003 0302 	and.w	r3, r3, #2
 8007084:	2b00      	cmp	r3, #0
 8007086:	d0ee      	beq.n	8007066 <HAL_RCC_OscConfig+0x37e>
 8007088:	e014      	b.n	80070b4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800708a:	f7fc fe45 	bl	8003d18 <HAL_GetTick>
 800708e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007090:	e00a      	b.n	80070a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007092:	f7fc fe41 	bl	8003d18 <HAL_GetTick>
 8007096:	4602      	mov	r2, r0
 8007098:	693b      	ldr	r3, [r7, #16]
 800709a:	1ad3      	subs	r3, r2, r3
 800709c:	f241 3288 	movw	r2, #5000	; 0x1388
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d901      	bls.n	80070a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80070a4:	2303      	movs	r3, #3
 80070a6:	e095      	b.n	80071d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070a8:	4b4c      	ldr	r3, [pc, #304]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 80070aa:	6a1b      	ldr	r3, [r3, #32]
 80070ac:	f003 0302 	and.w	r3, r3, #2
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d1ee      	bne.n	8007092 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80070b4:	7dfb      	ldrb	r3, [r7, #23]
 80070b6:	2b01      	cmp	r3, #1
 80070b8:	d105      	bne.n	80070c6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80070ba:	4b48      	ldr	r3, [pc, #288]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 80070bc:	69db      	ldr	r3, [r3, #28]
 80070be:	4a47      	ldr	r2, [pc, #284]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 80070c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80070c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	69db      	ldr	r3, [r3, #28]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	f000 8081 	beq.w	80071d2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80070d0:	4b42      	ldr	r3, [pc, #264]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	f003 030c 	and.w	r3, r3, #12
 80070d8:	2b08      	cmp	r3, #8
 80070da:	d061      	beq.n	80071a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	69db      	ldr	r3, [r3, #28]
 80070e0:	2b02      	cmp	r3, #2
 80070e2:	d146      	bne.n	8007172 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80070e4:	4b3f      	ldr	r3, [pc, #252]	; (80071e4 <HAL_RCC_OscConfig+0x4fc>)
 80070e6:	2200      	movs	r2, #0
 80070e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070ea:	f7fc fe15 	bl	8003d18 <HAL_GetTick>
 80070ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80070f0:	e008      	b.n	8007104 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80070f2:	f7fc fe11 	bl	8003d18 <HAL_GetTick>
 80070f6:	4602      	mov	r2, r0
 80070f8:	693b      	ldr	r3, [r7, #16]
 80070fa:	1ad3      	subs	r3, r2, r3
 80070fc:	2b02      	cmp	r3, #2
 80070fe:	d901      	bls.n	8007104 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8007100:	2303      	movs	r3, #3
 8007102:	e067      	b.n	80071d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007104:	4b35      	ldr	r3, [pc, #212]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800710c:	2b00      	cmp	r3, #0
 800710e:	d1f0      	bne.n	80070f2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6a1b      	ldr	r3, [r3, #32]
 8007114:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007118:	d108      	bne.n	800712c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800711a:	4b30      	ldr	r3, [pc, #192]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 800711c:	685b      	ldr	r3, [r3, #4]
 800711e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	492d      	ldr	r1, [pc, #180]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 8007128:	4313      	orrs	r3, r2
 800712a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800712c:	4b2b      	ldr	r3, [pc, #172]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 800712e:	685b      	ldr	r3, [r3, #4]
 8007130:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6a19      	ldr	r1, [r3, #32]
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800713c:	430b      	orrs	r3, r1
 800713e:	4927      	ldr	r1, [pc, #156]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 8007140:	4313      	orrs	r3, r2
 8007142:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007144:	4b27      	ldr	r3, [pc, #156]	; (80071e4 <HAL_RCC_OscConfig+0x4fc>)
 8007146:	2201      	movs	r2, #1
 8007148:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800714a:	f7fc fde5 	bl	8003d18 <HAL_GetTick>
 800714e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007150:	e008      	b.n	8007164 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007152:	f7fc fde1 	bl	8003d18 <HAL_GetTick>
 8007156:	4602      	mov	r2, r0
 8007158:	693b      	ldr	r3, [r7, #16]
 800715a:	1ad3      	subs	r3, r2, r3
 800715c:	2b02      	cmp	r3, #2
 800715e:	d901      	bls.n	8007164 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007160:	2303      	movs	r3, #3
 8007162:	e037      	b.n	80071d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007164:	4b1d      	ldr	r3, [pc, #116]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800716c:	2b00      	cmp	r3, #0
 800716e:	d0f0      	beq.n	8007152 <HAL_RCC_OscConfig+0x46a>
 8007170:	e02f      	b.n	80071d2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007172:	4b1c      	ldr	r3, [pc, #112]	; (80071e4 <HAL_RCC_OscConfig+0x4fc>)
 8007174:	2200      	movs	r2, #0
 8007176:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007178:	f7fc fdce 	bl	8003d18 <HAL_GetTick>
 800717c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800717e:	e008      	b.n	8007192 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007180:	f7fc fdca 	bl	8003d18 <HAL_GetTick>
 8007184:	4602      	mov	r2, r0
 8007186:	693b      	ldr	r3, [r7, #16]
 8007188:	1ad3      	subs	r3, r2, r3
 800718a:	2b02      	cmp	r3, #2
 800718c:	d901      	bls.n	8007192 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800718e:	2303      	movs	r3, #3
 8007190:	e020      	b.n	80071d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007192:	4b12      	ldr	r3, [pc, #72]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800719a:	2b00      	cmp	r3, #0
 800719c:	d1f0      	bne.n	8007180 <HAL_RCC_OscConfig+0x498>
 800719e:	e018      	b.n	80071d2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	69db      	ldr	r3, [r3, #28]
 80071a4:	2b01      	cmp	r3, #1
 80071a6:	d101      	bne.n	80071ac <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80071a8:	2301      	movs	r3, #1
 80071aa:	e013      	b.n	80071d4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80071ac:	4b0b      	ldr	r3, [pc, #44]	; (80071dc <HAL_RCC_OscConfig+0x4f4>)
 80071ae:	685b      	ldr	r3, [r3, #4]
 80071b0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6a1b      	ldr	r3, [r3, #32]
 80071bc:	429a      	cmp	r2, r3
 80071be:	d106      	bne.n	80071ce <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071ca:	429a      	cmp	r2, r3
 80071cc:	d001      	beq.n	80071d2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80071ce:	2301      	movs	r3, #1
 80071d0:	e000      	b.n	80071d4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80071d2:	2300      	movs	r3, #0
}
 80071d4:	4618      	mov	r0, r3
 80071d6:	3718      	adds	r7, #24
 80071d8:	46bd      	mov	sp, r7
 80071da:	bd80      	pop	{r7, pc}
 80071dc:	40021000 	.word	0x40021000
 80071e0:	40007000 	.word	0x40007000
 80071e4:	42420060 	.word	0x42420060

080071e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b084      	sub	sp, #16
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
 80071f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d101      	bne.n	80071fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80071f8:	2301      	movs	r3, #1
 80071fa:	e0d0      	b.n	800739e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80071fc:	4b6a      	ldr	r3, [pc, #424]	; (80073a8 <HAL_RCC_ClockConfig+0x1c0>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f003 0307 	and.w	r3, r3, #7
 8007204:	683a      	ldr	r2, [r7, #0]
 8007206:	429a      	cmp	r2, r3
 8007208:	d910      	bls.n	800722c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800720a:	4b67      	ldr	r3, [pc, #412]	; (80073a8 <HAL_RCC_ClockConfig+0x1c0>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f023 0207 	bic.w	r2, r3, #7
 8007212:	4965      	ldr	r1, [pc, #404]	; (80073a8 <HAL_RCC_ClockConfig+0x1c0>)
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	4313      	orrs	r3, r2
 8007218:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800721a:	4b63      	ldr	r3, [pc, #396]	; (80073a8 <HAL_RCC_ClockConfig+0x1c0>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f003 0307 	and.w	r3, r3, #7
 8007222:	683a      	ldr	r2, [r7, #0]
 8007224:	429a      	cmp	r2, r3
 8007226:	d001      	beq.n	800722c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007228:	2301      	movs	r3, #1
 800722a:	e0b8      	b.n	800739e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f003 0302 	and.w	r3, r3, #2
 8007234:	2b00      	cmp	r3, #0
 8007236:	d020      	beq.n	800727a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f003 0304 	and.w	r3, r3, #4
 8007240:	2b00      	cmp	r3, #0
 8007242:	d005      	beq.n	8007250 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007244:	4b59      	ldr	r3, [pc, #356]	; (80073ac <HAL_RCC_ClockConfig+0x1c4>)
 8007246:	685b      	ldr	r3, [r3, #4]
 8007248:	4a58      	ldr	r2, [pc, #352]	; (80073ac <HAL_RCC_ClockConfig+0x1c4>)
 800724a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800724e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f003 0308 	and.w	r3, r3, #8
 8007258:	2b00      	cmp	r3, #0
 800725a:	d005      	beq.n	8007268 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800725c:	4b53      	ldr	r3, [pc, #332]	; (80073ac <HAL_RCC_ClockConfig+0x1c4>)
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	4a52      	ldr	r2, [pc, #328]	; (80073ac <HAL_RCC_ClockConfig+0x1c4>)
 8007262:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8007266:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007268:	4b50      	ldr	r3, [pc, #320]	; (80073ac <HAL_RCC_ClockConfig+0x1c4>)
 800726a:	685b      	ldr	r3, [r3, #4]
 800726c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	689b      	ldr	r3, [r3, #8]
 8007274:	494d      	ldr	r1, [pc, #308]	; (80073ac <HAL_RCC_ClockConfig+0x1c4>)
 8007276:	4313      	orrs	r3, r2
 8007278:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f003 0301 	and.w	r3, r3, #1
 8007282:	2b00      	cmp	r3, #0
 8007284:	d040      	beq.n	8007308 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	685b      	ldr	r3, [r3, #4]
 800728a:	2b01      	cmp	r3, #1
 800728c:	d107      	bne.n	800729e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800728e:	4b47      	ldr	r3, [pc, #284]	; (80073ac <HAL_RCC_ClockConfig+0x1c4>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007296:	2b00      	cmp	r3, #0
 8007298:	d115      	bne.n	80072c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800729a:	2301      	movs	r3, #1
 800729c:	e07f      	b.n	800739e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	2b02      	cmp	r3, #2
 80072a4:	d107      	bne.n	80072b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80072a6:	4b41      	ldr	r3, [pc, #260]	; (80073ac <HAL_RCC_ClockConfig+0x1c4>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d109      	bne.n	80072c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80072b2:	2301      	movs	r3, #1
 80072b4:	e073      	b.n	800739e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80072b6:	4b3d      	ldr	r3, [pc, #244]	; (80073ac <HAL_RCC_ClockConfig+0x1c4>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f003 0302 	and.w	r3, r3, #2
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d101      	bne.n	80072c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80072c2:	2301      	movs	r3, #1
 80072c4:	e06b      	b.n	800739e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80072c6:	4b39      	ldr	r3, [pc, #228]	; (80073ac <HAL_RCC_ClockConfig+0x1c4>)
 80072c8:	685b      	ldr	r3, [r3, #4]
 80072ca:	f023 0203 	bic.w	r2, r3, #3
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	685b      	ldr	r3, [r3, #4]
 80072d2:	4936      	ldr	r1, [pc, #216]	; (80073ac <HAL_RCC_ClockConfig+0x1c4>)
 80072d4:	4313      	orrs	r3, r2
 80072d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80072d8:	f7fc fd1e 	bl	8003d18 <HAL_GetTick>
 80072dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072de:	e00a      	b.n	80072f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80072e0:	f7fc fd1a 	bl	8003d18 <HAL_GetTick>
 80072e4:	4602      	mov	r2, r0
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	1ad3      	subs	r3, r2, r3
 80072ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d901      	bls.n	80072f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80072f2:	2303      	movs	r3, #3
 80072f4:	e053      	b.n	800739e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072f6:	4b2d      	ldr	r3, [pc, #180]	; (80073ac <HAL_RCC_ClockConfig+0x1c4>)
 80072f8:	685b      	ldr	r3, [r3, #4]
 80072fa:	f003 020c 	and.w	r2, r3, #12
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	009b      	lsls	r3, r3, #2
 8007304:	429a      	cmp	r2, r3
 8007306:	d1eb      	bne.n	80072e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007308:	4b27      	ldr	r3, [pc, #156]	; (80073a8 <HAL_RCC_ClockConfig+0x1c0>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f003 0307 	and.w	r3, r3, #7
 8007310:	683a      	ldr	r2, [r7, #0]
 8007312:	429a      	cmp	r2, r3
 8007314:	d210      	bcs.n	8007338 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007316:	4b24      	ldr	r3, [pc, #144]	; (80073a8 <HAL_RCC_ClockConfig+0x1c0>)
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f023 0207 	bic.w	r2, r3, #7
 800731e:	4922      	ldr	r1, [pc, #136]	; (80073a8 <HAL_RCC_ClockConfig+0x1c0>)
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	4313      	orrs	r3, r2
 8007324:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007326:	4b20      	ldr	r3, [pc, #128]	; (80073a8 <HAL_RCC_ClockConfig+0x1c0>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f003 0307 	and.w	r3, r3, #7
 800732e:	683a      	ldr	r2, [r7, #0]
 8007330:	429a      	cmp	r2, r3
 8007332:	d001      	beq.n	8007338 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007334:	2301      	movs	r3, #1
 8007336:	e032      	b.n	800739e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f003 0304 	and.w	r3, r3, #4
 8007340:	2b00      	cmp	r3, #0
 8007342:	d008      	beq.n	8007356 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007344:	4b19      	ldr	r3, [pc, #100]	; (80073ac <HAL_RCC_ClockConfig+0x1c4>)
 8007346:	685b      	ldr	r3, [r3, #4]
 8007348:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	68db      	ldr	r3, [r3, #12]
 8007350:	4916      	ldr	r1, [pc, #88]	; (80073ac <HAL_RCC_ClockConfig+0x1c4>)
 8007352:	4313      	orrs	r3, r2
 8007354:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f003 0308 	and.w	r3, r3, #8
 800735e:	2b00      	cmp	r3, #0
 8007360:	d009      	beq.n	8007376 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007362:	4b12      	ldr	r3, [pc, #72]	; (80073ac <HAL_RCC_ClockConfig+0x1c4>)
 8007364:	685b      	ldr	r3, [r3, #4]
 8007366:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	691b      	ldr	r3, [r3, #16]
 800736e:	00db      	lsls	r3, r3, #3
 8007370:	490e      	ldr	r1, [pc, #56]	; (80073ac <HAL_RCC_ClockConfig+0x1c4>)
 8007372:	4313      	orrs	r3, r2
 8007374:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007376:	f000 f821 	bl	80073bc <HAL_RCC_GetSysClockFreq>
 800737a:	4602      	mov	r2, r0
 800737c:	4b0b      	ldr	r3, [pc, #44]	; (80073ac <HAL_RCC_ClockConfig+0x1c4>)
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	091b      	lsrs	r3, r3, #4
 8007382:	f003 030f 	and.w	r3, r3, #15
 8007386:	490a      	ldr	r1, [pc, #40]	; (80073b0 <HAL_RCC_ClockConfig+0x1c8>)
 8007388:	5ccb      	ldrb	r3, [r1, r3]
 800738a:	fa22 f303 	lsr.w	r3, r2, r3
 800738e:	4a09      	ldr	r2, [pc, #36]	; (80073b4 <HAL_RCC_ClockConfig+0x1cc>)
 8007390:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007392:	4b09      	ldr	r3, [pc, #36]	; (80073b8 <HAL_RCC_ClockConfig+0x1d0>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4618      	mov	r0, r3
 8007398:	f7fc faf8 	bl	800398c <HAL_InitTick>

  return HAL_OK;
 800739c:	2300      	movs	r3, #0
}
 800739e:	4618      	mov	r0, r3
 80073a0:	3710      	adds	r7, #16
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}
 80073a6:	bf00      	nop
 80073a8:	40022000 	.word	0x40022000
 80073ac:	40021000 	.word	0x40021000
 80073b0:	0800d1fc 	.word	0x0800d1fc
 80073b4:	20000010 	.word	0x20000010
 80073b8:	20000014 	.word	0x20000014

080073bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80073bc:	b480      	push	{r7}
 80073be:	b087      	sub	sp, #28
 80073c0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80073c2:	2300      	movs	r3, #0
 80073c4:	60fb      	str	r3, [r7, #12]
 80073c6:	2300      	movs	r3, #0
 80073c8:	60bb      	str	r3, [r7, #8]
 80073ca:	2300      	movs	r3, #0
 80073cc:	617b      	str	r3, [r7, #20]
 80073ce:	2300      	movs	r3, #0
 80073d0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80073d2:	2300      	movs	r3, #0
 80073d4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80073d6:	4b1e      	ldr	r3, [pc, #120]	; (8007450 <HAL_RCC_GetSysClockFreq+0x94>)
 80073d8:	685b      	ldr	r3, [r3, #4]
 80073da:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	f003 030c 	and.w	r3, r3, #12
 80073e2:	2b04      	cmp	r3, #4
 80073e4:	d002      	beq.n	80073ec <HAL_RCC_GetSysClockFreq+0x30>
 80073e6:	2b08      	cmp	r3, #8
 80073e8:	d003      	beq.n	80073f2 <HAL_RCC_GetSysClockFreq+0x36>
 80073ea:	e027      	b.n	800743c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80073ec:	4b19      	ldr	r3, [pc, #100]	; (8007454 <HAL_RCC_GetSysClockFreq+0x98>)
 80073ee:	613b      	str	r3, [r7, #16]
      break;
 80073f0:	e027      	b.n	8007442 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	0c9b      	lsrs	r3, r3, #18
 80073f6:	f003 030f 	and.w	r3, r3, #15
 80073fa:	4a17      	ldr	r2, [pc, #92]	; (8007458 <HAL_RCC_GetSysClockFreq+0x9c>)
 80073fc:	5cd3      	ldrb	r3, [r2, r3]
 80073fe:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007406:	2b00      	cmp	r3, #0
 8007408:	d010      	beq.n	800742c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800740a:	4b11      	ldr	r3, [pc, #68]	; (8007450 <HAL_RCC_GetSysClockFreq+0x94>)
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	0c5b      	lsrs	r3, r3, #17
 8007410:	f003 0301 	and.w	r3, r3, #1
 8007414:	4a11      	ldr	r2, [pc, #68]	; (800745c <HAL_RCC_GetSysClockFreq+0xa0>)
 8007416:	5cd3      	ldrb	r3, [r2, r3]
 8007418:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	4a0d      	ldr	r2, [pc, #52]	; (8007454 <HAL_RCC_GetSysClockFreq+0x98>)
 800741e:	fb02 f203 	mul.w	r2, r2, r3
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	fbb2 f3f3 	udiv	r3, r2, r3
 8007428:	617b      	str	r3, [r7, #20]
 800742a:	e004      	b.n	8007436 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	4a0c      	ldr	r2, [pc, #48]	; (8007460 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007430:	fb02 f303 	mul.w	r3, r2, r3
 8007434:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8007436:	697b      	ldr	r3, [r7, #20]
 8007438:	613b      	str	r3, [r7, #16]
      break;
 800743a:	e002      	b.n	8007442 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800743c:	4b05      	ldr	r3, [pc, #20]	; (8007454 <HAL_RCC_GetSysClockFreq+0x98>)
 800743e:	613b      	str	r3, [r7, #16]
      break;
 8007440:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007442:	693b      	ldr	r3, [r7, #16]
}
 8007444:	4618      	mov	r0, r3
 8007446:	371c      	adds	r7, #28
 8007448:	46bd      	mov	sp, r7
 800744a:	bc80      	pop	{r7}
 800744c:	4770      	bx	lr
 800744e:	bf00      	nop
 8007450:	40021000 	.word	0x40021000
 8007454:	007a1200 	.word	0x007a1200
 8007458:	0800d214 	.word	0x0800d214
 800745c:	0800d224 	.word	0x0800d224
 8007460:	003d0900 	.word	0x003d0900

08007464 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007464:	b480      	push	{r7}
 8007466:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007468:	4b02      	ldr	r3, [pc, #8]	; (8007474 <HAL_RCC_GetHCLKFreq+0x10>)
 800746a:	681b      	ldr	r3, [r3, #0]
}
 800746c:	4618      	mov	r0, r3
 800746e:	46bd      	mov	sp, r7
 8007470:	bc80      	pop	{r7}
 8007472:	4770      	bx	lr
 8007474:	20000010 	.word	0x20000010

08007478 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007478:	b580      	push	{r7, lr}
 800747a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800747c:	f7ff fff2 	bl	8007464 <HAL_RCC_GetHCLKFreq>
 8007480:	4602      	mov	r2, r0
 8007482:	4b05      	ldr	r3, [pc, #20]	; (8007498 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	0a1b      	lsrs	r3, r3, #8
 8007488:	f003 0307 	and.w	r3, r3, #7
 800748c:	4903      	ldr	r1, [pc, #12]	; (800749c <HAL_RCC_GetPCLK1Freq+0x24>)
 800748e:	5ccb      	ldrb	r3, [r1, r3]
 8007490:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007494:	4618      	mov	r0, r3
 8007496:	bd80      	pop	{r7, pc}
 8007498:	40021000 	.word	0x40021000
 800749c:	0800d20c 	.word	0x0800d20c

080074a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80074a4:	f7ff ffde 	bl	8007464 <HAL_RCC_GetHCLKFreq>
 80074a8:	4602      	mov	r2, r0
 80074aa:	4b05      	ldr	r3, [pc, #20]	; (80074c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80074ac:	685b      	ldr	r3, [r3, #4]
 80074ae:	0adb      	lsrs	r3, r3, #11
 80074b0:	f003 0307 	and.w	r3, r3, #7
 80074b4:	4903      	ldr	r1, [pc, #12]	; (80074c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80074b6:	5ccb      	ldrb	r3, [r1, r3]
 80074b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80074bc:	4618      	mov	r0, r3
 80074be:	bd80      	pop	{r7, pc}
 80074c0:	40021000 	.word	0x40021000
 80074c4:	0800d20c 	.word	0x0800d20c

080074c8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80074c8:	b480      	push	{r7}
 80074ca:	b083      	sub	sp, #12
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
 80074d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	220f      	movs	r2, #15
 80074d6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80074d8:	4b11      	ldr	r3, [pc, #68]	; (8007520 <HAL_RCC_GetClockConfig+0x58>)
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	f003 0203 	and.w	r2, r3, #3
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80074e4:	4b0e      	ldr	r3, [pc, #56]	; (8007520 <HAL_RCC_GetClockConfig+0x58>)
 80074e6:	685b      	ldr	r3, [r3, #4]
 80074e8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80074f0:	4b0b      	ldr	r3, [pc, #44]	; (8007520 <HAL_RCC_GetClockConfig+0x58>)
 80074f2:	685b      	ldr	r3, [r3, #4]
 80074f4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80074fc:	4b08      	ldr	r3, [pc, #32]	; (8007520 <HAL_RCC_GetClockConfig+0x58>)
 80074fe:	685b      	ldr	r3, [r3, #4]
 8007500:	08db      	lsrs	r3, r3, #3
 8007502:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800750a:	4b06      	ldr	r3, [pc, #24]	; (8007524 <HAL_RCC_GetClockConfig+0x5c>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f003 0207 	and.w	r2, r3, #7
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8007516:	bf00      	nop
 8007518:	370c      	adds	r7, #12
 800751a:	46bd      	mov	sp, r7
 800751c:	bc80      	pop	{r7}
 800751e:	4770      	bx	lr
 8007520:	40021000 	.word	0x40021000
 8007524:	40022000 	.word	0x40022000

08007528 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007528:	b480      	push	{r7}
 800752a:	b085      	sub	sp, #20
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007530:	4b0a      	ldr	r3, [pc, #40]	; (800755c <RCC_Delay+0x34>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a0a      	ldr	r2, [pc, #40]	; (8007560 <RCC_Delay+0x38>)
 8007536:	fba2 2303 	umull	r2, r3, r2, r3
 800753a:	0a5b      	lsrs	r3, r3, #9
 800753c:	687a      	ldr	r2, [r7, #4]
 800753e:	fb02 f303 	mul.w	r3, r2, r3
 8007542:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007544:	bf00      	nop
  }
  while (Delay --);
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	1e5a      	subs	r2, r3, #1
 800754a:	60fa      	str	r2, [r7, #12]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d1f9      	bne.n	8007544 <RCC_Delay+0x1c>
}
 8007550:	bf00      	nop
 8007552:	bf00      	nop
 8007554:	3714      	adds	r7, #20
 8007556:	46bd      	mov	sp, r7
 8007558:	bc80      	pop	{r7}
 800755a:	4770      	bx	lr
 800755c:	20000010 	.word	0x20000010
 8007560:	10624dd3 	.word	0x10624dd3

08007564 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b082      	sub	sp, #8
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d101      	bne.n	8007576 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007572:	2301      	movs	r3, #1
 8007574:	e041      	b.n	80075fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800757c:	b2db      	uxtb	r3, r3
 800757e:	2b00      	cmp	r3, #0
 8007580:	d106      	bne.n	8007590 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2200      	movs	r2, #0
 8007586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f7fc f9da 	bl	8003944 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2202      	movs	r2, #2
 8007594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681a      	ldr	r2, [r3, #0]
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	3304      	adds	r3, #4
 80075a0:	4619      	mov	r1, r3
 80075a2:	4610      	mov	r0, r2
 80075a4:	f000 fa74 	bl	8007a90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2201      	movs	r2, #1
 80075ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2201      	movs	r2, #1
 80075b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2201      	movs	r2, #1
 80075bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2201      	movs	r2, #1
 80075c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2201      	movs	r2, #1
 80075cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2201      	movs	r2, #1
 80075d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2201      	movs	r2, #1
 80075dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2201      	movs	r2, #1
 80075e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2201      	movs	r2, #1
 80075ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2201      	movs	r2, #1
 80075f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80075f8:	2300      	movs	r3, #0
}
 80075fa:	4618      	mov	r0, r3
 80075fc:	3708      	adds	r7, #8
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}
	...

08007604 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007604:	b480      	push	{r7}
 8007606:	b085      	sub	sp, #20
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007612:	b2db      	uxtb	r3, r3
 8007614:	2b01      	cmp	r3, #1
 8007616:	d001      	beq.n	800761c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007618:	2301      	movs	r3, #1
 800761a:	e03a      	b.n	8007692 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2202      	movs	r2, #2
 8007620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	68da      	ldr	r2, [r3, #12]
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f042 0201 	orr.w	r2, r2, #1
 8007632:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	4a18      	ldr	r2, [pc, #96]	; (800769c <HAL_TIM_Base_Start_IT+0x98>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d00e      	beq.n	800765c <HAL_TIM_Base_Start_IT+0x58>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007646:	d009      	beq.n	800765c <HAL_TIM_Base_Start_IT+0x58>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4a14      	ldr	r2, [pc, #80]	; (80076a0 <HAL_TIM_Base_Start_IT+0x9c>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d004      	beq.n	800765c <HAL_TIM_Base_Start_IT+0x58>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	4a13      	ldr	r2, [pc, #76]	; (80076a4 <HAL_TIM_Base_Start_IT+0xa0>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d111      	bne.n	8007680 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	689b      	ldr	r3, [r3, #8]
 8007662:	f003 0307 	and.w	r3, r3, #7
 8007666:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	2b06      	cmp	r3, #6
 800766c:	d010      	beq.n	8007690 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	681a      	ldr	r2, [r3, #0]
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f042 0201 	orr.w	r2, r2, #1
 800767c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800767e:	e007      	b.n	8007690 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	681a      	ldr	r2, [r3, #0]
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f042 0201 	orr.w	r2, r2, #1
 800768e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007690:	2300      	movs	r3, #0
}
 8007692:	4618      	mov	r0, r3
 8007694:	3714      	adds	r7, #20
 8007696:	46bd      	mov	sp, r7
 8007698:	bc80      	pop	{r7}
 800769a:	4770      	bx	lr
 800769c:	40012c00 	.word	0x40012c00
 80076a0:	40000400 	.word	0x40000400
 80076a4:	40000800 	.word	0x40000800

080076a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b082      	sub	sp, #8
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	691b      	ldr	r3, [r3, #16]
 80076b6:	f003 0302 	and.w	r3, r3, #2
 80076ba:	2b02      	cmp	r3, #2
 80076bc:	d122      	bne.n	8007704 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	68db      	ldr	r3, [r3, #12]
 80076c4:	f003 0302 	and.w	r3, r3, #2
 80076c8:	2b02      	cmp	r3, #2
 80076ca:	d11b      	bne.n	8007704 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f06f 0202 	mvn.w	r2, #2
 80076d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2201      	movs	r2, #1
 80076da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	699b      	ldr	r3, [r3, #24]
 80076e2:	f003 0303 	and.w	r3, r3, #3
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d003      	beq.n	80076f2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f000 f9b4 	bl	8007a58 <HAL_TIM_IC_CaptureCallback>
 80076f0:	e005      	b.n	80076fe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80076f2:	6878      	ldr	r0, [r7, #4]
 80076f4:	f000 f9a7 	bl	8007a46 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f000 f9b6 	bl	8007a6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2200      	movs	r2, #0
 8007702:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	691b      	ldr	r3, [r3, #16]
 800770a:	f003 0304 	and.w	r3, r3, #4
 800770e:	2b04      	cmp	r3, #4
 8007710:	d122      	bne.n	8007758 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	68db      	ldr	r3, [r3, #12]
 8007718:	f003 0304 	and.w	r3, r3, #4
 800771c:	2b04      	cmp	r3, #4
 800771e:	d11b      	bne.n	8007758 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f06f 0204 	mvn.w	r2, #4
 8007728:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2202      	movs	r2, #2
 800772e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	699b      	ldr	r3, [r3, #24]
 8007736:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800773a:	2b00      	cmp	r3, #0
 800773c:	d003      	beq.n	8007746 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f000 f98a 	bl	8007a58 <HAL_TIM_IC_CaptureCallback>
 8007744:	e005      	b.n	8007752 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007746:	6878      	ldr	r0, [r7, #4]
 8007748:	f000 f97d 	bl	8007a46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800774c:	6878      	ldr	r0, [r7, #4]
 800774e:	f000 f98c 	bl	8007a6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2200      	movs	r2, #0
 8007756:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	691b      	ldr	r3, [r3, #16]
 800775e:	f003 0308 	and.w	r3, r3, #8
 8007762:	2b08      	cmp	r3, #8
 8007764:	d122      	bne.n	80077ac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	68db      	ldr	r3, [r3, #12]
 800776c:	f003 0308 	and.w	r3, r3, #8
 8007770:	2b08      	cmp	r3, #8
 8007772:	d11b      	bne.n	80077ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f06f 0208 	mvn.w	r2, #8
 800777c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2204      	movs	r2, #4
 8007782:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	69db      	ldr	r3, [r3, #28]
 800778a:	f003 0303 	and.w	r3, r3, #3
 800778e:	2b00      	cmp	r3, #0
 8007790:	d003      	beq.n	800779a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f000 f960 	bl	8007a58 <HAL_TIM_IC_CaptureCallback>
 8007798:	e005      	b.n	80077a6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f000 f953 	bl	8007a46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077a0:	6878      	ldr	r0, [r7, #4]
 80077a2:	f000 f962 	bl	8007a6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2200      	movs	r2, #0
 80077aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	691b      	ldr	r3, [r3, #16]
 80077b2:	f003 0310 	and.w	r3, r3, #16
 80077b6:	2b10      	cmp	r3, #16
 80077b8:	d122      	bne.n	8007800 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	68db      	ldr	r3, [r3, #12]
 80077c0:	f003 0310 	and.w	r3, r3, #16
 80077c4:	2b10      	cmp	r3, #16
 80077c6:	d11b      	bne.n	8007800 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f06f 0210 	mvn.w	r2, #16
 80077d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2208      	movs	r2, #8
 80077d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	69db      	ldr	r3, [r3, #28]
 80077de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d003      	beq.n	80077ee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f000 f936 	bl	8007a58 <HAL_TIM_IC_CaptureCallback>
 80077ec:	e005      	b.n	80077fa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f000 f929 	bl	8007a46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077f4:	6878      	ldr	r0, [r7, #4]
 80077f6:	f000 f938 	bl	8007a6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2200      	movs	r2, #0
 80077fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	691b      	ldr	r3, [r3, #16]
 8007806:	f003 0301 	and.w	r3, r3, #1
 800780a:	2b01      	cmp	r3, #1
 800780c:	d10e      	bne.n	800782c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	68db      	ldr	r3, [r3, #12]
 8007814:	f003 0301 	and.w	r3, r3, #1
 8007818:	2b01      	cmp	r3, #1
 800781a:	d107      	bne.n	800782c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f06f 0201 	mvn.w	r2, #1
 8007824:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007826:	6878      	ldr	r0, [r7, #4]
 8007828:	f7fb ffb6 	bl	8003798 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	691b      	ldr	r3, [r3, #16]
 8007832:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007836:	2b80      	cmp	r3, #128	; 0x80
 8007838:	d10e      	bne.n	8007858 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	68db      	ldr	r3, [r3, #12]
 8007840:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007844:	2b80      	cmp	r3, #128	; 0x80
 8007846:	d107      	bne.n	8007858 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007850:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f000 fa7b 	bl	8007d4e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	691b      	ldr	r3, [r3, #16]
 800785e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007862:	2b40      	cmp	r3, #64	; 0x40
 8007864:	d10e      	bne.n	8007884 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	68db      	ldr	r3, [r3, #12]
 800786c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007870:	2b40      	cmp	r3, #64	; 0x40
 8007872:	d107      	bne.n	8007884 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800787c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800787e:	6878      	ldr	r0, [r7, #4]
 8007880:	f000 f8fc 	bl	8007a7c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	691b      	ldr	r3, [r3, #16]
 800788a:	f003 0320 	and.w	r3, r3, #32
 800788e:	2b20      	cmp	r3, #32
 8007890:	d10e      	bne.n	80078b0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	68db      	ldr	r3, [r3, #12]
 8007898:	f003 0320 	and.w	r3, r3, #32
 800789c:	2b20      	cmp	r3, #32
 800789e:	d107      	bne.n	80078b0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f06f 0220 	mvn.w	r2, #32
 80078a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80078aa:	6878      	ldr	r0, [r7, #4]
 80078ac:	f000 fa46 	bl	8007d3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80078b0:	bf00      	nop
 80078b2:	3708      	adds	r7, #8
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd80      	pop	{r7, pc}

080078b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b084      	sub	sp, #16
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
 80078c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80078c2:	2300      	movs	r3, #0
 80078c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80078cc:	2b01      	cmp	r3, #1
 80078ce:	d101      	bne.n	80078d4 <HAL_TIM_ConfigClockSource+0x1c>
 80078d0:	2302      	movs	r3, #2
 80078d2:	e0b4      	b.n	8007a3e <HAL_TIM_ConfigClockSource+0x186>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2201      	movs	r2, #1
 80078d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2202      	movs	r2, #2
 80078e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	689b      	ldr	r3, [r3, #8]
 80078ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80078f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80078fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	68ba      	ldr	r2, [r7, #8]
 8007902:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800790c:	d03e      	beq.n	800798c <HAL_TIM_ConfigClockSource+0xd4>
 800790e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007912:	f200 8087 	bhi.w	8007a24 <HAL_TIM_ConfigClockSource+0x16c>
 8007916:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800791a:	f000 8086 	beq.w	8007a2a <HAL_TIM_ConfigClockSource+0x172>
 800791e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007922:	d87f      	bhi.n	8007a24 <HAL_TIM_ConfigClockSource+0x16c>
 8007924:	2b70      	cmp	r3, #112	; 0x70
 8007926:	d01a      	beq.n	800795e <HAL_TIM_ConfigClockSource+0xa6>
 8007928:	2b70      	cmp	r3, #112	; 0x70
 800792a:	d87b      	bhi.n	8007a24 <HAL_TIM_ConfigClockSource+0x16c>
 800792c:	2b60      	cmp	r3, #96	; 0x60
 800792e:	d050      	beq.n	80079d2 <HAL_TIM_ConfigClockSource+0x11a>
 8007930:	2b60      	cmp	r3, #96	; 0x60
 8007932:	d877      	bhi.n	8007a24 <HAL_TIM_ConfigClockSource+0x16c>
 8007934:	2b50      	cmp	r3, #80	; 0x50
 8007936:	d03c      	beq.n	80079b2 <HAL_TIM_ConfigClockSource+0xfa>
 8007938:	2b50      	cmp	r3, #80	; 0x50
 800793a:	d873      	bhi.n	8007a24 <HAL_TIM_ConfigClockSource+0x16c>
 800793c:	2b40      	cmp	r3, #64	; 0x40
 800793e:	d058      	beq.n	80079f2 <HAL_TIM_ConfigClockSource+0x13a>
 8007940:	2b40      	cmp	r3, #64	; 0x40
 8007942:	d86f      	bhi.n	8007a24 <HAL_TIM_ConfigClockSource+0x16c>
 8007944:	2b30      	cmp	r3, #48	; 0x30
 8007946:	d064      	beq.n	8007a12 <HAL_TIM_ConfigClockSource+0x15a>
 8007948:	2b30      	cmp	r3, #48	; 0x30
 800794a:	d86b      	bhi.n	8007a24 <HAL_TIM_ConfigClockSource+0x16c>
 800794c:	2b20      	cmp	r3, #32
 800794e:	d060      	beq.n	8007a12 <HAL_TIM_ConfigClockSource+0x15a>
 8007950:	2b20      	cmp	r3, #32
 8007952:	d867      	bhi.n	8007a24 <HAL_TIM_ConfigClockSource+0x16c>
 8007954:	2b00      	cmp	r3, #0
 8007956:	d05c      	beq.n	8007a12 <HAL_TIM_ConfigClockSource+0x15a>
 8007958:	2b10      	cmp	r3, #16
 800795a:	d05a      	beq.n	8007a12 <HAL_TIM_ConfigClockSource+0x15a>
 800795c:	e062      	b.n	8007a24 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6818      	ldr	r0, [r3, #0]
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	6899      	ldr	r1, [r3, #8]
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	685a      	ldr	r2, [r3, #4]
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	68db      	ldr	r3, [r3, #12]
 800796e:	f000 f968 	bl	8007c42 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	689b      	ldr	r3, [r3, #8]
 8007978:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007980:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	68ba      	ldr	r2, [r7, #8]
 8007988:	609a      	str	r2, [r3, #8]
      break;
 800798a:	e04f      	b.n	8007a2c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6818      	ldr	r0, [r3, #0]
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	6899      	ldr	r1, [r3, #8]
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	685a      	ldr	r2, [r3, #4]
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	68db      	ldr	r3, [r3, #12]
 800799c:	f000 f951 	bl	8007c42 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	689a      	ldr	r2, [r3, #8]
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80079ae:	609a      	str	r2, [r3, #8]
      break;
 80079b0:	e03c      	b.n	8007a2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6818      	ldr	r0, [r3, #0]
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	6859      	ldr	r1, [r3, #4]
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	68db      	ldr	r3, [r3, #12]
 80079be:	461a      	mov	r2, r3
 80079c0:	f000 f8c8 	bl	8007b54 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	2150      	movs	r1, #80	; 0x50
 80079ca:	4618      	mov	r0, r3
 80079cc:	f000 f91f 	bl	8007c0e <TIM_ITRx_SetConfig>
      break;
 80079d0:	e02c      	b.n	8007a2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6818      	ldr	r0, [r3, #0]
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	6859      	ldr	r1, [r3, #4]
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	68db      	ldr	r3, [r3, #12]
 80079de:	461a      	mov	r2, r3
 80079e0:	f000 f8e6 	bl	8007bb0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	2160      	movs	r1, #96	; 0x60
 80079ea:	4618      	mov	r0, r3
 80079ec:	f000 f90f 	bl	8007c0e <TIM_ITRx_SetConfig>
      break;
 80079f0:	e01c      	b.n	8007a2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6818      	ldr	r0, [r3, #0]
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	6859      	ldr	r1, [r3, #4]
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	68db      	ldr	r3, [r3, #12]
 80079fe:	461a      	mov	r2, r3
 8007a00:	f000 f8a8 	bl	8007b54 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	2140      	movs	r1, #64	; 0x40
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	f000 f8ff 	bl	8007c0e <TIM_ITRx_SetConfig>
      break;
 8007a10:	e00c      	b.n	8007a2c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681a      	ldr	r2, [r3, #0]
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	4619      	mov	r1, r3
 8007a1c:	4610      	mov	r0, r2
 8007a1e:	f000 f8f6 	bl	8007c0e <TIM_ITRx_SetConfig>
      break;
 8007a22:	e003      	b.n	8007a2c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007a24:	2301      	movs	r3, #1
 8007a26:	73fb      	strb	r3, [r7, #15]
      break;
 8007a28:	e000      	b.n	8007a2c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007a2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2201      	movs	r2, #1
 8007a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2200      	movs	r2, #0
 8007a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007a3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a3e:	4618      	mov	r0, r3
 8007a40:	3710      	adds	r7, #16
 8007a42:	46bd      	mov	sp, r7
 8007a44:	bd80      	pop	{r7, pc}

08007a46 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a46:	b480      	push	{r7}
 8007a48:	b083      	sub	sp, #12
 8007a4a:	af00      	add	r7, sp, #0
 8007a4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007a4e:	bf00      	nop
 8007a50:	370c      	adds	r7, #12
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bc80      	pop	{r7}
 8007a56:	4770      	bx	lr

08007a58 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b083      	sub	sp, #12
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007a60:	bf00      	nop
 8007a62:	370c      	adds	r7, #12
 8007a64:	46bd      	mov	sp, r7
 8007a66:	bc80      	pop	{r7}
 8007a68:	4770      	bx	lr

08007a6a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007a6a:	b480      	push	{r7}
 8007a6c:	b083      	sub	sp, #12
 8007a6e:	af00      	add	r7, sp, #0
 8007a70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007a72:	bf00      	nop
 8007a74:	370c      	adds	r7, #12
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bc80      	pop	{r7}
 8007a7a:	4770      	bx	lr

08007a7c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	b083      	sub	sp, #12
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007a84:	bf00      	nop
 8007a86:	370c      	adds	r7, #12
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	bc80      	pop	{r7}
 8007a8c:	4770      	bx	lr
	...

08007a90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007a90:	b480      	push	{r7}
 8007a92:	b085      	sub	sp, #20
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
 8007a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	4a29      	ldr	r2, [pc, #164]	; (8007b48 <TIM_Base_SetConfig+0xb8>)
 8007aa4:	4293      	cmp	r3, r2
 8007aa6:	d00b      	beq.n	8007ac0 <TIM_Base_SetConfig+0x30>
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007aae:	d007      	beq.n	8007ac0 <TIM_Base_SetConfig+0x30>
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	4a26      	ldr	r2, [pc, #152]	; (8007b4c <TIM_Base_SetConfig+0xbc>)
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d003      	beq.n	8007ac0 <TIM_Base_SetConfig+0x30>
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	4a25      	ldr	r2, [pc, #148]	; (8007b50 <TIM_Base_SetConfig+0xc0>)
 8007abc:	4293      	cmp	r3, r2
 8007abe:	d108      	bne.n	8007ad2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ac6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	685b      	ldr	r3, [r3, #4]
 8007acc:	68fa      	ldr	r2, [r7, #12]
 8007ace:	4313      	orrs	r3, r2
 8007ad0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	4a1c      	ldr	r2, [pc, #112]	; (8007b48 <TIM_Base_SetConfig+0xb8>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d00b      	beq.n	8007af2 <TIM_Base_SetConfig+0x62>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ae0:	d007      	beq.n	8007af2 <TIM_Base_SetConfig+0x62>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	4a19      	ldr	r2, [pc, #100]	; (8007b4c <TIM_Base_SetConfig+0xbc>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d003      	beq.n	8007af2 <TIM_Base_SetConfig+0x62>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	4a18      	ldr	r2, [pc, #96]	; (8007b50 <TIM_Base_SetConfig+0xc0>)
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d108      	bne.n	8007b04 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007af8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	68db      	ldr	r3, [r3, #12]
 8007afe:	68fa      	ldr	r2, [r7, #12]
 8007b00:	4313      	orrs	r3, r2
 8007b02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	695b      	ldr	r3, [r3, #20]
 8007b0e:	4313      	orrs	r3, r2
 8007b10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	68fa      	ldr	r2, [r7, #12]
 8007b16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	689a      	ldr	r2, [r3, #8]
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	681a      	ldr	r2, [r3, #0]
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	4a07      	ldr	r2, [pc, #28]	; (8007b48 <TIM_Base_SetConfig+0xb8>)
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d103      	bne.n	8007b38 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	691a      	ldr	r2, [r3, #16]
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2201      	movs	r2, #1
 8007b3c:	615a      	str	r2, [r3, #20]
}
 8007b3e:	bf00      	nop
 8007b40:	3714      	adds	r7, #20
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bc80      	pop	{r7}
 8007b46:	4770      	bx	lr
 8007b48:	40012c00 	.word	0x40012c00
 8007b4c:	40000400 	.word	0x40000400
 8007b50:	40000800 	.word	0x40000800

08007b54 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b54:	b480      	push	{r7}
 8007b56:	b087      	sub	sp, #28
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	60f8      	str	r0, [r7, #12]
 8007b5c:	60b9      	str	r1, [r7, #8]
 8007b5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	6a1b      	ldr	r3, [r3, #32]
 8007b64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	6a1b      	ldr	r3, [r3, #32]
 8007b6a:	f023 0201 	bic.w	r2, r3, #1
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	699b      	ldr	r3, [r3, #24]
 8007b76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b78:	693b      	ldr	r3, [r7, #16]
 8007b7a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007b7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	011b      	lsls	r3, r3, #4
 8007b84:	693a      	ldr	r2, [r7, #16]
 8007b86:	4313      	orrs	r3, r2
 8007b88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b8a:	697b      	ldr	r3, [r7, #20]
 8007b8c:	f023 030a 	bic.w	r3, r3, #10
 8007b90:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007b92:	697a      	ldr	r2, [r7, #20]
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	4313      	orrs	r3, r2
 8007b98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	693a      	ldr	r2, [r7, #16]
 8007b9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	697a      	ldr	r2, [r7, #20]
 8007ba4:	621a      	str	r2, [r3, #32]
}
 8007ba6:	bf00      	nop
 8007ba8:	371c      	adds	r7, #28
 8007baa:	46bd      	mov	sp, r7
 8007bac:	bc80      	pop	{r7}
 8007bae:	4770      	bx	lr

08007bb0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007bb0:	b480      	push	{r7}
 8007bb2:	b087      	sub	sp, #28
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	60f8      	str	r0, [r7, #12]
 8007bb8:	60b9      	str	r1, [r7, #8]
 8007bba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	6a1b      	ldr	r3, [r3, #32]
 8007bc0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	6a1b      	ldr	r3, [r3, #32]
 8007bc6:	f023 0210 	bic.w	r2, r3, #16
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	699b      	ldr	r3, [r3, #24]
 8007bd2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007bd4:	693b      	ldr	r3, [r7, #16]
 8007bd6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007bda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	031b      	lsls	r3, r3, #12
 8007be0:	693a      	ldr	r2, [r7, #16]
 8007be2:	4313      	orrs	r3, r2
 8007be4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007be6:	697b      	ldr	r3, [r7, #20]
 8007be8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007bec:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007bee:	68bb      	ldr	r3, [r7, #8]
 8007bf0:	011b      	lsls	r3, r3, #4
 8007bf2:	697a      	ldr	r2, [r7, #20]
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	693a      	ldr	r2, [r7, #16]
 8007bfc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	697a      	ldr	r2, [r7, #20]
 8007c02:	621a      	str	r2, [r3, #32]
}
 8007c04:	bf00      	nop
 8007c06:	371c      	adds	r7, #28
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bc80      	pop	{r7}
 8007c0c:	4770      	bx	lr

08007c0e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007c0e:	b480      	push	{r7}
 8007c10:	b085      	sub	sp, #20
 8007c12:	af00      	add	r7, sp, #0
 8007c14:	6078      	str	r0, [r7, #4]
 8007c16:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	689b      	ldr	r3, [r3, #8]
 8007c1c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c24:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c26:	683a      	ldr	r2, [r7, #0]
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	4313      	orrs	r3, r2
 8007c2c:	f043 0307 	orr.w	r3, r3, #7
 8007c30:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	68fa      	ldr	r2, [r7, #12]
 8007c36:	609a      	str	r2, [r3, #8]
}
 8007c38:	bf00      	nop
 8007c3a:	3714      	adds	r7, #20
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bc80      	pop	{r7}
 8007c40:	4770      	bx	lr

08007c42 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007c42:	b480      	push	{r7}
 8007c44:	b087      	sub	sp, #28
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	60f8      	str	r0, [r7, #12]
 8007c4a:	60b9      	str	r1, [r7, #8]
 8007c4c:	607a      	str	r2, [r7, #4]
 8007c4e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	689b      	ldr	r3, [r3, #8]
 8007c54:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c56:	697b      	ldr	r3, [r7, #20]
 8007c58:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007c5c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	021a      	lsls	r2, r3, #8
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	431a      	orrs	r2, r3
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	4313      	orrs	r3, r2
 8007c6a:	697a      	ldr	r2, [r7, #20]
 8007c6c:	4313      	orrs	r3, r2
 8007c6e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	697a      	ldr	r2, [r7, #20]
 8007c74:	609a      	str	r2, [r3, #8]
}
 8007c76:	bf00      	nop
 8007c78:	371c      	adds	r7, #28
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bc80      	pop	{r7}
 8007c7e:	4770      	bx	lr

08007c80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b085      	sub	sp, #20
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
 8007c88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c90:	2b01      	cmp	r3, #1
 8007c92:	d101      	bne.n	8007c98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007c94:	2302      	movs	r3, #2
 8007c96:	e046      	b.n	8007d26 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2202      	movs	r2, #2
 8007ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	689b      	ldr	r3, [r3, #8]
 8007cb6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cbe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	68fa      	ldr	r2, [r7, #12]
 8007cc6:	4313      	orrs	r3, r2
 8007cc8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	68fa      	ldr	r2, [r7, #12]
 8007cd0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	4a16      	ldr	r2, [pc, #88]	; (8007d30 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d00e      	beq.n	8007cfa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ce4:	d009      	beq.n	8007cfa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	4a12      	ldr	r2, [pc, #72]	; (8007d34 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007cec:	4293      	cmp	r3, r2
 8007cee:	d004      	beq.n	8007cfa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	4a10      	ldr	r2, [pc, #64]	; (8007d38 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	d10c      	bne.n	8007d14 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d00:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	685b      	ldr	r3, [r3, #4]
 8007d06:	68ba      	ldr	r2, [r7, #8]
 8007d08:	4313      	orrs	r3, r2
 8007d0a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	68ba      	ldr	r2, [r7, #8]
 8007d12:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2201      	movs	r2, #1
 8007d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d24:	2300      	movs	r3, #0
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	3714      	adds	r7, #20
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	bc80      	pop	{r7}
 8007d2e:	4770      	bx	lr
 8007d30:	40012c00 	.word	0x40012c00
 8007d34:	40000400 	.word	0x40000400
 8007d38:	40000800 	.word	0x40000800

08007d3c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b083      	sub	sp, #12
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007d44:	bf00      	nop
 8007d46:	370c      	adds	r7, #12
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	bc80      	pop	{r7}
 8007d4c:	4770      	bx	lr

08007d4e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007d4e:	b480      	push	{r7}
 8007d50:	b083      	sub	sp, #12
 8007d52:	af00      	add	r7, sp, #0
 8007d54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007d56:	bf00      	nop
 8007d58:	370c      	adds	r7, #12
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	bc80      	pop	{r7}
 8007d5e:	4770      	bx	lr

08007d60 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b086      	sub	sp, #24
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
 8007d68:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8007d72:	693b      	ldr	r3, [r7, #16]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d10a      	bne.n	8007d8e <xQueueGenericReset+0x2e>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8007d78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d7c:	f383 8811 	msr	BASEPRI, r3
 8007d80:	f3bf 8f6f 	isb	sy
 8007d84:	f3bf 8f4f 	dsb	sy
 8007d88:	60fb      	str	r3, [r7, #12]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8007d8a:	bf00      	nop
 8007d8c:	e7fe      	b.n	8007d8c <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8007d8e:	693b      	ldr	r3, [r7, #16]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d05d      	beq.n	8007e50 <xQueueGenericReset+0xf0>
        ( pxQueue->uxLength >= 1U ) &&
 8007d94:	693b      	ldr	r3, [r7, #16]
 8007d96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d059      	beq.n	8007e50 <xQueueGenericReset+0xf0>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8007d9c:	693b      	ldr	r3, [r7, #16]
 8007d9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007da0:	693b      	ldr	r3, [r7, #16]
 8007da2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007da4:	2100      	movs	r1, #0
 8007da6:	fba3 2302 	umull	r2, r3, r3, r2
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d000      	beq.n	8007db0 <xQueueGenericReset+0x50>
 8007dae:	2101      	movs	r1, #1
 8007db0:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d14c      	bne.n	8007e50 <xQueueGenericReset+0xf0>
    {
        taskENTER_CRITICAL();
 8007db6:	f002 fbdb 	bl	800a570 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007dba:	693b      	ldr	r3, [r7, #16]
 8007dbc:	681a      	ldr	r2, [r3, #0]
 8007dbe:	693b      	ldr	r3, [r7, #16]
 8007dc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007dc2:	6939      	ldr	r1, [r7, #16]
 8007dc4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007dc6:	fb01 f303 	mul.w	r3, r1, r3
 8007dca:	441a      	add	r2, r3
 8007dcc:	693b      	ldr	r3, [r7, #16]
 8007dce:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007dd0:	693b      	ldr	r3, [r7, #16]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8007dd6:	693b      	ldr	r3, [r7, #16]
 8007dd8:	681a      	ldr	r2, [r3, #0]
 8007dda:	693b      	ldr	r3, [r7, #16]
 8007ddc:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	681a      	ldr	r2, [r3, #0]
 8007de2:	693b      	ldr	r3, [r7, #16]
 8007de4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007de6:	3b01      	subs	r3, #1
 8007de8:	6939      	ldr	r1, [r7, #16]
 8007dea:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007dec:	fb01 f303 	mul.w	r3, r1, r3
 8007df0:	441a      	add	r2, r3
 8007df2:	693b      	ldr	r3, [r7, #16]
 8007df4:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8007df6:	693b      	ldr	r3, [r7, #16]
 8007df8:	22ff      	movs	r2, #255	; 0xff
 8007dfa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	22ff      	movs	r2, #255	; 0xff
 8007e02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d114      	bne.n	8007e36 <xQueueGenericReset+0xd6>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e0c:	693b      	ldr	r3, [r7, #16]
 8007e0e:	691b      	ldr	r3, [r3, #16]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d01a      	beq.n	8007e4a <xQueueGenericReset+0xea>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e14:	693b      	ldr	r3, [r7, #16]
 8007e16:	3310      	adds	r3, #16
 8007e18:	4618      	mov	r0, r3
 8007e1a:	f001 fb9d 	bl	8009558 <xTaskRemoveFromEventList>
 8007e1e:	4603      	mov	r3, r0
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d012      	beq.n	8007e4a <xQueueGenericReset+0xea>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8007e24:	4b15      	ldr	r3, [pc, #84]	; (8007e7c <xQueueGenericReset+0x11c>)
 8007e26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e2a:	601a      	str	r2, [r3, #0]
 8007e2c:	f3bf 8f4f 	dsb	sy
 8007e30:	f3bf 8f6f 	isb	sy
 8007e34:	e009      	b.n	8007e4a <xQueueGenericReset+0xea>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007e36:	693b      	ldr	r3, [r7, #16]
 8007e38:	3310      	adds	r3, #16
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f002 f9f6 	bl	800a22c <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007e40:	693b      	ldr	r3, [r7, #16]
 8007e42:	3324      	adds	r3, #36	; 0x24
 8007e44:	4618      	mov	r0, r3
 8007e46:	f002 f9f1 	bl	800a22c <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8007e4a:	f002 fbc1 	bl	800a5d0 <vPortExitCritical>
 8007e4e:	e001      	b.n	8007e54 <xQueueGenericReset+0xf4>
    }
    else
    {
        xReturn = pdFAIL;
 8007e50:	2300      	movs	r3, #0
 8007e52:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8007e54:	697b      	ldr	r3, [r7, #20]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d10a      	bne.n	8007e70 <xQueueGenericReset+0x110>
        __asm volatile
 8007e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e5e:	f383 8811 	msr	BASEPRI, r3
 8007e62:	f3bf 8f6f 	isb	sy
 8007e66:	f3bf 8f4f 	dsb	sy
 8007e6a:	60bb      	str	r3, [r7, #8]
    }
 8007e6c:	bf00      	nop
 8007e6e:	e7fe      	b.n	8007e6e <xQueueGenericReset+0x10e>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8007e70:	697b      	ldr	r3, [r7, #20]
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	3718      	adds	r7, #24
 8007e76:	46bd      	mov	sp, r7
 8007e78:	bd80      	pop	{r7, pc}
 8007e7a:	bf00      	nop
 8007e7c:	e000ed04 	.word	0xe000ed04

08007e80 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8007e80:	b580      	push	{r7, lr}
 8007e82:	b08a      	sub	sp, #40	; 0x28
 8007e84:	af02      	add	r7, sp, #8
 8007e86:	60f8      	str	r0, [r7, #12]
 8007e88:	60b9      	str	r1, [r7, #8]
 8007e8a:	4613      	mov	r3, r2
 8007e8c:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8007e8e:	2300      	movs	r3, #0
 8007e90:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d02e      	beq.n	8007ef6 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8007e98:	2100      	movs	r1, #0
 8007e9a:	68ba      	ldr	r2, [r7, #8]
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	fba3 2302 	umull	r2, r3, r3, r2
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d000      	beq.n	8007ea8 <xQueueGenericCreate+0x28>
 8007ea6:	2101      	movs	r1, #1
 8007ea8:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d123      	bne.n	8007ef6 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	68ba      	ldr	r2, [r7, #8]
 8007eb2:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8007eb6:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8007eba:	d81c      	bhi.n	8007ef6 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	68ba      	ldr	r2, [r7, #8]
 8007ec0:	fb02 f303 	mul.w	r3, r2, r3
 8007ec4:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007ec6:	69bb      	ldr	r3, [r7, #24]
 8007ec8:	3350      	adds	r3, #80	; 0x50
 8007eca:	4618      	mov	r0, r3
 8007ecc:	f002 f98a 	bl	800a1e4 <pvPortMalloc>
 8007ed0:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8007ed2:	69fb      	ldr	r3, [r7, #28]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d01c      	beq.n	8007f12 <xQueueGenericCreate+0x92>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007ed8:	69fb      	ldr	r3, [r7, #28]
 8007eda:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007edc:	697b      	ldr	r3, [r7, #20]
 8007ede:	3350      	adds	r3, #80	; 0x50
 8007ee0:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007ee2:	79fa      	ldrb	r2, [r7, #7]
 8007ee4:	69fb      	ldr	r3, [r7, #28]
 8007ee6:	9300      	str	r3, [sp, #0]
 8007ee8:	4613      	mov	r3, r2
 8007eea:	697a      	ldr	r2, [r7, #20]
 8007eec:	68b9      	ldr	r1, [r7, #8]
 8007eee:	68f8      	ldr	r0, [r7, #12]
 8007ef0:	f000 f814 	bl	8007f1c <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8007ef4:	e00d      	b.n	8007f12 <xQueueGenericCreate+0x92>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8007ef6:	69fb      	ldr	r3, [r7, #28]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d10a      	bne.n	8007f12 <xQueueGenericCreate+0x92>
        __asm volatile
 8007efc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f00:	f383 8811 	msr	BASEPRI, r3
 8007f04:	f3bf 8f6f 	isb	sy
 8007f08:	f3bf 8f4f 	dsb	sy
 8007f0c:	613b      	str	r3, [r7, #16]
    }
 8007f0e:	bf00      	nop
 8007f10:	e7fe      	b.n	8007f10 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8007f12:	69fb      	ldr	r3, [r7, #28]
    }
 8007f14:	4618      	mov	r0, r3
 8007f16:	3720      	adds	r7, #32
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	bd80      	pop	{r7, pc}

08007f1c <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b084      	sub	sp, #16
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	60f8      	str	r0, [r7, #12]
 8007f24:	60b9      	str	r1, [r7, #8]
 8007f26:	607a      	str	r2, [r7, #4]
 8007f28:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8007f2a:	68bb      	ldr	r3, [r7, #8]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d103      	bne.n	8007f38 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007f30:	69bb      	ldr	r3, [r7, #24]
 8007f32:	69ba      	ldr	r2, [r7, #24]
 8007f34:	601a      	str	r2, [r3, #0]
 8007f36:	e002      	b.n	8007f3e <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007f38:	69bb      	ldr	r3, [r7, #24]
 8007f3a:	687a      	ldr	r2, [r7, #4]
 8007f3c:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8007f3e:	69bb      	ldr	r3, [r7, #24]
 8007f40:	68fa      	ldr	r2, [r7, #12]
 8007f42:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8007f44:	69bb      	ldr	r3, [r7, #24]
 8007f46:	68ba      	ldr	r2, [r7, #8]
 8007f48:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007f4a:	2101      	movs	r1, #1
 8007f4c:	69b8      	ldr	r0, [r7, #24]
 8007f4e:	f7ff ff07 	bl	8007d60 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8007f52:	69bb      	ldr	r3, [r7, #24]
 8007f54:	78fa      	ldrb	r2, [r7, #3]
 8007f56:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8007f5a:	bf00      	nop
 8007f5c:	3710      	adds	r7, #16
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	bd80      	pop	{r7, pc}
	...

08007f64 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b08e      	sub	sp, #56	; 0x38
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	60f8      	str	r0, [r7, #12]
 8007f6c:	60b9      	str	r1, [r7, #8]
 8007f6e:	607a      	str	r2, [r7, #4]
 8007f70:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007f72:	2300      	movs	r3, #0
 8007f74:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8007f7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d10a      	bne.n	8007f96 <xQueueGenericSend+0x32>
        __asm volatile
 8007f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f84:	f383 8811 	msr	BASEPRI, r3
 8007f88:	f3bf 8f6f 	isb	sy
 8007f8c:	f3bf 8f4f 	dsb	sy
 8007f90:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8007f92:	bf00      	nop
 8007f94:	e7fe      	b.n	8007f94 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d103      	bne.n	8007fa4 <xQueueGenericSend+0x40>
 8007f9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d101      	bne.n	8007fa8 <xQueueGenericSend+0x44>
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	e000      	b.n	8007faa <xQueueGenericSend+0x46>
 8007fa8:	2300      	movs	r3, #0
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d10a      	bne.n	8007fc4 <xQueueGenericSend+0x60>
        __asm volatile
 8007fae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fb2:	f383 8811 	msr	BASEPRI, r3
 8007fb6:	f3bf 8f6f 	isb	sy
 8007fba:	f3bf 8f4f 	dsb	sy
 8007fbe:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8007fc0:	bf00      	nop
 8007fc2:	e7fe      	b.n	8007fc2 <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	2b02      	cmp	r3, #2
 8007fc8:	d103      	bne.n	8007fd2 <xQueueGenericSend+0x6e>
 8007fca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fce:	2b01      	cmp	r3, #1
 8007fd0:	d101      	bne.n	8007fd6 <xQueueGenericSend+0x72>
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	e000      	b.n	8007fd8 <xQueueGenericSend+0x74>
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d10a      	bne.n	8007ff2 <xQueueGenericSend+0x8e>
        __asm volatile
 8007fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fe0:	f383 8811 	msr	BASEPRI, r3
 8007fe4:	f3bf 8f6f 	isb	sy
 8007fe8:	f3bf 8f4f 	dsb	sy
 8007fec:	623b      	str	r3, [r7, #32]
    }
 8007fee:	bf00      	nop
 8007ff0:	e7fe      	b.n	8007ff0 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007ff2:	f001 fd53 	bl	8009a9c <xTaskGetSchedulerState>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d102      	bne.n	8008002 <xQueueGenericSend+0x9e>
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d101      	bne.n	8008006 <xQueueGenericSend+0xa2>
 8008002:	2301      	movs	r3, #1
 8008004:	e000      	b.n	8008008 <xQueueGenericSend+0xa4>
 8008006:	2300      	movs	r3, #0
 8008008:	2b00      	cmp	r3, #0
 800800a:	d10a      	bne.n	8008022 <xQueueGenericSend+0xbe>
        __asm volatile
 800800c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008010:	f383 8811 	msr	BASEPRI, r3
 8008014:	f3bf 8f6f 	isb	sy
 8008018:	f3bf 8f4f 	dsb	sy
 800801c:	61fb      	str	r3, [r7, #28]
    }
 800801e:	bf00      	nop
 8008020:	e7fe      	b.n	8008020 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8008022:	f002 faa5 	bl	800a570 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008028:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800802a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800802c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800802e:	429a      	cmp	r2, r3
 8008030:	d302      	bcc.n	8008038 <xQueueGenericSend+0xd4>
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	2b02      	cmp	r3, #2
 8008036:	d129      	bne.n	800808c <xQueueGenericSend+0x128>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008038:	683a      	ldr	r2, [r7, #0]
 800803a:	68b9      	ldr	r1, [r7, #8]
 800803c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800803e:	f000 fa3f 	bl	80084c0 <prvCopyDataToQueue>
 8008042:	62f8      	str	r0, [r7, #44]	; 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008048:	2b00      	cmp	r3, #0
 800804a:	d010      	beq.n	800806e <xQueueGenericSend+0x10a>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800804c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800804e:	3324      	adds	r3, #36	; 0x24
 8008050:	4618      	mov	r0, r3
 8008052:	f001 fa81 	bl	8009558 <xTaskRemoveFromEventList>
 8008056:	4603      	mov	r3, r0
 8008058:	2b00      	cmp	r3, #0
 800805a:	d013      	beq.n	8008084 <xQueueGenericSend+0x120>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 800805c:	4b3f      	ldr	r3, [pc, #252]	; (800815c <xQueueGenericSend+0x1f8>)
 800805e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008062:	601a      	str	r2, [r3, #0]
 8008064:	f3bf 8f4f 	dsb	sy
 8008068:	f3bf 8f6f 	isb	sy
 800806c:	e00a      	b.n	8008084 <xQueueGenericSend+0x120>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 800806e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008070:	2b00      	cmp	r3, #0
 8008072:	d007      	beq.n	8008084 <xQueueGenericSend+0x120>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 8008074:	4b39      	ldr	r3, [pc, #228]	; (800815c <xQueueGenericSend+0x1f8>)
 8008076:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800807a:	601a      	str	r2, [r3, #0]
 800807c:	f3bf 8f4f 	dsb	sy
 8008080:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8008084:	f002 faa4 	bl	800a5d0 <vPortExitCritical>
                return pdPASS;
 8008088:	2301      	movs	r3, #1
 800808a:	e063      	b.n	8008154 <xQueueGenericSend+0x1f0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d103      	bne.n	800809a <xQueueGenericSend+0x136>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8008092:	f002 fa9d 	bl	800a5d0 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8008096:	2300      	movs	r3, #0
 8008098:	e05c      	b.n	8008154 <xQueueGenericSend+0x1f0>
                }
                else if( xEntryTimeSet == pdFALSE )
 800809a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800809c:	2b00      	cmp	r3, #0
 800809e:	d106      	bne.n	80080ae <xQueueGenericSend+0x14a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80080a0:	f107 0314 	add.w	r3, r7, #20
 80080a4:	4618      	mov	r0, r3
 80080a6:	f001 fb2f 	bl	8009708 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80080aa:	2301      	movs	r3, #1
 80080ac:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80080ae:	f002 fa8f 	bl	800a5d0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80080b2:	f000 fec1 	bl	8008e38 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80080b6:	f002 fa5b 	bl	800a570 <vPortEnterCritical>
 80080ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80080c0:	b25b      	sxtb	r3, r3
 80080c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080c6:	d103      	bne.n	80080d0 <xQueueGenericSend+0x16c>
 80080c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080ca:	2200      	movs	r2, #0
 80080cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80080d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80080d6:	b25b      	sxtb	r3, r3
 80080d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080dc:	d103      	bne.n	80080e6 <xQueueGenericSend+0x182>
 80080de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080e0:	2200      	movs	r2, #0
 80080e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80080e6:	f002 fa73 	bl	800a5d0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80080ea:	1d3a      	adds	r2, r7, #4
 80080ec:	f107 0314 	add.w	r3, r7, #20
 80080f0:	4611      	mov	r1, r2
 80080f2:	4618      	mov	r0, r3
 80080f4:	f001 fb1e 	bl	8009734 <xTaskCheckForTimeOut>
 80080f8:	4603      	mov	r3, r0
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d124      	bne.n	8008148 <xQueueGenericSend+0x1e4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80080fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008100:	f000 fad6 	bl	80086b0 <prvIsQueueFull>
 8008104:	4603      	mov	r3, r0
 8008106:	2b00      	cmp	r3, #0
 8008108:	d018      	beq.n	800813c <xQueueGenericSend+0x1d8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800810a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800810c:	3310      	adds	r3, #16
 800810e:	687a      	ldr	r2, [r7, #4]
 8008110:	4611      	mov	r1, r2
 8008112:	4618      	mov	r0, r3
 8008114:	f001 f9b6 	bl	8009484 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8008118:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800811a:	f000 fa61 	bl	80085e0 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 800811e:	f000 fecf 	bl	8008ec0 <xTaskResumeAll>
 8008122:	4603      	mov	r3, r0
 8008124:	2b00      	cmp	r3, #0
 8008126:	f47f af7c 	bne.w	8008022 <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 800812a:	4b0c      	ldr	r3, [pc, #48]	; (800815c <xQueueGenericSend+0x1f8>)
 800812c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008130:	601a      	str	r2, [r3, #0]
 8008132:	f3bf 8f4f 	dsb	sy
 8008136:	f3bf 8f6f 	isb	sy
 800813a:	e772      	b.n	8008022 <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 800813c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800813e:	f000 fa4f 	bl	80085e0 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8008142:	f000 febd 	bl	8008ec0 <xTaskResumeAll>
 8008146:	e76c      	b.n	8008022 <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8008148:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800814a:	f000 fa49 	bl	80085e0 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800814e:	f000 feb7 	bl	8008ec0 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8008152:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8008154:	4618      	mov	r0, r3
 8008156:	3738      	adds	r7, #56	; 0x38
 8008158:	46bd      	mov	sp, r7
 800815a:	bd80      	pop	{r7, pc}
 800815c:	e000ed04 	.word	0xe000ed04

08008160 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b092      	sub	sp, #72	; 0x48
 8008164:	af00      	add	r7, sp, #0
 8008166:	60f8      	str	r0, [r7, #12]
 8008168:	60b9      	str	r1, [r7, #8]
 800816a:	607a      	str	r2, [r7, #4]
 800816c:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	643b      	str	r3, [r7, #64]	; 0x40

    configASSERT( pxQueue );
 8008172:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008174:	2b00      	cmp	r3, #0
 8008176:	d10a      	bne.n	800818e <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 8008178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800817c:	f383 8811 	msr	BASEPRI, r3
 8008180:	f3bf 8f6f 	isb	sy
 8008184:	f3bf 8f4f 	dsb	sy
 8008188:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
 800818a:	bf00      	nop
 800818c:	e7fe      	b.n	800818c <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800818e:	68bb      	ldr	r3, [r7, #8]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d103      	bne.n	800819c <xQueueGenericSendFromISR+0x3c>
 8008194:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008198:	2b00      	cmp	r3, #0
 800819a:	d101      	bne.n	80081a0 <xQueueGenericSendFromISR+0x40>
 800819c:	2301      	movs	r3, #1
 800819e:	e000      	b.n	80081a2 <xQueueGenericSendFromISR+0x42>
 80081a0:	2300      	movs	r3, #0
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d10a      	bne.n	80081bc <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 80081a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081aa:	f383 8811 	msr	BASEPRI, r3
 80081ae:	f3bf 8f6f 	isb	sy
 80081b2:	f3bf 8f4f 	dsb	sy
 80081b6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 80081b8:	bf00      	nop
 80081ba:	e7fe      	b.n	80081ba <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	2b02      	cmp	r3, #2
 80081c0:	d103      	bne.n	80081ca <xQueueGenericSendFromISR+0x6a>
 80081c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80081c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081c6:	2b01      	cmp	r3, #1
 80081c8:	d101      	bne.n	80081ce <xQueueGenericSendFromISR+0x6e>
 80081ca:	2301      	movs	r3, #1
 80081cc:	e000      	b.n	80081d0 <xQueueGenericSendFromISR+0x70>
 80081ce:	2300      	movs	r3, #0
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d10a      	bne.n	80081ea <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 80081d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081d8:	f383 8811 	msr	BASEPRI, r3
 80081dc:	f3bf 8f6f 	isb	sy
 80081e0:	f3bf 8f4f 	dsb	sy
 80081e4:	627b      	str	r3, [r7, #36]	; 0x24
    }
 80081e6:	bf00      	nop
 80081e8:	e7fe      	b.n	80081e8 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80081ea:	f002 fb65 	bl	800a8b8 <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 80081ee:	f3ef 8211 	mrs	r2, BASEPRI
 80081f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081f6:	f383 8811 	msr	BASEPRI, r3
 80081fa:	f3bf 8f6f 	isb	sy
 80081fe:	f3bf 8f4f 	dsb	sy
 8008202:	623a      	str	r2, [r7, #32]
 8008204:	61fb      	str	r3, [r7, #28]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8008206:	6a3b      	ldr	r3, [r7, #32]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008208:	63fb      	str	r3, [r7, #60]	; 0x3c
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800820a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800820c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800820e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008212:	429a      	cmp	r2, r3
 8008214:	d302      	bcc.n	800821c <xQueueGenericSendFromISR+0xbc>
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	2b02      	cmp	r3, #2
 800821a:	d146      	bne.n	80082aa <xQueueGenericSendFromISR+0x14a>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 800821c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800821e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008222:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008226:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008228:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800822a:	637b      	str	r3, [r7, #52]	; 0x34
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800822c:	683a      	ldr	r2, [r7, #0]
 800822e:	68b9      	ldr	r1, [r7, #8]
 8008230:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8008232:	f000 f945 	bl	80084c0 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8008236:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 800823a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800823e:	d112      	bne.n	8008266 <xQueueGenericSendFromISR+0x106>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008240:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008244:	2b00      	cmp	r3, #0
 8008246:	d02d      	beq.n	80082a4 <xQueueGenericSendFromISR+0x144>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008248:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800824a:	3324      	adds	r3, #36	; 0x24
 800824c:	4618      	mov	r0, r3
 800824e:	f001 f983 	bl	8009558 <xTaskRemoveFromEventList>
 8008252:	4603      	mov	r3, r0
 8008254:	2b00      	cmp	r3, #0
 8008256:	d025      	beq.n	80082a4 <xQueueGenericSendFromISR+0x144>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d022      	beq.n	80082a4 <xQueueGenericSendFromISR+0x144>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2201      	movs	r2, #1
 8008262:	601a      	str	r2, [r3, #0]
 8008264:	e01e      	b.n	80082a4 <xQueueGenericSendFromISR+0x144>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8008266:	f000 ff35 	bl	80090d4 <uxTaskGetNumberOfTasks>
 800826a:	6338      	str	r0, [r7, #48]	; 0x30
 800826c:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8008270:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008272:	429a      	cmp	r2, r3
 8008274:	d916      	bls.n	80082a4 <xQueueGenericSendFromISR+0x144>
 8008276:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 800827a:	2b7f      	cmp	r3, #127	; 0x7f
 800827c:	d10a      	bne.n	8008294 <xQueueGenericSendFromISR+0x134>
        __asm volatile
 800827e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008282:	f383 8811 	msr	BASEPRI, r3
 8008286:	f3bf 8f6f 	isb	sy
 800828a:	f3bf 8f4f 	dsb	sy
 800828e:	61bb      	str	r3, [r7, #24]
    }
 8008290:	bf00      	nop
 8008292:	e7fe      	b.n	8008292 <xQueueGenericSendFromISR+0x132>
 8008294:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8008298:	3301      	adds	r3, #1
 800829a:	b2db      	uxtb	r3, r3
 800829c:	b25a      	sxtb	r2, r3
 800829e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80082a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 80082a4:	2301      	movs	r3, #1
 80082a6:	647b      	str	r3, [r7, #68]	; 0x44
        {
 80082a8:	e001      	b.n	80082ae <xQueueGenericSendFromISR+0x14e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 80082aa:	2300      	movs	r3, #0
 80082ac:	647b      	str	r3, [r7, #68]	; 0x44
 80082ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082b0:	617b      	str	r3, [r7, #20]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80082b2:	697b      	ldr	r3, [r7, #20]
 80082b4:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 80082b8:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80082ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 80082bc:	4618      	mov	r0, r3
 80082be:	3748      	adds	r7, #72	; 0x48
 80082c0:	46bd      	mov	sp, r7
 80082c2:	bd80      	pop	{r7, pc}

080082c4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b08c      	sub	sp, #48	; 0x30
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	60f8      	str	r0, [r7, #12]
 80082cc:	60b9      	str	r1, [r7, #8]
 80082ce:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80082d0:	2300      	movs	r3, #0
 80082d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80082d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d10a      	bne.n	80082f4 <xQueueReceive+0x30>
        __asm volatile
 80082de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082e2:	f383 8811 	msr	BASEPRI, r3
 80082e6:	f3bf 8f6f 	isb	sy
 80082ea:	f3bf 8f4f 	dsb	sy
 80082ee:	623b      	str	r3, [r7, #32]
    }
 80082f0:	bf00      	nop
 80082f2:	e7fe      	b.n	80082f2 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d103      	bne.n	8008302 <xQueueReceive+0x3e>
 80082fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d101      	bne.n	8008306 <xQueueReceive+0x42>
 8008302:	2301      	movs	r3, #1
 8008304:	e000      	b.n	8008308 <xQueueReceive+0x44>
 8008306:	2300      	movs	r3, #0
 8008308:	2b00      	cmp	r3, #0
 800830a:	d10a      	bne.n	8008322 <xQueueReceive+0x5e>
        __asm volatile
 800830c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008310:	f383 8811 	msr	BASEPRI, r3
 8008314:	f3bf 8f6f 	isb	sy
 8008318:	f3bf 8f4f 	dsb	sy
 800831c:	61fb      	str	r3, [r7, #28]
    }
 800831e:	bf00      	nop
 8008320:	e7fe      	b.n	8008320 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008322:	f001 fbbb 	bl	8009a9c <xTaskGetSchedulerState>
 8008326:	4603      	mov	r3, r0
 8008328:	2b00      	cmp	r3, #0
 800832a:	d102      	bne.n	8008332 <xQueueReceive+0x6e>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d101      	bne.n	8008336 <xQueueReceive+0x72>
 8008332:	2301      	movs	r3, #1
 8008334:	e000      	b.n	8008338 <xQueueReceive+0x74>
 8008336:	2300      	movs	r3, #0
 8008338:	2b00      	cmp	r3, #0
 800833a:	d10a      	bne.n	8008352 <xQueueReceive+0x8e>
        __asm volatile
 800833c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008340:	f383 8811 	msr	BASEPRI, r3
 8008344:	f3bf 8f6f 	isb	sy
 8008348:	f3bf 8f4f 	dsb	sy
 800834c:	61bb      	str	r3, [r7, #24]
    }
 800834e:	bf00      	nop
 8008350:	e7fe      	b.n	8008350 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8008352:	f002 f90d 	bl	800a570 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008358:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800835a:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800835c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800835e:	2b00      	cmp	r3, #0
 8008360:	d01f      	beq.n	80083a2 <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008362:	68b9      	ldr	r1, [r7, #8]
 8008364:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008366:	f000 f915 	bl	8008594 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800836a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800836c:	1e5a      	subs	r2, r3, #1
 800836e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008370:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008374:	691b      	ldr	r3, [r3, #16]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d00f      	beq.n	800839a <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800837a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800837c:	3310      	adds	r3, #16
 800837e:	4618      	mov	r0, r3
 8008380:	f001 f8ea 	bl	8009558 <xTaskRemoveFromEventList>
 8008384:	4603      	mov	r3, r0
 8008386:	2b00      	cmp	r3, #0
 8008388:	d007      	beq.n	800839a <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800838a:	4b3d      	ldr	r3, [pc, #244]	; (8008480 <xQueueReceive+0x1bc>)
 800838c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008390:	601a      	str	r2, [r3, #0]
 8008392:	f3bf 8f4f 	dsb	sy
 8008396:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800839a:	f002 f919 	bl	800a5d0 <vPortExitCritical>
                return pdPASS;
 800839e:	2301      	movs	r3, #1
 80083a0:	e069      	b.n	8008476 <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d103      	bne.n	80083b0 <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80083a8:	f002 f912 	bl	800a5d0 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 80083ac:	2300      	movs	r3, #0
 80083ae:	e062      	b.n	8008476 <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 80083b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d106      	bne.n	80083c4 <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80083b6:	f107 0310 	add.w	r3, r7, #16
 80083ba:	4618      	mov	r0, r3
 80083bc:	f001 f9a4 	bl	8009708 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80083c0:	2301      	movs	r3, #1
 80083c2:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80083c4:	f002 f904 	bl	800a5d0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80083c8:	f000 fd36 	bl	8008e38 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80083cc:	f002 f8d0 	bl	800a570 <vPortEnterCritical>
 80083d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80083d6:	b25b      	sxtb	r3, r3
 80083d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083dc:	d103      	bne.n	80083e6 <xQueueReceive+0x122>
 80083de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083e0:	2200      	movs	r2, #0
 80083e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80083e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80083ec:	b25b      	sxtb	r3, r3
 80083ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083f2:	d103      	bne.n	80083fc <xQueueReceive+0x138>
 80083f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083f6:	2200      	movs	r2, #0
 80083f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80083fc:	f002 f8e8 	bl	800a5d0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008400:	1d3a      	adds	r2, r7, #4
 8008402:	f107 0310 	add.w	r3, r7, #16
 8008406:	4611      	mov	r1, r2
 8008408:	4618      	mov	r0, r3
 800840a:	f001 f993 	bl	8009734 <xTaskCheckForTimeOut>
 800840e:	4603      	mov	r3, r0
 8008410:	2b00      	cmp	r3, #0
 8008412:	d123      	bne.n	800845c <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008414:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008416:	f000 f935 	bl	8008684 <prvIsQueueEmpty>
 800841a:	4603      	mov	r3, r0
 800841c:	2b00      	cmp	r3, #0
 800841e:	d017      	beq.n	8008450 <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008422:	3324      	adds	r3, #36	; 0x24
 8008424:	687a      	ldr	r2, [r7, #4]
 8008426:	4611      	mov	r1, r2
 8008428:	4618      	mov	r0, r3
 800842a:	f001 f82b 	bl	8009484 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800842e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008430:	f000 f8d6 	bl	80085e0 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8008434:	f000 fd44 	bl	8008ec0 <xTaskResumeAll>
 8008438:	4603      	mov	r3, r0
 800843a:	2b00      	cmp	r3, #0
 800843c:	d189      	bne.n	8008352 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 800843e:	4b10      	ldr	r3, [pc, #64]	; (8008480 <xQueueReceive+0x1bc>)
 8008440:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008444:	601a      	str	r2, [r3, #0]
 8008446:	f3bf 8f4f 	dsb	sy
 800844a:	f3bf 8f6f 	isb	sy
 800844e:	e780      	b.n	8008352 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8008450:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008452:	f000 f8c5 	bl	80085e0 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8008456:	f000 fd33 	bl	8008ec0 <xTaskResumeAll>
 800845a:	e77a      	b.n	8008352 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 800845c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800845e:	f000 f8bf 	bl	80085e0 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8008462:	f000 fd2d 	bl	8008ec0 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008466:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008468:	f000 f90c 	bl	8008684 <prvIsQueueEmpty>
 800846c:	4603      	mov	r3, r0
 800846e:	2b00      	cmp	r3, #0
 8008470:	f43f af6f 	beq.w	8008352 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8008474:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8008476:	4618      	mov	r0, r3
 8008478:	3730      	adds	r7, #48	; 0x30
 800847a:	46bd      	mov	sp, r7
 800847c:	bd80      	pop	{r7, pc}
 800847e:	bf00      	nop
 8008480:	e000ed04 	.word	0xe000ed04

08008484 <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b084      	sub	sp, #16
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    configASSERT( xQueue );
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d10a      	bne.n	80084a8 <uxQueueMessagesWaiting+0x24>
        __asm volatile
 8008492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008496:	f383 8811 	msr	BASEPRI, r3
 800849a:	f3bf 8f6f 	isb	sy
 800849e:	f3bf 8f4f 	dsb	sy
 80084a2:	60bb      	str	r3, [r7, #8]
    }
 80084a4:	bf00      	nop
 80084a6:	e7fe      	b.n	80084a6 <uxQueueMessagesWaiting+0x22>

    taskENTER_CRITICAL();
 80084a8:	f002 f862 	bl	800a570 <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084b0:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 80084b2:	f002 f88d 	bl	800a5d0 <vPortExitCritical>

    return uxReturn;
 80084b6:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80084b8:	4618      	mov	r0, r3
 80084ba:	3710      	adds	r7, #16
 80084bc:	46bd      	mov	sp, r7
 80084be:	bd80      	pop	{r7, pc}

080084c0 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b086      	sub	sp, #24
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	60f8      	str	r0, [r7, #12]
 80084c8:	60b9      	str	r1, [r7, #8]
 80084ca:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80084cc:	2300      	movs	r3, #0
 80084ce:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084d4:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d10d      	bne.n	80084fa <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d14d      	bne.n	8008582 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	689b      	ldr	r3, [r3, #8]
 80084ea:	4618      	mov	r0, r3
 80084ec:	f001 faf4 	bl	8009ad8 <xTaskPriorityDisinherit>
 80084f0:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2200      	movs	r2, #0
 80084f6:	609a      	str	r2, [r3, #8]
 80084f8:	e043      	b.n	8008582 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d119      	bne.n	8008534 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	6858      	ldr	r0, [r3, #4]
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008508:	461a      	mov	r2, r3
 800850a:	68b9      	ldr	r1, [r7, #8]
 800850c:	f002 fa50 	bl	800a9b0 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	685a      	ldr	r2, [r3, #4]
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008518:	441a      	add	r2, r3
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	685a      	ldr	r2, [r3, #4]
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	689b      	ldr	r3, [r3, #8]
 8008526:	429a      	cmp	r2, r3
 8008528:	d32b      	bcc.n	8008582 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	681a      	ldr	r2, [r3, #0]
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	605a      	str	r2, [r3, #4]
 8008532:	e026      	b.n	8008582 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	68d8      	ldr	r0, [r3, #12]
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800853c:	461a      	mov	r2, r3
 800853e:	68b9      	ldr	r1, [r7, #8]
 8008540:	f002 fa36 	bl	800a9b0 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	68da      	ldr	r2, [r3, #12]
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800854c:	425b      	negs	r3, r3
 800854e:	441a      	add	r2, r3
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	68da      	ldr	r2, [r3, #12]
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	429a      	cmp	r2, r3
 800855e:	d207      	bcs.n	8008570 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	689a      	ldr	r2, [r3, #8]
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008568:	425b      	negs	r3, r3
 800856a:	441a      	add	r2, r3
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2b02      	cmp	r3, #2
 8008574:	d105      	bne.n	8008582 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008576:	693b      	ldr	r3, [r7, #16]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d002      	beq.n	8008582 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 800857c:	693b      	ldr	r3, [r7, #16]
 800857e:	3b01      	subs	r3, #1
 8008580:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008582:	693b      	ldr	r3, [r7, #16]
 8008584:	1c5a      	adds	r2, r3, #1
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 800858a:	697b      	ldr	r3, [r7, #20]
}
 800858c:	4618      	mov	r0, r3
 800858e:	3718      	adds	r7, #24
 8008590:	46bd      	mov	sp, r7
 8008592:	bd80      	pop	{r7, pc}

08008594 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b082      	sub	sp, #8
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
 800859c:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d018      	beq.n	80085d8 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	68da      	ldr	r2, [r3, #12]
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085ae:	441a      	add	r2, r3
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	68da      	ldr	r2, [r3, #12]
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	689b      	ldr	r3, [r3, #8]
 80085bc:	429a      	cmp	r2, r3
 80085be:	d303      	bcc.n	80085c8 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681a      	ldr	r2, [r3, #0]
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	68d9      	ldr	r1, [r3, #12]
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085d0:	461a      	mov	r2, r3
 80085d2:	6838      	ldr	r0, [r7, #0]
 80085d4:	f002 f9ec 	bl	800a9b0 <memcpy>
    }
}
 80085d8:	bf00      	nop
 80085da:	3708      	adds	r7, #8
 80085dc:	46bd      	mov	sp, r7
 80085de:	bd80      	pop	{r7, pc}

080085e0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b084      	sub	sp, #16
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80085e8:	f001 ffc2 	bl	800a570 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80085f2:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80085f4:	e011      	b.n	800861a <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d012      	beq.n	8008624 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	3324      	adds	r3, #36	; 0x24
 8008602:	4618      	mov	r0, r3
 8008604:	f000 ffa8 	bl	8009558 <xTaskRemoveFromEventList>
 8008608:	4603      	mov	r3, r0
 800860a:	2b00      	cmp	r3, #0
 800860c:	d001      	beq.n	8008612 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 800860e:	f001 f8f7 	bl	8009800 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8008612:	7bfb      	ldrb	r3, [r7, #15]
 8008614:	3b01      	subs	r3, #1
 8008616:	b2db      	uxtb	r3, r3
 8008618:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800861a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800861e:	2b00      	cmp	r3, #0
 8008620:	dce9      	bgt.n	80085f6 <prvUnlockQueue+0x16>
 8008622:	e000      	b.n	8008626 <prvUnlockQueue+0x46>
                    break;
 8008624:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	22ff      	movs	r2, #255	; 0xff
 800862a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 800862e:	f001 ffcf 	bl	800a5d0 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8008632:	f001 ff9d 	bl	800a570 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800863c:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800863e:	e011      	b.n	8008664 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	691b      	ldr	r3, [r3, #16]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d012      	beq.n	800866e <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	3310      	adds	r3, #16
 800864c:	4618      	mov	r0, r3
 800864e:	f000 ff83 	bl	8009558 <xTaskRemoveFromEventList>
 8008652:	4603      	mov	r3, r0
 8008654:	2b00      	cmp	r3, #0
 8008656:	d001      	beq.n	800865c <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8008658:	f001 f8d2 	bl	8009800 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800865c:	7bbb      	ldrb	r3, [r7, #14]
 800865e:	3b01      	subs	r3, #1
 8008660:	b2db      	uxtb	r3, r3
 8008662:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8008664:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008668:	2b00      	cmp	r3, #0
 800866a:	dce9      	bgt.n	8008640 <prvUnlockQueue+0x60>
 800866c:	e000      	b.n	8008670 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800866e:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	22ff      	movs	r2, #255	; 0xff
 8008674:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8008678:	f001 ffaa 	bl	800a5d0 <vPortExitCritical>
}
 800867c:	bf00      	nop
 800867e:	3710      	adds	r7, #16
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}

08008684 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b084      	sub	sp, #16
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800868c:	f001 ff70 	bl	800a570 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008694:	2b00      	cmp	r3, #0
 8008696:	d102      	bne.n	800869e <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8008698:	2301      	movs	r3, #1
 800869a:	60fb      	str	r3, [r7, #12]
 800869c:	e001      	b.n	80086a2 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800869e:	2300      	movs	r3, #0
 80086a0:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80086a2:	f001 ff95 	bl	800a5d0 <vPortExitCritical>

    return xReturn;
 80086a6:	68fb      	ldr	r3, [r7, #12]
}
 80086a8:	4618      	mov	r0, r3
 80086aa:	3710      	adds	r7, #16
 80086ac:	46bd      	mov	sp, r7
 80086ae:	bd80      	pop	{r7, pc}

080086b0 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b084      	sub	sp, #16
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80086b8:	f001 ff5a 	bl	800a570 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086c4:	429a      	cmp	r2, r3
 80086c6:	d102      	bne.n	80086ce <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80086c8:	2301      	movs	r3, #1
 80086ca:	60fb      	str	r3, [r7, #12]
 80086cc:	e001      	b.n	80086d2 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80086ce:	2300      	movs	r3, #0
 80086d0:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80086d2:	f001 ff7d 	bl	800a5d0 <vPortExitCritical>

    return xReturn;
 80086d6:	68fb      	ldr	r3, [r7, #12]
}
 80086d8:	4618      	mov	r0, r3
 80086da:	3710      	adds	r7, #16
 80086dc:	46bd      	mov	sp, r7
 80086de:	bd80      	pop	{r7, pc}

080086e0 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80086e0:	b480      	push	{r7}
 80086e2:	b087      	sub	sp, #28
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
 80086e8:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80086ea:	2300      	movs	r3, #0
 80086ec:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d10a      	bne.n	800870a <vQueueAddToRegistry+0x2a>
        __asm volatile
 80086f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086f8:	f383 8811 	msr	BASEPRI, r3
 80086fc:	f3bf 8f6f 	isb	sy
 8008700:	f3bf 8f4f 	dsb	sy
 8008704:	60fb      	str	r3, [r7, #12]
    }
 8008706:	bf00      	nop
 8008708:	e7fe      	b.n	8008708 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d024      	beq.n	800875a <vQueueAddToRegistry+0x7a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008710:	2300      	movs	r3, #0
 8008712:	617b      	str	r3, [r7, #20]
 8008714:	e01e      	b.n	8008754 <vQueueAddToRegistry+0x74>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8008716:	4a18      	ldr	r2, [pc, #96]	; (8008778 <vQueueAddToRegistry+0x98>)
 8008718:	697b      	ldr	r3, [r7, #20]
 800871a:	00db      	lsls	r3, r3, #3
 800871c:	4413      	add	r3, r2
 800871e:	685b      	ldr	r3, [r3, #4]
 8008720:	687a      	ldr	r2, [r7, #4]
 8008722:	429a      	cmp	r2, r3
 8008724:	d105      	bne.n	8008732 <vQueueAddToRegistry+0x52>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8008726:	697b      	ldr	r3, [r7, #20]
 8008728:	00db      	lsls	r3, r3, #3
 800872a:	4a13      	ldr	r2, [pc, #76]	; (8008778 <vQueueAddToRegistry+0x98>)
 800872c:	4413      	add	r3, r2
 800872e:	613b      	str	r3, [r7, #16]
                    break;
 8008730:	e013      	b.n	800875a <vQueueAddToRegistry+0x7a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8008732:	693b      	ldr	r3, [r7, #16]
 8008734:	2b00      	cmp	r3, #0
 8008736:	d10a      	bne.n	800874e <vQueueAddToRegistry+0x6e>
 8008738:	4a0f      	ldr	r2, [pc, #60]	; (8008778 <vQueueAddToRegistry+0x98>)
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d104      	bne.n	800874e <vQueueAddToRegistry+0x6e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8008744:	697b      	ldr	r3, [r7, #20]
 8008746:	00db      	lsls	r3, r3, #3
 8008748:	4a0b      	ldr	r2, [pc, #44]	; (8008778 <vQueueAddToRegistry+0x98>)
 800874a:	4413      	add	r3, r2
 800874c:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800874e:	697b      	ldr	r3, [r7, #20]
 8008750:	3301      	adds	r3, #1
 8008752:	617b      	str	r3, [r7, #20]
 8008754:	697b      	ldr	r3, [r7, #20]
 8008756:	2b07      	cmp	r3, #7
 8008758:	d9dd      	bls.n	8008716 <vQueueAddToRegistry+0x36>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 800875a:	693b      	ldr	r3, [r7, #16]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d005      	beq.n	800876c <vQueueAddToRegistry+0x8c>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8008760:	693b      	ldr	r3, [r7, #16]
 8008762:	683a      	ldr	r2, [r7, #0]
 8008764:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8008766:	693b      	ldr	r3, [r7, #16]
 8008768:	687a      	ldr	r2, [r7, #4]
 800876a:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 800876c:	bf00      	nop
 800876e:	371c      	adds	r7, #28
 8008770:	46bd      	mov	sp, r7
 8008772:	bc80      	pop	{r7}
 8008774:	4770      	bx	lr
 8008776:	bf00      	nop
 8008778:	200004d0 	.word	0x200004d0

0800877c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800877c:	b580      	push	{r7, lr}
 800877e:	b086      	sub	sp, #24
 8008780:	af00      	add	r7, sp, #0
 8008782:	60f8      	str	r0, [r7, #12]
 8008784:	60b9      	str	r1, [r7, #8]
 8008786:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 800878c:	f001 fef0 	bl	800a570 <vPortEnterCritical>
 8008790:	697b      	ldr	r3, [r7, #20]
 8008792:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008796:	b25b      	sxtb	r3, r3
 8008798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800879c:	d103      	bne.n	80087a6 <vQueueWaitForMessageRestricted+0x2a>
 800879e:	697b      	ldr	r3, [r7, #20]
 80087a0:	2200      	movs	r2, #0
 80087a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80087a6:	697b      	ldr	r3, [r7, #20]
 80087a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80087ac:	b25b      	sxtb	r3, r3
 80087ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087b2:	d103      	bne.n	80087bc <vQueueWaitForMessageRestricted+0x40>
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	2200      	movs	r2, #0
 80087b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80087bc:	f001 ff08 	bl	800a5d0 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80087c0:	697b      	ldr	r3, [r7, #20]
 80087c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d106      	bne.n	80087d6 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80087c8:	697b      	ldr	r3, [r7, #20]
 80087ca:	3324      	adds	r3, #36	; 0x24
 80087cc:	687a      	ldr	r2, [r7, #4]
 80087ce:	68b9      	ldr	r1, [r7, #8]
 80087d0:	4618      	mov	r0, r3
 80087d2:	f000 fe7b 	bl	80094cc <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80087d6:	6978      	ldr	r0, [r7, #20]
 80087d8:	f7ff ff02 	bl	80085e0 <prvUnlockQueue>
    }
 80087dc:	bf00      	nop
 80087de:	3718      	adds	r7, #24
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bd80      	pop	{r7, pc}

080087e4 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b08c      	sub	sp, #48	; 0x30
 80087e8:	af04      	add	r7, sp, #16
 80087ea:	60f8      	str	r0, [r7, #12]
 80087ec:	60b9      	str	r1, [r7, #8]
 80087ee:	607a      	str	r2, [r7, #4]
 80087f0:	603b      	str	r3, [r7, #0]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	009b      	lsls	r3, r3, #2
 80087f6:	4618      	mov	r0, r3
 80087f8:	f001 fcf4 	bl	800a1e4 <pvPortMalloc>
 80087fc:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 80087fe:	697b      	ldr	r3, [r7, #20]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d013      	beq.n	800882c <xTaskCreate+0x48>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008804:	207c      	movs	r0, #124	; 0x7c
 8008806:	f001 fced 	bl	800a1e4 <pvPortMalloc>
 800880a:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 800880c:	69fb      	ldr	r3, [r7, #28]
 800880e:	2b00      	cmp	r3, #0
 8008810:	d008      	beq.n	8008824 <xTaskCreate+0x40>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8008812:	227c      	movs	r2, #124	; 0x7c
 8008814:	2100      	movs	r1, #0
 8008816:	69f8      	ldr	r0, [r7, #28]
 8008818:	f002 f8d8 	bl	800a9cc <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 800881c:	69fb      	ldr	r3, [r7, #28]
 800881e:	697a      	ldr	r2, [r7, #20]
 8008820:	631a      	str	r2, [r3, #48]	; 0x30
 8008822:	e005      	b.n	8008830 <xTaskCreate+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8008824:	6978      	ldr	r0, [r7, #20]
 8008826:	f001 fcef 	bl	800a208 <vPortFree>
 800882a:	e001      	b.n	8008830 <xTaskCreate+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 800882c:	2300      	movs	r3, #0
 800882e:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8008830:	69fb      	ldr	r3, [r7, #28]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d013      	beq.n	800885e <xTaskCreate+0x7a>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008836:	2300      	movs	r3, #0
 8008838:	9303      	str	r3, [sp, #12]
 800883a:	69fb      	ldr	r3, [r7, #28]
 800883c:	9302      	str	r3, [sp, #8]
 800883e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008840:	9301      	str	r3, [sp, #4]
 8008842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008844:	9300      	str	r3, [sp, #0]
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	687a      	ldr	r2, [r7, #4]
 800884a:	68b9      	ldr	r1, [r7, #8]
 800884c:	68f8      	ldr	r0, [r7, #12]
 800884e:	f000 f80e 	bl	800886e <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8008852:	69f8      	ldr	r0, [r7, #28]
 8008854:	f000 f89a 	bl	800898c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8008858:	2301      	movs	r3, #1
 800885a:	61bb      	str	r3, [r7, #24]
 800885c:	e002      	b.n	8008864 <xTaskCreate+0x80>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800885e:	f04f 33ff 	mov.w	r3, #4294967295
 8008862:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8008864:	69bb      	ldr	r3, [r7, #24]
    }
 8008866:	4618      	mov	r0, r3
 8008868:	3720      	adds	r7, #32
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}

0800886e <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800886e:	b580      	push	{r7, lr}
 8008870:	b088      	sub	sp, #32
 8008872:	af00      	add	r7, sp, #0
 8008874:	60f8      	str	r0, [r7, #12]
 8008876:	60b9      	str	r1, [r7, #8]
 8008878:	607a      	str	r2, [r7, #4]
 800887a:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800887c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800887e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	009b      	lsls	r3, r3, #2
 8008884:	461a      	mov	r2, r3
 8008886:	21a5      	movs	r1, #165	; 0xa5
 8008888:	f002 f8a0 	bl	800a9cc <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800888c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800888e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008896:	3b01      	subs	r3, #1
 8008898:	009b      	lsls	r3, r3, #2
 800889a:	4413      	add	r3, r2
 800889c:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800889e:	69bb      	ldr	r3, [r7, #24]
 80088a0:	f023 0307 	bic.w	r3, r3, #7
 80088a4:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80088a6:	69bb      	ldr	r3, [r7, #24]
 80088a8:	f003 0307 	and.w	r3, r3, #7
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d00a      	beq.n	80088c6 <prvInitialiseNewTask+0x58>
        __asm volatile
 80088b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088b4:	f383 8811 	msr	BASEPRI, r3
 80088b8:	f3bf 8f6f 	isb	sy
 80088bc:	f3bf 8f4f 	dsb	sy
 80088c0:	617b      	str	r3, [r7, #20]
    }
 80088c2:	bf00      	nop
 80088c4:	e7fe      	b.n	80088c4 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d01e      	beq.n	800890a <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80088cc:	2300      	movs	r3, #0
 80088ce:	61fb      	str	r3, [r7, #28]
 80088d0:	e012      	b.n	80088f8 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80088d2:	68ba      	ldr	r2, [r7, #8]
 80088d4:	69fb      	ldr	r3, [r7, #28]
 80088d6:	4413      	add	r3, r2
 80088d8:	7819      	ldrb	r1, [r3, #0]
 80088da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80088dc:	69fb      	ldr	r3, [r7, #28]
 80088de:	4413      	add	r3, r2
 80088e0:	3334      	adds	r3, #52	; 0x34
 80088e2:	460a      	mov	r2, r1
 80088e4:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80088e6:	68ba      	ldr	r2, [r7, #8]
 80088e8:	69fb      	ldr	r3, [r7, #28]
 80088ea:	4413      	add	r3, r2
 80088ec:	781b      	ldrb	r3, [r3, #0]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d006      	beq.n	8008900 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80088f2:	69fb      	ldr	r3, [r7, #28]
 80088f4:	3301      	adds	r3, #1
 80088f6:	61fb      	str	r3, [r7, #28]
 80088f8:	69fb      	ldr	r3, [r7, #28]
 80088fa:	2b13      	cmp	r3, #19
 80088fc:	d9e9      	bls.n	80088d2 <prvInitialiseNewTask+0x64>
 80088fe:	e000      	b.n	8008902 <prvInitialiseNewTask+0x94>
            {
                break;
 8008900:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008904:	2200      	movs	r2, #0
 8008906:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800890a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800890c:	2b04      	cmp	r3, #4
 800890e:	d90a      	bls.n	8008926 <prvInitialiseNewTask+0xb8>
        __asm volatile
 8008910:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008914:	f383 8811 	msr	BASEPRI, r3
 8008918:	f3bf 8f6f 	isb	sy
 800891c:	f3bf 8f4f 	dsb	sy
 8008920:	613b      	str	r3, [r7, #16]
    }
 8008922:	bf00      	nop
 8008924:	e7fe      	b.n	8008924 <prvInitialiseNewTask+0xb6>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008928:	2b04      	cmp	r3, #4
 800892a:	d901      	bls.n	8008930 <prvInitialiseNewTask+0xc2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800892c:	2304      	movs	r3, #4
 800892e:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8008930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008932:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008934:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8008936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008938:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800893a:	651a      	str	r2, [r3, #80]	; 0x50
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800893c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800893e:	3304      	adds	r3, #4
 8008940:	4618      	mov	r0, r3
 8008942:	f001 fc92 	bl	800a26a <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008948:	3318      	adds	r3, #24
 800894a:	4618      	mov	r0, r3
 800894c:	f001 fc8d 	bl	800a26a <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008950:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008952:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008954:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008958:	f1c3 0205 	rsb	r2, r3, #5
 800895c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800895e:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008962:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008964:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008966:	683a      	ldr	r2, [r7, #0]
 8008968:	68f9      	ldr	r1, [r7, #12]
 800896a:	69b8      	ldr	r0, [r7, #24]
 800896c:	f001 fd0e 	bl	800a38c <pxPortInitialiseStack>
 8008970:	4602      	mov	r2, r0
 8008972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008974:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8008976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008978:	2b00      	cmp	r3, #0
 800897a:	d002      	beq.n	8008982 <prvInitialiseNewTask+0x114>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800897c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800897e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008980:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8008982:	bf00      	nop
 8008984:	3720      	adds	r7, #32
 8008986:	46bd      	mov	sp, r7
 8008988:	bd80      	pop	{r7, pc}
	...

0800898c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 800898c:	b580      	push	{r7, lr}
 800898e:	b084      	sub	sp, #16
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8008994:	f001 fdec 	bl	800a570 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8008998:	4b41      	ldr	r3, [pc, #260]	; (8008aa0 <prvAddNewTaskToReadyList+0x114>)
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	3301      	adds	r3, #1
 800899e:	4a40      	ldr	r2, [pc, #256]	; (8008aa0 <prvAddNewTaskToReadyList+0x114>)
 80089a0:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80089a2:	4b40      	ldr	r3, [pc, #256]	; (8008aa4 <prvAddNewTaskToReadyList+0x118>)
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d109      	bne.n	80089be <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80089aa:	4a3e      	ldr	r2, [pc, #248]	; (8008aa4 <prvAddNewTaskToReadyList+0x118>)
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80089b0:	4b3b      	ldr	r3, [pc, #236]	; (8008aa0 <prvAddNewTaskToReadyList+0x114>)
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	2b01      	cmp	r3, #1
 80089b6:	d110      	bne.n	80089da <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80089b8:	f000 ffa4 	bl	8009904 <prvInitialiseTaskLists>
 80089bc:	e00d      	b.n	80089da <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80089be:	4b3a      	ldr	r3, [pc, #232]	; (8008aa8 <prvAddNewTaskToReadyList+0x11c>)
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d109      	bne.n	80089da <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80089c6:	4b37      	ldr	r3, [pc, #220]	; (8008aa4 <prvAddNewTaskToReadyList+0x118>)
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089d0:	429a      	cmp	r2, r3
 80089d2:	d802      	bhi.n	80089da <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80089d4:	4a33      	ldr	r2, [pc, #204]	; (8008aa4 <prvAddNewTaskToReadyList+0x118>)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80089da:	4b34      	ldr	r3, [pc, #208]	; (8008aac <prvAddNewTaskToReadyList+0x120>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	3301      	adds	r3, #1
 80089e0:	4a32      	ldr	r2, [pc, #200]	; (8008aac <prvAddNewTaskToReadyList+0x120>)
 80089e2:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 80089e4:	4b31      	ldr	r3, [pc, #196]	; (8008aac <prvAddNewTaskToReadyList+0x120>)
 80089e6:	681a      	ldr	r2, [r3, #0]
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	649a      	str	r2, [r3, #72]	; 0x48
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089f0:	4b2f      	ldr	r3, [pc, #188]	; (8008ab0 <prvAddNewTaskToReadyList+0x124>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	429a      	cmp	r2, r3
 80089f6:	d903      	bls.n	8008a00 <prvAddNewTaskToReadyList+0x74>
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089fc:	4a2c      	ldr	r2, [pc, #176]	; (8008ab0 <prvAddNewTaskToReadyList+0x124>)
 80089fe:	6013      	str	r3, [r2, #0]
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a04:	492b      	ldr	r1, [pc, #172]	; (8008ab4 <prvAddNewTaskToReadyList+0x128>)
 8008a06:	4613      	mov	r3, r2
 8008a08:	009b      	lsls	r3, r3, #2
 8008a0a:	4413      	add	r3, r2
 8008a0c:	009b      	lsls	r3, r3, #2
 8008a0e:	440b      	add	r3, r1
 8008a10:	3304      	adds	r3, #4
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	60fb      	str	r3, [r7, #12]
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	68fa      	ldr	r2, [r7, #12]
 8008a1a:	609a      	str	r2, [r3, #8]
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	689a      	ldr	r2, [r3, #8]
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	60da      	str	r2, [r3, #12]
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	689b      	ldr	r3, [r3, #8]
 8008a28:	687a      	ldr	r2, [r7, #4]
 8008a2a:	3204      	adds	r2, #4
 8008a2c:	605a      	str	r2, [r3, #4]
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	1d1a      	adds	r2, r3, #4
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	609a      	str	r2, [r3, #8]
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a3a:	4613      	mov	r3, r2
 8008a3c:	009b      	lsls	r3, r3, #2
 8008a3e:	4413      	add	r3, r2
 8008a40:	009b      	lsls	r3, r3, #2
 8008a42:	4a1c      	ldr	r2, [pc, #112]	; (8008ab4 <prvAddNewTaskToReadyList+0x128>)
 8008a44:	441a      	add	r2, r3
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	615a      	str	r2, [r3, #20]
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a4e:	4919      	ldr	r1, [pc, #100]	; (8008ab4 <prvAddNewTaskToReadyList+0x128>)
 8008a50:	4613      	mov	r3, r2
 8008a52:	009b      	lsls	r3, r3, #2
 8008a54:	4413      	add	r3, r2
 8008a56:	009b      	lsls	r3, r3, #2
 8008a58:	440b      	add	r3, r1
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	1c59      	adds	r1, r3, #1
 8008a5e:	4815      	ldr	r0, [pc, #84]	; (8008ab4 <prvAddNewTaskToReadyList+0x128>)
 8008a60:	4613      	mov	r3, r2
 8008a62:	009b      	lsls	r3, r3, #2
 8008a64:	4413      	add	r3, r2
 8008a66:	009b      	lsls	r3, r3, #2
 8008a68:	4403      	add	r3, r0
 8008a6a:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8008a6c:	f001 fdb0 	bl	800a5d0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8008a70:	4b0d      	ldr	r3, [pc, #52]	; (8008aa8 <prvAddNewTaskToReadyList+0x11c>)
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d00e      	beq.n	8008a96 <prvAddNewTaskToReadyList+0x10a>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008a78:	4b0a      	ldr	r3, [pc, #40]	; (8008aa4 <prvAddNewTaskToReadyList+0x118>)
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a82:	429a      	cmp	r2, r3
 8008a84:	d207      	bcs.n	8008a96 <prvAddNewTaskToReadyList+0x10a>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8008a86:	4b0c      	ldr	r3, [pc, #48]	; (8008ab8 <prvAddNewTaskToReadyList+0x12c>)
 8008a88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a8c:	601a      	str	r2, [r3, #0]
 8008a8e:	f3bf 8f4f 	dsb	sy
 8008a92:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8008a96:	bf00      	nop
 8008a98:	3710      	adds	r7, #16
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	bd80      	pop	{r7, pc}
 8008a9e:	bf00      	nop
 8008aa0:	200002b8 	.word	0x200002b8
 8008aa4:	200001e0 	.word	0x200001e0
 8008aa8:	200002c4 	.word	0x200002c4
 8008aac:	200002d4 	.word	0x200002d4
 8008ab0:	200002c0 	.word	0x200002c0
 8008ab4:	200001e4 	.word	0x200001e4
 8008ab8:	e000ed04 	.word	0xe000ed04

08008abc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b084      	sub	sp, #16
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d017      	beq.n	8008afe <vTaskDelay+0x42>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8008ace:	4b13      	ldr	r3, [pc, #76]	; (8008b1c <vTaskDelay+0x60>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d00a      	beq.n	8008aec <vTaskDelay+0x30>
        __asm volatile
 8008ad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ada:	f383 8811 	msr	BASEPRI, r3
 8008ade:	f3bf 8f6f 	isb	sy
 8008ae2:	f3bf 8f4f 	dsb	sy
 8008ae6:	60bb      	str	r3, [r7, #8]
    }
 8008ae8:	bf00      	nop
 8008aea:	e7fe      	b.n	8008aea <vTaskDelay+0x2e>
            vTaskSuspendAll();
 8008aec:	f000 f9a4 	bl	8008e38 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008af0:	2100      	movs	r1, #0
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f001 f886 	bl	8009c04 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8008af8:	f000 f9e2 	bl	8008ec0 <xTaskResumeAll>
 8008afc:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d107      	bne.n	8008b14 <vTaskDelay+0x58>
        {
            portYIELD_WITHIN_API();
 8008b04:	4b06      	ldr	r3, [pc, #24]	; (8008b20 <vTaskDelay+0x64>)
 8008b06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b0a:	601a      	str	r2, [r3, #0]
 8008b0c:	f3bf 8f4f 	dsb	sy
 8008b10:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8008b14:	bf00      	nop
 8008b16:	3710      	adds	r7, #16
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bd80      	pop	{r7, pc}
 8008b1c:	200002e0 	.word	0x200002e0
 8008b20:	e000ed04 	.word	0xe000ed04

08008b24 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

    void vTaskSuspend( TaskHandle_t xTaskToSuspend )
    {
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b086      	sub	sp, #24
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;

        taskENTER_CRITICAL();
 8008b2c:	f001 fd20 	bl	800a570 <vPortEnterCritical>
        {
            /* If null is passed in here then it is the running task that is
             * being suspended. */
            pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d102      	bne.n	8008b3c <vTaskSuspend+0x18>
 8008b36:	4b36      	ldr	r3, [pc, #216]	; (8008c10 <vTaskSuspend+0xec>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	e000      	b.n	8008b3e <vTaskSuspend+0x1a>
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	613b      	str	r3, [r7, #16]

            traceTASK_SUSPEND( pxTCB );

            /* Remove task from the ready/delayed list and place in the
             * suspended list. */
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008b40:	693b      	ldr	r3, [r7, #16]
 8008b42:	3304      	adds	r3, #4
 8008b44:	4618      	mov	r0, r3
 8008b46:	f001 fbf7 	bl	800a338 <uxListRemove>
            {
                mtCOVERAGE_TEST_MARKER();
            }

            /* Is the task waiting on an event also? */
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008b4a:	693b      	ldr	r3, [r7, #16]
 8008b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d004      	beq.n	8008b5c <vTaskSuspend+0x38>
            {
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008b52:	693b      	ldr	r3, [r7, #16]
 8008b54:	3318      	adds	r3, #24
 8008b56:	4618      	mov	r0, r3
 8008b58:	f001 fbee 	bl	800a338 <uxListRemove>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8008b5c:	693b      	ldr	r3, [r7, #16]
 8008b5e:	3304      	adds	r3, #4
 8008b60:	4619      	mov	r1, r3
 8008b62:	482c      	ldr	r0, [pc, #176]	; (8008c14 <vTaskSuspend+0xf0>)
 8008b64:	f001 fb8d 	bl	800a282 <vListInsertEnd>

            #if ( configUSE_TASK_NOTIFICATIONS == 1 )
            {
                BaseType_t x;

                for( x = 0; x < configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 8008b68:	2300      	movs	r3, #0
 8008b6a:	617b      	str	r3, [r7, #20]
 8008b6c:	e010      	b.n	8008b90 <vTaskSuspend+0x6c>
                {
                    if( pxTCB->ucNotifyState[ x ] == taskWAITING_NOTIFICATION )
 8008b6e:	693a      	ldr	r2, [r7, #16]
 8008b70:	697b      	ldr	r3, [r7, #20]
 8008b72:	4413      	add	r3, r2
 8008b74:	3378      	adds	r3, #120	; 0x78
 8008b76:	781b      	ldrb	r3, [r3, #0]
 8008b78:	b2db      	uxtb	r3, r3
 8008b7a:	2b01      	cmp	r3, #1
 8008b7c:	d105      	bne.n	8008b8a <vTaskSuspend+0x66>
                    {
                        /* The task was blocked to wait for a notification, but is
                         * now suspended, so no notification was received. */
                        pxTCB->ucNotifyState[ x ] = taskNOT_WAITING_NOTIFICATION;
 8008b7e:	693a      	ldr	r2, [r7, #16]
 8008b80:	697b      	ldr	r3, [r7, #20]
 8008b82:	4413      	add	r3, r2
 8008b84:	3378      	adds	r3, #120	; 0x78
 8008b86:	2200      	movs	r2, #0
 8008b88:	701a      	strb	r2, [r3, #0]
                for( x = 0; x < configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 8008b8a:	697b      	ldr	r3, [r7, #20]
 8008b8c:	3301      	adds	r3, #1
 8008b8e:	617b      	str	r3, [r7, #20]
 8008b90:	697b      	ldr	r3, [r7, #20]
 8008b92:	2b02      	cmp	r3, #2
 8008b94:	ddeb      	ble.n	8008b6e <vTaskSuspend+0x4a>
                    }
                }
            }
            #endif /* if ( configUSE_TASK_NOTIFICATIONS == 1 ) */
        }
        taskEXIT_CRITICAL();
 8008b96:	f001 fd1b 	bl	800a5d0 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8008b9a:	4b1f      	ldr	r3, [pc, #124]	; (8008c18 <vTaskSuspend+0xf4>)
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d005      	beq.n	8008bae <vTaskSuspend+0x8a>
        {
            /* Reset the next expected unblock time in case it referred to the
             * task that is now in the Suspended state. */
            taskENTER_CRITICAL();
 8008ba2:	f001 fce5 	bl	800a570 <vPortEnterCritical>
            {
                prvResetNextTaskUnblockTime();
 8008ba6:	f000 ff5f 	bl	8009a68 <prvResetNextTaskUnblockTime>
            }
            taskEXIT_CRITICAL();
 8008baa:	f001 fd11 	bl	800a5d0 <vPortExitCritical>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( pxTCB == pxCurrentTCB )
 8008bae:	4b18      	ldr	r3, [pc, #96]	; (8008c10 <vTaskSuspend+0xec>)
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	693a      	ldr	r2, [r7, #16]
 8008bb4:	429a      	cmp	r2, r3
 8008bb6:	d127      	bne.n	8008c08 <vTaskSuspend+0xe4>
        {
            if( xSchedulerRunning != pdFALSE )
 8008bb8:	4b17      	ldr	r3, [pc, #92]	; (8008c18 <vTaskSuspend+0xf4>)
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d017      	beq.n	8008bf0 <vTaskSuspend+0xcc>
            {
                /* The current task has just been suspended. */
                configASSERT( uxSchedulerSuspended == 0 );
 8008bc0:	4b16      	ldr	r3, [pc, #88]	; (8008c1c <vTaskSuspend+0xf8>)
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d00a      	beq.n	8008bde <vTaskSuspend+0xba>
        __asm volatile
 8008bc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bcc:	f383 8811 	msr	BASEPRI, r3
 8008bd0:	f3bf 8f6f 	isb	sy
 8008bd4:	f3bf 8f4f 	dsb	sy
 8008bd8:	60fb      	str	r3, [r7, #12]
    }
 8008bda:	bf00      	nop
 8008bdc:	e7fe      	b.n	8008bdc <vTaskSuspend+0xb8>
                portYIELD_WITHIN_API();
 8008bde:	4b10      	ldr	r3, [pc, #64]	; (8008c20 <vTaskSuspend+0xfc>)
 8008be0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008be4:	601a      	str	r2, [r3, #0]
 8008be6:	f3bf 8f4f 	dsb	sy
 8008bea:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8008bee:	e00b      	b.n	8008c08 <vTaskSuspend+0xe4>
                if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8008bf0:	4b08      	ldr	r3, [pc, #32]	; (8008c14 <vTaskSuspend+0xf0>)
 8008bf2:	681a      	ldr	r2, [r3, #0]
 8008bf4:	4b0b      	ldr	r3, [pc, #44]	; (8008c24 <vTaskSuspend+0x100>)
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	429a      	cmp	r2, r3
 8008bfa:	d103      	bne.n	8008c04 <vTaskSuspend+0xe0>
                    pxCurrentTCB = NULL;
 8008bfc:	4b04      	ldr	r3, [pc, #16]	; (8008c10 <vTaskSuspend+0xec>)
 8008bfe:	2200      	movs	r2, #0
 8008c00:	601a      	str	r2, [r3, #0]
    }
 8008c02:	e001      	b.n	8008c08 <vTaskSuspend+0xe4>
                    vTaskSwitchContext();
 8008c04:	f000 fbe2 	bl	80093cc <vTaskSwitchContext>
    }
 8008c08:	bf00      	nop
 8008c0a:	3718      	adds	r7, #24
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	bd80      	pop	{r7, pc}
 8008c10:	200001e0 	.word	0x200001e0
 8008c14:	200002a4 	.word	0x200002a4
 8008c18:	200002c4 	.word	0x200002c4
 8008c1c:	200002e0 	.word	0x200002e0
 8008c20:	e000ed04 	.word	0xe000ed04
 8008c24:	200002b8 	.word	0x200002b8

08008c28 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

    static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
    {
 8008c28:	b480      	push	{r7}
 8008c2a:	b087      	sub	sp, #28
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn = pdFALSE;
 8008c30:	2300      	movs	r3, #0
 8008c32:	617b      	str	r3, [r7, #20]
        const TCB_t * const pxTCB = xTask;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	613b      	str	r3, [r7, #16]

        /* Accesses xPendingReadyList so must be called from a critical
         * section. */

        /* It does not make sense to check if the calling task is suspended. */
        configASSERT( xTask );
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d10a      	bne.n	8008c54 <prvTaskIsTaskSuspended+0x2c>
        __asm volatile
 8008c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c42:	f383 8811 	msr	BASEPRI, r3
 8008c46:	f3bf 8f6f 	isb	sy
 8008c4a:	f3bf 8f4f 	dsb	sy
 8008c4e:	60fb      	str	r3, [r7, #12]
    }
 8008c50:	bf00      	nop
 8008c52:	e7fe      	b.n	8008c52 <prvTaskIsTaskSuspended+0x2a>

        /* Is the task being resumed actually in the suspended list? */
        if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008c54:	693b      	ldr	r3, [r7, #16]
 8008c56:	695b      	ldr	r3, [r3, #20]
 8008c58:	4a09      	ldr	r2, [pc, #36]	; (8008c80 <prvTaskIsTaskSuspended+0x58>)
 8008c5a:	4293      	cmp	r3, r2
 8008c5c:	d10a      	bne.n	8008c74 <prvTaskIsTaskSuspended+0x4c>
        {
            /* Has the task already been resumed from within an ISR? */
            if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8008c5e:	693b      	ldr	r3, [r7, #16]
 8008c60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c62:	4a08      	ldr	r2, [pc, #32]	; (8008c84 <prvTaskIsTaskSuspended+0x5c>)
 8008c64:	4293      	cmp	r3, r2
 8008c66:	d005      	beq.n	8008c74 <prvTaskIsTaskSuspended+0x4c>
            {
                /* Is it in the suspended list because it is in the Suspended
                 * state, or because is is blocked with no timeout? */
                if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8008c68:	693b      	ldr	r3, [r7, #16]
 8008c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d101      	bne.n	8008c74 <prvTaskIsTaskSuspended+0x4c>
                {
                    xReturn = pdTRUE;
 8008c70:	2301      	movs	r3, #1
 8008c72:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8008c74:	697b      	ldr	r3, [r7, #20]
    } /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8008c76:	4618      	mov	r0, r3
 8008c78:	371c      	adds	r7, #28
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	bc80      	pop	{r7}
 8008c7e:	4770      	bx	lr
 8008c80:	200002a4 	.word	0x200002a4
 8008c84:	20000278 	.word	0x20000278

08008c88 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

    void vTaskResume( TaskHandle_t xTaskToResume )
    {
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b086      	sub	sp, #24
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = xTaskToResume;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	617b      	str	r3, [r7, #20]

        /* It does not make sense to resume the calling task. */
        configASSERT( xTaskToResume );
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d10a      	bne.n	8008cb0 <vTaskResume+0x28>
        __asm volatile
 8008c9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c9e:	f383 8811 	msr	BASEPRI, r3
 8008ca2:	f3bf 8f6f 	isb	sy
 8008ca6:	f3bf 8f4f 	dsb	sy
 8008caa:	60fb      	str	r3, [r7, #12]
    }
 8008cac:	bf00      	nop
 8008cae:	e7fe      	b.n	8008cae <vTaskResume+0x26>

        /* The parameter cannot be NULL as it is impossible to resume the
         * currently executing task. */
        if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8008cb0:	4b34      	ldr	r3, [pc, #208]	; (8008d84 <vTaskResume+0xfc>)
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	697a      	ldr	r2, [r7, #20]
 8008cb6:	429a      	cmp	r2, r3
 8008cb8:	d060      	beq.n	8008d7c <vTaskResume+0xf4>
 8008cba:	697b      	ldr	r3, [r7, #20]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d05d      	beq.n	8008d7c <vTaskResume+0xf4>
        {
            taskENTER_CRITICAL();
 8008cc0:	f001 fc56 	bl	800a570 <vPortEnterCritical>
            {
                if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8008cc4:	6978      	ldr	r0, [r7, #20]
 8008cc6:	f7ff ffaf 	bl	8008c28 <prvTaskIsTaskSuspended>
 8008cca:	4603      	mov	r3, r0
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d053      	beq.n	8008d78 <vTaskResume+0xf0>
                {
                    traceTASK_RESUME( pxTCB );

                    /* The ready list can be accessed even if the scheduler is
                     * suspended because this is inside a critical section. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008cd0:	697b      	ldr	r3, [r7, #20]
 8008cd2:	3304      	adds	r3, #4
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	f001 fb2f 	bl	800a338 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8008cda:	697b      	ldr	r3, [r7, #20]
 8008cdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cde:	4b2a      	ldr	r3, [pc, #168]	; (8008d88 <vTaskResume+0x100>)
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	429a      	cmp	r2, r3
 8008ce4:	d903      	bls.n	8008cee <vTaskResume+0x66>
 8008ce6:	697b      	ldr	r3, [r7, #20]
 8008ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cea:	4a27      	ldr	r2, [pc, #156]	; (8008d88 <vTaskResume+0x100>)
 8008cec:	6013      	str	r3, [r2, #0]
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cf2:	4926      	ldr	r1, [pc, #152]	; (8008d8c <vTaskResume+0x104>)
 8008cf4:	4613      	mov	r3, r2
 8008cf6:	009b      	lsls	r3, r3, #2
 8008cf8:	4413      	add	r3, r2
 8008cfa:	009b      	lsls	r3, r3, #2
 8008cfc:	440b      	add	r3, r1
 8008cfe:	3304      	adds	r3, #4
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	613b      	str	r3, [r7, #16]
 8008d04:	697b      	ldr	r3, [r7, #20]
 8008d06:	693a      	ldr	r2, [r7, #16]
 8008d08:	609a      	str	r2, [r3, #8]
 8008d0a:	693b      	ldr	r3, [r7, #16]
 8008d0c:	689a      	ldr	r2, [r3, #8]
 8008d0e:	697b      	ldr	r3, [r7, #20]
 8008d10:	60da      	str	r2, [r3, #12]
 8008d12:	693b      	ldr	r3, [r7, #16]
 8008d14:	689b      	ldr	r3, [r3, #8]
 8008d16:	697a      	ldr	r2, [r7, #20]
 8008d18:	3204      	adds	r2, #4
 8008d1a:	605a      	str	r2, [r3, #4]
 8008d1c:	697b      	ldr	r3, [r7, #20]
 8008d1e:	1d1a      	adds	r2, r3, #4
 8008d20:	693b      	ldr	r3, [r7, #16]
 8008d22:	609a      	str	r2, [r3, #8]
 8008d24:	697b      	ldr	r3, [r7, #20]
 8008d26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d28:	4613      	mov	r3, r2
 8008d2a:	009b      	lsls	r3, r3, #2
 8008d2c:	4413      	add	r3, r2
 8008d2e:	009b      	lsls	r3, r3, #2
 8008d30:	4a16      	ldr	r2, [pc, #88]	; (8008d8c <vTaskResume+0x104>)
 8008d32:	441a      	add	r2, r3
 8008d34:	697b      	ldr	r3, [r7, #20]
 8008d36:	615a      	str	r2, [r3, #20]
 8008d38:	697b      	ldr	r3, [r7, #20]
 8008d3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d3c:	4913      	ldr	r1, [pc, #76]	; (8008d8c <vTaskResume+0x104>)
 8008d3e:	4613      	mov	r3, r2
 8008d40:	009b      	lsls	r3, r3, #2
 8008d42:	4413      	add	r3, r2
 8008d44:	009b      	lsls	r3, r3, #2
 8008d46:	440b      	add	r3, r1
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	1c59      	adds	r1, r3, #1
 8008d4c:	480f      	ldr	r0, [pc, #60]	; (8008d8c <vTaskResume+0x104>)
 8008d4e:	4613      	mov	r3, r2
 8008d50:	009b      	lsls	r3, r3, #2
 8008d52:	4413      	add	r3, r2
 8008d54:	009b      	lsls	r3, r3, #2
 8008d56:	4403      	add	r3, r0
 8008d58:	6019      	str	r1, [r3, #0]

                    /* A higher priority task may have just been resumed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008d5a:	697b      	ldr	r3, [r7, #20]
 8008d5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d5e:	4b09      	ldr	r3, [pc, #36]	; (8008d84 <vTaskResume+0xfc>)
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d64:	429a      	cmp	r2, r3
 8008d66:	d307      	bcc.n	8008d78 <vTaskResume+0xf0>
                    {
                        /* This yield may not cause the task just resumed to run,
                         * but will leave the lists in the correct state for the
                         * next yield. */
                        taskYIELD_IF_USING_PREEMPTION();
 8008d68:	4b09      	ldr	r3, [pc, #36]	; (8008d90 <vTaskResume+0x108>)
 8008d6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d6e:	601a      	str	r2, [r3, #0]
 8008d70:	f3bf 8f4f 	dsb	sy
 8008d74:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            taskEXIT_CRITICAL();
 8008d78:	f001 fc2a 	bl	800a5d0 <vPortExitCritical>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8008d7c:	bf00      	nop
 8008d7e:	3718      	adds	r7, #24
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bd80      	pop	{r7, pc}
 8008d84:	200001e0 	.word	0x200001e0
 8008d88:	200002c0 	.word	0x200002c0
 8008d8c:	200001e4 	.word	0x200001e4
 8008d90:	e000ed04 	.word	0xe000ed04

08008d94 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b086      	sub	sp, #24
 8008d98:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8008d9a:	4b20      	ldr	r3, [pc, #128]	; (8008e1c <vTaskStartScheduler+0x88>)
 8008d9c:	9301      	str	r3, [sp, #4]
 8008d9e:	2300      	movs	r3, #0
 8008da0:	9300      	str	r3, [sp, #0]
 8008da2:	2300      	movs	r3, #0
 8008da4:	2280      	movs	r2, #128	; 0x80
 8008da6:	491e      	ldr	r1, [pc, #120]	; (8008e20 <vTaskStartScheduler+0x8c>)
 8008da8:	481e      	ldr	r0, [pc, #120]	; (8008e24 <vTaskStartScheduler+0x90>)
 8008daa:	f7ff fd1b 	bl	80087e4 <xTaskCreate>
 8008dae:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	2b01      	cmp	r3, #1
 8008db4:	d102      	bne.n	8008dbc <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 8008db6:	f000 ff93 	bl	8009ce0 <xTimerCreateTimerTask>
 8008dba:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	2b01      	cmp	r3, #1
 8008dc0:	d116      	bne.n	8008df0 <vTaskStartScheduler+0x5c>
        __asm volatile
 8008dc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dc6:	f383 8811 	msr	BASEPRI, r3
 8008dca:	f3bf 8f6f 	isb	sy
 8008dce:	f3bf 8f4f 	dsb	sy
 8008dd2:	60bb      	str	r3, [r7, #8]
    }
 8008dd4:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8008dd6:	4b14      	ldr	r3, [pc, #80]	; (8008e28 <vTaskStartScheduler+0x94>)
 8008dd8:	f04f 32ff 	mov.w	r2, #4294967295
 8008ddc:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8008dde:	4b13      	ldr	r3, [pc, #76]	; (8008e2c <vTaskStartScheduler+0x98>)
 8008de0:	2201      	movs	r2, #1
 8008de2:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008de4:	4b12      	ldr	r3, [pc, #72]	; (8008e30 <vTaskStartScheduler+0x9c>)
 8008de6:	2200      	movs	r2, #0
 8008de8:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8008dea:	f001 fb4f 	bl	800a48c <xPortStartScheduler>
 8008dee:	e00e      	b.n	8008e0e <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008df6:	d10a      	bne.n	8008e0e <vTaskStartScheduler+0x7a>
        __asm volatile
 8008df8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dfc:	f383 8811 	msr	BASEPRI, r3
 8008e00:	f3bf 8f6f 	isb	sy
 8008e04:	f3bf 8f4f 	dsb	sy
 8008e08:	607b      	str	r3, [r7, #4]
    }
 8008e0a:	bf00      	nop
 8008e0c:	e7fe      	b.n	8008e0c <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8008e0e:	4b09      	ldr	r3, [pc, #36]	; (8008e34 <vTaskStartScheduler+0xa0>)
 8008e10:	681b      	ldr	r3, [r3, #0]
}
 8008e12:	bf00      	nop
 8008e14:	3710      	adds	r7, #16
 8008e16:	46bd      	mov	sp, r7
 8008e18:	bd80      	pop	{r7, pc}
 8008e1a:	bf00      	nop
 8008e1c:	200002dc 	.word	0x200002dc
 8008e20:	0800d1e4 	.word	0x0800d1e4
 8008e24:	08009819 	.word	0x08009819
 8008e28:	200002d8 	.word	0x200002d8
 8008e2c:	200002c4 	.word	0x200002c4
 8008e30:	200002bc 	.word	0x200002bc
 8008e34:	2000001c 	.word	0x2000001c

08008e38 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008e38:	b480      	push	{r7}
 8008e3a:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8008e3c:	4b04      	ldr	r3, [pc, #16]	; (8008e50 <vTaskSuspendAll+0x18>)
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	3301      	adds	r3, #1
 8008e42:	4a03      	ldr	r2, [pc, #12]	; (8008e50 <vTaskSuspendAll+0x18>)
 8008e44:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8008e46:	bf00      	nop
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	bc80      	pop	{r7}
 8008e4c:	4770      	bx	lr
 8008e4e:	bf00      	nop
 8008e50:	200002e0 	.word	0x200002e0

08008e54 <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

    static TickType_t prvGetExpectedIdleTime( void )
    {
 8008e54:	b480      	push	{r7}
 8008e56:	b083      	sub	sp, #12
 8008e58:	af00      	add	r7, sp, #0
        TickType_t xReturn;
        UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	603b      	str	r3, [r7, #0]
         * configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
         * task that are in the Ready state, even though the idle task is
         * running. */
        #if ( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
        {
            if( uxTopReadyPriority > tskIDLE_PRIORITY )
 8008e5e:	4b13      	ldr	r3, [pc, #76]	; (8008eac <prvGetExpectedIdleTime+0x58>)
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d001      	beq.n	8008e6a <prvGetExpectedIdleTime+0x16>
            {
                uxHigherPriorityReadyTasks = pdTRUE;
 8008e66:	2301      	movs	r3, #1
 8008e68:	603b      	str	r3, [r7, #0]
                uxHigherPriorityReadyTasks = pdTRUE;
            }
        }
        #endif /* if ( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 ) */

        if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 8008e6a:	4b11      	ldr	r3, [pc, #68]	; (8008eb0 <prvGetExpectedIdleTime+0x5c>)
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d002      	beq.n	8008e7a <prvGetExpectedIdleTime+0x26>
        {
            xReturn = 0;
 8008e74:	2300      	movs	r3, #0
 8008e76:	607b      	str	r3, [r7, #4]
 8008e78:	e012      	b.n	8008ea0 <prvGetExpectedIdleTime+0x4c>
        }
        else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 8008e7a:	4b0e      	ldr	r3, [pc, #56]	; (8008eb4 <prvGetExpectedIdleTime+0x60>)
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	2b01      	cmp	r3, #1
 8008e80:	d902      	bls.n	8008e88 <prvGetExpectedIdleTime+0x34>
        {
            /* There are other idle priority tasks in the ready state.  If
             * time slicing is used then the very next tick interrupt must be
             * processed. */
            xReturn = 0;
 8008e82:	2300      	movs	r3, #0
 8008e84:	607b      	str	r3, [r7, #4]
 8008e86:	e00b      	b.n	8008ea0 <prvGetExpectedIdleTime+0x4c>
        }
        else if( uxHigherPriorityReadyTasks != pdFALSE )
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d002      	beq.n	8008e94 <prvGetExpectedIdleTime+0x40>
        {
            /* There are tasks in the Ready state that have a priority above the
             * idle priority.  This path can only be reached if
             * configUSE_PREEMPTION is 0. */
            xReturn = 0;
 8008e8e:	2300      	movs	r3, #0
 8008e90:	607b      	str	r3, [r7, #4]
 8008e92:	e005      	b.n	8008ea0 <prvGetExpectedIdleTime+0x4c>
        }
        else
        {
            xReturn = xNextTaskUnblockTime - xTickCount;
 8008e94:	4b08      	ldr	r3, [pc, #32]	; (8008eb8 <prvGetExpectedIdleTime+0x64>)
 8008e96:	681a      	ldr	r2, [r3, #0]
 8008e98:	4b08      	ldr	r3, [pc, #32]	; (8008ebc <prvGetExpectedIdleTime+0x68>)
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	1ad3      	subs	r3, r2, r3
 8008e9e:	607b      	str	r3, [r7, #4]
        }

        return xReturn;
 8008ea0:	687b      	ldr	r3, [r7, #4]
    }
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	370c      	adds	r7, #12
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	bc80      	pop	{r7}
 8008eaa:	4770      	bx	lr
 8008eac:	200002c0 	.word	0x200002c0
 8008eb0:	200001e0 	.word	0x200001e0
 8008eb4:	200001e4 	.word	0x200001e4
 8008eb8:	200002d8 	.word	0x200002d8
 8008ebc:	200002bc 	.word	0x200002bc

08008ec0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b088      	sub	sp, #32
 8008ec4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8008eca:	2300      	movs	r3, #0
 8008ecc:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8008ece:	4b71      	ldr	r3, [pc, #452]	; (8009094 <xTaskResumeAll+0x1d4>)
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d10a      	bne.n	8008eec <xTaskResumeAll+0x2c>
        __asm volatile
 8008ed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eda:	f383 8811 	msr	BASEPRI, r3
 8008ede:	f3bf 8f6f 	isb	sy
 8008ee2:	f3bf 8f4f 	dsb	sy
 8008ee6:	607b      	str	r3, [r7, #4]
    }
 8008ee8:	bf00      	nop
 8008eea:	e7fe      	b.n	8008eea <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8008eec:	f001 fb40 	bl	800a570 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8008ef0:	4b68      	ldr	r3, [pc, #416]	; (8009094 <xTaskResumeAll+0x1d4>)
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	3b01      	subs	r3, #1
 8008ef6:	4a67      	ldr	r2, [pc, #412]	; (8009094 <xTaskResumeAll+0x1d4>)
 8008ef8:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008efa:	4b66      	ldr	r3, [pc, #408]	; (8009094 <xTaskResumeAll+0x1d4>)
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	f040 80c1 	bne.w	8009086 <xTaskResumeAll+0x1c6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008f04:	4b64      	ldr	r3, [pc, #400]	; (8009098 <xTaskResumeAll+0x1d8>)
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	f000 80bc 	beq.w	8009086 <xTaskResumeAll+0x1c6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008f0e:	e08b      	b.n	8009028 <xTaskResumeAll+0x168>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f10:	4b62      	ldr	r3, [pc, #392]	; (800909c <xTaskResumeAll+0x1dc>)
 8008f12:	68db      	ldr	r3, [r3, #12]
 8008f14:	68db      	ldr	r3, [r3, #12]
 8008f16:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8008f18:	69fb      	ldr	r3, [r7, #28]
 8008f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f1c:	613b      	str	r3, [r7, #16]
 8008f1e:	69fb      	ldr	r3, [r7, #28]
 8008f20:	69db      	ldr	r3, [r3, #28]
 8008f22:	69fa      	ldr	r2, [r7, #28]
 8008f24:	6a12      	ldr	r2, [r2, #32]
 8008f26:	609a      	str	r2, [r3, #8]
 8008f28:	69fb      	ldr	r3, [r7, #28]
 8008f2a:	6a1b      	ldr	r3, [r3, #32]
 8008f2c:	69fa      	ldr	r2, [r7, #28]
 8008f2e:	69d2      	ldr	r2, [r2, #28]
 8008f30:	605a      	str	r2, [r3, #4]
 8008f32:	693b      	ldr	r3, [r7, #16]
 8008f34:	685a      	ldr	r2, [r3, #4]
 8008f36:	69fb      	ldr	r3, [r7, #28]
 8008f38:	3318      	adds	r3, #24
 8008f3a:	429a      	cmp	r2, r3
 8008f3c:	d103      	bne.n	8008f46 <xTaskResumeAll+0x86>
 8008f3e:	69fb      	ldr	r3, [r7, #28]
 8008f40:	6a1a      	ldr	r2, [r3, #32]
 8008f42:	693b      	ldr	r3, [r7, #16]
 8008f44:	605a      	str	r2, [r3, #4]
 8008f46:	69fb      	ldr	r3, [r7, #28]
 8008f48:	2200      	movs	r2, #0
 8008f4a:	629a      	str	r2, [r3, #40]	; 0x28
 8008f4c:	693b      	ldr	r3, [r7, #16]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	1e5a      	subs	r2, r3, #1
 8008f52:	693b      	ldr	r3, [r7, #16]
 8008f54:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8008f56:	69fb      	ldr	r3, [r7, #28]
 8008f58:	695b      	ldr	r3, [r3, #20]
 8008f5a:	60fb      	str	r3, [r7, #12]
 8008f5c:	69fb      	ldr	r3, [r7, #28]
 8008f5e:	689b      	ldr	r3, [r3, #8]
 8008f60:	69fa      	ldr	r2, [r7, #28]
 8008f62:	68d2      	ldr	r2, [r2, #12]
 8008f64:	609a      	str	r2, [r3, #8]
 8008f66:	69fb      	ldr	r3, [r7, #28]
 8008f68:	68db      	ldr	r3, [r3, #12]
 8008f6a:	69fa      	ldr	r2, [r7, #28]
 8008f6c:	6892      	ldr	r2, [r2, #8]
 8008f6e:	605a      	str	r2, [r3, #4]
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	685a      	ldr	r2, [r3, #4]
 8008f74:	69fb      	ldr	r3, [r7, #28]
 8008f76:	3304      	adds	r3, #4
 8008f78:	429a      	cmp	r2, r3
 8008f7a:	d103      	bne.n	8008f84 <xTaskResumeAll+0xc4>
 8008f7c:	69fb      	ldr	r3, [r7, #28]
 8008f7e:	68da      	ldr	r2, [r3, #12]
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	605a      	str	r2, [r3, #4]
 8008f84:	69fb      	ldr	r3, [r7, #28]
 8008f86:	2200      	movs	r2, #0
 8008f88:	615a      	str	r2, [r3, #20]
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	1e5a      	subs	r2, r3, #1
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8008f94:	69fb      	ldr	r3, [r7, #28]
 8008f96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f98:	4b41      	ldr	r3, [pc, #260]	; (80090a0 <xTaskResumeAll+0x1e0>)
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	429a      	cmp	r2, r3
 8008f9e:	d903      	bls.n	8008fa8 <xTaskResumeAll+0xe8>
 8008fa0:	69fb      	ldr	r3, [r7, #28]
 8008fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fa4:	4a3e      	ldr	r2, [pc, #248]	; (80090a0 <xTaskResumeAll+0x1e0>)
 8008fa6:	6013      	str	r3, [r2, #0]
 8008fa8:	69fb      	ldr	r3, [r7, #28]
 8008faa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fac:	493d      	ldr	r1, [pc, #244]	; (80090a4 <xTaskResumeAll+0x1e4>)
 8008fae:	4613      	mov	r3, r2
 8008fb0:	009b      	lsls	r3, r3, #2
 8008fb2:	4413      	add	r3, r2
 8008fb4:	009b      	lsls	r3, r3, #2
 8008fb6:	440b      	add	r3, r1
 8008fb8:	3304      	adds	r3, #4
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	60bb      	str	r3, [r7, #8]
 8008fbe:	69fb      	ldr	r3, [r7, #28]
 8008fc0:	68ba      	ldr	r2, [r7, #8]
 8008fc2:	609a      	str	r2, [r3, #8]
 8008fc4:	68bb      	ldr	r3, [r7, #8]
 8008fc6:	689a      	ldr	r2, [r3, #8]
 8008fc8:	69fb      	ldr	r3, [r7, #28]
 8008fca:	60da      	str	r2, [r3, #12]
 8008fcc:	68bb      	ldr	r3, [r7, #8]
 8008fce:	689b      	ldr	r3, [r3, #8]
 8008fd0:	69fa      	ldr	r2, [r7, #28]
 8008fd2:	3204      	adds	r2, #4
 8008fd4:	605a      	str	r2, [r3, #4]
 8008fd6:	69fb      	ldr	r3, [r7, #28]
 8008fd8:	1d1a      	adds	r2, r3, #4
 8008fda:	68bb      	ldr	r3, [r7, #8]
 8008fdc:	609a      	str	r2, [r3, #8]
 8008fde:	69fb      	ldr	r3, [r7, #28]
 8008fe0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fe2:	4613      	mov	r3, r2
 8008fe4:	009b      	lsls	r3, r3, #2
 8008fe6:	4413      	add	r3, r2
 8008fe8:	009b      	lsls	r3, r3, #2
 8008fea:	4a2e      	ldr	r2, [pc, #184]	; (80090a4 <xTaskResumeAll+0x1e4>)
 8008fec:	441a      	add	r2, r3
 8008fee:	69fb      	ldr	r3, [r7, #28]
 8008ff0:	615a      	str	r2, [r3, #20]
 8008ff2:	69fb      	ldr	r3, [r7, #28]
 8008ff4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ff6:	492b      	ldr	r1, [pc, #172]	; (80090a4 <xTaskResumeAll+0x1e4>)
 8008ff8:	4613      	mov	r3, r2
 8008ffa:	009b      	lsls	r3, r3, #2
 8008ffc:	4413      	add	r3, r2
 8008ffe:	009b      	lsls	r3, r3, #2
 8009000:	440b      	add	r3, r1
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	1c59      	adds	r1, r3, #1
 8009006:	4827      	ldr	r0, [pc, #156]	; (80090a4 <xTaskResumeAll+0x1e4>)
 8009008:	4613      	mov	r3, r2
 800900a:	009b      	lsls	r3, r3, #2
 800900c:	4413      	add	r3, r2
 800900e:	009b      	lsls	r3, r3, #2
 8009010:	4403      	add	r3, r0
 8009012:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009014:	69fb      	ldr	r3, [r7, #28]
 8009016:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009018:	4b23      	ldr	r3, [pc, #140]	; (80090a8 <xTaskResumeAll+0x1e8>)
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800901e:	429a      	cmp	r2, r3
 8009020:	d302      	bcc.n	8009028 <xTaskResumeAll+0x168>
                    {
                        xYieldPending = pdTRUE;
 8009022:	4b22      	ldr	r3, [pc, #136]	; (80090ac <xTaskResumeAll+0x1ec>)
 8009024:	2201      	movs	r2, #1
 8009026:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009028:	4b1c      	ldr	r3, [pc, #112]	; (800909c <xTaskResumeAll+0x1dc>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	2b00      	cmp	r3, #0
 800902e:	f47f af6f 	bne.w	8008f10 <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8009032:	69fb      	ldr	r3, [r7, #28]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d001      	beq.n	800903c <xTaskResumeAll+0x17c>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8009038:	f000 fd16 	bl	8009a68 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800903c:	4b1c      	ldr	r3, [pc, #112]	; (80090b0 <xTaskResumeAll+0x1f0>)
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d010      	beq.n	800906a <xTaskResumeAll+0x1aa>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8009048:	f000 f8a8 	bl	800919c <xTaskIncrementTick>
 800904c:	4603      	mov	r3, r0
 800904e:	2b00      	cmp	r3, #0
 8009050:	d002      	beq.n	8009058 <xTaskResumeAll+0x198>
                            {
                                xYieldPending = pdTRUE;
 8009052:	4b16      	ldr	r3, [pc, #88]	; (80090ac <xTaskResumeAll+0x1ec>)
 8009054:	2201      	movs	r2, #1
 8009056:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8009058:	697b      	ldr	r3, [r7, #20]
 800905a:	3b01      	subs	r3, #1
 800905c:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d1f1      	bne.n	8009048 <xTaskResumeAll+0x188>

                        xPendedTicks = 0;
 8009064:	4b12      	ldr	r3, [pc, #72]	; (80090b0 <xTaskResumeAll+0x1f0>)
 8009066:	2200      	movs	r2, #0
 8009068:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800906a:	4b10      	ldr	r3, [pc, #64]	; (80090ac <xTaskResumeAll+0x1ec>)
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d009      	beq.n	8009086 <xTaskResumeAll+0x1c6>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8009072:	2301      	movs	r3, #1
 8009074:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8009076:	4b0f      	ldr	r3, [pc, #60]	; (80090b4 <xTaskResumeAll+0x1f4>)
 8009078:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800907c:	601a      	str	r2, [r3, #0]
 800907e:	f3bf 8f4f 	dsb	sy
 8009082:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8009086:	f001 faa3 	bl	800a5d0 <vPortExitCritical>

    return xAlreadyYielded;
 800908a:	69bb      	ldr	r3, [r7, #24]
}
 800908c:	4618      	mov	r0, r3
 800908e:	3720      	adds	r7, #32
 8009090:	46bd      	mov	sp, r7
 8009092:	bd80      	pop	{r7, pc}
 8009094:	200002e0 	.word	0x200002e0
 8009098:	200002b8 	.word	0x200002b8
 800909c:	20000278 	.word	0x20000278
 80090a0:	200002c0 	.word	0x200002c0
 80090a4:	200001e4 	.word	0x200001e4
 80090a8:	200001e0 	.word	0x200001e0
 80090ac:	200002cc 	.word	0x200002cc
 80090b0:	200002c8 	.word	0x200002c8
 80090b4:	e000ed04 	.word	0xe000ed04

080090b8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80090b8:	b480      	push	{r7}
 80090ba:	b083      	sub	sp, #12
 80090bc:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80090be:	4b04      	ldr	r3, [pc, #16]	; (80090d0 <xTaskGetTickCount+0x18>)
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80090c4:	687b      	ldr	r3, [r7, #4]
}
 80090c6:	4618      	mov	r0, r3
 80090c8:	370c      	adds	r7, #12
 80090ca:	46bd      	mov	sp, r7
 80090cc:	bc80      	pop	{r7}
 80090ce:	4770      	bx	lr
 80090d0:	200002bc 	.word	0x200002bc

080090d4 <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 80090d4:	b480      	push	{r7}
 80090d6:	af00      	add	r7, sp, #0
    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    return uxCurrentNumberOfTasks;
 80090d8:	4b02      	ldr	r3, [pc, #8]	; (80090e4 <uxTaskGetNumberOfTasks+0x10>)
 80090da:	681b      	ldr	r3, [r3, #0]
}
 80090dc:	4618      	mov	r0, r3
 80090de:	46bd      	mov	sp, r7
 80090e0:	bc80      	pop	{r7}
 80090e2:	4770      	bx	lr
 80090e4:	200002b8 	.word	0x200002b8

080090e8 <vTaskStepTick>:
 * implementations require configUSE_TICKLESS_IDLE to be set to a value other than
 * 1. */
#if ( configUSE_TICKLESS_IDLE != 0 )

    void vTaskStepTick( TickType_t xTicksToJump )
    {
 80090e8:	b580      	push	{r7, lr}
 80090ea:	b086      	sub	sp, #24
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
        /* Correct the tick count value after a period during which the tick
         * was suppressed.  Note this does *not* call the tick hook function for
         * each stepped tick. */
        configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 80090f0:	4b26      	ldr	r3, [pc, #152]	; (800918c <vTaskStepTick+0xa4>)
 80090f2:	681a      	ldr	r2, [r3, #0]
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	441a      	add	r2, r3
 80090f8:	4b25      	ldr	r3, [pc, #148]	; (8009190 <vTaskStepTick+0xa8>)
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	429a      	cmp	r2, r3
 80090fe:	d90a      	bls.n	8009116 <vTaskStepTick+0x2e>
        __asm volatile
 8009100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009104:	f383 8811 	msr	BASEPRI, r3
 8009108:	f3bf 8f6f 	isb	sy
 800910c:	f3bf 8f4f 	dsb	sy
 8009110:	617b      	str	r3, [r7, #20]
    }
 8009112:	bf00      	nop
 8009114:	e7fe      	b.n	8009114 <vTaskStepTick+0x2c>

        if( ( xTickCount + xTicksToJump ) == xNextTaskUnblockTime )
 8009116:	4b1d      	ldr	r3, [pc, #116]	; (800918c <vTaskStepTick+0xa4>)
 8009118:	681a      	ldr	r2, [r3, #0]
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	441a      	add	r2, r3
 800911e:	4b1c      	ldr	r3, [pc, #112]	; (8009190 <vTaskStepTick+0xa8>)
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	429a      	cmp	r2, r3
 8009124:	d128      	bne.n	8009178 <vTaskStepTick+0x90>
        {
            /* Arrange for xTickCount to reach xNextTaskUnblockTime in
             * xTaskIncrementTick() when the scheduler resumes.  This ensures
             * that any delayed tasks are resumed at the correct time. */
            configASSERT( uxSchedulerSuspended );
 8009126:	4b1b      	ldr	r3, [pc, #108]	; (8009194 <vTaskStepTick+0xac>)
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d10a      	bne.n	8009144 <vTaskStepTick+0x5c>
        __asm volatile
 800912e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009132:	f383 8811 	msr	BASEPRI, r3
 8009136:	f3bf 8f6f 	isb	sy
 800913a:	f3bf 8f4f 	dsb	sy
 800913e:	613b      	str	r3, [r7, #16]
    }
 8009140:	bf00      	nop
 8009142:	e7fe      	b.n	8009142 <vTaskStepTick+0x5a>
            configASSERT( xTicksToJump != ( TickType_t ) 0 );
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d10a      	bne.n	8009160 <vTaskStepTick+0x78>
        __asm volatile
 800914a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800914e:	f383 8811 	msr	BASEPRI, r3
 8009152:	f3bf 8f6f 	isb	sy
 8009156:	f3bf 8f4f 	dsb	sy
 800915a:	60fb      	str	r3, [r7, #12]
    }
 800915c:	bf00      	nop
 800915e:	e7fe      	b.n	800915e <vTaskStepTick+0x76>

            /* Prevent the tick interrupt modifying xPendedTicks simultaneously. */
            taskENTER_CRITICAL();
 8009160:	f001 fa06 	bl	800a570 <vPortEnterCritical>
            {
                xPendedTicks++;
 8009164:	4b0c      	ldr	r3, [pc, #48]	; (8009198 <vTaskStepTick+0xb0>)
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	3301      	adds	r3, #1
 800916a:	4a0b      	ldr	r2, [pc, #44]	; (8009198 <vTaskStepTick+0xb0>)
 800916c:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 800916e:	f001 fa2f 	bl	800a5d0 <vPortExitCritical>
            xTicksToJump--;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	3b01      	subs	r3, #1
 8009176:	607b      	str	r3, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        xTickCount += xTicksToJump;
 8009178:	4b04      	ldr	r3, [pc, #16]	; (800918c <vTaskStepTick+0xa4>)
 800917a:	681a      	ldr	r2, [r3, #0]
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	4413      	add	r3, r2
 8009180:	4a02      	ldr	r2, [pc, #8]	; (800918c <vTaskStepTick+0xa4>)
 8009182:	6013      	str	r3, [r2, #0]
        traceINCREASE_TICK_COUNT( xTicksToJump );
    }
 8009184:	bf00      	nop
 8009186:	3718      	adds	r7, #24
 8009188:	46bd      	mov	sp, r7
 800918a:	bd80      	pop	{r7, pc}
 800918c:	200002bc 	.word	0x200002bc
 8009190:	200002d8 	.word	0x200002d8
 8009194:	200002e0 	.word	0x200002e0
 8009198:	200002c8 	.word	0x200002c8

0800919c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b08a      	sub	sp, #40	; 0x28
 80091a0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80091a2:	2300      	movs	r3, #0
 80091a4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80091a6:	4b7e      	ldr	r3, [pc, #504]	; (80093a0 <xTaskIncrementTick+0x204>)
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	f040 80ed 	bne.w	800938a <xTaskIncrementTick+0x1ee>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80091b0:	4b7c      	ldr	r3, [pc, #496]	; (80093a4 <xTaskIncrementTick+0x208>)
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	3301      	adds	r3, #1
 80091b6:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80091b8:	4a7a      	ldr	r2, [pc, #488]	; (80093a4 <xTaskIncrementTick+0x208>)
 80091ba:	6a3b      	ldr	r3, [r7, #32]
 80091bc:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80091be:	6a3b      	ldr	r3, [r7, #32]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d120      	bne.n	8009206 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 80091c4:	4b78      	ldr	r3, [pc, #480]	; (80093a8 <xTaskIncrementTick+0x20c>)
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d00a      	beq.n	80091e4 <xTaskIncrementTick+0x48>
        __asm volatile
 80091ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091d2:	f383 8811 	msr	BASEPRI, r3
 80091d6:	f3bf 8f6f 	isb	sy
 80091da:	f3bf 8f4f 	dsb	sy
 80091de:	607b      	str	r3, [r7, #4]
    }
 80091e0:	bf00      	nop
 80091e2:	e7fe      	b.n	80091e2 <xTaskIncrementTick+0x46>
 80091e4:	4b70      	ldr	r3, [pc, #448]	; (80093a8 <xTaskIncrementTick+0x20c>)
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	61fb      	str	r3, [r7, #28]
 80091ea:	4b70      	ldr	r3, [pc, #448]	; (80093ac <xTaskIncrementTick+0x210>)
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	4a6e      	ldr	r2, [pc, #440]	; (80093a8 <xTaskIncrementTick+0x20c>)
 80091f0:	6013      	str	r3, [r2, #0]
 80091f2:	4a6e      	ldr	r2, [pc, #440]	; (80093ac <xTaskIncrementTick+0x210>)
 80091f4:	69fb      	ldr	r3, [r7, #28]
 80091f6:	6013      	str	r3, [r2, #0]
 80091f8:	4b6d      	ldr	r3, [pc, #436]	; (80093b0 <xTaskIncrementTick+0x214>)
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	3301      	adds	r3, #1
 80091fe:	4a6c      	ldr	r2, [pc, #432]	; (80093b0 <xTaskIncrementTick+0x214>)
 8009200:	6013      	str	r3, [r2, #0]
 8009202:	f000 fc31 	bl	8009a68 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8009206:	4b6b      	ldr	r3, [pc, #428]	; (80093b4 <xTaskIncrementTick+0x218>)
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	6a3a      	ldr	r2, [r7, #32]
 800920c:	429a      	cmp	r2, r3
 800920e:	f0c0 80a7 	bcc.w	8009360 <xTaskIncrementTick+0x1c4>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009212:	4b65      	ldr	r3, [pc, #404]	; (80093a8 <xTaskIncrementTick+0x20c>)
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d104      	bne.n	8009226 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800921c:	4b65      	ldr	r3, [pc, #404]	; (80093b4 <xTaskIncrementTick+0x218>)
 800921e:	f04f 32ff 	mov.w	r2, #4294967295
 8009222:	601a      	str	r2, [r3, #0]
                    break;
 8009224:	e09c      	b.n	8009360 <xTaskIncrementTick+0x1c4>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009226:	4b60      	ldr	r3, [pc, #384]	; (80093a8 <xTaskIncrementTick+0x20c>)
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	68db      	ldr	r3, [r3, #12]
 800922c:	68db      	ldr	r3, [r3, #12]
 800922e:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009230:	69bb      	ldr	r3, [r7, #24]
 8009232:	685b      	ldr	r3, [r3, #4]
 8009234:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8009236:	6a3a      	ldr	r2, [r7, #32]
 8009238:	697b      	ldr	r3, [r7, #20]
 800923a:	429a      	cmp	r2, r3
 800923c:	d203      	bcs.n	8009246 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800923e:	4a5d      	ldr	r2, [pc, #372]	; (80093b4 <xTaskIncrementTick+0x218>)
 8009240:	697b      	ldr	r3, [r7, #20]
 8009242:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8009244:	e08c      	b.n	8009360 <xTaskIncrementTick+0x1c4>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8009246:	69bb      	ldr	r3, [r7, #24]
 8009248:	695b      	ldr	r3, [r3, #20]
 800924a:	613b      	str	r3, [r7, #16]
 800924c:	69bb      	ldr	r3, [r7, #24]
 800924e:	689b      	ldr	r3, [r3, #8]
 8009250:	69ba      	ldr	r2, [r7, #24]
 8009252:	68d2      	ldr	r2, [r2, #12]
 8009254:	609a      	str	r2, [r3, #8]
 8009256:	69bb      	ldr	r3, [r7, #24]
 8009258:	68db      	ldr	r3, [r3, #12]
 800925a:	69ba      	ldr	r2, [r7, #24]
 800925c:	6892      	ldr	r2, [r2, #8]
 800925e:	605a      	str	r2, [r3, #4]
 8009260:	693b      	ldr	r3, [r7, #16]
 8009262:	685a      	ldr	r2, [r3, #4]
 8009264:	69bb      	ldr	r3, [r7, #24]
 8009266:	3304      	adds	r3, #4
 8009268:	429a      	cmp	r2, r3
 800926a:	d103      	bne.n	8009274 <xTaskIncrementTick+0xd8>
 800926c:	69bb      	ldr	r3, [r7, #24]
 800926e:	68da      	ldr	r2, [r3, #12]
 8009270:	693b      	ldr	r3, [r7, #16]
 8009272:	605a      	str	r2, [r3, #4]
 8009274:	69bb      	ldr	r3, [r7, #24]
 8009276:	2200      	movs	r2, #0
 8009278:	615a      	str	r2, [r3, #20]
 800927a:	693b      	ldr	r3, [r7, #16]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	1e5a      	subs	r2, r3, #1
 8009280:	693b      	ldr	r3, [r7, #16]
 8009282:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009284:	69bb      	ldr	r3, [r7, #24]
 8009286:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009288:	2b00      	cmp	r3, #0
 800928a:	d01e      	beq.n	80092ca <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800928c:	69bb      	ldr	r3, [r7, #24]
 800928e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009290:	60fb      	str	r3, [r7, #12]
 8009292:	69bb      	ldr	r3, [r7, #24]
 8009294:	69db      	ldr	r3, [r3, #28]
 8009296:	69ba      	ldr	r2, [r7, #24]
 8009298:	6a12      	ldr	r2, [r2, #32]
 800929a:	609a      	str	r2, [r3, #8]
 800929c:	69bb      	ldr	r3, [r7, #24]
 800929e:	6a1b      	ldr	r3, [r3, #32]
 80092a0:	69ba      	ldr	r2, [r7, #24]
 80092a2:	69d2      	ldr	r2, [r2, #28]
 80092a4:	605a      	str	r2, [r3, #4]
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	685a      	ldr	r2, [r3, #4]
 80092aa:	69bb      	ldr	r3, [r7, #24]
 80092ac:	3318      	adds	r3, #24
 80092ae:	429a      	cmp	r2, r3
 80092b0:	d103      	bne.n	80092ba <xTaskIncrementTick+0x11e>
 80092b2:	69bb      	ldr	r3, [r7, #24]
 80092b4:	6a1a      	ldr	r2, [r3, #32]
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	605a      	str	r2, [r3, #4]
 80092ba:	69bb      	ldr	r3, [r7, #24]
 80092bc:	2200      	movs	r2, #0
 80092be:	629a      	str	r2, [r3, #40]	; 0x28
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	1e5a      	subs	r2, r3, #1
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80092ca:	69bb      	ldr	r3, [r7, #24]
 80092cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092ce:	4b3a      	ldr	r3, [pc, #232]	; (80093b8 <xTaskIncrementTick+0x21c>)
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	429a      	cmp	r2, r3
 80092d4:	d903      	bls.n	80092de <xTaskIncrementTick+0x142>
 80092d6:	69bb      	ldr	r3, [r7, #24]
 80092d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092da:	4a37      	ldr	r2, [pc, #220]	; (80093b8 <xTaskIncrementTick+0x21c>)
 80092dc:	6013      	str	r3, [r2, #0]
 80092de:	69bb      	ldr	r3, [r7, #24]
 80092e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092e2:	4936      	ldr	r1, [pc, #216]	; (80093bc <xTaskIncrementTick+0x220>)
 80092e4:	4613      	mov	r3, r2
 80092e6:	009b      	lsls	r3, r3, #2
 80092e8:	4413      	add	r3, r2
 80092ea:	009b      	lsls	r3, r3, #2
 80092ec:	440b      	add	r3, r1
 80092ee:	3304      	adds	r3, #4
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	60bb      	str	r3, [r7, #8]
 80092f4:	69bb      	ldr	r3, [r7, #24]
 80092f6:	68ba      	ldr	r2, [r7, #8]
 80092f8:	609a      	str	r2, [r3, #8]
 80092fa:	68bb      	ldr	r3, [r7, #8]
 80092fc:	689a      	ldr	r2, [r3, #8]
 80092fe:	69bb      	ldr	r3, [r7, #24]
 8009300:	60da      	str	r2, [r3, #12]
 8009302:	68bb      	ldr	r3, [r7, #8]
 8009304:	689b      	ldr	r3, [r3, #8]
 8009306:	69ba      	ldr	r2, [r7, #24]
 8009308:	3204      	adds	r2, #4
 800930a:	605a      	str	r2, [r3, #4]
 800930c:	69bb      	ldr	r3, [r7, #24]
 800930e:	1d1a      	adds	r2, r3, #4
 8009310:	68bb      	ldr	r3, [r7, #8]
 8009312:	609a      	str	r2, [r3, #8]
 8009314:	69bb      	ldr	r3, [r7, #24]
 8009316:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009318:	4613      	mov	r3, r2
 800931a:	009b      	lsls	r3, r3, #2
 800931c:	4413      	add	r3, r2
 800931e:	009b      	lsls	r3, r3, #2
 8009320:	4a26      	ldr	r2, [pc, #152]	; (80093bc <xTaskIncrementTick+0x220>)
 8009322:	441a      	add	r2, r3
 8009324:	69bb      	ldr	r3, [r7, #24]
 8009326:	615a      	str	r2, [r3, #20]
 8009328:	69bb      	ldr	r3, [r7, #24]
 800932a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800932c:	4923      	ldr	r1, [pc, #140]	; (80093bc <xTaskIncrementTick+0x220>)
 800932e:	4613      	mov	r3, r2
 8009330:	009b      	lsls	r3, r3, #2
 8009332:	4413      	add	r3, r2
 8009334:	009b      	lsls	r3, r3, #2
 8009336:	440b      	add	r3, r1
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	1c59      	adds	r1, r3, #1
 800933c:	481f      	ldr	r0, [pc, #124]	; (80093bc <xTaskIncrementTick+0x220>)
 800933e:	4613      	mov	r3, r2
 8009340:	009b      	lsls	r3, r3, #2
 8009342:	4413      	add	r3, r2
 8009344:	009b      	lsls	r3, r3, #2
 8009346:	4403      	add	r3, r0
 8009348:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800934a:	69bb      	ldr	r3, [r7, #24]
 800934c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800934e:	4b1c      	ldr	r3, [pc, #112]	; (80093c0 <xTaskIncrementTick+0x224>)
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009354:	429a      	cmp	r2, r3
 8009356:	f67f af5c 	bls.w	8009212 <xTaskIncrementTick+0x76>
                        {
                            xSwitchRequired = pdTRUE;
 800935a:	2301      	movs	r3, #1
 800935c:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800935e:	e758      	b.n	8009212 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009360:	4b17      	ldr	r3, [pc, #92]	; (80093c0 <xTaskIncrementTick+0x224>)
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009366:	4915      	ldr	r1, [pc, #84]	; (80093bc <xTaskIncrementTick+0x220>)
 8009368:	4613      	mov	r3, r2
 800936a:	009b      	lsls	r3, r3, #2
 800936c:	4413      	add	r3, r2
 800936e:	009b      	lsls	r3, r3, #2
 8009370:	440b      	add	r3, r1
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	2b01      	cmp	r3, #1
 8009376:	d901      	bls.n	800937c <xTaskIncrementTick+0x1e0>
            {
                xSwitchRequired = pdTRUE;
 8009378:	2301      	movs	r3, #1
 800937a:	627b      	str	r3, [r7, #36]	; 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 800937c:	4b11      	ldr	r3, [pc, #68]	; (80093c4 <xTaskIncrementTick+0x228>)
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d007      	beq.n	8009394 <xTaskIncrementTick+0x1f8>
            {
                xSwitchRequired = pdTRUE;
 8009384:	2301      	movs	r3, #1
 8009386:	627b      	str	r3, [r7, #36]	; 0x24
 8009388:	e004      	b.n	8009394 <xTaskIncrementTick+0x1f8>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800938a:	4b0f      	ldr	r3, [pc, #60]	; (80093c8 <xTaskIncrementTick+0x22c>)
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	3301      	adds	r3, #1
 8009390:	4a0d      	ldr	r2, [pc, #52]	; (80093c8 <xTaskIncrementTick+0x22c>)
 8009392:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8009394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009396:	4618      	mov	r0, r3
 8009398:	3728      	adds	r7, #40	; 0x28
 800939a:	46bd      	mov	sp, r7
 800939c:	bd80      	pop	{r7, pc}
 800939e:	bf00      	nop
 80093a0:	200002e0 	.word	0x200002e0
 80093a4:	200002bc 	.word	0x200002bc
 80093a8:	20000270 	.word	0x20000270
 80093ac:	20000274 	.word	0x20000274
 80093b0:	200002d0 	.word	0x200002d0
 80093b4:	200002d8 	.word	0x200002d8
 80093b8:	200002c0 	.word	0x200002c0
 80093bc:	200001e4 	.word	0x200001e4
 80093c0:	200001e0 	.word	0x200001e0
 80093c4:	200002cc 	.word	0x200002cc
 80093c8:	200002c8 	.word	0x200002c8

080093cc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80093cc:	b480      	push	{r7}
 80093ce:	b085      	sub	sp, #20
 80093d0:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80093d2:	4b27      	ldr	r3, [pc, #156]	; (8009470 <vTaskSwitchContext+0xa4>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d003      	beq.n	80093e2 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80093da:	4b26      	ldr	r3, [pc, #152]	; (8009474 <vTaskSwitchContext+0xa8>)
 80093dc:	2201      	movs	r2, #1
 80093de:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 80093e0:	e041      	b.n	8009466 <vTaskSwitchContext+0x9a>
        xYieldPending = pdFALSE;
 80093e2:	4b24      	ldr	r3, [pc, #144]	; (8009474 <vTaskSwitchContext+0xa8>)
 80093e4:	2200      	movs	r2, #0
 80093e6:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093e8:	4b23      	ldr	r3, [pc, #140]	; (8009478 <vTaskSwitchContext+0xac>)
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	60fb      	str	r3, [r7, #12]
 80093ee:	e010      	b.n	8009412 <vTaskSwitchContext+0x46>
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d10a      	bne.n	800940c <vTaskSwitchContext+0x40>
        __asm volatile
 80093f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093fa:	f383 8811 	msr	BASEPRI, r3
 80093fe:	f3bf 8f6f 	isb	sy
 8009402:	f3bf 8f4f 	dsb	sy
 8009406:	607b      	str	r3, [r7, #4]
    }
 8009408:	bf00      	nop
 800940a:	e7fe      	b.n	800940a <vTaskSwitchContext+0x3e>
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	3b01      	subs	r3, #1
 8009410:	60fb      	str	r3, [r7, #12]
 8009412:	491a      	ldr	r1, [pc, #104]	; (800947c <vTaskSwitchContext+0xb0>)
 8009414:	68fa      	ldr	r2, [r7, #12]
 8009416:	4613      	mov	r3, r2
 8009418:	009b      	lsls	r3, r3, #2
 800941a:	4413      	add	r3, r2
 800941c:	009b      	lsls	r3, r3, #2
 800941e:	440b      	add	r3, r1
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d0e4      	beq.n	80093f0 <vTaskSwitchContext+0x24>
 8009426:	68fa      	ldr	r2, [r7, #12]
 8009428:	4613      	mov	r3, r2
 800942a:	009b      	lsls	r3, r3, #2
 800942c:	4413      	add	r3, r2
 800942e:	009b      	lsls	r3, r3, #2
 8009430:	4a12      	ldr	r2, [pc, #72]	; (800947c <vTaskSwitchContext+0xb0>)
 8009432:	4413      	add	r3, r2
 8009434:	60bb      	str	r3, [r7, #8]
 8009436:	68bb      	ldr	r3, [r7, #8]
 8009438:	685b      	ldr	r3, [r3, #4]
 800943a:	685a      	ldr	r2, [r3, #4]
 800943c:	68bb      	ldr	r3, [r7, #8]
 800943e:	605a      	str	r2, [r3, #4]
 8009440:	68bb      	ldr	r3, [r7, #8]
 8009442:	685a      	ldr	r2, [r3, #4]
 8009444:	68bb      	ldr	r3, [r7, #8]
 8009446:	3308      	adds	r3, #8
 8009448:	429a      	cmp	r2, r3
 800944a:	d104      	bne.n	8009456 <vTaskSwitchContext+0x8a>
 800944c:	68bb      	ldr	r3, [r7, #8]
 800944e:	685b      	ldr	r3, [r3, #4]
 8009450:	685a      	ldr	r2, [r3, #4]
 8009452:	68bb      	ldr	r3, [r7, #8]
 8009454:	605a      	str	r2, [r3, #4]
 8009456:	68bb      	ldr	r3, [r7, #8]
 8009458:	685b      	ldr	r3, [r3, #4]
 800945a:	68db      	ldr	r3, [r3, #12]
 800945c:	4a08      	ldr	r2, [pc, #32]	; (8009480 <vTaskSwitchContext+0xb4>)
 800945e:	6013      	str	r3, [r2, #0]
 8009460:	4a05      	ldr	r2, [pc, #20]	; (8009478 <vTaskSwitchContext+0xac>)
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	6013      	str	r3, [r2, #0]
}
 8009466:	bf00      	nop
 8009468:	3714      	adds	r7, #20
 800946a:	46bd      	mov	sp, r7
 800946c:	bc80      	pop	{r7}
 800946e:	4770      	bx	lr
 8009470:	200002e0 	.word	0x200002e0
 8009474:	200002cc 	.word	0x200002cc
 8009478:	200002c0 	.word	0x200002c0
 800947c:	200001e4 	.word	0x200001e4
 8009480:	200001e0 	.word	0x200001e0

08009484 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8009484:	b580      	push	{r7, lr}
 8009486:	b084      	sub	sp, #16
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
 800948c:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d10a      	bne.n	80094aa <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8009494:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009498:	f383 8811 	msr	BASEPRI, r3
 800949c:	f3bf 8f6f 	isb	sy
 80094a0:	f3bf 8f4f 	dsb	sy
 80094a4:	60fb      	str	r3, [r7, #12]
    }
 80094a6:	bf00      	nop
 80094a8:	e7fe      	b.n	80094a8 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80094aa:	4b07      	ldr	r3, [pc, #28]	; (80094c8 <vTaskPlaceOnEventList+0x44>)
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	3318      	adds	r3, #24
 80094b0:	4619      	mov	r1, r3
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	f000 ff08 	bl	800a2c8 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80094b8:	2101      	movs	r1, #1
 80094ba:	6838      	ldr	r0, [r7, #0]
 80094bc:	f000 fba2 	bl	8009c04 <prvAddCurrentTaskToDelayedList>
}
 80094c0:	bf00      	nop
 80094c2:	3710      	adds	r7, #16
 80094c4:	46bd      	mov	sp, r7
 80094c6:	bd80      	pop	{r7, pc}
 80094c8:	200001e0 	.word	0x200001e0

080094cc <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80094cc:	b580      	push	{r7, lr}
 80094ce:	b086      	sub	sp, #24
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	60f8      	str	r0, [r7, #12]
 80094d4:	60b9      	str	r1, [r7, #8]
 80094d6:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d10a      	bne.n	80094f4 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 80094de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094e2:	f383 8811 	msr	BASEPRI, r3
 80094e6:	f3bf 8f6f 	isb	sy
 80094ea:	f3bf 8f4f 	dsb	sy
 80094ee:	613b      	str	r3, [r7, #16]
    }
 80094f0:	bf00      	nop
 80094f2:	e7fe      	b.n	80094f2 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	685b      	ldr	r3, [r3, #4]
 80094f8:	617b      	str	r3, [r7, #20]
 80094fa:	4b16      	ldr	r3, [pc, #88]	; (8009554 <vTaskPlaceOnEventListRestricted+0x88>)
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	697a      	ldr	r2, [r7, #20]
 8009500:	61da      	str	r2, [r3, #28]
 8009502:	4b14      	ldr	r3, [pc, #80]	; (8009554 <vTaskPlaceOnEventListRestricted+0x88>)
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	697a      	ldr	r2, [r7, #20]
 8009508:	6892      	ldr	r2, [r2, #8]
 800950a:	621a      	str	r2, [r3, #32]
 800950c:	4b11      	ldr	r3, [pc, #68]	; (8009554 <vTaskPlaceOnEventListRestricted+0x88>)
 800950e:	681a      	ldr	r2, [r3, #0]
 8009510:	697b      	ldr	r3, [r7, #20]
 8009512:	689b      	ldr	r3, [r3, #8]
 8009514:	3218      	adds	r2, #24
 8009516:	605a      	str	r2, [r3, #4]
 8009518:	4b0e      	ldr	r3, [pc, #56]	; (8009554 <vTaskPlaceOnEventListRestricted+0x88>)
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	f103 0218 	add.w	r2, r3, #24
 8009520:	697b      	ldr	r3, [r7, #20]
 8009522:	609a      	str	r2, [r3, #8]
 8009524:	4b0b      	ldr	r3, [pc, #44]	; (8009554 <vTaskPlaceOnEventListRestricted+0x88>)
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	68fa      	ldr	r2, [r7, #12]
 800952a:	629a      	str	r2, [r3, #40]	; 0x28
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	1c5a      	adds	r2, r3, #1
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2b00      	cmp	r3, #0
 800953a:	d002      	beq.n	8009542 <vTaskPlaceOnEventListRestricted+0x76>
        {
            xTicksToWait = portMAX_DELAY;
 800953c:	f04f 33ff 	mov.w	r3, #4294967295
 8009540:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009542:	6879      	ldr	r1, [r7, #4]
 8009544:	68b8      	ldr	r0, [r7, #8]
 8009546:	f000 fb5d 	bl	8009c04 <prvAddCurrentTaskToDelayedList>
    }
 800954a:	bf00      	nop
 800954c:	3718      	adds	r7, #24
 800954e:	46bd      	mov	sp, r7
 8009550:	bd80      	pop	{r7, pc}
 8009552:	bf00      	nop
 8009554:	200001e0 	.word	0x200001e0

08009558 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b08a      	sub	sp, #40	; 0x28
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	68db      	ldr	r3, [r3, #12]
 8009564:	68db      	ldr	r3, [r3, #12]
 8009566:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8009568:	6a3b      	ldr	r3, [r7, #32]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d10a      	bne.n	8009584 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 800956e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009572:	f383 8811 	msr	BASEPRI, r3
 8009576:	f3bf 8f6f 	isb	sy
 800957a:	f3bf 8f4f 	dsb	sy
 800957e:	60fb      	str	r3, [r7, #12]
    }
 8009580:	bf00      	nop
 8009582:	e7fe      	b.n	8009582 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8009584:	6a3b      	ldr	r3, [r7, #32]
 8009586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009588:	61fb      	str	r3, [r7, #28]
 800958a:	6a3b      	ldr	r3, [r7, #32]
 800958c:	69db      	ldr	r3, [r3, #28]
 800958e:	6a3a      	ldr	r2, [r7, #32]
 8009590:	6a12      	ldr	r2, [r2, #32]
 8009592:	609a      	str	r2, [r3, #8]
 8009594:	6a3b      	ldr	r3, [r7, #32]
 8009596:	6a1b      	ldr	r3, [r3, #32]
 8009598:	6a3a      	ldr	r2, [r7, #32]
 800959a:	69d2      	ldr	r2, [r2, #28]
 800959c:	605a      	str	r2, [r3, #4]
 800959e:	69fb      	ldr	r3, [r7, #28]
 80095a0:	685a      	ldr	r2, [r3, #4]
 80095a2:	6a3b      	ldr	r3, [r7, #32]
 80095a4:	3318      	adds	r3, #24
 80095a6:	429a      	cmp	r2, r3
 80095a8:	d103      	bne.n	80095b2 <xTaskRemoveFromEventList+0x5a>
 80095aa:	6a3b      	ldr	r3, [r7, #32]
 80095ac:	6a1a      	ldr	r2, [r3, #32]
 80095ae:	69fb      	ldr	r3, [r7, #28]
 80095b0:	605a      	str	r2, [r3, #4]
 80095b2:	6a3b      	ldr	r3, [r7, #32]
 80095b4:	2200      	movs	r2, #0
 80095b6:	629a      	str	r2, [r3, #40]	; 0x28
 80095b8:	69fb      	ldr	r3, [r7, #28]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	1e5a      	subs	r2, r3, #1
 80095be:	69fb      	ldr	r3, [r7, #28]
 80095c0:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80095c2:	4b4b      	ldr	r3, [pc, #300]	; (80096f0 <xTaskRemoveFromEventList+0x198>)
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d161      	bne.n	800968e <xTaskRemoveFromEventList+0x136>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 80095ca:	6a3b      	ldr	r3, [r7, #32]
 80095cc:	695b      	ldr	r3, [r3, #20]
 80095ce:	617b      	str	r3, [r7, #20]
 80095d0:	6a3b      	ldr	r3, [r7, #32]
 80095d2:	689b      	ldr	r3, [r3, #8]
 80095d4:	6a3a      	ldr	r2, [r7, #32]
 80095d6:	68d2      	ldr	r2, [r2, #12]
 80095d8:	609a      	str	r2, [r3, #8]
 80095da:	6a3b      	ldr	r3, [r7, #32]
 80095dc:	68db      	ldr	r3, [r3, #12]
 80095de:	6a3a      	ldr	r2, [r7, #32]
 80095e0:	6892      	ldr	r2, [r2, #8]
 80095e2:	605a      	str	r2, [r3, #4]
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	685a      	ldr	r2, [r3, #4]
 80095e8:	6a3b      	ldr	r3, [r7, #32]
 80095ea:	3304      	adds	r3, #4
 80095ec:	429a      	cmp	r2, r3
 80095ee:	d103      	bne.n	80095f8 <xTaskRemoveFromEventList+0xa0>
 80095f0:	6a3b      	ldr	r3, [r7, #32]
 80095f2:	68da      	ldr	r2, [r3, #12]
 80095f4:	697b      	ldr	r3, [r7, #20]
 80095f6:	605a      	str	r2, [r3, #4]
 80095f8:	6a3b      	ldr	r3, [r7, #32]
 80095fa:	2200      	movs	r2, #0
 80095fc:	615a      	str	r2, [r3, #20]
 80095fe:	697b      	ldr	r3, [r7, #20]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	1e5a      	subs	r2, r3, #1
 8009604:	697b      	ldr	r3, [r7, #20]
 8009606:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8009608:	6a3b      	ldr	r3, [r7, #32]
 800960a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800960c:	4b39      	ldr	r3, [pc, #228]	; (80096f4 <xTaskRemoveFromEventList+0x19c>)
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	429a      	cmp	r2, r3
 8009612:	d903      	bls.n	800961c <xTaskRemoveFromEventList+0xc4>
 8009614:	6a3b      	ldr	r3, [r7, #32]
 8009616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009618:	4a36      	ldr	r2, [pc, #216]	; (80096f4 <xTaskRemoveFromEventList+0x19c>)
 800961a:	6013      	str	r3, [r2, #0]
 800961c:	6a3b      	ldr	r3, [r7, #32]
 800961e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009620:	4935      	ldr	r1, [pc, #212]	; (80096f8 <xTaskRemoveFromEventList+0x1a0>)
 8009622:	4613      	mov	r3, r2
 8009624:	009b      	lsls	r3, r3, #2
 8009626:	4413      	add	r3, r2
 8009628:	009b      	lsls	r3, r3, #2
 800962a:	440b      	add	r3, r1
 800962c:	3304      	adds	r3, #4
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	613b      	str	r3, [r7, #16]
 8009632:	6a3b      	ldr	r3, [r7, #32]
 8009634:	693a      	ldr	r2, [r7, #16]
 8009636:	609a      	str	r2, [r3, #8]
 8009638:	693b      	ldr	r3, [r7, #16]
 800963a:	689a      	ldr	r2, [r3, #8]
 800963c:	6a3b      	ldr	r3, [r7, #32]
 800963e:	60da      	str	r2, [r3, #12]
 8009640:	693b      	ldr	r3, [r7, #16]
 8009642:	689b      	ldr	r3, [r3, #8]
 8009644:	6a3a      	ldr	r2, [r7, #32]
 8009646:	3204      	adds	r2, #4
 8009648:	605a      	str	r2, [r3, #4]
 800964a:	6a3b      	ldr	r3, [r7, #32]
 800964c:	1d1a      	adds	r2, r3, #4
 800964e:	693b      	ldr	r3, [r7, #16]
 8009650:	609a      	str	r2, [r3, #8]
 8009652:	6a3b      	ldr	r3, [r7, #32]
 8009654:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009656:	4613      	mov	r3, r2
 8009658:	009b      	lsls	r3, r3, #2
 800965a:	4413      	add	r3, r2
 800965c:	009b      	lsls	r3, r3, #2
 800965e:	4a26      	ldr	r2, [pc, #152]	; (80096f8 <xTaskRemoveFromEventList+0x1a0>)
 8009660:	441a      	add	r2, r3
 8009662:	6a3b      	ldr	r3, [r7, #32]
 8009664:	615a      	str	r2, [r3, #20]
 8009666:	6a3b      	ldr	r3, [r7, #32]
 8009668:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800966a:	4923      	ldr	r1, [pc, #140]	; (80096f8 <xTaskRemoveFromEventList+0x1a0>)
 800966c:	4613      	mov	r3, r2
 800966e:	009b      	lsls	r3, r3, #2
 8009670:	4413      	add	r3, r2
 8009672:	009b      	lsls	r3, r3, #2
 8009674:	440b      	add	r3, r1
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	1c59      	adds	r1, r3, #1
 800967a:	481f      	ldr	r0, [pc, #124]	; (80096f8 <xTaskRemoveFromEventList+0x1a0>)
 800967c:	4613      	mov	r3, r2
 800967e:	009b      	lsls	r3, r3, #2
 8009680:	4413      	add	r3, r2
 8009682:	009b      	lsls	r3, r3, #2
 8009684:	4403      	add	r3, r0
 8009686:	6019      	str	r1, [r3, #0]
             * normally left unchanged, because it is automatically reset to a new
             * value when the tick count equals xNextTaskUnblockTime.  However if
             * tickless idling is used it might be more important to enter sleep mode
             * at the earliest possible time - so reset xNextTaskUnblockTime here to
             * ensure it is updated at the earliest possible time. */
            prvResetNextTaskUnblockTime();
 8009688:	f000 f9ee 	bl	8009a68 <prvResetNextTaskUnblockTime>
 800968c:	e01b      	b.n	80096c6 <xTaskRemoveFromEventList+0x16e>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800968e:	4b1b      	ldr	r3, [pc, #108]	; (80096fc <xTaskRemoveFromEventList+0x1a4>)
 8009690:	685b      	ldr	r3, [r3, #4]
 8009692:	61bb      	str	r3, [r7, #24]
 8009694:	6a3b      	ldr	r3, [r7, #32]
 8009696:	69ba      	ldr	r2, [r7, #24]
 8009698:	61da      	str	r2, [r3, #28]
 800969a:	69bb      	ldr	r3, [r7, #24]
 800969c:	689a      	ldr	r2, [r3, #8]
 800969e:	6a3b      	ldr	r3, [r7, #32]
 80096a0:	621a      	str	r2, [r3, #32]
 80096a2:	69bb      	ldr	r3, [r7, #24]
 80096a4:	689b      	ldr	r3, [r3, #8]
 80096a6:	6a3a      	ldr	r2, [r7, #32]
 80096a8:	3218      	adds	r2, #24
 80096aa:	605a      	str	r2, [r3, #4]
 80096ac:	6a3b      	ldr	r3, [r7, #32]
 80096ae:	f103 0218 	add.w	r2, r3, #24
 80096b2:	69bb      	ldr	r3, [r7, #24]
 80096b4:	609a      	str	r2, [r3, #8]
 80096b6:	6a3b      	ldr	r3, [r7, #32]
 80096b8:	4a10      	ldr	r2, [pc, #64]	; (80096fc <xTaskRemoveFromEventList+0x1a4>)
 80096ba:	629a      	str	r2, [r3, #40]	; 0x28
 80096bc:	4b0f      	ldr	r3, [pc, #60]	; (80096fc <xTaskRemoveFromEventList+0x1a4>)
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	3301      	adds	r3, #1
 80096c2:	4a0e      	ldr	r2, [pc, #56]	; (80096fc <xTaskRemoveFromEventList+0x1a4>)
 80096c4:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80096c6:	6a3b      	ldr	r3, [r7, #32]
 80096c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096ca:	4b0d      	ldr	r3, [pc, #52]	; (8009700 <xTaskRemoveFromEventList+0x1a8>)
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096d0:	429a      	cmp	r2, r3
 80096d2:	d905      	bls.n	80096e0 <xTaskRemoveFromEventList+0x188>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80096d4:	2301      	movs	r3, #1
 80096d6:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80096d8:	4b0a      	ldr	r3, [pc, #40]	; (8009704 <xTaskRemoveFromEventList+0x1ac>)
 80096da:	2201      	movs	r2, #1
 80096dc:	601a      	str	r2, [r3, #0]
 80096de:	e001      	b.n	80096e4 <xTaskRemoveFromEventList+0x18c>
    }
    else
    {
        xReturn = pdFALSE;
 80096e0:	2300      	movs	r3, #0
 80096e2:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 80096e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80096e6:	4618      	mov	r0, r3
 80096e8:	3728      	adds	r7, #40	; 0x28
 80096ea:	46bd      	mov	sp, r7
 80096ec:	bd80      	pop	{r7, pc}
 80096ee:	bf00      	nop
 80096f0:	200002e0 	.word	0x200002e0
 80096f4:	200002c0 	.word	0x200002c0
 80096f8:	200001e4 	.word	0x200001e4
 80096fc:	20000278 	.word	0x20000278
 8009700:	200001e0 	.word	0x200001e0
 8009704:	200002cc 	.word	0x200002cc

08009708 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009708:	b480      	push	{r7}
 800970a:	b083      	sub	sp, #12
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009710:	4b06      	ldr	r3, [pc, #24]	; (800972c <vTaskInternalSetTimeOutState+0x24>)
 8009712:	681a      	ldr	r2, [r3, #0]
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8009718:	4b05      	ldr	r3, [pc, #20]	; (8009730 <vTaskInternalSetTimeOutState+0x28>)
 800971a:	681a      	ldr	r2, [r3, #0]
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	605a      	str	r2, [r3, #4]
}
 8009720:	bf00      	nop
 8009722:	370c      	adds	r7, #12
 8009724:	46bd      	mov	sp, r7
 8009726:	bc80      	pop	{r7}
 8009728:	4770      	bx	lr
 800972a:	bf00      	nop
 800972c:	200002d0 	.word	0x200002d0
 8009730:	200002bc 	.word	0x200002bc

08009734 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8009734:	b580      	push	{r7, lr}
 8009736:	b088      	sub	sp, #32
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
 800973c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d10a      	bne.n	800975a <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8009744:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009748:	f383 8811 	msr	BASEPRI, r3
 800974c:	f3bf 8f6f 	isb	sy
 8009750:	f3bf 8f4f 	dsb	sy
 8009754:	613b      	str	r3, [r7, #16]
    }
 8009756:	bf00      	nop
 8009758:	e7fe      	b.n	8009758 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	2b00      	cmp	r3, #0
 800975e:	d10a      	bne.n	8009776 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8009760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009764:	f383 8811 	msr	BASEPRI, r3
 8009768:	f3bf 8f6f 	isb	sy
 800976c:	f3bf 8f4f 	dsb	sy
 8009770:	60fb      	str	r3, [r7, #12]
    }
 8009772:	bf00      	nop
 8009774:	e7fe      	b.n	8009774 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8009776:	f000 fefb 	bl	800a570 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800977a:	4b1f      	ldr	r3, [pc, #124]	; (80097f8 <xTaskCheckForTimeOut+0xc4>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	685b      	ldr	r3, [r3, #4]
 8009784:	69ba      	ldr	r2, [r7, #24]
 8009786:	1ad3      	subs	r3, r2, r3
 8009788:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009792:	d102      	bne.n	800979a <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8009794:	2300      	movs	r3, #0
 8009796:	61fb      	str	r3, [r7, #28]
 8009798:	e026      	b.n	80097e8 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681a      	ldr	r2, [r3, #0]
 800979e:	4b17      	ldr	r3, [pc, #92]	; (80097fc <xTaskCheckForTimeOut+0xc8>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	429a      	cmp	r2, r3
 80097a4:	d00a      	beq.n	80097bc <xTaskCheckForTimeOut+0x88>
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	685b      	ldr	r3, [r3, #4]
 80097aa:	69ba      	ldr	r2, [r7, #24]
 80097ac:	429a      	cmp	r2, r3
 80097ae:	d305      	bcc.n	80097bc <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80097b0:	2301      	movs	r3, #1
 80097b2:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80097b4:	683b      	ldr	r3, [r7, #0]
 80097b6:	2200      	movs	r2, #0
 80097b8:	601a      	str	r2, [r3, #0]
 80097ba:	e015      	b.n	80097e8 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	697a      	ldr	r2, [r7, #20]
 80097c2:	429a      	cmp	r2, r3
 80097c4:	d20b      	bcs.n	80097de <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	681a      	ldr	r2, [r3, #0]
 80097ca:	697b      	ldr	r3, [r7, #20]
 80097cc:	1ad2      	subs	r2, r2, r3
 80097ce:	683b      	ldr	r3, [r7, #0]
 80097d0:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80097d2:	6878      	ldr	r0, [r7, #4]
 80097d4:	f7ff ff98 	bl	8009708 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80097d8:	2300      	movs	r3, #0
 80097da:	61fb      	str	r3, [r7, #28]
 80097dc:	e004      	b.n	80097e8 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	2200      	movs	r2, #0
 80097e2:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80097e4:	2301      	movs	r3, #1
 80097e6:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 80097e8:	f000 fef2 	bl	800a5d0 <vPortExitCritical>

    return xReturn;
 80097ec:	69fb      	ldr	r3, [r7, #28]
}
 80097ee:	4618      	mov	r0, r3
 80097f0:	3720      	adds	r7, #32
 80097f2:	46bd      	mov	sp, r7
 80097f4:	bd80      	pop	{r7, pc}
 80097f6:	bf00      	nop
 80097f8:	200002bc 	.word	0x200002bc
 80097fc:	200002d0 	.word	0x200002d0

08009800 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009800:	b480      	push	{r7}
 8009802:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8009804:	4b03      	ldr	r3, [pc, #12]	; (8009814 <vTaskMissedYield+0x14>)
 8009806:	2201      	movs	r2, #1
 8009808:	601a      	str	r2, [r3, #0]
}
 800980a:	bf00      	nop
 800980c:	46bd      	mov	sp, r7
 800980e:	bc80      	pop	{r7}
 8009810:	4770      	bx	lr
 8009812:	bf00      	nop
 8009814:	200002cc 	.word	0x200002cc

08009818 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b084      	sub	sp, #16
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8009820:	f000 f8b0 	bl	8009984 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009824:	4b18      	ldr	r3, [pc, #96]	; (8009888 <prvIdleTask+0x70>)
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	2b01      	cmp	r3, #1
 800982a:	d907      	bls.n	800983c <prvIdleTask+0x24>
            {
                taskYIELD();
 800982c:	4b17      	ldr	r3, [pc, #92]	; (800988c <prvIdleTask+0x74>)
 800982e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009832:	601a      	str	r2, [r3, #0]
 8009834:	f3bf 8f4f 	dsb	sy
 8009838:	f3bf 8f6f 	isb	sy
            /* It is not desirable to suspend then resume the scheduler on
             * each iteration of the idle task.  Therefore, a preliminary
             * test of the expected idle time is performed without the
             * scheduler suspended.  The result here is not necessarily
             * valid. */
            xExpectedIdleTime = prvGetExpectedIdleTime();
 800983c:	f7ff fb0a 	bl	8008e54 <prvGetExpectedIdleTime>
 8009840:	60f8      	str	r0, [r7, #12]

            if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	2b01      	cmp	r3, #1
 8009846:	d9eb      	bls.n	8009820 <prvIdleTask+0x8>
            {
                vTaskSuspendAll();
 8009848:	f7ff faf6 	bl	8008e38 <vTaskSuspendAll>
                {
                    /* Now the scheduler is suspended, the expected idle
                     * time can be sampled again, and this time its value can
                     * be used. */
                    configASSERT( xNextTaskUnblockTime >= xTickCount );
 800984c:	4b10      	ldr	r3, [pc, #64]	; (8009890 <prvIdleTask+0x78>)
 800984e:	681a      	ldr	r2, [r3, #0]
 8009850:	4b10      	ldr	r3, [pc, #64]	; (8009894 <prvIdleTask+0x7c>)
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	429a      	cmp	r2, r3
 8009856:	d20a      	bcs.n	800986e <prvIdleTask+0x56>
        __asm volatile
 8009858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800985c:	f383 8811 	msr	BASEPRI, r3
 8009860:	f3bf 8f6f 	isb	sy
 8009864:	f3bf 8f4f 	dsb	sy
 8009868:	60bb      	str	r3, [r7, #8]
    }
 800986a:	bf00      	nop
 800986c:	e7fe      	b.n	800986c <prvIdleTask+0x54>
                    xExpectedIdleTime = prvGetExpectedIdleTime();
 800986e:	f7ff faf1 	bl	8008e54 <prvGetExpectedIdleTime>
 8009872:	60f8      	str	r0, [r7, #12]
                    /* Define the following macro to set xExpectedIdleTime to 0
                     * if the application does not want
                     * portSUPPRESS_TICKS_AND_SLEEP() to be called. */
                    configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING( xExpectedIdleTime );

                    if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	2b01      	cmp	r3, #1
 8009878:	d902      	bls.n	8009880 <prvIdleTask+0x68>
                    {
                        traceLOW_POWER_IDLE_BEGIN();
                        portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 800987a:	68f8      	ldr	r0, [r7, #12]
 800987c:	f000 ff16 	bl	800a6ac <vPortSuppressTicksAndSleep>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                ( void ) xTaskResumeAll();
 8009880:	f7ff fb1e 	bl	8008ec0 <xTaskResumeAll>
        prvCheckTasksWaitingTermination();
 8009884:	e7cc      	b.n	8009820 <prvIdleTask+0x8>
 8009886:	bf00      	nop
 8009888:	200001e4 	.word	0x200001e4
 800988c:	e000ed04 	.word	0xe000ed04
 8009890:	200002d8 	.word	0x200002d8
 8009894:	200002bc 	.word	0x200002bc

08009898 <eTaskConfirmSleepModeStatus>:
/*-----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

    eSleepModeStatus eTaskConfirmSleepModeStatus( void )
    {
 8009898:	b480      	push	{r7}
 800989a:	b083      	sub	sp, #12
 800989c:	af00      	add	r7, sp, #0
        #if ( INCLUDE_vTaskSuspend == 1 )
            /* The idle task exists in addition to the application tasks. */
            const UBaseType_t uxNonApplicationTasks = 1;
 800989e:	2301      	movs	r3, #1
 80098a0:	603b      	str	r3, [r7, #0]
        #endif /* INCLUDE_vTaskSuspend */

        eSleepModeStatus eReturn = eStandardSleep;
 80098a2:	2301      	movs	r3, #1
 80098a4:	71fb      	strb	r3, [r7, #7]

        /* This function must be called from a critical section. */

        if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 80098a6:	4b12      	ldr	r3, [pc, #72]	; (80098f0 <eTaskConfirmSleepModeStatus+0x58>)
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d002      	beq.n	80098b4 <eTaskConfirmSleepModeStatus+0x1c>
        {
            /* A task was made ready while the scheduler was suspended. */
            eReturn = eAbortSleep;
 80098ae:	2300      	movs	r3, #0
 80098b0:	71fb      	strb	r3, [r7, #7]
 80098b2:	e017      	b.n	80098e4 <eTaskConfirmSleepModeStatus+0x4c>
        }
        else if( xYieldPending != pdFALSE )
 80098b4:	4b0f      	ldr	r3, [pc, #60]	; (80098f4 <eTaskConfirmSleepModeStatus+0x5c>)
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d002      	beq.n	80098c2 <eTaskConfirmSleepModeStatus+0x2a>
        {
            /* A yield was pended while the scheduler was suspended. */
            eReturn = eAbortSleep;
 80098bc:	2300      	movs	r3, #0
 80098be:	71fb      	strb	r3, [r7, #7]
 80098c0:	e010      	b.n	80098e4 <eTaskConfirmSleepModeStatus+0x4c>
        }
        else if( xPendedTicks != 0 )
 80098c2:	4b0d      	ldr	r3, [pc, #52]	; (80098f8 <eTaskConfirmSleepModeStatus+0x60>)
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d002      	beq.n	80098d0 <eTaskConfirmSleepModeStatus+0x38>
        {
            /* A tick interrupt has already occurred but was held pending
             * because the scheduler is suspended. */
            eReturn = eAbortSleep;
 80098ca:	2300      	movs	r3, #0
 80098cc:	71fb      	strb	r3, [r7, #7]
 80098ce:	e009      	b.n	80098e4 <eTaskConfirmSleepModeStatus+0x4c>
        }

        #if ( INCLUDE_vTaskSuspend == 1 )
            else if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 80098d0:	4b0a      	ldr	r3, [pc, #40]	; (80098fc <eTaskConfirmSleepModeStatus+0x64>)
 80098d2:	681a      	ldr	r2, [r3, #0]
 80098d4:	4b0a      	ldr	r3, [pc, #40]	; (8009900 <eTaskConfirmSleepModeStatus+0x68>)
 80098d6:	6819      	ldr	r1, [r3, #0]
 80098d8:	683b      	ldr	r3, [r7, #0]
 80098da:	1acb      	subs	r3, r1, r3
 80098dc:	429a      	cmp	r2, r3
 80098de:	d101      	bne.n	80098e4 <eTaskConfirmSleepModeStatus+0x4c>
            {
                /* If all the tasks are in the suspended list (which might mean they
                 * have an infinite block time rather than actually being suspended)
                 * then it is safe to turn all clocks off and just wait for external
                 * interrupts. */
                eReturn = eNoTasksWaitingTimeout;
 80098e0:	2302      	movs	r3, #2
 80098e2:	71fb      	strb	r3, [r7, #7]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return eReturn;
 80098e4:	79fb      	ldrb	r3, [r7, #7]
    }
 80098e6:	4618      	mov	r0, r3
 80098e8:	370c      	adds	r7, #12
 80098ea:	46bd      	mov	sp, r7
 80098ec:	bc80      	pop	{r7}
 80098ee:	4770      	bx	lr
 80098f0:	20000278 	.word	0x20000278
 80098f4:	200002cc 	.word	0x200002cc
 80098f8:	200002c8 	.word	0x200002c8
 80098fc:	200002a4 	.word	0x200002a4
 8009900:	200002b8 	.word	0x200002b8

08009904 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b082      	sub	sp, #8
 8009908:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800990a:	2300      	movs	r3, #0
 800990c:	607b      	str	r3, [r7, #4]
 800990e:	e00c      	b.n	800992a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009910:	687a      	ldr	r2, [r7, #4]
 8009912:	4613      	mov	r3, r2
 8009914:	009b      	lsls	r3, r3, #2
 8009916:	4413      	add	r3, r2
 8009918:	009b      	lsls	r3, r3, #2
 800991a:	4a12      	ldr	r2, [pc, #72]	; (8009964 <prvInitialiseTaskLists+0x60>)
 800991c:	4413      	add	r3, r2
 800991e:	4618      	mov	r0, r3
 8009920:	f000 fc84 	bl	800a22c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	3301      	adds	r3, #1
 8009928:	607b      	str	r3, [r7, #4]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2b04      	cmp	r3, #4
 800992e:	d9ef      	bls.n	8009910 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8009930:	480d      	ldr	r0, [pc, #52]	; (8009968 <prvInitialiseTaskLists+0x64>)
 8009932:	f000 fc7b 	bl	800a22c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8009936:	480d      	ldr	r0, [pc, #52]	; (800996c <prvInitialiseTaskLists+0x68>)
 8009938:	f000 fc78 	bl	800a22c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800993c:	480c      	ldr	r0, [pc, #48]	; (8009970 <prvInitialiseTaskLists+0x6c>)
 800993e:	f000 fc75 	bl	800a22c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8009942:	480c      	ldr	r0, [pc, #48]	; (8009974 <prvInitialiseTaskLists+0x70>)
 8009944:	f000 fc72 	bl	800a22c <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8009948:	480b      	ldr	r0, [pc, #44]	; (8009978 <prvInitialiseTaskLists+0x74>)
 800994a:	f000 fc6f 	bl	800a22c <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800994e:	4b0b      	ldr	r3, [pc, #44]	; (800997c <prvInitialiseTaskLists+0x78>)
 8009950:	4a05      	ldr	r2, [pc, #20]	; (8009968 <prvInitialiseTaskLists+0x64>)
 8009952:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009954:	4b0a      	ldr	r3, [pc, #40]	; (8009980 <prvInitialiseTaskLists+0x7c>)
 8009956:	4a05      	ldr	r2, [pc, #20]	; (800996c <prvInitialiseTaskLists+0x68>)
 8009958:	601a      	str	r2, [r3, #0]
}
 800995a:	bf00      	nop
 800995c:	3708      	adds	r7, #8
 800995e:	46bd      	mov	sp, r7
 8009960:	bd80      	pop	{r7, pc}
 8009962:	bf00      	nop
 8009964:	200001e4 	.word	0x200001e4
 8009968:	20000248 	.word	0x20000248
 800996c:	2000025c 	.word	0x2000025c
 8009970:	20000278 	.word	0x20000278
 8009974:	2000028c 	.word	0x2000028c
 8009978:	200002a4 	.word	0x200002a4
 800997c:	20000270 	.word	0x20000270
 8009980:	20000274 	.word	0x20000274

08009984 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009984:	b580      	push	{r7, lr}
 8009986:	b082      	sub	sp, #8
 8009988:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800998a:	e019      	b.n	80099c0 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 800998c:	f000 fdf0 	bl	800a570 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009990:	4b10      	ldr	r3, [pc, #64]	; (80099d4 <prvCheckTasksWaitingTermination+0x50>)
 8009992:	68db      	ldr	r3, [r3, #12]
 8009994:	68db      	ldr	r3, [r3, #12]
 8009996:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	3304      	adds	r3, #4
 800999c:	4618      	mov	r0, r3
 800999e:	f000 fccb 	bl	800a338 <uxListRemove>
                --uxCurrentNumberOfTasks;
 80099a2:	4b0d      	ldr	r3, [pc, #52]	; (80099d8 <prvCheckTasksWaitingTermination+0x54>)
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	3b01      	subs	r3, #1
 80099a8:	4a0b      	ldr	r2, [pc, #44]	; (80099d8 <prvCheckTasksWaitingTermination+0x54>)
 80099aa:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 80099ac:	4b0b      	ldr	r3, [pc, #44]	; (80099dc <prvCheckTasksWaitingTermination+0x58>)
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	3b01      	subs	r3, #1
 80099b2:	4a0a      	ldr	r2, [pc, #40]	; (80099dc <prvCheckTasksWaitingTermination+0x58>)
 80099b4:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 80099b6:	f000 fe0b 	bl	800a5d0 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 80099ba:	6878      	ldr	r0, [r7, #4]
 80099bc:	f000 f844 	bl	8009a48 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80099c0:	4b06      	ldr	r3, [pc, #24]	; (80099dc <prvCheckTasksWaitingTermination+0x58>)
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d1e1      	bne.n	800998c <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 80099c8:	bf00      	nop
 80099ca:	bf00      	nop
 80099cc:	3708      	adds	r7, #8
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}
 80099d2:	bf00      	nop
 80099d4:	2000028c 	.word	0x2000028c
 80099d8:	200002b8 	.word	0x200002b8
 80099dc:	200002a0 	.word	0x200002a0

080099e0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

    static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
    {
 80099e0:	b480      	push	{r7}
 80099e2:	b085      	sub	sp, #20
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
        uint32_t ulCount = 0U;
 80099e8:	2300      	movs	r3, #0
 80099ea:	60fb      	str	r3, [r7, #12]

        while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80099ec:	e005      	b.n	80099fa <prvTaskCheckFreeStackSpace+0x1a>
        {
            pucStackByte -= portSTACK_GROWTH;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	3301      	adds	r3, #1
 80099f2:	607b      	str	r3, [r7, #4]
            ulCount++;
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	3301      	adds	r3, #1
 80099f8:	60fb      	str	r3, [r7, #12]
        while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	781b      	ldrb	r3, [r3, #0]
 80099fe:	2ba5      	cmp	r3, #165	; 0xa5
 8009a00:	d0f5      	beq.n	80099ee <prvTaskCheckFreeStackSpace+0xe>
        }

        ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	089b      	lsrs	r3, r3, #2
 8009a06:	60fb      	str	r3, [r7, #12]

        return ( configSTACK_DEPTH_TYPE ) ulCount;
 8009a08:	68fb      	ldr	r3, [r7, #12]
    }
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	3714      	adds	r7, #20
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	bc80      	pop	{r7}
 8009a12:	4770      	bx	lr

08009a14 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

    UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
    {
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b086      	sub	sp, #24
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;
        uint8_t * pucEndOfStack;
        UBaseType_t uxReturn;

        pxTCB = prvGetTCBFromHandle( xTask );
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d102      	bne.n	8009a28 <uxTaskGetStackHighWaterMark+0x14>
 8009a22:	4b08      	ldr	r3, [pc, #32]	; (8009a44 <uxTaskGetStackHighWaterMark+0x30>)
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	e000      	b.n	8009a2a <uxTaskGetStackHighWaterMark+0x16>
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	617b      	str	r3, [r7, #20]

        #if portSTACK_GROWTH < 0
        {
            pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8009a2c:	697b      	ldr	r3, [r7, #20]
 8009a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a30:	613b      	str	r3, [r7, #16]
        {
            pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
        }
        #endif

        uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 8009a32:	6938      	ldr	r0, [r7, #16]
 8009a34:	f7ff ffd4 	bl	80099e0 <prvTaskCheckFreeStackSpace>
 8009a38:	60f8      	str	r0, [r7, #12]

        return uxReturn;
 8009a3a:	68fb      	ldr	r3, [r7, #12]
    }
 8009a3c:	4618      	mov	r0, r3
 8009a3e:	3718      	adds	r7, #24
 8009a40:	46bd      	mov	sp, r7
 8009a42:	bd80      	pop	{r7, pc}
 8009a44:	200001e0 	.word	0x200001e0

08009a48 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b082      	sub	sp, #8
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a54:	4618      	mov	r0, r3
 8009a56:	f000 fbd7 	bl	800a208 <vPortFree>
            vPortFree( pxTCB );
 8009a5a:	6878      	ldr	r0, [r7, #4]
 8009a5c:	f000 fbd4 	bl	800a208 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8009a60:	bf00      	nop
 8009a62:	3708      	adds	r7, #8
 8009a64:	46bd      	mov	sp, r7
 8009a66:	bd80      	pop	{r7, pc}

08009a68 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009a68:	b480      	push	{r7}
 8009a6a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009a6c:	4b09      	ldr	r3, [pc, #36]	; (8009a94 <prvResetNextTaskUnblockTime+0x2c>)
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d104      	bne.n	8009a80 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8009a76:	4b08      	ldr	r3, [pc, #32]	; (8009a98 <prvResetNextTaskUnblockTime+0x30>)
 8009a78:	f04f 32ff 	mov.w	r2, #4294967295
 8009a7c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8009a7e:	e005      	b.n	8009a8c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009a80:	4b04      	ldr	r3, [pc, #16]	; (8009a94 <prvResetNextTaskUnblockTime+0x2c>)
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	68db      	ldr	r3, [r3, #12]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	4a03      	ldr	r2, [pc, #12]	; (8009a98 <prvResetNextTaskUnblockTime+0x30>)
 8009a8a:	6013      	str	r3, [r2, #0]
}
 8009a8c:	bf00      	nop
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	bc80      	pop	{r7}
 8009a92:	4770      	bx	lr
 8009a94:	20000270 	.word	0x20000270
 8009a98:	200002d8 	.word	0x200002d8

08009a9c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8009a9c:	b480      	push	{r7}
 8009a9e:	b083      	sub	sp, #12
 8009aa0:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8009aa2:	4b0b      	ldr	r3, [pc, #44]	; (8009ad0 <xTaskGetSchedulerState+0x34>)
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d102      	bne.n	8009ab0 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8009aaa:	2301      	movs	r3, #1
 8009aac:	607b      	str	r3, [r7, #4]
 8009aae:	e008      	b.n	8009ac2 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009ab0:	4b08      	ldr	r3, [pc, #32]	; (8009ad4 <xTaskGetSchedulerState+0x38>)
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d102      	bne.n	8009abe <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8009ab8:	2302      	movs	r3, #2
 8009aba:	607b      	str	r3, [r7, #4]
 8009abc:	e001      	b.n	8009ac2 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8009abe:	2300      	movs	r3, #0
 8009ac0:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8009ac2:	687b      	ldr	r3, [r7, #4]
    }
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	370c      	adds	r7, #12
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	bc80      	pop	{r7}
 8009acc:	4770      	bx	lr
 8009ace:	bf00      	nop
 8009ad0:	200002c4 	.word	0x200002c4
 8009ad4:	200002e0 	.word	0x200002e0

08009ad8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b088      	sub	sp, #32
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	61fb      	str	r3, [r7, #28]

        if( pxMutexHolder != NULL )
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d07e      	beq.n	8009bec <xTaskPriorityDisinherit+0x114>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8009aee:	4b42      	ldr	r3, [pc, #264]	; (8009bf8 <xTaskPriorityDisinherit+0x120>)
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	69ba      	ldr	r2, [r7, #24]
 8009af4:	429a      	cmp	r2, r3
 8009af6:	d00a      	beq.n	8009b0e <xTaskPriorityDisinherit+0x36>
        __asm volatile
 8009af8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009afc:	f383 8811 	msr	BASEPRI, r3
 8009b00:	f3bf 8f6f 	isb	sy
 8009b04:	f3bf 8f4f 	dsb	sy
 8009b08:	613b      	str	r3, [r7, #16]
    }
 8009b0a:	bf00      	nop
 8009b0c:	e7fe      	b.n	8009b0c <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8009b0e:	69bb      	ldr	r3, [r7, #24]
 8009b10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d10a      	bne.n	8009b2c <xTaskPriorityDisinherit+0x54>
        __asm volatile
 8009b16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b1a:	f383 8811 	msr	BASEPRI, r3
 8009b1e:	f3bf 8f6f 	isb	sy
 8009b22:	f3bf 8f4f 	dsb	sy
 8009b26:	60fb      	str	r3, [r7, #12]
    }
 8009b28:	bf00      	nop
 8009b2a:	e7fe      	b.n	8009b2a <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 8009b2c:	69bb      	ldr	r3, [r7, #24]
 8009b2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b30:	1e5a      	subs	r2, r3, #1
 8009b32:	69bb      	ldr	r3, [r7, #24]
 8009b34:	655a      	str	r2, [r3, #84]	; 0x54

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009b36:	69bb      	ldr	r3, [r7, #24]
 8009b38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b3a:	69bb      	ldr	r3, [r7, #24]
 8009b3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009b3e:	429a      	cmp	r2, r3
 8009b40:	d054      	beq.n	8009bec <xTaskPriorityDisinherit+0x114>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009b42:	69bb      	ldr	r3, [r7, #24]
 8009b44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d150      	bne.n	8009bec <xTaskPriorityDisinherit+0x114>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009b4a:	69bb      	ldr	r3, [r7, #24]
 8009b4c:	3304      	adds	r3, #4
 8009b4e:	4618      	mov	r0, r3
 8009b50:	f000 fbf2 	bl	800a338 <uxListRemove>
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009b54:	69bb      	ldr	r3, [r7, #24]
 8009b56:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009b58:	69bb      	ldr	r3, [r7, #24]
 8009b5a:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b5c:	69bb      	ldr	r3, [r7, #24]
 8009b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b60:	f1c3 0205 	rsb	r2, r3, #5
 8009b64:	69bb      	ldr	r3, [r7, #24]
 8009b66:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8009b68:	69bb      	ldr	r3, [r7, #24]
 8009b6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b6c:	4b23      	ldr	r3, [pc, #140]	; (8009bfc <xTaskPriorityDisinherit+0x124>)
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	429a      	cmp	r2, r3
 8009b72:	d903      	bls.n	8009b7c <xTaskPriorityDisinherit+0xa4>
 8009b74:	69bb      	ldr	r3, [r7, #24]
 8009b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b78:	4a20      	ldr	r2, [pc, #128]	; (8009bfc <xTaskPriorityDisinherit+0x124>)
 8009b7a:	6013      	str	r3, [r2, #0]
 8009b7c:	69bb      	ldr	r3, [r7, #24]
 8009b7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b80:	491f      	ldr	r1, [pc, #124]	; (8009c00 <xTaskPriorityDisinherit+0x128>)
 8009b82:	4613      	mov	r3, r2
 8009b84:	009b      	lsls	r3, r3, #2
 8009b86:	4413      	add	r3, r2
 8009b88:	009b      	lsls	r3, r3, #2
 8009b8a:	440b      	add	r3, r1
 8009b8c:	3304      	adds	r3, #4
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	617b      	str	r3, [r7, #20]
 8009b92:	69bb      	ldr	r3, [r7, #24]
 8009b94:	697a      	ldr	r2, [r7, #20]
 8009b96:	609a      	str	r2, [r3, #8]
 8009b98:	697b      	ldr	r3, [r7, #20]
 8009b9a:	689a      	ldr	r2, [r3, #8]
 8009b9c:	69bb      	ldr	r3, [r7, #24]
 8009b9e:	60da      	str	r2, [r3, #12]
 8009ba0:	697b      	ldr	r3, [r7, #20]
 8009ba2:	689b      	ldr	r3, [r3, #8]
 8009ba4:	69ba      	ldr	r2, [r7, #24]
 8009ba6:	3204      	adds	r2, #4
 8009ba8:	605a      	str	r2, [r3, #4]
 8009baa:	69bb      	ldr	r3, [r7, #24]
 8009bac:	1d1a      	adds	r2, r3, #4
 8009bae:	697b      	ldr	r3, [r7, #20]
 8009bb0:	609a      	str	r2, [r3, #8]
 8009bb2:	69bb      	ldr	r3, [r7, #24]
 8009bb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009bb6:	4613      	mov	r3, r2
 8009bb8:	009b      	lsls	r3, r3, #2
 8009bba:	4413      	add	r3, r2
 8009bbc:	009b      	lsls	r3, r3, #2
 8009bbe:	4a10      	ldr	r2, [pc, #64]	; (8009c00 <xTaskPriorityDisinherit+0x128>)
 8009bc0:	441a      	add	r2, r3
 8009bc2:	69bb      	ldr	r3, [r7, #24]
 8009bc4:	615a      	str	r2, [r3, #20]
 8009bc6:	69bb      	ldr	r3, [r7, #24]
 8009bc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009bca:	490d      	ldr	r1, [pc, #52]	; (8009c00 <xTaskPriorityDisinherit+0x128>)
 8009bcc:	4613      	mov	r3, r2
 8009bce:	009b      	lsls	r3, r3, #2
 8009bd0:	4413      	add	r3, r2
 8009bd2:	009b      	lsls	r3, r3, #2
 8009bd4:	440b      	add	r3, r1
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	1c59      	adds	r1, r3, #1
 8009bda:	4809      	ldr	r0, [pc, #36]	; (8009c00 <xTaskPriorityDisinherit+0x128>)
 8009bdc:	4613      	mov	r3, r2
 8009bde:	009b      	lsls	r3, r3, #2
 8009be0:	4413      	add	r3, r2
 8009be2:	009b      	lsls	r3, r3, #2
 8009be4:	4403      	add	r3, r0
 8009be6:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8009be8:	2301      	movs	r3, #1
 8009bea:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8009bec:	69fb      	ldr	r3, [r7, #28]
    }
 8009bee:	4618      	mov	r0, r3
 8009bf0:	3720      	adds	r7, #32
 8009bf2:	46bd      	mov	sp, r7
 8009bf4:	bd80      	pop	{r7, pc}
 8009bf6:	bf00      	nop
 8009bf8:	200001e0 	.word	0x200001e0
 8009bfc:	200002c0 	.word	0x200002c0
 8009c00:	200001e4 	.word	0x200001e4

08009c04 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b086      	sub	sp, #24
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
 8009c0c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8009c0e:	4b2e      	ldr	r3, [pc, #184]	; (8009cc8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009c14:	4b2d      	ldr	r3, [pc, #180]	; (8009ccc <prvAddCurrentTaskToDelayedList+0xc8>)
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	3304      	adds	r3, #4
 8009c1a:	4618      	mov	r0, r3
 8009c1c:	f000 fb8c 	bl	800a338 <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c26:	d124      	bne.n	8009c72 <prvAddCurrentTaskToDelayedList+0x6e>
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d021      	beq.n	8009c72 <prvAddCurrentTaskToDelayedList+0x6e>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c2e:	4b28      	ldr	r3, [pc, #160]	; (8009cd0 <prvAddCurrentTaskToDelayedList+0xcc>)
 8009c30:	685b      	ldr	r3, [r3, #4]
 8009c32:	613b      	str	r3, [r7, #16]
 8009c34:	4b25      	ldr	r3, [pc, #148]	; (8009ccc <prvAddCurrentTaskToDelayedList+0xc8>)
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	693a      	ldr	r2, [r7, #16]
 8009c3a:	609a      	str	r2, [r3, #8]
 8009c3c:	4b23      	ldr	r3, [pc, #140]	; (8009ccc <prvAddCurrentTaskToDelayedList+0xc8>)
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	693a      	ldr	r2, [r7, #16]
 8009c42:	6892      	ldr	r2, [r2, #8]
 8009c44:	60da      	str	r2, [r3, #12]
 8009c46:	4b21      	ldr	r3, [pc, #132]	; (8009ccc <prvAddCurrentTaskToDelayedList+0xc8>)
 8009c48:	681a      	ldr	r2, [r3, #0]
 8009c4a:	693b      	ldr	r3, [r7, #16]
 8009c4c:	689b      	ldr	r3, [r3, #8]
 8009c4e:	3204      	adds	r2, #4
 8009c50:	605a      	str	r2, [r3, #4]
 8009c52:	4b1e      	ldr	r3, [pc, #120]	; (8009ccc <prvAddCurrentTaskToDelayedList+0xc8>)
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	1d1a      	adds	r2, r3, #4
 8009c58:	693b      	ldr	r3, [r7, #16]
 8009c5a:	609a      	str	r2, [r3, #8]
 8009c5c:	4b1b      	ldr	r3, [pc, #108]	; (8009ccc <prvAddCurrentTaskToDelayedList+0xc8>)
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	4a1b      	ldr	r2, [pc, #108]	; (8009cd0 <prvAddCurrentTaskToDelayedList+0xcc>)
 8009c62:	615a      	str	r2, [r3, #20]
 8009c64:	4b1a      	ldr	r3, [pc, #104]	; (8009cd0 <prvAddCurrentTaskToDelayedList+0xcc>)
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	3301      	adds	r3, #1
 8009c6a:	4a19      	ldr	r2, [pc, #100]	; (8009cd0 <prvAddCurrentTaskToDelayedList+0xcc>)
 8009c6c:	6013      	str	r3, [r2, #0]
 8009c6e:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8009c70:	e026      	b.n	8009cc0 <prvAddCurrentTaskToDelayedList+0xbc>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8009c72:	697a      	ldr	r2, [r7, #20]
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	4413      	add	r3, r2
 8009c78:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009c7a:	4b14      	ldr	r3, [pc, #80]	; (8009ccc <prvAddCurrentTaskToDelayedList+0xc8>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	68fa      	ldr	r2, [r7, #12]
 8009c80:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8009c82:	68fa      	ldr	r2, [r7, #12]
 8009c84:	697b      	ldr	r3, [r7, #20]
 8009c86:	429a      	cmp	r2, r3
 8009c88:	d209      	bcs.n	8009c9e <prvAddCurrentTaskToDelayedList+0x9a>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c8a:	4b12      	ldr	r3, [pc, #72]	; (8009cd4 <prvAddCurrentTaskToDelayedList+0xd0>)
 8009c8c:	681a      	ldr	r2, [r3, #0]
 8009c8e:	4b0f      	ldr	r3, [pc, #60]	; (8009ccc <prvAddCurrentTaskToDelayedList+0xc8>)
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	3304      	adds	r3, #4
 8009c94:	4619      	mov	r1, r3
 8009c96:	4610      	mov	r0, r2
 8009c98:	f000 fb16 	bl	800a2c8 <vListInsert>
}
 8009c9c:	e010      	b.n	8009cc0 <prvAddCurrentTaskToDelayedList+0xbc>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c9e:	4b0e      	ldr	r3, [pc, #56]	; (8009cd8 <prvAddCurrentTaskToDelayedList+0xd4>)
 8009ca0:	681a      	ldr	r2, [r3, #0]
 8009ca2:	4b0a      	ldr	r3, [pc, #40]	; (8009ccc <prvAddCurrentTaskToDelayedList+0xc8>)
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	3304      	adds	r3, #4
 8009ca8:	4619      	mov	r1, r3
 8009caa:	4610      	mov	r0, r2
 8009cac:	f000 fb0c 	bl	800a2c8 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8009cb0:	4b0a      	ldr	r3, [pc, #40]	; (8009cdc <prvAddCurrentTaskToDelayedList+0xd8>)
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	68fa      	ldr	r2, [r7, #12]
 8009cb6:	429a      	cmp	r2, r3
 8009cb8:	d202      	bcs.n	8009cc0 <prvAddCurrentTaskToDelayedList+0xbc>
                    xNextTaskUnblockTime = xTimeToWake;
 8009cba:	4a08      	ldr	r2, [pc, #32]	; (8009cdc <prvAddCurrentTaskToDelayedList+0xd8>)
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	6013      	str	r3, [r2, #0]
}
 8009cc0:	bf00      	nop
 8009cc2:	3718      	adds	r7, #24
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	bd80      	pop	{r7, pc}
 8009cc8:	200002bc 	.word	0x200002bc
 8009ccc:	200001e0 	.word	0x200001e0
 8009cd0:	200002a4 	.word	0x200002a4
 8009cd4:	20000274 	.word	0x20000274
 8009cd8:	20000270 	.word	0x20000270
 8009cdc:	200002d8 	.word	0x200002d8

08009ce0 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b084      	sub	sp, #16
 8009ce4:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8009cea:	f000 fa45 	bl	800a178 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8009cee:	4b11      	ldr	r3, [pc, #68]	; (8009d34 <xTimerCreateTimerTask+0x54>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d00a      	beq.n	8009d0c <xTimerCreateTimerTask+0x2c>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 8009cf6:	4b10      	ldr	r3, [pc, #64]	; (8009d38 <xTimerCreateTimerTask+0x58>)
 8009cf8:	9301      	str	r3, [sp, #4]
 8009cfa:	2303      	movs	r3, #3
 8009cfc:	9300      	str	r3, [sp, #0]
 8009cfe:	2300      	movs	r3, #0
 8009d00:	2280      	movs	r2, #128	; 0x80
 8009d02:	490e      	ldr	r1, [pc, #56]	; (8009d3c <xTimerCreateTimerTask+0x5c>)
 8009d04:	480e      	ldr	r0, [pc, #56]	; (8009d40 <xTimerCreateTimerTask+0x60>)
 8009d06:	f7fe fd6d 	bl	80087e4 <xTaskCreate>
 8009d0a:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d10a      	bne.n	8009d28 <xTimerCreateTimerTask+0x48>
        __asm volatile
 8009d12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d16:	f383 8811 	msr	BASEPRI, r3
 8009d1a:	f3bf 8f6f 	isb	sy
 8009d1e:	f3bf 8f4f 	dsb	sy
 8009d22:	603b      	str	r3, [r7, #0]
    }
 8009d24:	bf00      	nop
 8009d26:	e7fe      	b.n	8009d26 <xTimerCreateTimerTask+0x46>
        return xReturn;
 8009d28:	687b      	ldr	r3, [r7, #4]
    }
 8009d2a:	4618      	mov	r0, r3
 8009d2c:	3708      	adds	r7, #8
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	bd80      	pop	{r7, pc}
 8009d32:	bf00      	nop
 8009d34:	20000314 	.word	0x20000314
 8009d38:	20000318 	.word	0x20000318
 8009d3c:	0800d1ec 	.word	0x0800d1ec
 8009d40:	08009de9 	.word	0x08009de9

08009d44 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b084      	sub	sp, #16
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	60f8      	str	r0, [r7, #12]
 8009d4c:	60b9      	str	r1, [r7, #8]
 8009d4e:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8009d50:	e008      	b.n	8009d64 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	699b      	ldr	r3, [r3, #24]
 8009d56:	68ba      	ldr	r2, [r7, #8]
 8009d58:	4413      	add	r3, r2
 8009d5a:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	6a1b      	ldr	r3, [r3, #32]
 8009d60:	68f8      	ldr	r0, [r7, #12]
 8009d62:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	699a      	ldr	r2, [r3, #24]
 8009d68:	68bb      	ldr	r3, [r7, #8]
 8009d6a:	18d1      	adds	r1, r2, r3
 8009d6c:	68bb      	ldr	r3, [r7, #8]
 8009d6e:	687a      	ldr	r2, [r7, #4]
 8009d70:	68f8      	ldr	r0, [r7, #12]
 8009d72:	f000 f8db 	bl	8009f2c <prvInsertTimerInActiveList>
 8009d76:	4603      	mov	r3, r0
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d1ea      	bne.n	8009d52 <prvReloadTimer+0xe>
        }
    }
 8009d7c:	bf00      	nop
 8009d7e:	bf00      	nop
 8009d80:	3710      	adds	r7, #16
 8009d82:	46bd      	mov	sp, r7
 8009d84:	bd80      	pop	{r7, pc}
	...

08009d88 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8009d88:	b580      	push	{r7, lr}
 8009d8a:	b084      	sub	sp, #16
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
 8009d90:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d92:	4b14      	ldr	r3, [pc, #80]	; (8009de4 <prvProcessExpiredTimer+0x5c>)
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	68db      	ldr	r3, [r3, #12]
 8009d98:	68db      	ldr	r3, [r3, #12]
 8009d9a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	3304      	adds	r3, #4
 8009da0:	4618      	mov	r0, r3
 8009da2:	f000 fac9 	bl	800a338 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009dac:	f003 0304 	and.w	r3, r3, #4
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d005      	beq.n	8009dc0 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8009db4:	683a      	ldr	r2, [r7, #0]
 8009db6:	6879      	ldr	r1, [r7, #4]
 8009db8:	68f8      	ldr	r0, [r7, #12]
 8009dba:	f7ff ffc3 	bl	8009d44 <prvReloadTimer>
 8009dbe:	e008      	b.n	8009dd2 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009dc6:	f023 0301 	bic.w	r3, r3, #1
 8009dca:	b2da      	uxtb	r2, r3
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	6a1b      	ldr	r3, [r3, #32]
 8009dd6:	68f8      	ldr	r0, [r7, #12]
 8009dd8:	4798      	blx	r3
    }
 8009dda:	bf00      	nop
 8009ddc:	3710      	adds	r7, #16
 8009dde:	46bd      	mov	sp, r7
 8009de0:	bd80      	pop	{r7, pc}
 8009de2:	bf00      	nop
 8009de4:	2000030c 	.word	0x2000030c

08009de8 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b084      	sub	sp, #16
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009df0:	f107 0308 	add.w	r3, r7, #8
 8009df4:	4618      	mov	r0, r3
 8009df6:	f000 f857 	bl	8009ea8 <prvGetNextExpireTime>
 8009dfa:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009dfc:	68bb      	ldr	r3, [r7, #8]
 8009dfe:	4619      	mov	r1, r3
 8009e00:	68f8      	ldr	r0, [r7, #12]
 8009e02:	f000 f803 	bl	8009e0c <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8009e06:	f000 f8d3 	bl	8009fb0 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009e0a:	e7f1      	b.n	8009df0 <prvTimerTask+0x8>

08009e0c <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b084      	sub	sp, #16
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
 8009e14:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8009e16:	f7ff f80f 	bl	8008e38 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009e1a:	f107 0308 	add.w	r3, r7, #8
 8009e1e:	4618      	mov	r0, r3
 8009e20:	f000 f864 	bl	8009eec <prvSampleTimeNow>
 8009e24:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8009e26:	68bb      	ldr	r3, [r7, #8]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d130      	bne.n	8009e8e <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009e2c:	683b      	ldr	r3, [r7, #0]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d10a      	bne.n	8009e48 <prvProcessTimerOrBlockTask+0x3c>
 8009e32:	687a      	ldr	r2, [r7, #4]
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	429a      	cmp	r2, r3
 8009e38:	d806      	bhi.n	8009e48 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8009e3a:	f7ff f841 	bl	8008ec0 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009e3e:	68f9      	ldr	r1, [r7, #12]
 8009e40:	6878      	ldr	r0, [r7, #4]
 8009e42:	f7ff ffa1 	bl	8009d88 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8009e46:	e024      	b.n	8009e92 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8009e48:	683b      	ldr	r3, [r7, #0]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d008      	beq.n	8009e60 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009e4e:	4b13      	ldr	r3, [pc, #76]	; (8009e9c <prvProcessTimerOrBlockTask+0x90>)
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d101      	bne.n	8009e5c <prvProcessTimerOrBlockTask+0x50>
 8009e58:	2301      	movs	r3, #1
 8009e5a:	e000      	b.n	8009e5e <prvProcessTimerOrBlockTask+0x52>
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009e60:	4b0f      	ldr	r3, [pc, #60]	; (8009ea0 <prvProcessTimerOrBlockTask+0x94>)
 8009e62:	6818      	ldr	r0, [r3, #0]
 8009e64:	687a      	ldr	r2, [r7, #4]
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	1ad3      	subs	r3, r2, r3
 8009e6a:	683a      	ldr	r2, [r7, #0]
 8009e6c:	4619      	mov	r1, r3
 8009e6e:	f7fe fc85 	bl	800877c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8009e72:	f7ff f825 	bl	8008ec0 <xTaskResumeAll>
 8009e76:	4603      	mov	r3, r0
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d10a      	bne.n	8009e92 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8009e7c:	4b09      	ldr	r3, [pc, #36]	; (8009ea4 <prvProcessTimerOrBlockTask+0x98>)
 8009e7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e82:	601a      	str	r2, [r3, #0]
 8009e84:	f3bf 8f4f 	dsb	sy
 8009e88:	f3bf 8f6f 	isb	sy
    }
 8009e8c:	e001      	b.n	8009e92 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8009e8e:	f7ff f817 	bl	8008ec0 <xTaskResumeAll>
    }
 8009e92:	bf00      	nop
 8009e94:	3710      	adds	r7, #16
 8009e96:	46bd      	mov	sp, r7
 8009e98:	bd80      	pop	{r7, pc}
 8009e9a:	bf00      	nop
 8009e9c:	20000310 	.word	0x20000310
 8009ea0:	20000314 	.word	0x20000314
 8009ea4:	e000ed04 	.word	0xe000ed04

08009ea8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8009ea8:	b480      	push	{r7}
 8009eaa:	b085      	sub	sp, #20
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009eb0:	4b0d      	ldr	r3, [pc, #52]	; (8009ee8 <prvGetNextExpireTime+0x40>)
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d101      	bne.n	8009ebe <prvGetNextExpireTime+0x16>
 8009eba:	2201      	movs	r2, #1
 8009ebc:	e000      	b.n	8009ec0 <prvGetNextExpireTime+0x18>
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d105      	bne.n	8009ed8 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009ecc:	4b06      	ldr	r3, [pc, #24]	; (8009ee8 <prvGetNextExpireTime+0x40>)
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	68db      	ldr	r3, [r3, #12]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	60fb      	str	r3, [r7, #12]
 8009ed6:	e001      	b.n	8009edc <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8009ed8:	2300      	movs	r3, #0
 8009eda:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8009edc:	68fb      	ldr	r3, [r7, #12]
    }
 8009ede:	4618      	mov	r0, r3
 8009ee0:	3714      	adds	r7, #20
 8009ee2:	46bd      	mov	sp, r7
 8009ee4:	bc80      	pop	{r7}
 8009ee6:	4770      	bx	lr
 8009ee8:	2000030c 	.word	0x2000030c

08009eec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8009eec:	b580      	push	{r7, lr}
 8009eee:	b084      	sub	sp, #16
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8009ef4:	f7ff f8e0 	bl	80090b8 <xTaskGetTickCount>
 8009ef8:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8009efa:	4b0b      	ldr	r3, [pc, #44]	; (8009f28 <prvSampleTimeNow+0x3c>)
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	68fa      	ldr	r2, [r7, #12]
 8009f00:	429a      	cmp	r2, r3
 8009f02:	d205      	bcs.n	8009f10 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8009f04:	f000 f912 	bl	800a12c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2201      	movs	r2, #1
 8009f0c:	601a      	str	r2, [r3, #0]
 8009f0e:	e002      	b.n	8009f16 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2200      	movs	r2, #0
 8009f14:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8009f16:	4a04      	ldr	r2, [pc, #16]	; (8009f28 <prvSampleTimeNow+0x3c>)
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8009f1c:	68fb      	ldr	r3, [r7, #12]
    }
 8009f1e:	4618      	mov	r0, r3
 8009f20:	3710      	adds	r7, #16
 8009f22:	46bd      	mov	sp, r7
 8009f24:	bd80      	pop	{r7, pc}
 8009f26:	bf00      	nop
 8009f28:	2000031c 	.word	0x2000031c

08009f2c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8009f2c:	b580      	push	{r7, lr}
 8009f2e:	b086      	sub	sp, #24
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	60f8      	str	r0, [r7, #12]
 8009f34:	60b9      	str	r1, [r7, #8]
 8009f36:	607a      	str	r2, [r7, #4]
 8009f38:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	68ba      	ldr	r2, [r7, #8]
 8009f42:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	68fa      	ldr	r2, [r7, #12]
 8009f48:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8009f4a:	68ba      	ldr	r2, [r7, #8]
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	429a      	cmp	r2, r3
 8009f50:	d812      	bhi.n	8009f78 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f52:	687a      	ldr	r2, [r7, #4]
 8009f54:	683b      	ldr	r3, [r7, #0]
 8009f56:	1ad2      	subs	r2, r2, r3
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	699b      	ldr	r3, [r3, #24]
 8009f5c:	429a      	cmp	r2, r3
 8009f5e:	d302      	bcc.n	8009f66 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8009f60:	2301      	movs	r3, #1
 8009f62:	617b      	str	r3, [r7, #20]
 8009f64:	e01b      	b.n	8009f9e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009f66:	4b10      	ldr	r3, [pc, #64]	; (8009fa8 <prvInsertTimerInActiveList+0x7c>)
 8009f68:	681a      	ldr	r2, [r3, #0]
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	3304      	adds	r3, #4
 8009f6e:	4619      	mov	r1, r3
 8009f70:	4610      	mov	r0, r2
 8009f72:	f000 f9a9 	bl	800a2c8 <vListInsert>
 8009f76:	e012      	b.n	8009f9e <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009f78:	687a      	ldr	r2, [r7, #4]
 8009f7a:	683b      	ldr	r3, [r7, #0]
 8009f7c:	429a      	cmp	r2, r3
 8009f7e:	d206      	bcs.n	8009f8e <prvInsertTimerInActiveList+0x62>
 8009f80:	68ba      	ldr	r2, [r7, #8]
 8009f82:	683b      	ldr	r3, [r7, #0]
 8009f84:	429a      	cmp	r2, r3
 8009f86:	d302      	bcc.n	8009f8e <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8009f88:	2301      	movs	r3, #1
 8009f8a:	617b      	str	r3, [r7, #20]
 8009f8c:	e007      	b.n	8009f9e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009f8e:	4b07      	ldr	r3, [pc, #28]	; (8009fac <prvInsertTimerInActiveList+0x80>)
 8009f90:	681a      	ldr	r2, [r3, #0]
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	3304      	adds	r3, #4
 8009f96:	4619      	mov	r1, r3
 8009f98:	4610      	mov	r0, r2
 8009f9a:	f000 f995 	bl	800a2c8 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8009f9e:	697b      	ldr	r3, [r7, #20]
    }
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	3718      	adds	r7, #24
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	bd80      	pop	{r7, pc}
 8009fa8:	20000310 	.word	0x20000310
 8009fac:	2000030c 	.word	0x2000030c

08009fb0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8009fb0:	b580      	push	{r7, lr}
 8009fb2:	b088      	sub	sp, #32
 8009fb4:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009fb6:	e0a6      	b.n	800a106 <prvProcessReceivedCommands+0x156>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009fb8:	68bb      	ldr	r3, [r7, #8]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	f2c0 80a2 	blt.w	800a104 <prvProcessReceivedCommands+0x154>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009fc0:	693b      	ldr	r3, [r7, #16]
 8009fc2:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009fc4:	69fb      	ldr	r3, [r7, #28]
 8009fc6:	695b      	ldr	r3, [r3, #20]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d004      	beq.n	8009fd6 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009fcc:	69fb      	ldr	r3, [r7, #28]
 8009fce:	3304      	adds	r3, #4
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	f000 f9b1 	bl	800a338 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009fd6:	1d3b      	adds	r3, r7, #4
 8009fd8:	4618      	mov	r0, r3
 8009fda:	f7ff ff87 	bl	8009eec <prvSampleTimeNow>
 8009fde:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8009fe0:	68bb      	ldr	r3, [r7, #8]
 8009fe2:	3b01      	subs	r3, #1
 8009fe4:	2b08      	cmp	r3, #8
 8009fe6:	f200 808e 	bhi.w	800a106 <prvProcessReceivedCommands+0x156>
 8009fea:	a201      	add	r2, pc, #4	; (adr r2, 8009ff0 <prvProcessReceivedCommands+0x40>)
 8009fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ff0:	0800a015 	.word	0x0800a015
 8009ff4:	0800a015 	.word	0x0800a015
 8009ff8:	0800a07d 	.word	0x0800a07d
 8009ffc:	0800a091 	.word	0x0800a091
 800a000:	0800a0db 	.word	0x0800a0db
 800a004:	0800a015 	.word	0x0800a015
 800a008:	0800a015 	.word	0x0800a015
 800a00c:	0800a07d 	.word	0x0800a07d
 800a010:	0800a091 	.word	0x0800a091
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a014:	69fb      	ldr	r3, [r7, #28]
 800a016:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a01a:	f043 0301 	orr.w	r3, r3, #1
 800a01e:	b2da      	uxtb	r2, r3
 800a020:	69fb      	ldr	r3, [r7, #28]
 800a022:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a026:	68fa      	ldr	r2, [r7, #12]
 800a028:	69fb      	ldr	r3, [r7, #28]
 800a02a:	699b      	ldr	r3, [r3, #24]
 800a02c:	18d1      	adds	r1, r2, r3
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	69ba      	ldr	r2, [r7, #24]
 800a032:	69f8      	ldr	r0, [r7, #28]
 800a034:	f7ff ff7a 	bl	8009f2c <prvInsertTimerInActiveList>
 800a038:	4603      	mov	r3, r0
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d063      	beq.n	800a106 <prvProcessReceivedCommands+0x156>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a03e:	69fb      	ldr	r3, [r7, #28]
 800a040:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a044:	f003 0304 	and.w	r3, r3, #4
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d009      	beq.n	800a060 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 800a04c:	68fa      	ldr	r2, [r7, #12]
 800a04e:	69fb      	ldr	r3, [r7, #28]
 800a050:	699b      	ldr	r3, [r3, #24]
 800a052:	4413      	add	r3, r2
 800a054:	69ba      	ldr	r2, [r7, #24]
 800a056:	4619      	mov	r1, r3
 800a058:	69f8      	ldr	r0, [r7, #28]
 800a05a:	f7ff fe73 	bl	8009d44 <prvReloadTimer>
 800a05e:	e008      	b.n	800a072 <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800a060:	69fb      	ldr	r3, [r7, #28]
 800a062:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a066:	f023 0301 	bic.w	r3, r3, #1
 800a06a:	b2da      	uxtb	r2, r3
 800a06c:	69fb      	ldr	r3, [r7, #28]
 800a06e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a072:	69fb      	ldr	r3, [r7, #28]
 800a074:	6a1b      	ldr	r3, [r3, #32]
 800a076:	69f8      	ldr	r0, [r7, #28]
 800a078:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 800a07a:	e044      	b.n	800a106 <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800a07c:	69fb      	ldr	r3, [r7, #28]
 800a07e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a082:	f023 0301 	bic.w	r3, r3, #1
 800a086:	b2da      	uxtb	r2, r3
 800a088:	69fb      	ldr	r3, [r7, #28]
 800a08a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 800a08e:	e03a      	b.n	800a106 <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a090:	69fb      	ldr	r3, [r7, #28]
 800a092:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a096:	f043 0301 	orr.w	r3, r3, #1
 800a09a:	b2da      	uxtb	r2, r3
 800a09c:	69fb      	ldr	r3, [r7, #28]
 800a09e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a0a2:	68fa      	ldr	r2, [r7, #12]
 800a0a4:	69fb      	ldr	r3, [r7, #28]
 800a0a6:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a0a8:	69fb      	ldr	r3, [r7, #28]
 800a0aa:	699b      	ldr	r3, [r3, #24]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d10a      	bne.n	800a0c6 <prvProcessReceivedCommands+0x116>
        __asm volatile
 800a0b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0b4:	f383 8811 	msr	BASEPRI, r3
 800a0b8:	f3bf 8f6f 	isb	sy
 800a0bc:	f3bf 8f4f 	dsb	sy
 800a0c0:	617b      	str	r3, [r7, #20]
    }
 800a0c2:	bf00      	nop
 800a0c4:	e7fe      	b.n	800a0c4 <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a0c6:	69fb      	ldr	r3, [r7, #28]
 800a0c8:	699a      	ldr	r2, [r3, #24]
 800a0ca:	69bb      	ldr	r3, [r7, #24]
 800a0cc:	18d1      	adds	r1, r2, r3
 800a0ce:	69bb      	ldr	r3, [r7, #24]
 800a0d0:	69ba      	ldr	r2, [r7, #24]
 800a0d2:	69f8      	ldr	r0, [r7, #28]
 800a0d4:	f7ff ff2a 	bl	8009f2c <prvInsertTimerInActiveList>
                        break;
 800a0d8:	e015      	b.n	800a106 <prvProcessReceivedCommands+0x156>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a0da:	69fb      	ldr	r3, [r7, #28]
 800a0dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a0e0:	f003 0302 	and.w	r3, r3, #2
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d103      	bne.n	800a0f0 <prvProcessReceivedCommands+0x140>
                            {
                                vPortFree( pxTimer );
 800a0e8:	69f8      	ldr	r0, [r7, #28]
 800a0ea:	f000 f88d 	bl	800a208 <vPortFree>
 800a0ee:	e00a      	b.n	800a106 <prvProcessReceivedCommands+0x156>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800a0f0:	69fb      	ldr	r3, [r7, #28]
 800a0f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a0f6:	f023 0301 	bic.w	r3, r3, #1
 800a0fa:	b2da      	uxtb	r2, r3
 800a0fc:	69fb      	ldr	r3, [r7, #28]
 800a0fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800a102:	e000      	b.n	800a106 <prvProcessReceivedCommands+0x156>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 800a104:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a106:	4b08      	ldr	r3, [pc, #32]	; (800a128 <prvProcessReceivedCommands+0x178>)
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	f107 0108 	add.w	r1, r7, #8
 800a10e:	2200      	movs	r2, #0
 800a110:	4618      	mov	r0, r3
 800a112:	f7fe f8d7 	bl	80082c4 <xQueueReceive>
 800a116:	4603      	mov	r3, r0
 800a118:	2b00      	cmp	r3, #0
 800a11a:	f47f af4d 	bne.w	8009fb8 <prvProcessReceivedCommands+0x8>
        }
    }
 800a11e:	bf00      	nop
 800a120:	bf00      	nop
 800a122:	3720      	adds	r7, #32
 800a124:	46bd      	mov	sp, r7
 800a126:	bd80      	pop	{r7, pc}
 800a128:	20000314 	.word	0x20000314

0800a12c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b082      	sub	sp, #8
 800a130:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a132:	e009      	b.n	800a148 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a134:	4b0e      	ldr	r3, [pc, #56]	; (800a170 <prvSwitchTimerLists+0x44>)
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	68db      	ldr	r3, [r3, #12]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800a13e:	f04f 31ff 	mov.w	r1, #4294967295
 800a142:	6838      	ldr	r0, [r7, #0]
 800a144:	f7ff fe20 	bl	8009d88 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a148:	4b09      	ldr	r3, [pc, #36]	; (800a170 <prvSwitchTimerLists+0x44>)
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d1f0      	bne.n	800a134 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 800a152:	4b07      	ldr	r3, [pc, #28]	; (800a170 <prvSwitchTimerLists+0x44>)
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 800a158:	4b06      	ldr	r3, [pc, #24]	; (800a174 <prvSwitchTimerLists+0x48>)
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	4a04      	ldr	r2, [pc, #16]	; (800a170 <prvSwitchTimerLists+0x44>)
 800a15e:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800a160:	4a04      	ldr	r2, [pc, #16]	; (800a174 <prvSwitchTimerLists+0x48>)
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	6013      	str	r3, [r2, #0]
    }
 800a166:	bf00      	nop
 800a168:	3708      	adds	r7, #8
 800a16a:	46bd      	mov	sp, r7
 800a16c:	bd80      	pop	{r7, pc}
 800a16e:	bf00      	nop
 800a170:	2000030c 	.word	0x2000030c
 800a174:	20000310 	.word	0x20000310

0800a178 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800a178:	b580      	push	{r7, lr}
 800a17a:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800a17c:	f000 f9f8 	bl	800a570 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800a180:	4b12      	ldr	r3, [pc, #72]	; (800a1cc <prvCheckForValidListAndQueue+0x54>)
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	2b00      	cmp	r3, #0
 800a186:	d11d      	bne.n	800a1c4 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 800a188:	4811      	ldr	r0, [pc, #68]	; (800a1d0 <prvCheckForValidListAndQueue+0x58>)
 800a18a:	f000 f84f 	bl	800a22c <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800a18e:	4811      	ldr	r0, [pc, #68]	; (800a1d4 <prvCheckForValidListAndQueue+0x5c>)
 800a190:	f000 f84c 	bl	800a22c <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800a194:	4b10      	ldr	r3, [pc, #64]	; (800a1d8 <prvCheckForValidListAndQueue+0x60>)
 800a196:	4a0e      	ldr	r2, [pc, #56]	; (800a1d0 <prvCheckForValidListAndQueue+0x58>)
 800a198:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800a19a:	4b10      	ldr	r3, [pc, #64]	; (800a1dc <prvCheckForValidListAndQueue+0x64>)
 800a19c:	4a0d      	ldr	r2, [pc, #52]	; (800a1d4 <prvCheckForValidListAndQueue+0x5c>)
 800a19e:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	210c      	movs	r1, #12
 800a1a4:	200a      	movs	r0, #10
 800a1a6:	f7fd fe6b 	bl	8007e80 <xQueueGenericCreate>
 800a1aa:	4603      	mov	r3, r0
 800a1ac:	4a07      	ldr	r2, [pc, #28]	; (800a1cc <prvCheckForValidListAndQueue+0x54>)
 800a1ae:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 800a1b0:	4b06      	ldr	r3, [pc, #24]	; (800a1cc <prvCheckForValidListAndQueue+0x54>)
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d005      	beq.n	800a1c4 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a1b8:	4b04      	ldr	r3, [pc, #16]	; (800a1cc <prvCheckForValidListAndQueue+0x54>)
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	4908      	ldr	r1, [pc, #32]	; (800a1e0 <prvCheckForValidListAndQueue+0x68>)
 800a1be:	4618      	mov	r0, r3
 800a1c0:	f7fe fa8e 	bl	80086e0 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800a1c4:	f000 fa04 	bl	800a5d0 <vPortExitCritical>
    }
 800a1c8:	bf00      	nop
 800a1ca:	bd80      	pop	{r7, pc}
 800a1cc:	20000314 	.word	0x20000314
 800a1d0:	200002e4 	.word	0x200002e4
 800a1d4:	200002f8 	.word	0x200002f8
 800a1d8:	2000030c 	.word	0x2000030c
 800a1dc:	20000310 	.word	0x20000310
 800a1e0:	0800d1f4 	.word	0x0800d1f4

0800a1e4 <pvPortMalloc>:
#endif

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b084      	sub	sp, #16
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
    void * pvReturn;

    vTaskSuspendAll();
 800a1ec:	f7fe fe24 	bl	8008e38 <vTaskSuspendAll>
    {
        pvReturn = malloc( xWantedSize );
 800a1f0:	6878      	ldr	r0, [r7, #4]
 800a1f2:	f000 fbcd 	bl	800a990 <malloc>
 800a1f6:	4603      	mov	r3, r0
 800a1f8:	60fb      	str	r3, [r7, #12]
        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800a1fa:	f7fe fe61 	bl	8008ec0 <xTaskResumeAll>
            vApplicationMallocFailedHook();
        }
    }
    #endif

    return pvReturn;
 800a1fe:	68fb      	ldr	r3, [r7, #12]
}
 800a200:	4618      	mov	r0, r3
 800a202:	3710      	adds	r7, #16
 800a204:	46bd      	mov	sp, r7
 800a206:	bd80      	pop	{r7, pc}

0800a208 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b082      	sub	sp, #8
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
    if( pv != NULL )
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	2b00      	cmp	r3, #0
 800a214:	d006      	beq.n	800a224 <vPortFree+0x1c>
    {
        vTaskSuspendAll();
 800a216:	f7fe fe0f 	bl	8008e38 <vTaskSuspendAll>
        {
            free( pv );
 800a21a:	6878      	ldr	r0, [r7, #4]
 800a21c:	f000 fbc0 	bl	800a9a0 <free>
            traceFREE( pv, 0 );
        }
        ( void ) xTaskResumeAll();
 800a220:	f7fe fe4e 	bl	8008ec0 <xTaskResumeAll>
    }
}
 800a224:	bf00      	nop
 800a226:	3708      	adds	r7, #8
 800a228:	46bd      	mov	sp, r7
 800a22a:	bd80      	pop	{r7, pc}

0800a22c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a22c:	b480      	push	{r7}
 800a22e:	b083      	sub	sp, #12
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	f103 0208 	add.w	r2, r3, #8
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	f04f 32ff 	mov.w	r2, #4294967295
 800a244:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	f103 0208 	add.w	r2, r3, #8
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	f103 0208 	add.w	r2, r3, #8
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2200      	movs	r2, #0
 800a25e:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a260:	bf00      	nop
 800a262:	370c      	adds	r7, #12
 800a264:	46bd      	mov	sp, r7
 800a266:	bc80      	pop	{r7}
 800a268:	4770      	bx	lr

0800a26a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a26a:	b480      	push	{r7}
 800a26c:	b083      	sub	sp, #12
 800a26e:	af00      	add	r7, sp, #0
 800a270:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	2200      	movs	r2, #0
 800a276:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a278:	bf00      	nop
 800a27a:	370c      	adds	r7, #12
 800a27c:	46bd      	mov	sp, r7
 800a27e:	bc80      	pop	{r7}
 800a280:	4770      	bx	lr

0800a282 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 800a282:	b480      	push	{r7}
 800a284:	b085      	sub	sp, #20
 800a286:	af00      	add	r7, sp, #0
 800a288:	6078      	str	r0, [r7, #4]
 800a28a:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	685b      	ldr	r3, [r3, #4]
 800a290:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 800a292:	683b      	ldr	r3, [r7, #0]
 800a294:	68fa      	ldr	r2, [r7, #12]
 800a296:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	689a      	ldr	r2, [r3, #8]
 800a29c:	683b      	ldr	r3, [r7, #0]
 800a29e:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	689b      	ldr	r3, [r3, #8]
 800a2a4:	683a      	ldr	r2, [r7, #0]
 800a2a6:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	683a      	ldr	r2, [r7, #0]
 800a2ac:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800a2ae:	683b      	ldr	r3, [r7, #0]
 800a2b0:	687a      	ldr	r2, [r7, #4]
 800a2b2:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	1c5a      	adds	r2, r3, #1
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	601a      	str	r2, [r3, #0]
}
 800a2be:	bf00      	nop
 800a2c0:	3714      	adds	r7, #20
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bc80      	pop	{r7}
 800a2c6:	4770      	bx	lr

0800a2c8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800a2c8:	b480      	push	{r7}
 800a2ca:	b085      	sub	sp, #20
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
 800a2d0:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a2d2:	683b      	ldr	r3, [r7, #0]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800a2d8:	68bb      	ldr	r3, [r7, #8]
 800a2da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2de:	d103      	bne.n	800a2e8 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	691b      	ldr	r3, [r3, #16]
 800a2e4:	60fb      	str	r3, [r7, #12]
 800a2e6:	e00c      	b.n	800a302 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	3308      	adds	r3, #8
 800a2ec:	60fb      	str	r3, [r7, #12]
 800a2ee:	e002      	b.n	800a2f6 <vListInsert+0x2e>
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	685b      	ldr	r3, [r3, #4]
 800a2f4:	60fb      	str	r3, [r7, #12]
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	685b      	ldr	r3, [r3, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	68ba      	ldr	r2, [r7, #8]
 800a2fe:	429a      	cmp	r2, r3
 800a300:	d2f6      	bcs.n	800a2f0 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	685a      	ldr	r2, [r3, #4]
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a30a:	683b      	ldr	r3, [r7, #0]
 800a30c:	685b      	ldr	r3, [r3, #4]
 800a30e:	683a      	ldr	r2, [r7, #0]
 800a310:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	68fa      	ldr	r2, [r7, #12]
 800a316:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	683a      	ldr	r2, [r7, #0]
 800a31c:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	687a      	ldr	r2, [r7, #4]
 800a322:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	1c5a      	adds	r2, r3, #1
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	601a      	str	r2, [r3, #0]
}
 800a32e:	bf00      	nop
 800a330:	3714      	adds	r7, #20
 800a332:	46bd      	mov	sp, r7
 800a334:	bc80      	pop	{r7}
 800a336:	4770      	bx	lr

0800a338 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a338:	b480      	push	{r7}
 800a33a:	b085      	sub	sp, #20
 800a33c:	af00      	add	r7, sp, #0
 800a33e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	691b      	ldr	r3, [r3, #16]
 800a344:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	685b      	ldr	r3, [r3, #4]
 800a34a:	687a      	ldr	r2, [r7, #4]
 800a34c:	6892      	ldr	r2, [r2, #8]
 800a34e:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	689b      	ldr	r3, [r3, #8]
 800a354:	687a      	ldr	r2, [r7, #4]
 800a356:	6852      	ldr	r2, [r2, #4]
 800a358:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	685b      	ldr	r3, [r3, #4]
 800a35e:	687a      	ldr	r2, [r7, #4]
 800a360:	429a      	cmp	r2, r3
 800a362:	d103      	bne.n	800a36c <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	689a      	ldr	r2, [r3, #8]
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	2200      	movs	r2, #0
 800a370:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	1e5a      	subs	r2, r3, #1
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	681b      	ldr	r3, [r3, #0]
}
 800a380:	4618      	mov	r0, r3
 800a382:	3714      	adds	r7, #20
 800a384:	46bd      	mov	sp, r7
 800a386:	bc80      	pop	{r7}
 800a388:	4770      	bx	lr
	...

0800a38c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800a38c:	b480      	push	{r7}
 800a38e:	b085      	sub	sp, #20
 800a390:	af00      	add	r7, sp, #0
 800a392:	60f8      	str	r0, [r7, #12]
 800a394:	60b9      	str	r1, [r7, #8]
 800a396:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	3b04      	subs	r3, #4
 800a39c:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a3a4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	3b04      	subs	r3, #4
 800a3aa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800a3ac:	68bb      	ldr	r3, [r7, #8]
 800a3ae:	f023 0201 	bic.w	r2, r3, #1
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	3b04      	subs	r3, #4
 800a3ba:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 800a3bc:	4a08      	ldr	r2, [pc, #32]	; (800a3e0 <pxPortInitialiseStack+0x54>)
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	3b14      	subs	r3, #20
 800a3c6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 800a3c8:	687a      	ldr	r2, [r7, #4]
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	3b20      	subs	r3, #32
 800a3d2:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800a3d4:	68fb      	ldr	r3, [r7, #12]
}
 800a3d6:	4618      	mov	r0, r3
 800a3d8:	3714      	adds	r7, #20
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	bc80      	pop	{r7}
 800a3de:	4770      	bx	lr
 800a3e0:	0800a3e5 	.word	0x0800a3e5

0800a3e4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a3e4:	b480      	push	{r7}
 800a3e6:	b085      	sub	sp, #20
 800a3e8:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800a3ee:	4b12      	ldr	r3, [pc, #72]	; (800a438 <prvTaskExitError+0x54>)
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3f6:	d00a      	beq.n	800a40e <prvTaskExitError+0x2a>
        __asm volatile
 800a3f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3fc:	f383 8811 	msr	BASEPRI, r3
 800a400:	f3bf 8f6f 	isb	sy
 800a404:	f3bf 8f4f 	dsb	sy
 800a408:	60fb      	str	r3, [r7, #12]
    }
 800a40a:	bf00      	nop
 800a40c:	e7fe      	b.n	800a40c <prvTaskExitError+0x28>
        __asm volatile
 800a40e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a412:	f383 8811 	msr	BASEPRI, r3
 800a416:	f3bf 8f6f 	isb	sy
 800a41a:	f3bf 8f4f 	dsb	sy
 800a41e:	60bb      	str	r3, [r7, #8]
    }
 800a420:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800a422:	bf00      	nop
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d0fc      	beq.n	800a424 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800a42a:	bf00      	nop
 800a42c:	bf00      	nop
 800a42e:	3714      	adds	r7, #20
 800a430:	46bd      	mov	sp, r7
 800a432:	bc80      	pop	{r7}
 800a434:	4770      	bx	lr
 800a436:	bf00      	nop
 800a438:	20000020 	.word	0x20000020
 800a43c:	00000000 	.word	0x00000000

0800a440 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 800a440:	4b07      	ldr	r3, [pc, #28]	; (800a460 <pxCurrentTCBConst2>)
 800a442:	6819      	ldr	r1, [r3, #0]
 800a444:	6808      	ldr	r0, [r1, #0]
 800a446:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a44a:	f380 8809 	msr	PSP, r0
 800a44e:	f3bf 8f6f 	isb	sy
 800a452:	f04f 0000 	mov.w	r0, #0
 800a456:	f380 8811 	msr	BASEPRI, r0
 800a45a:	f04e 0e0d 	orr.w	lr, lr, #13
 800a45e:	4770      	bx	lr

0800a460 <pxCurrentTCBConst2>:
 800a460:	200001e0 	.word	0x200001e0
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 800a464:	bf00      	nop
 800a466:	bf00      	nop

0800a468 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 800a468:	4806      	ldr	r0, [pc, #24]	; (800a484 <prvPortStartFirstTask+0x1c>)
 800a46a:	6800      	ldr	r0, [r0, #0]
 800a46c:	6800      	ldr	r0, [r0, #0]
 800a46e:	f380 8808 	msr	MSP, r0
 800a472:	b662      	cpsie	i
 800a474:	b661      	cpsie	f
 800a476:	f3bf 8f4f 	dsb	sy
 800a47a:	f3bf 8f6f 	isb	sy
 800a47e:	df00      	svc	0
 800a480:	bf00      	nop
 800a482:	0000      	.short	0x0000
 800a484:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 800a488:	bf00      	nop
 800a48a:	bf00      	nop

0800a48c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a48c:	b580      	push	{r7, lr}
 800a48e:	b084      	sub	sp, #16
 800a490:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a492:	4b32      	ldr	r3, [pc, #200]	; (800a55c <xPortStartScheduler+0xd0>)
 800a494:	60fb      	str	r3, [r7, #12]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	781b      	ldrb	r3, [r3, #0]
 800a49a:	b2db      	uxtb	r3, r3
 800a49c:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	22ff      	movs	r2, #255	; 0xff
 800a4a2:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	781b      	ldrb	r3, [r3, #0]
 800a4a8:	b2db      	uxtb	r3, r3
 800a4aa:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a4ac:	78fb      	ldrb	r3, [r7, #3]
 800a4ae:	b2db      	uxtb	r3, r3
 800a4b0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a4b4:	b2da      	uxtb	r2, r3
 800a4b6:	4b2a      	ldr	r3, [pc, #168]	; (800a560 <xPortStartScheduler+0xd4>)
 800a4b8:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a4ba:	4b2a      	ldr	r3, [pc, #168]	; (800a564 <xPortStartScheduler+0xd8>)
 800a4bc:	2207      	movs	r2, #7
 800a4be:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a4c0:	e009      	b.n	800a4d6 <xPortStartScheduler+0x4a>
        {
            ulMaxPRIGROUPValue--;
 800a4c2:	4b28      	ldr	r3, [pc, #160]	; (800a564 <xPortStartScheduler+0xd8>)
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	3b01      	subs	r3, #1
 800a4c8:	4a26      	ldr	r2, [pc, #152]	; (800a564 <xPortStartScheduler+0xd8>)
 800a4ca:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a4cc:	78fb      	ldrb	r3, [r7, #3]
 800a4ce:	b2db      	uxtb	r3, r3
 800a4d0:	005b      	lsls	r3, r3, #1
 800a4d2:	b2db      	uxtb	r3, r3
 800a4d4:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a4d6:	78fb      	ldrb	r3, [r7, #3]
 800a4d8:	b2db      	uxtb	r3, r3
 800a4da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a4de:	2b80      	cmp	r3, #128	; 0x80
 800a4e0:	d0ef      	beq.n	800a4c2 <xPortStartScheduler+0x36>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a4e2:	4b20      	ldr	r3, [pc, #128]	; (800a564 <xPortStartScheduler+0xd8>)
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	f1c3 0307 	rsb	r3, r3, #7
 800a4ea:	2b04      	cmp	r3, #4
 800a4ec:	d00a      	beq.n	800a504 <xPortStartScheduler+0x78>
        __asm volatile
 800a4ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4f2:	f383 8811 	msr	BASEPRI, r3
 800a4f6:	f3bf 8f6f 	isb	sy
 800a4fa:	f3bf 8f4f 	dsb	sy
 800a4fe:	60bb      	str	r3, [r7, #8]
    }
 800a500:	bf00      	nop
 800a502:	e7fe      	b.n	800a502 <xPortStartScheduler+0x76>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a504:	4b17      	ldr	r3, [pc, #92]	; (800a564 <xPortStartScheduler+0xd8>)
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	021b      	lsls	r3, r3, #8
 800a50a:	4a16      	ldr	r2, [pc, #88]	; (800a564 <xPortStartScheduler+0xd8>)
 800a50c:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a50e:	4b15      	ldr	r3, [pc, #84]	; (800a564 <xPortStartScheduler+0xd8>)
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a516:	4a13      	ldr	r2, [pc, #76]	; (800a564 <xPortStartScheduler+0xd8>)
 800a518:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	b2da      	uxtb	r2, r3
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800a522:	4b11      	ldr	r3, [pc, #68]	; (800a568 <xPortStartScheduler+0xdc>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	4a10      	ldr	r2, [pc, #64]	; (800a568 <xPortStartScheduler+0xdc>)
 800a528:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a52c:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800a52e:	4b0e      	ldr	r3, [pc, #56]	; (800a568 <xPortStartScheduler+0xdc>)
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	4a0d      	ldr	r2, [pc, #52]	; (800a568 <xPortStartScheduler+0xdc>)
 800a534:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a538:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800a53a:	f000 f981 	bl	800a840 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800a53e:	4b0b      	ldr	r3, [pc, #44]	; (800a56c <xPortStartScheduler+0xe0>)
 800a540:	2200      	movs	r2, #0
 800a542:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800a544:	f7ff ff90 	bl	800a468 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 800a548:	f7fe ff40 	bl	80093cc <vTaskSwitchContext>
    prvTaskExitError();
 800a54c:	f7ff ff4a 	bl	800a3e4 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800a550:	2300      	movs	r3, #0
}
 800a552:	4618      	mov	r0, r3
 800a554:	3710      	adds	r7, #16
 800a556:	46bd      	mov	sp, r7
 800a558:	bd80      	pop	{r7, pc}
 800a55a:	bf00      	nop
 800a55c:	e000e400 	.word	0xe000e400
 800a560:	2000032c 	.word	0x2000032c
 800a564:	20000330 	.word	0x20000330
 800a568:	e000ed20 	.word	0xe000ed20
 800a56c:	20000020 	.word	0x20000020

0800a570 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a570:	b480      	push	{r7}
 800a572:	b083      	sub	sp, #12
 800a574:	af00      	add	r7, sp, #0
        __asm volatile
 800a576:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a57a:	f383 8811 	msr	BASEPRI, r3
 800a57e:	f3bf 8f6f 	isb	sy
 800a582:	f3bf 8f4f 	dsb	sy
 800a586:	607b      	str	r3, [r7, #4]
    }
 800a588:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800a58a:	4b0f      	ldr	r3, [pc, #60]	; (800a5c8 <vPortEnterCritical+0x58>)
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	3301      	adds	r3, #1
 800a590:	4a0d      	ldr	r2, [pc, #52]	; (800a5c8 <vPortEnterCritical+0x58>)
 800a592:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800a594:	4b0c      	ldr	r3, [pc, #48]	; (800a5c8 <vPortEnterCritical+0x58>)
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	2b01      	cmp	r3, #1
 800a59a:	d10f      	bne.n	800a5bc <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a59c:	4b0b      	ldr	r3, [pc, #44]	; (800a5cc <vPortEnterCritical+0x5c>)
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	b2db      	uxtb	r3, r3
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d00a      	beq.n	800a5bc <vPortEnterCritical+0x4c>
        __asm volatile
 800a5a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5aa:	f383 8811 	msr	BASEPRI, r3
 800a5ae:	f3bf 8f6f 	isb	sy
 800a5b2:	f3bf 8f4f 	dsb	sy
 800a5b6:	603b      	str	r3, [r7, #0]
    }
 800a5b8:	bf00      	nop
 800a5ba:	e7fe      	b.n	800a5ba <vPortEnterCritical+0x4a>
    }
}
 800a5bc:	bf00      	nop
 800a5be:	370c      	adds	r7, #12
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	bc80      	pop	{r7}
 800a5c4:	4770      	bx	lr
 800a5c6:	bf00      	nop
 800a5c8:	20000020 	.word	0x20000020
 800a5cc:	e000ed04 	.word	0xe000ed04

0800a5d0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a5d0:	b480      	push	{r7}
 800a5d2:	b083      	sub	sp, #12
 800a5d4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800a5d6:	4b11      	ldr	r3, [pc, #68]	; (800a61c <vPortExitCritical+0x4c>)
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d10a      	bne.n	800a5f4 <vPortExitCritical+0x24>
        __asm volatile
 800a5de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5e2:	f383 8811 	msr	BASEPRI, r3
 800a5e6:	f3bf 8f6f 	isb	sy
 800a5ea:	f3bf 8f4f 	dsb	sy
 800a5ee:	607b      	str	r3, [r7, #4]
    }
 800a5f0:	bf00      	nop
 800a5f2:	e7fe      	b.n	800a5f2 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800a5f4:	4b09      	ldr	r3, [pc, #36]	; (800a61c <vPortExitCritical+0x4c>)
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	3b01      	subs	r3, #1
 800a5fa:	4a08      	ldr	r2, [pc, #32]	; (800a61c <vPortExitCritical+0x4c>)
 800a5fc:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 800a5fe:	4b07      	ldr	r3, [pc, #28]	; (800a61c <vPortExitCritical+0x4c>)
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	2b00      	cmp	r3, #0
 800a604:	d105      	bne.n	800a612 <vPortExitCritical+0x42>
 800a606:	2300      	movs	r3, #0
 800a608:	603b      	str	r3, [r7, #0]
        __asm volatile
 800a60a:	683b      	ldr	r3, [r7, #0]
 800a60c:	f383 8811 	msr	BASEPRI, r3
    }
 800a610:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800a612:	bf00      	nop
 800a614:	370c      	adds	r7, #12
 800a616:	46bd      	mov	sp, r7
 800a618:	bc80      	pop	{r7}
 800a61a:	4770      	bx	lr
 800a61c:	20000020 	.word	0x20000020

0800a620 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 800a620:	f3ef 8009 	mrs	r0, PSP
 800a624:	f3bf 8f6f 	isb	sy
 800a628:	4b0d      	ldr	r3, [pc, #52]	; (800a660 <pxCurrentTCBConst>)
 800a62a:	681a      	ldr	r2, [r3, #0]
 800a62c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a630:	6010      	str	r0, [r2, #0]
 800a632:	e92d 4008 	stmdb	sp!, {r3, lr}
 800a636:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a63a:	f380 8811 	msr	BASEPRI, r0
 800a63e:	f7fe fec5 	bl	80093cc <vTaskSwitchContext>
 800a642:	f04f 0000 	mov.w	r0, #0
 800a646:	f380 8811 	msr	BASEPRI, r0
 800a64a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a64e:	6819      	ldr	r1, [r3, #0]
 800a650:	6808      	ldr	r0, [r1, #0]
 800a652:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a656:	f380 8809 	msr	PSP, r0
 800a65a:	f3bf 8f6f 	isb	sy
 800a65e:	4770      	bx	lr

0800a660 <pxCurrentTCBConst>:
 800a660:	200001e0 	.word	0x200001e0
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 800a664:	bf00      	nop
 800a666:	bf00      	nop

0800a668 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b082      	sub	sp, #8
 800a66c:	af00      	add	r7, sp, #0
        __asm volatile
 800a66e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a672:	f383 8811 	msr	BASEPRI, r3
 800a676:	f3bf 8f6f 	isb	sy
 800a67a:	f3bf 8f4f 	dsb	sy
 800a67e:	607b      	str	r3, [r7, #4]
    }
 800a680:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 800a682:	f7fe fd8b 	bl	800919c <xTaskIncrementTick>
 800a686:	4603      	mov	r3, r0
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d003      	beq.n	800a694 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a68c:	4b06      	ldr	r3, [pc, #24]	; (800a6a8 <SysTick_Handler+0x40>)
 800a68e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a692:	601a      	str	r2, [r3, #0]
 800a694:	2300      	movs	r3, #0
 800a696:	603b      	str	r3, [r7, #0]
        __asm volatile
 800a698:	683b      	ldr	r3, [r7, #0]
 800a69a:	f383 8811 	msr	BASEPRI, r3
    }
 800a69e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 800a6a0:	bf00      	nop
 800a6a2:	3708      	adds	r7, #8
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	bd80      	pop	{r7, pc}
 800a6a8:	e000ed04 	.word	0xe000ed04

0800a6ac <vPortSuppressTicksAndSleep>:
/*-----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE == 1 )

    __attribute__( ( weak ) ) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
    {
 800a6ac:	b580      	push	{r7, lr}
 800a6ae:	b088      	sub	sp, #32
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
        uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements, ulSysTickDecrementsLeft;
        TickType_t xModifiableIdleTime;

        /* Make sure the SysTick reload value does not overflow the counter. */
        if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 800a6b4:	4b5b      	ldr	r3, [pc, #364]	; (800a824 <vPortSuppressTicksAndSleep+0x178>)
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	687a      	ldr	r2, [r7, #4]
 800a6ba:	429a      	cmp	r2, r3
 800a6bc:	d902      	bls.n	800a6c4 <vPortSuppressTicksAndSleep+0x18>
        {
            xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 800a6be:	4b59      	ldr	r3, [pc, #356]	; (800a824 <vPortSuppressTicksAndSleep+0x178>)
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	607b      	str	r3, [r7, #4]
        }

        /* Enter a critical section but don't use the taskENTER_CRITICAL()
         * method as that will mask interrupts that should exit sleep mode. */
        __asm volatile ( "cpsid i" ::: "memory" );
 800a6c4:	b672      	cpsid	i
        __asm volatile ( "dsb" );
 800a6c6:	f3bf 8f4f 	dsb	sy
        __asm volatile ( "isb" );
 800a6ca:	f3bf 8f6f 	isb	sy

        /* If a context switch is pending or a task is waiting for the scheduler
         * to be unsuspended then abandon the low power entry. */
        if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 800a6ce:	f7ff f8e3 	bl	8009898 <eTaskConfirmSleepModeStatus>
 800a6d2:	4603      	mov	r3, r0
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d101      	bne.n	800a6dc <vPortSuppressTicksAndSleep+0x30>
        {
            /* Re-enable interrupts - see comments above the cpsid instruction
             * above. */
            __asm volatile ( "cpsie i" ::: "memory" );
 800a6d8:	b662      	cpsie	i
            vTaskStepTick( ulCompleteTickPeriods );

            /* Exit with interrupts enabled. */
            __asm volatile ( "cpsie i" ::: "memory" );
        }
    }
 800a6da:	e09e      	b.n	800a81a <vPortSuppressTicksAndSleep+0x16e>
            portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT );
 800a6dc:	4b52      	ldr	r3, [pc, #328]	; (800a828 <vPortSuppressTicksAndSleep+0x17c>)
 800a6de:	2206      	movs	r2, #6
 800a6e0:	601a      	str	r2, [r3, #0]
            ulSysTickDecrementsLeft = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 800a6e2:	4b52      	ldr	r3, [pc, #328]	; (800a82c <vPortSuppressTicksAndSleep+0x180>)
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	617b      	str	r3, [r7, #20]
            if( ulSysTickDecrementsLeft == 0 )
 800a6e8:	697b      	ldr	r3, [r7, #20]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d102      	bne.n	800a6f4 <vPortSuppressTicksAndSleep+0x48>
                ulSysTickDecrementsLeft = ulTimerCountsForOneTick;
 800a6ee:	4b50      	ldr	r3, [pc, #320]	; (800a830 <vPortSuppressTicksAndSleep+0x184>)
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	617b      	str	r3, [r7, #20]
            ulReloadValue = ulSysTickDecrementsLeft + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	3b01      	subs	r3, #1
 800a6f8:	4a4d      	ldr	r2, [pc, #308]	; (800a830 <vPortSuppressTicksAndSleep+0x184>)
 800a6fa:	6812      	ldr	r2, [r2, #0]
 800a6fc:	fb02 f303 	mul.w	r3, r2, r3
 800a700:	697a      	ldr	r2, [r7, #20]
 800a702:	4413      	add	r3, r2
 800a704:	61fb      	str	r3, [r7, #28]
            if( ( portNVIC_INT_CTRL_REG & portNVIC_PEND_SYSTICK_SET_BIT ) != 0 )
 800a706:	4b4b      	ldr	r3, [pc, #300]	; (800a834 <vPortSuppressTicksAndSleep+0x188>)
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d008      	beq.n	800a724 <vPortSuppressTicksAndSleep+0x78>
                portNVIC_INT_CTRL_REG = portNVIC_PEND_SYSTICK_CLEAR_BIT;
 800a712:	4b48      	ldr	r3, [pc, #288]	; (800a834 <vPortSuppressTicksAndSleep+0x188>)
 800a714:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800a718:	601a      	str	r2, [r3, #0]
                ulReloadValue -= ulTimerCountsForOneTick;
 800a71a:	4b45      	ldr	r3, [pc, #276]	; (800a830 <vPortSuppressTicksAndSleep+0x184>)
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	69fa      	ldr	r2, [r7, #28]
 800a720:	1ad3      	subs	r3, r2, r3
 800a722:	61fb      	str	r3, [r7, #28]
            if( ulReloadValue > ulStoppedTimerCompensation )
 800a724:	4b44      	ldr	r3, [pc, #272]	; (800a838 <vPortSuppressTicksAndSleep+0x18c>)
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	69fa      	ldr	r2, [r7, #28]
 800a72a:	429a      	cmp	r2, r3
 800a72c:	d904      	bls.n	800a738 <vPortSuppressTicksAndSleep+0x8c>
                ulReloadValue -= ulStoppedTimerCompensation;
 800a72e:	4b42      	ldr	r3, [pc, #264]	; (800a838 <vPortSuppressTicksAndSleep+0x18c>)
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	69fa      	ldr	r2, [r7, #28]
 800a734:	1ad3      	subs	r3, r2, r3
 800a736:	61fb      	str	r3, [r7, #28]
            portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 800a738:	4a40      	ldr	r2, [pc, #256]	; (800a83c <vPortSuppressTicksAndSleep+0x190>)
 800a73a:	69fb      	ldr	r3, [r7, #28]
 800a73c:	6013      	str	r3, [r2, #0]
            portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a73e:	4b3b      	ldr	r3, [pc, #236]	; (800a82c <vPortSuppressTicksAndSleep+0x180>)
 800a740:	2200      	movs	r2, #0
 800a742:	601a      	str	r2, [r3, #0]
            portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800a744:	4b38      	ldr	r3, [pc, #224]	; (800a828 <vPortSuppressTicksAndSleep+0x17c>)
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	4a37      	ldr	r2, [pc, #220]	; (800a828 <vPortSuppressTicksAndSleep+0x17c>)
 800a74a:	f043 0301 	orr.w	r3, r3, #1
 800a74e:	6013      	str	r3, [r2, #0]
            xModifiableIdleTime = xExpectedIdleTime;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	60fb      	str	r3, [r7, #12]
            if( xModifiableIdleTime > 0 )
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d004      	beq.n	800a764 <vPortSuppressTicksAndSleep+0xb8>
                __asm volatile ( "dsb" ::: "memory" );
 800a75a:	f3bf 8f4f 	dsb	sy
                __asm volatile ( "wfi" );
 800a75e:	bf30      	wfi
                __asm volatile ( "isb" );
 800a760:	f3bf 8f6f 	isb	sy
            __asm volatile ( "cpsie i" ::: "memory" );
 800a764:	b662      	cpsie	i
            __asm volatile ( "dsb" );
 800a766:	f3bf 8f4f 	dsb	sy
            __asm volatile ( "isb" );
 800a76a:	f3bf 8f6f 	isb	sy
            __asm volatile ( "cpsid i" ::: "memory" );
 800a76e:	b672      	cpsid	i
            __asm volatile ( "dsb" );
 800a770:	f3bf 8f4f 	dsb	sy
            __asm volatile ( "isb" );
 800a774:	f3bf 8f6f 	isb	sy
            portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT );
 800a778:	4b2b      	ldr	r3, [pc, #172]	; (800a828 <vPortSuppressTicksAndSleep+0x17c>)
 800a77a:	2206      	movs	r2, #6
 800a77c:	601a      	str	r2, [r3, #0]
            if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 800a77e:	4b2a      	ldr	r3, [pc, #168]	; (800a828 <vPortSuppressTicksAndSleep+0x17c>)
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a786:	2b00      	cmp	r3, #0
 800a788:	d01d      	beq.n	800a7c6 <vPortSuppressTicksAndSleep+0x11a>
                ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 800a78a:	4b29      	ldr	r3, [pc, #164]	; (800a830 <vPortSuppressTicksAndSleep+0x184>)
 800a78c:	681a      	ldr	r2, [r3, #0]
 800a78e:	4b27      	ldr	r3, [pc, #156]	; (800a82c <vPortSuppressTicksAndSleep+0x180>)
 800a790:	6819      	ldr	r1, [r3, #0]
 800a792:	69fb      	ldr	r3, [r7, #28]
 800a794:	1acb      	subs	r3, r1, r3
 800a796:	4413      	add	r3, r2
 800a798:	3b01      	subs	r3, #1
 800a79a:	613b      	str	r3, [r7, #16]
                if( ( ulCalculatedLoadValue <= ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 800a79c:	4b26      	ldr	r3, [pc, #152]	; (800a838 <vPortSuppressTicksAndSleep+0x18c>)
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	693a      	ldr	r2, [r7, #16]
 800a7a2:	429a      	cmp	r2, r3
 800a7a4:	d904      	bls.n	800a7b0 <vPortSuppressTicksAndSleep+0x104>
 800a7a6:	4b22      	ldr	r3, [pc, #136]	; (800a830 <vPortSuppressTicksAndSleep+0x184>)
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	693a      	ldr	r2, [r7, #16]
 800a7ac:	429a      	cmp	r2, r3
 800a7ae:	d903      	bls.n	800a7b8 <vPortSuppressTicksAndSleep+0x10c>
                    ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 800a7b0:	4b1f      	ldr	r3, [pc, #124]	; (800a830 <vPortSuppressTicksAndSleep+0x184>)
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	3b01      	subs	r3, #1
 800a7b6:	613b      	str	r3, [r7, #16]
                portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 800a7b8:	4a20      	ldr	r2, [pc, #128]	; (800a83c <vPortSuppressTicksAndSleep+0x190>)
 800a7ba:	693b      	ldr	r3, [r7, #16]
 800a7bc:	6013      	str	r3, [r2, #0]
                ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	3b01      	subs	r3, #1
 800a7c2:	61bb      	str	r3, [r7, #24]
 800a7c4:	e01a      	b.n	800a7fc <vPortSuppressTicksAndSleep+0x150>
                ulSysTickDecrementsLeft = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 800a7c6:	4b19      	ldr	r3, [pc, #100]	; (800a82c <vPortSuppressTicksAndSleep+0x180>)
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	617b      	str	r3, [r7, #20]
                ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - ulSysTickDecrementsLeft;
 800a7cc:	4b18      	ldr	r3, [pc, #96]	; (800a830 <vPortSuppressTicksAndSleep+0x184>)
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	687a      	ldr	r2, [r7, #4]
 800a7d2:	fb02 f203 	mul.w	r2, r2, r3
 800a7d6:	697b      	ldr	r3, [r7, #20]
 800a7d8:	1ad3      	subs	r3, r2, r3
 800a7da:	60bb      	str	r3, [r7, #8]
                ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 800a7dc:	4b14      	ldr	r3, [pc, #80]	; (800a830 <vPortSuppressTicksAndSleep+0x184>)
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	68ba      	ldr	r2, [r7, #8]
 800a7e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7e6:	61bb      	str	r3, [r7, #24]
                portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1UL ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 800a7e8:	69bb      	ldr	r3, [r7, #24]
 800a7ea:	3301      	adds	r3, #1
 800a7ec:	4a10      	ldr	r2, [pc, #64]	; (800a830 <vPortSuppressTicksAndSleep+0x184>)
 800a7ee:	6812      	ldr	r2, [r2, #0]
 800a7f0:	fb02 f203 	mul.w	r2, r2, r3
 800a7f4:	4911      	ldr	r1, [pc, #68]	; (800a83c <vPortSuppressTicksAndSleep+0x190>)
 800a7f6:	68bb      	ldr	r3, [r7, #8]
 800a7f8:	1ad3      	subs	r3, r2, r3
 800a7fa:	600b      	str	r3, [r1, #0]
            portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a7fc:	4b0b      	ldr	r3, [pc, #44]	; (800a82c <vPortSuppressTicksAndSleep+0x180>)
 800a7fe:	2200      	movs	r2, #0
 800a800:	601a      	str	r2, [r3, #0]
            portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 800a802:	4b09      	ldr	r3, [pc, #36]	; (800a828 <vPortSuppressTicksAndSleep+0x17c>)
 800a804:	2207      	movs	r2, #7
 800a806:	601a      	str	r2, [r3, #0]
                portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 800a808:	4b09      	ldr	r3, [pc, #36]	; (800a830 <vPortSuppressTicksAndSleep+0x184>)
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	4a0b      	ldr	r2, [pc, #44]	; (800a83c <vPortSuppressTicksAndSleep+0x190>)
 800a80e:	3b01      	subs	r3, #1
 800a810:	6013      	str	r3, [r2, #0]
            vTaskStepTick( ulCompleteTickPeriods );
 800a812:	69b8      	ldr	r0, [r7, #24]
 800a814:	f7fe fc68 	bl	80090e8 <vTaskStepTick>
            __asm volatile ( "cpsie i" ::: "memory" );
 800a818:	b662      	cpsie	i
    }
 800a81a:	bf00      	nop
 800a81c:	3720      	adds	r7, #32
 800a81e:	46bd      	mov	sp, r7
 800a820:	bd80      	pop	{r7, pc}
 800a822:	bf00      	nop
 800a824:	20000324 	.word	0x20000324
 800a828:	e000e010 	.word	0xe000e010
 800a82c:	e000e018 	.word	0xe000e018
 800a830:	20000320 	.word	0x20000320
 800a834:	e000ed04 	.word	0xe000ed04
 800a838:	20000328 	.word	0x20000328
 800a83c:	e000e014 	.word	0xe000e014

0800a840 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800a840:	b480      	push	{r7}
 800a842:	af00      	add	r7, sp, #0
    /* Calculate the constants required to configure the tick interrupt. */
    #if ( configUSE_TICKLESS_IDLE == 1 )
    {
        ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 800a844:	4b14      	ldr	r3, [pc, #80]	; (800a898 <vPortSetupTimerInterrupt+0x58>)
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	4a14      	ldr	r2, [pc, #80]	; (800a89c <vPortSetupTimerInterrupt+0x5c>)
 800a84a:	fba2 2303 	umull	r2, r3, r2, r3
 800a84e:	099b      	lsrs	r3, r3, #6
 800a850:	4a13      	ldr	r2, [pc, #76]	; (800a8a0 <vPortSetupTimerInterrupt+0x60>)
 800a852:	6013      	str	r3, [r2, #0]
        xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 800a854:	4b12      	ldr	r3, [pc, #72]	; (800a8a0 <vPortSetupTimerInterrupt+0x60>)
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 800a85c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a860:	4a10      	ldr	r2, [pc, #64]	; (800a8a4 <vPortSetupTimerInterrupt+0x64>)
 800a862:	6013      	str	r3, [r2, #0]
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 800a864:	4b10      	ldr	r3, [pc, #64]	; (800a8a8 <vPortSetupTimerInterrupt+0x68>)
 800a866:	225e      	movs	r2, #94	; 0x5e
 800a868:	601a      	str	r2, [r3, #0]
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a86a:	4b10      	ldr	r3, [pc, #64]	; (800a8ac <vPortSetupTimerInterrupt+0x6c>)
 800a86c:	2200      	movs	r2, #0
 800a86e:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a870:	4b0f      	ldr	r3, [pc, #60]	; (800a8b0 <vPortSetupTimerInterrupt+0x70>)
 800a872:	2200      	movs	r2, #0
 800a874:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a876:	4b08      	ldr	r3, [pc, #32]	; (800a898 <vPortSetupTimerInterrupt+0x58>)
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	4a08      	ldr	r2, [pc, #32]	; (800a89c <vPortSetupTimerInterrupt+0x5c>)
 800a87c:	fba2 2303 	umull	r2, r3, r2, r3
 800a880:	099b      	lsrs	r3, r3, #6
 800a882:	4a0c      	ldr	r2, [pc, #48]	; (800a8b4 <vPortSetupTimerInterrupt+0x74>)
 800a884:	3b01      	subs	r3, #1
 800a886:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a888:	4b08      	ldr	r3, [pc, #32]	; (800a8ac <vPortSetupTimerInterrupt+0x6c>)
 800a88a:	2207      	movs	r2, #7
 800a88c:	601a      	str	r2, [r3, #0]
}
 800a88e:	bf00      	nop
 800a890:	46bd      	mov	sp, r7
 800a892:	bc80      	pop	{r7}
 800a894:	4770      	bx	lr
 800a896:	bf00      	nop
 800a898:	20000010 	.word	0x20000010
 800a89c:	10624dd3 	.word	0x10624dd3
 800a8a0:	20000320 	.word	0x20000320
 800a8a4:	20000324 	.word	0x20000324
 800a8a8:	20000328 	.word	0x20000328
 800a8ac:	e000e010 	.word	0xe000e010
 800a8b0:	e000e018 	.word	0xe000e018
 800a8b4:	e000e014 	.word	0xe000e014

0800a8b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800a8b8:	b480      	push	{r7}
 800a8ba:	b085      	sub	sp, #20
 800a8bc:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 800a8be:	f3ef 8305 	mrs	r3, IPSR
 800a8c2:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	2b0f      	cmp	r3, #15
 800a8c8:	d914      	bls.n	800a8f4 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a8ca:	4a16      	ldr	r2, [pc, #88]	; (800a924 <vPortValidateInterruptPriority+0x6c>)
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	4413      	add	r3, r2
 800a8d0:	781b      	ldrb	r3, [r3, #0]
 800a8d2:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a8d4:	4b14      	ldr	r3, [pc, #80]	; (800a928 <vPortValidateInterruptPriority+0x70>)
 800a8d6:	781b      	ldrb	r3, [r3, #0]
 800a8d8:	7afa      	ldrb	r2, [r7, #11]
 800a8da:	429a      	cmp	r2, r3
 800a8dc:	d20a      	bcs.n	800a8f4 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 800a8de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8e2:	f383 8811 	msr	BASEPRI, r3
 800a8e6:	f3bf 8f6f 	isb	sy
 800a8ea:	f3bf 8f4f 	dsb	sy
 800a8ee:	607b      	str	r3, [r7, #4]
    }
 800a8f0:	bf00      	nop
 800a8f2:	e7fe      	b.n	800a8f2 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a8f4:	4b0d      	ldr	r3, [pc, #52]	; (800a92c <vPortValidateInterruptPriority+0x74>)
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a8fc:	4b0c      	ldr	r3, [pc, #48]	; (800a930 <vPortValidateInterruptPriority+0x78>)
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	429a      	cmp	r2, r3
 800a902:	d90a      	bls.n	800a91a <vPortValidateInterruptPriority+0x62>
        __asm volatile
 800a904:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a908:	f383 8811 	msr	BASEPRI, r3
 800a90c:	f3bf 8f6f 	isb	sy
 800a910:	f3bf 8f4f 	dsb	sy
 800a914:	603b      	str	r3, [r7, #0]
    }
 800a916:	bf00      	nop
 800a918:	e7fe      	b.n	800a918 <vPortValidateInterruptPriority+0x60>
    }
 800a91a:	bf00      	nop
 800a91c:	3714      	adds	r7, #20
 800a91e:	46bd      	mov	sp, r7
 800a920:	bc80      	pop	{r7}
 800a922:	4770      	bx	lr
 800a924:	e000e3f0 	.word	0xe000e3f0
 800a928:	2000032c 	.word	0x2000032c
 800a92c:	e000ed0c 	.word	0xe000ed0c
 800a930:	20000330 	.word	0x20000330

0800a934 <atoi>:
 800a934:	220a      	movs	r2, #10
 800a936:	2100      	movs	r1, #0
 800a938:	f000 ba66 	b.w	800ae08 <strtol>

0800a93c <__errno>:
 800a93c:	4b01      	ldr	r3, [pc, #4]	; (800a944 <__errno+0x8>)
 800a93e:	6818      	ldr	r0, [r3, #0]
 800a940:	4770      	bx	lr
 800a942:	bf00      	nop
 800a944:	20000024 	.word	0x20000024

0800a948 <__libc_init_array>:
 800a948:	b570      	push	{r4, r5, r6, lr}
 800a94a:	2600      	movs	r6, #0
 800a94c:	4d0c      	ldr	r5, [pc, #48]	; (800a980 <__libc_init_array+0x38>)
 800a94e:	4c0d      	ldr	r4, [pc, #52]	; (800a984 <__libc_init_array+0x3c>)
 800a950:	1b64      	subs	r4, r4, r5
 800a952:	10a4      	asrs	r4, r4, #2
 800a954:	42a6      	cmp	r6, r4
 800a956:	d109      	bne.n	800a96c <__libc_init_array+0x24>
 800a958:	f002 faa0 	bl	800ce9c <_init>
 800a95c:	2600      	movs	r6, #0
 800a95e:	4d0a      	ldr	r5, [pc, #40]	; (800a988 <__libc_init_array+0x40>)
 800a960:	4c0a      	ldr	r4, [pc, #40]	; (800a98c <__libc_init_array+0x44>)
 800a962:	1b64      	subs	r4, r4, r5
 800a964:	10a4      	asrs	r4, r4, #2
 800a966:	42a6      	cmp	r6, r4
 800a968:	d105      	bne.n	800a976 <__libc_init_array+0x2e>
 800a96a:	bd70      	pop	{r4, r5, r6, pc}
 800a96c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a970:	4798      	blx	r3
 800a972:	3601      	adds	r6, #1
 800a974:	e7ee      	b.n	800a954 <__libc_init_array+0xc>
 800a976:	f855 3b04 	ldr.w	r3, [r5], #4
 800a97a:	4798      	blx	r3
 800a97c:	3601      	adds	r6, #1
 800a97e:	e7f2      	b.n	800a966 <__libc_init_array+0x1e>
 800a980:	0800d4b8 	.word	0x0800d4b8
 800a984:	0800d4b8 	.word	0x0800d4b8
 800a988:	0800d4b8 	.word	0x0800d4b8
 800a98c:	0800d4bc 	.word	0x0800d4bc

0800a990 <malloc>:
 800a990:	4b02      	ldr	r3, [pc, #8]	; (800a99c <malloc+0xc>)
 800a992:	4601      	mov	r1, r0
 800a994:	6818      	ldr	r0, [r3, #0]
 800a996:	f000 b86d 	b.w	800aa74 <_malloc_r>
 800a99a:	bf00      	nop
 800a99c:	20000024 	.word	0x20000024

0800a9a0 <free>:
 800a9a0:	4b02      	ldr	r3, [pc, #8]	; (800a9ac <free+0xc>)
 800a9a2:	4601      	mov	r1, r0
 800a9a4:	6818      	ldr	r0, [r3, #0]
 800a9a6:	f000 b819 	b.w	800a9dc <_free_r>
 800a9aa:	bf00      	nop
 800a9ac:	20000024 	.word	0x20000024

0800a9b0 <memcpy>:
 800a9b0:	440a      	add	r2, r1
 800a9b2:	4291      	cmp	r1, r2
 800a9b4:	f100 33ff 	add.w	r3, r0, #4294967295
 800a9b8:	d100      	bne.n	800a9bc <memcpy+0xc>
 800a9ba:	4770      	bx	lr
 800a9bc:	b510      	push	{r4, lr}
 800a9be:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a9c2:	4291      	cmp	r1, r2
 800a9c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a9c8:	d1f9      	bne.n	800a9be <memcpy+0xe>
 800a9ca:	bd10      	pop	{r4, pc}

0800a9cc <memset>:
 800a9cc:	4603      	mov	r3, r0
 800a9ce:	4402      	add	r2, r0
 800a9d0:	4293      	cmp	r3, r2
 800a9d2:	d100      	bne.n	800a9d6 <memset+0xa>
 800a9d4:	4770      	bx	lr
 800a9d6:	f803 1b01 	strb.w	r1, [r3], #1
 800a9da:	e7f9      	b.n	800a9d0 <memset+0x4>

0800a9dc <_free_r>:
 800a9dc:	b538      	push	{r3, r4, r5, lr}
 800a9de:	4605      	mov	r5, r0
 800a9e0:	2900      	cmp	r1, #0
 800a9e2:	d043      	beq.n	800aa6c <_free_r+0x90>
 800a9e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9e8:	1f0c      	subs	r4, r1, #4
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	bfb8      	it	lt
 800a9ee:	18e4      	addlt	r4, r4, r3
 800a9f0:	f000 fa44 	bl	800ae7c <__malloc_lock>
 800a9f4:	4a1e      	ldr	r2, [pc, #120]	; (800aa70 <_free_r+0x94>)
 800a9f6:	6813      	ldr	r3, [r2, #0]
 800a9f8:	4610      	mov	r0, r2
 800a9fa:	b933      	cbnz	r3, 800aa0a <_free_r+0x2e>
 800a9fc:	6063      	str	r3, [r4, #4]
 800a9fe:	6014      	str	r4, [r2, #0]
 800aa00:	4628      	mov	r0, r5
 800aa02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa06:	f000 ba3f 	b.w	800ae88 <__malloc_unlock>
 800aa0a:	42a3      	cmp	r3, r4
 800aa0c:	d90a      	bls.n	800aa24 <_free_r+0x48>
 800aa0e:	6821      	ldr	r1, [r4, #0]
 800aa10:	1862      	adds	r2, r4, r1
 800aa12:	4293      	cmp	r3, r2
 800aa14:	bf01      	itttt	eq
 800aa16:	681a      	ldreq	r2, [r3, #0]
 800aa18:	685b      	ldreq	r3, [r3, #4]
 800aa1a:	1852      	addeq	r2, r2, r1
 800aa1c:	6022      	streq	r2, [r4, #0]
 800aa1e:	6063      	str	r3, [r4, #4]
 800aa20:	6004      	str	r4, [r0, #0]
 800aa22:	e7ed      	b.n	800aa00 <_free_r+0x24>
 800aa24:	461a      	mov	r2, r3
 800aa26:	685b      	ldr	r3, [r3, #4]
 800aa28:	b10b      	cbz	r3, 800aa2e <_free_r+0x52>
 800aa2a:	42a3      	cmp	r3, r4
 800aa2c:	d9fa      	bls.n	800aa24 <_free_r+0x48>
 800aa2e:	6811      	ldr	r1, [r2, #0]
 800aa30:	1850      	adds	r0, r2, r1
 800aa32:	42a0      	cmp	r0, r4
 800aa34:	d10b      	bne.n	800aa4e <_free_r+0x72>
 800aa36:	6820      	ldr	r0, [r4, #0]
 800aa38:	4401      	add	r1, r0
 800aa3a:	1850      	adds	r0, r2, r1
 800aa3c:	4283      	cmp	r3, r0
 800aa3e:	6011      	str	r1, [r2, #0]
 800aa40:	d1de      	bne.n	800aa00 <_free_r+0x24>
 800aa42:	6818      	ldr	r0, [r3, #0]
 800aa44:	685b      	ldr	r3, [r3, #4]
 800aa46:	4401      	add	r1, r0
 800aa48:	6011      	str	r1, [r2, #0]
 800aa4a:	6053      	str	r3, [r2, #4]
 800aa4c:	e7d8      	b.n	800aa00 <_free_r+0x24>
 800aa4e:	d902      	bls.n	800aa56 <_free_r+0x7a>
 800aa50:	230c      	movs	r3, #12
 800aa52:	602b      	str	r3, [r5, #0]
 800aa54:	e7d4      	b.n	800aa00 <_free_r+0x24>
 800aa56:	6820      	ldr	r0, [r4, #0]
 800aa58:	1821      	adds	r1, r4, r0
 800aa5a:	428b      	cmp	r3, r1
 800aa5c:	bf01      	itttt	eq
 800aa5e:	6819      	ldreq	r1, [r3, #0]
 800aa60:	685b      	ldreq	r3, [r3, #4]
 800aa62:	1809      	addeq	r1, r1, r0
 800aa64:	6021      	streq	r1, [r4, #0]
 800aa66:	6063      	str	r3, [r4, #4]
 800aa68:	6054      	str	r4, [r2, #4]
 800aa6a:	e7c9      	b.n	800aa00 <_free_r+0x24>
 800aa6c:	bd38      	pop	{r3, r4, r5, pc}
 800aa6e:	bf00      	nop
 800aa70:	20000334 	.word	0x20000334

0800aa74 <_malloc_r>:
 800aa74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa76:	1ccd      	adds	r5, r1, #3
 800aa78:	f025 0503 	bic.w	r5, r5, #3
 800aa7c:	3508      	adds	r5, #8
 800aa7e:	2d0c      	cmp	r5, #12
 800aa80:	bf38      	it	cc
 800aa82:	250c      	movcc	r5, #12
 800aa84:	2d00      	cmp	r5, #0
 800aa86:	4606      	mov	r6, r0
 800aa88:	db01      	blt.n	800aa8e <_malloc_r+0x1a>
 800aa8a:	42a9      	cmp	r1, r5
 800aa8c:	d903      	bls.n	800aa96 <_malloc_r+0x22>
 800aa8e:	230c      	movs	r3, #12
 800aa90:	6033      	str	r3, [r6, #0]
 800aa92:	2000      	movs	r0, #0
 800aa94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa96:	f000 f9f1 	bl	800ae7c <__malloc_lock>
 800aa9a:	4921      	ldr	r1, [pc, #132]	; (800ab20 <_malloc_r+0xac>)
 800aa9c:	680a      	ldr	r2, [r1, #0]
 800aa9e:	4614      	mov	r4, r2
 800aaa0:	b99c      	cbnz	r4, 800aaca <_malloc_r+0x56>
 800aaa2:	4f20      	ldr	r7, [pc, #128]	; (800ab24 <_malloc_r+0xb0>)
 800aaa4:	683b      	ldr	r3, [r7, #0]
 800aaa6:	b923      	cbnz	r3, 800aab2 <_malloc_r+0x3e>
 800aaa8:	4621      	mov	r1, r4
 800aaaa:	4630      	mov	r0, r6
 800aaac:	f000 f83c 	bl	800ab28 <_sbrk_r>
 800aab0:	6038      	str	r0, [r7, #0]
 800aab2:	4629      	mov	r1, r5
 800aab4:	4630      	mov	r0, r6
 800aab6:	f000 f837 	bl	800ab28 <_sbrk_r>
 800aaba:	1c43      	adds	r3, r0, #1
 800aabc:	d123      	bne.n	800ab06 <_malloc_r+0x92>
 800aabe:	230c      	movs	r3, #12
 800aac0:	4630      	mov	r0, r6
 800aac2:	6033      	str	r3, [r6, #0]
 800aac4:	f000 f9e0 	bl	800ae88 <__malloc_unlock>
 800aac8:	e7e3      	b.n	800aa92 <_malloc_r+0x1e>
 800aaca:	6823      	ldr	r3, [r4, #0]
 800aacc:	1b5b      	subs	r3, r3, r5
 800aace:	d417      	bmi.n	800ab00 <_malloc_r+0x8c>
 800aad0:	2b0b      	cmp	r3, #11
 800aad2:	d903      	bls.n	800aadc <_malloc_r+0x68>
 800aad4:	6023      	str	r3, [r4, #0]
 800aad6:	441c      	add	r4, r3
 800aad8:	6025      	str	r5, [r4, #0]
 800aada:	e004      	b.n	800aae6 <_malloc_r+0x72>
 800aadc:	6863      	ldr	r3, [r4, #4]
 800aade:	42a2      	cmp	r2, r4
 800aae0:	bf0c      	ite	eq
 800aae2:	600b      	streq	r3, [r1, #0]
 800aae4:	6053      	strne	r3, [r2, #4]
 800aae6:	4630      	mov	r0, r6
 800aae8:	f000 f9ce 	bl	800ae88 <__malloc_unlock>
 800aaec:	f104 000b 	add.w	r0, r4, #11
 800aaf0:	1d23      	adds	r3, r4, #4
 800aaf2:	f020 0007 	bic.w	r0, r0, #7
 800aaf6:	1ac2      	subs	r2, r0, r3
 800aaf8:	d0cc      	beq.n	800aa94 <_malloc_r+0x20>
 800aafa:	1a1b      	subs	r3, r3, r0
 800aafc:	50a3      	str	r3, [r4, r2]
 800aafe:	e7c9      	b.n	800aa94 <_malloc_r+0x20>
 800ab00:	4622      	mov	r2, r4
 800ab02:	6864      	ldr	r4, [r4, #4]
 800ab04:	e7cc      	b.n	800aaa0 <_malloc_r+0x2c>
 800ab06:	1cc4      	adds	r4, r0, #3
 800ab08:	f024 0403 	bic.w	r4, r4, #3
 800ab0c:	42a0      	cmp	r0, r4
 800ab0e:	d0e3      	beq.n	800aad8 <_malloc_r+0x64>
 800ab10:	1a21      	subs	r1, r4, r0
 800ab12:	4630      	mov	r0, r6
 800ab14:	f000 f808 	bl	800ab28 <_sbrk_r>
 800ab18:	3001      	adds	r0, #1
 800ab1a:	d1dd      	bne.n	800aad8 <_malloc_r+0x64>
 800ab1c:	e7cf      	b.n	800aabe <_malloc_r+0x4a>
 800ab1e:	bf00      	nop
 800ab20:	20000334 	.word	0x20000334
 800ab24:	20000338 	.word	0x20000338

0800ab28 <_sbrk_r>:
 800ab28:	b538      	push	{r3, r4, r5, lr}
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	4d05      	ldr	r5, [pc, #20]	; (800ab44 <_sbrk_r+0x1c>)
 800ab2e:	4604      	mov	r4, r0
 800ab30:	4608      	mov	r0, r1
 800ab32:	602b      	str	r3, [r5, #0]
 800ab34:	f7f9 f866 	bl	8003c04 <_sbrk>
 800ab38:	1c43      	adds	r3, r0, #1
 800ab3a:	d102      	bne.n	800ab42 <_sbrk_r+0x1a>
 800ab3c:	682b      	ldr	r3, [r5, #0]
 800ab3e:	b103      	cbz	r3, 800ab42 <_sbrk_r+0x1a>
 800ab40:	6023      	str	r3, [r4, #0]
 800ab42:	bd38      	pop	{r3, r4, r5, pc}
 800ab44:	20000510 	.word	0x20000510

0800ab48 <sniprintf>:
 800ab48:	b40c      	push	{r2, r3}
 800ab4a:	b530      	push	{r4, r5, lr}
 800ab4c:	4b17      	ldr	r3, [pc, #92]	; (800abac <sniprintf+0x64>)
 800ab4e:	1e0c      	subs	r4, r1, #0
 800ab50:	681d      	ldr	r5, [r3, #0]
 800ab52:	b09d      	sub	sp, #116	; 0x74
 800ab54:	da08      	bge.n	800ab68 <sniprintf+0x20>
 800ab56:	238b      	movs	r3, #139	; 0x8b
 800ab58:	f04f 30ff 	mov.w	r0, #4294967295
 800ab5c:	602b      	str	r3, [r5, #0]
 800ab5e:	b01d      	add	sp, #116	; 0x74
 800ab60:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ab64:	b002      	add	sp, #8
 800ab66:	4770      	bx	lr
 800ab68:	f44f 7302 	mov.w	r3, #520	; 0x208
 800ab6c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ab70:	bf0c      	ite	eq
 800ab72:	4623      	moveq	r3, r4
 800ab74:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ab78:	9304      	str	r3, [sp, #16]
 800ab7a:	9307      	str	r3, [sp, #28]
 800ab7c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ab80:	9002      	str	r0, [sp, #8]
 800ab82:	9006      	str	r0, [sp, #24]
 800ab84:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ab88:	4628      	mov	r0, r5
 800ab8a:	ab21      	add	r3, sp, #132	; 0x84
 800ab8c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ab8e:	a902      	add	r1, sp, #8
 800ab90:	9301      	str	r3, [sp, #4]
 800ab92:	f000 f9db 	bl	800af4c <_svfiprintf_r>
 800ab96:	1c43      	adds	r3, r0, #1
 800ab98:	bfbc      	itt	lt
 800ab9a:	238b      	movlt	r3, #139	; 0x8b
 800ab9c:	602b      	strlt	r3, [r5, #0]
 800ab9e:	2c00      	cmp	r4, #0
 800aba0:	d0dd      	beq.n	800ab5e <sniprintf+0x16>
 800aba2:	2200      	movs	r2, #0
 800aba4:	9b02      	ldr	r3, [sp, #8]
 800aba6:	701a      	strb	r2, [r3, #0]
 800aba8:	e7d9      	b.n	800ab5e <sniprintf+0x16>
 800abaa:	bf00      	nop
 800abac:	20000024 	.word	0x20000024

0800abb0 <siprintf>:
 800abb0:	b40e      	push	{r1, r2, r3}
 800abb2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800abb6:	b500      	push	{lr}
 800abb8:	b09c      	sub	sp, #112	; 0x70
 800abba:	ab1d      	add	r3, sp, #116	; 0x74
 800abbc:	9002      	str	r0, [sp, #8]
 800abbe:	9006      	str	r0, [sp, #24]
 800abc0:	9107      	str	r1, [sp, #28]
 800abc2:	9104      	str	r1, [sp, #16]
 800abc4:	4808      	ldr	r0, [pc, #32]	; (800abe8 <siprintf+0x38>)
 800abc6:	4909      	ldr	r1, [pc, #36]	; (800abec <siprintf+0x3c>)
 800abc8:	f853 2b04 	ldr.w	r2, [r3], #4
 800abcc:	9105      	str	r1, [sp, #20]
 800abce:	6800      	ldr	r0, [r0, #0]
 800abd0:	a902      	add	r1, sp, #8
 800abd2:	9301      	str	r3, [sp, #4]
 800abd4:	f000 f9ba 	bl	800af4c <_svfiprintf_r>
 800abd8:	2200      	movs	r2, #0
 800abda:	9b02      	ldr	r3, [sp, #8]
 800abdc:	701a      	strb	r2, [r3, #0]
 800abde:	b01c      	add	sp, #112	; 0x70
 800abe0:	f85d eb04 	ldr.w	lr, [sp], #4
 800abe4:	b003      	add	sp, #12
 800abe6:	4770      	bx	lr
 800abe8:	20000024 	.word	0x20000024
 800abec:	ffff0208 	.word	0xffff0208

0800abf0 <strcat>:
 800abf0:	4602      	mov	r2, r0
 800abf2:	b510      	push	{r4, lr}
 800abf4:	7814      	ldrb	r4, [r2, #0]
 800abf6:	4613      	mov	r3, r2
 800abf8:	3201      	adds	r2, #1
 800abfa:	2c00      	cmp	r4, #0
 800abfc:	d1fa      	bne.n	800abf4 <strcat+0x4>
 800abfe:	3b01      	subs	r3, #1
 800ac00:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ac04:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ac08:	2a00      	cmp	r2, #0
 800ac0a:	d1f9      	bne.n	800ac00 <strcat+0x10>
 800ac0c:	bd10      	pop	{r4, pc}

0800ac0e <strcpy>:
 800ac0e:	4603      	mov	r3, r0
 800ac10:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ac14:	f803 2b01 	strb.w	r2, [r3], #1
 800ac18:	2a00      	cmp	r2, #0
 800ac1a:	d1f9      	bne.n	800ac10 <strcpy+0x2>
 800ac1c:	4770      	bx	lr

0800ac1e <strncpy>:
 800ac1e:	4603      	mov	r3, r0
 800ac20:	b510      	push	{r4, lr}
 800ac22:	3901      	subs	r1, #1
 800ac24:	b132      	cbz	r2, 800ac34 <strncpy+0x16>
 800ac26:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ac2a:	3a01      	subs	r2, #1
 800ac2c:	f803 4b01 	strb.w	r4, [r3], #1
 800ac30:	2c00      	cmp	r4, #0
 800ac32:	d1f7      	bne.n	800ac24 <strncpy+0x6>
 800ac34:	2100      	movs	r1, #0
 800ac36:	441a      	add	r2, r3
 800ac38:	4293      	cmp	r3, r2
 800ac3a:	d100      	bne.n	800ac3e <strncpy+0x20>
 800ac3c:	bd10      	pop	{r4, pc}
 800ac3e:	f803 1b01 	strb.w	r1, [r3], #1
 800ac42:	e7f9      	b.n	800ac38 <strncpy+0x1a>

0800ac44 <strtok>:
 800ac44:	4b16      	ldr	r3, [pc, #88]	; (800aca0 <strtok+0x5c>)
 800ac46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac4a:	681f      	ldr	r7, [r3, #0]
 800ac4c:	4605      	mov	r5, r0
 800ac4e:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 800ac50:	460e      	mov	r6, r1
 800ac52:	b9ec      	cbnz	r4, 800ac90 <strtok+0x4c>
 800ac54:	2050      	movs	r0, #80	; 0x50
 800ac56:	f7ff fe9b 	bl	800a990 <malloc>
 800ac5a:	4602      	mov	r2, r0
 800ac5c:	65b8      	str	r0, [r7, #88]	; 0x58
 800ac5e:	b920      	cbnz	r0, 800ac6a <strtok+0x26>
 800ac60:	2157      	movs	r1, #87	; 0x57
 800ac62:	4b10      	ldr	r3, [pc, #64]	; (800aca4 <strtok+0x60>)
 800ac64:	4810      	ldr	r0, [pc, #64]	; (800aca8 <strtok+0x64>)
 800ac66:	f000 f8d9 	bl	800ae1c <__assert_func>
 800ac6a:	e9c0 4400 	strd	r4, r4, [r0]
 800ac6e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800ac72:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800ac76:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800ac7a:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800ac7e:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800ac82:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800ac86:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800ac8a:	6184      	str	r4, [r0, #24]
 800ac8c:	7704      	strb	r4, [r0, #28]
 800ac8e:	6244      	str	r4, [r0, #36]	; 0x24
 800ac90:	4631      	mov	r1, r6
 800ac92:	4628      	mov	r0, r5
 800ac94:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ac96:	2301      	movs	r3, #1
 800ac98:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac9c:	f000 b806 	b.w	800acac <__strtok_r>
 800aca0:	20000024 	.word	0x20000024
 800aca4:	0800d22c 	.word	0x0800d22c
 800aca8:	0800d243 	.word	0x0800d243

0800acac <__strtok_r>:
 800acac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800acae:	b908      	cbnz	r0, 800acb4 <__strtok_r+0x8>
 800acb0:	6810      	ldr	r0, [r2, #0]
 800acb2:	b188      	cbz	r0, 800acd8 <__strtok_r+0x2c>
 800acb4:	4604      	mov	r4, r0
 800acb6:	460f      	mov	r7, r1
 800acb8:	4620      	mov	r0, r4
 800acba:	f814 5b01 	ldrb.w	r5, [r4], #1
 800acbe:	f817 6b01 	ldrb.w	r6, [r7], #1
 800acc2:	b91e      	cbnz	r6, 800accc <__strtok_r+0x20>
 800acc4:	b965      	cbnz	r5, 800ace0 <__strtok_r+0x34>
 800acc6:	4628      	mov	r0, r5
 800acc8:	6015      	str	r5, [r2, #0]
 800acca:	e005      	b.n	800acd8 <__strtok_r+0x2c>
 800accc:	42b5      	cmp	r5, r6
 800acce:	d1f6      	bne.n	800acbe <__strtok_r+0x12>
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d1f0      	bne.n	800acb6 <__strtok_r+0xa>
 800acd4:	6014      	str	r4, [r2, #0]
 800acd6:	7003      	strb	r3, [r0, #0]
 800acd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800acda:	461c      	mov	r4, r3
 800acdc:	e00c      	b.n	800acf8 <__strtok_r+0x4c>
 800acde:	b915      	cbnz	r5, 800ace6 <__strtok_r+0x3a>
 800ace0:	460e      	mov	r6, r1
 800ace2:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ace6:	f816 5b01 	ldrb.w	r5, [r6], #1
 800acea:	42ab      	cmp	r3, r5
 800acec:	d1f7      	bne.n	800acde <__strtok_r+0x32>
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d0f3      	beq.n	800acda <__strtok_r+0x2e>
 800acf2:	2300      	movs	r3, #0
 800acf4:	f804 3c01 	strb.w	r3, [r4, #-1]
 800acf8:	6014      	str	r4, [r2, #0]
 800acfa:	e7ed      	b.n	800acd8 <__strtok_r+0x2c>

0800acfc <_strtol_l.isra.0>:
 800acfc:	2b01      	cmp	r3, #1
 800acfe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad02:	4686      	mov	lr, r0
 800ad04:	d001      	beq.n	800ad0a <_strtol_l.isra.0+0xe>
 800ad06:	2b24      	cmp	r3, #36	; 0x24
 800ad08:	d906      	bls.n	800ad18 <_strtol_l.isra.0+0x1c>
 800ad0a:	f7ff fe17 	bl	800a93c <__errno>
 800ad0e:	2316      	movs	r3, #22
 800ad10:	6003      	str	r3, [r0, #0]
 800ad12:	2000      	movs	r0, #0
 800ad14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad18:	468c      	mov	ip, r1
 800ad1a:	4e3a      	ldr	r6, [pc, #232]	; (800ae04 <_strtol_l.isra.0+0x108>)
 800ad1c:	4660      	mov	r0, ip
 800ad1e:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800ad22:	5da5      	ldrb	r5, [r4, r6]
 800ad24:	f015 0508 	ands.w	r5, r5, #8
 800ad28:	d1f8      	bne.n	800ad1c <_strtol_l.isra.0+0x20>
 800ad2a:	2c2d      	cmp	r4, #45	; 0x2d
 800ad2c:	d133      	bne.n	800ad96 <_strtol_l.isra.0+0x9a>
 800ad2e:	f04f 0801 	mov.w	r8, #1
 800ad32:	f89c 4000 	ldrb.w	r4, [ip]
 800ad36:	f100 0c02 	add.w	ip, r0, #2
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d05d      	beq.n	800adfa <_strtol_l.isra.0+0xfe>
 800ad3e:	2b10      	cmp	r3, #16
 800ad40:	d10c      	bne.n	800ad5c <_strtol_l.isra.0+0x60>
 800ad42:	2c30      	cmp	r4, #48	; 0x30
 800ad44:	d10a      	bne.n	800ad5c <_strtol_l.isra.0+0x60>
 800ad46:	f89c 0000 	ldrb.w	r0, [ip]
 800ad4a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800ad4e:	2858      	cmp	r0, #88	; 0x58
 800ad50:	d14e      	bne.n	800adf0 <_strtol_l.isra.0+0xf4>
 800ad52:	2310      	movs	r3, #16
 800ad54:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800ad58:	f10c 0c02 	add.w	ip, ip, #2
 800ad5c:	2500      	movs	r5, #0
 800ad5e:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 800ad62:	3f01      	subs	r7, #1
 800ad64:	fbb7 f9f3 	udiv	r9, r7, r3
 800ad68:	4628      	mov	r0, r5
 800ad6a:	fb03 7a19 	mls	sl, r3, r9, r7
 800ad6e:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800ad72:	2e09      	cmp	r6, #9
 800ad74:	d818      	bhi.n	800ada8 <_strtol_l.isra.0+0xac>
 800ad76:	4634      	mov	r4, r6
 800ad78:	42a3      	cmp	r3, r4
 800ad7a:	dd24      	ble.n	800adc6 <_strtol_l.isra.0+0xca>
 800ad7c:	2d00      	cmp	r5, #0
 800ad7e:	db1f      	blt.n	800adc0 <_strtol_l.isra.0+0xc4>
 800ad80:	4581      	cmp	r9, r0
 800ad82:	d31d      	bcc.n	800adc0 <_strtol_l.isra.0+0xc4>
 800ad84:	d101      	bne.n	800ad8a <_strtol_l.isra.0+0x8e>
 800ad86:	45a2      	cmp	sl, r4
 800ad88:	db1a      	blt.n	800adc0 <_strtol_l.isra.0+0xc4>
 800ad8a:	2501      	movs	r5, #1
 800ad8c:	fb00 4003 	mla	r0, r0, r3, r4
 800ad90:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800ad94:	e7eb      	b.n	800ad6e <_strtol_l.isra.0+0x72>
 800ad96:	2c2b      	cmp	r4, #43	; 0x2b
 800ad98:	bf08      	it	eq
 800ad9a:	f89c 4000 	ldrbeq.w	r4, [ip]
 800ad9e:	46a8      	mov	r8, r5
 800ada0:	bf08      	it	eq
 800ada2:	f100 0c02 	addeq.w	ip, r0, #2
 800ada6:	e7c8      	b.n	800ad3a <_strtol_l.isra.0+0x3e>
 800ada8:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800adac:	2e19      	cmp	r6, #25
 800adae:	d801      	bhi.n	800adb4 <_strtol_l.isra.0+0xb8>
 800adb0:	3c37      	subs	r4, #55	; 0x37
 800adb2:	e7e1      	b.n	800ad78 <_strtol_l.isra.0+0x7c>
 800adb4:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800adb8:	2e19      	cmp	r6, #25
 800adba:	d804      	bhi.n	800adc6 <_strtol_l.isra.0+0xca>
 800adbc:	3c57      	subs	r4, #87	; 0x57
 800adbe:	e7db      	b.n	800ad78 <_strtol_l.isra.0+0x7c>
 800adc0:	f04f 35ff 	mov.w	r5, #4294967295
 800adc4:	e7e4      	b.n	800ad90 <_strtol_l.isra.0+0x94>
 800adc6:	2d00      	cmp	r5, #0
 800adc8:	da08      	bge.n	800addc <_strtol_l.isra.0+0xe0>
 800adca:	2322      	movs	r3, #34	; 0x22
 800adcc:	4638      	mov	r0, r7
 800adce:	f8ce 3000 	str.w	r3, [lr]
 800add2:	2a00      	cmp	r2, #0
 800add4:	d09e      	beq.n	800ad14 <_strtol_l.isra.0+0x18>
 800add6:	f10c 31ff 	add.w	r1, ip, #4294967295
 800adda:	e007      	b.n	800adec <_strtol_l.isra.0+0xf0>
 800addc:	f1b8 0f00 	cmp.w	r8, #0
 800ade0:	d000      	beq.n	800ade4 <_strtol_l.isra.0+0xe8>
 800ade2:	4240      	negs	r0, r0
 800ade4:	2a00      	cmp	r2, #0
 800ade6:	d095      	beq.n	800ad14 <_strtol_l.isra.0+0x18>
 800ade8:	2d00      	cmp	r5, #0
 800adea:	d1f4      	bne.n	800add6 <_strtol_l.isra.0+0xda>
 800adec:	6011      	str	r1, [r2, #0]
 800adee:	e791      	b.n	800ad14 <_strtol_l.isra.0+0x18>
 800adf0:	2430      	movs	r4, #48	; 0x30
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d1b2      	bne.n	800ad5c <_strtol_l.isra.0+0x60>
 800adf6:	2308      	movs	r3, #8
 800adf8:	e7b0      	b.n	800ad5c <_strtol_l.isra.0+0x60>
 800adfa:	2c30      	cmp	r4, #48	; 0x30
 800adfc:	d0a3      	beq.n	800ad46 <_strtol_l.isra.0+0x4a>
 800adfe:	230a      	movs	r3, #10
 800ae00:	e7ac      	b.n	800ad5c <_strtol_l.isra.0+0x60>
 800ae02:	bf00      	nop
 800ae04:	0800d2e1 	.word	0x0800d2e1

0800ae08 <strtol>:
 800ae08:	4613      	mov	r3, r2
 800ae0a:	460a      	mov	r2, r1
 800ae0c:	4601      	mov	r1, r0
 800ae0e:	4802      	ldr	r0, [pc, #8]	; (800ae18 <strtol+0x10>)
 800ae10:	6800      	ldr	r0, [r0, #0]
 800ae12:	f7ff bf73 	b.w	800acfc <_strtol_l.isra.0>
 800ae16:	bf00      	nop
 800ae18:	20000024 	.word	0x20000024

0800ae1c <__assert_func>:
 800ae1c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ae1e:	4614      	mov	r4, r2
 800ae20:	461a      	mov	r2, r3
 800ae22:	4b09      	ldr	r3, [pc, #36]	; (800ae48 <__assert_func+0x2c>)
 800ae24:	4605      	mov	r5, r0
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	68d8      	ldr	r0, [r3, #12]
 800ae2a:	b14c      	cbz	r4, 800ae40 <__assert_func+0x24>
 800ae2c:	4b07      	ldr	r3, [pc, #28]	; (800ae4c <__assert_func+0x30>)
 800ae2e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ae32:	9100      	str	r1, [sp, #0]
 800ae34:	462b      	mov	r3, r5
 800ae36:	4906      	ldr	r1, [pc, #24]	; (800ae50 <__assert_func+0x34>)
 800ae38:	f000 f80e 	bl	800ae58 <fiprintf>
 800ae3c:	f000 fd34 	bl	800b8a8 <abort>
 800ae40:	4b04      	ldr	r3, [pc, #16]	; (800ae54 <__assert_func+0x38>)
 800ae42:	461c      	mov	r4, r3
 800ae44:	e7f3      	b.n	800ae2e <__assert_func+0x12>
 800ae46:	bf00      	nop
 800ae48:	20000024 	.word	0x20000024
 800ae4c:	0800d2a4 	.word	0x0800d2a4
 800ae50:	0800d2b1 	.word	0x0800d2b1
 800ae54:	0800d2df 	.word	0x0800d2df

0800ae58 <fiprintf>:
 800ae58:	b40e      	push	{r1, r2, r3}
 800ae5a:	b503      	push	{r0, r1, lr}
 800ae5c:	4601      	mov	r1, r0
 800ae5e:	ab03      	add	r3, sp, #12
 800ae60:	4805      	ldr	r0, [pc, #20]	; (800ae78 <fiprintf+0x20>)
 800ae62:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae66:	6800      	ldr	r0, [r0, #0]
 800ae68:	9301      	str	r3, [sp, #4]
 800ae6a:	f000 f997 	bl	800b19c <_vfiprintf_r>
 800ae6e:	b002      	add	sp, #8
 800ae70:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae74:	b003      	add	sp, #12
 800ae76:	4770      	bx	lr
 800ae78:	20000024 	.word	0x20000024

0800ae7c <__malloc_lock>:
 800ae7c:	4801      	ldr	r0, [pc, #4]	; (800ae84 <__malloc_lock+0x8>)
 800ae7e:	f000 bed3 	b.w	800bc28 <__retarget_lock_acquire_recursive>
 800ae82:	bf00      	nop
 800ae84:	20000518 	.word	0x20000518

0800ae88 <__malloc_unlock>:
 800ae88:	4801      	ldr	r0, [pc, #4]	; (800ae90 <__malloc_unlock+0x8>)
 800ae8a:	f000 bece 	b.w	800bc2a <__retarget_lock_release_recursive>
 800ae8e:	bf00      	nop
 800ae90:	20000518 	.word	0x20000518

0800ae94 <__ssputs_r>:
 800ae94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae98:	688e      	ldr	r6, [r1, #8]
 800ae9a:	4682      	mov	sl, r0
 800ae9c:	429e      	cmp	r6, r3
 800ae9e:	460c      	mov	r4, r1
 800aea0:	4690      	mov	r8, r2
 800aea2:	461f      	mov	r7, r3
 800aea4:	d838      	bhi.n	800af18 <__ssputs_r+0x84>
 800aea6:	898a      	ldrh	r2, [r1, #12]
 800aea8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800aeac:	d032      	beq.n	800af14 <__ssputs_r+0x80>
 800aeae:	6825      	ldr	r5, [r4, #0]
 800aeb0:	6909      	ldr	r1, [r1, #16]
 800aeb2:	3301      	adds	r3, #1
 800aeb4:	eba5 0901 	sub.w	r9, r5, r1
 800aeb8:	6965      	ldr	r5, [r4, #20]
 800aeba:	444b      	add	r3, r9
 800aebc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aec0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aec4:	106d      	asrs	r5, r5, #1
 800aec6:	429d      	cmp	r5, r3
 800aec8:	bf38      	it	cc
 800aeca:	461d      	movcc	r5, r3
 800aecc:	0553      	lsls	r3, r2, #21
 800aece:	d531      	bpl.n	800af34 <__ssputs_r+0xa0>
 800aed0:	4629      	mov	r1, r5
 800aed2:	f7ff fdcf 	bl	800aa74 <_malloc_r>
 800aed6:	4606      	mov	r6, r0
 800aed8:	b950      	cbnz	r0, 800aef0 <__ssputs_r+0x5c>
 800aeda:	230c      	movs	r3, #12
 800aedc:	f04f 30ff 	mov.w	r0, #4294967295
 800aee0:	f8ca 3000 	str.w	r3, [sl]
 800aee4:	89a3      	ldrh	r3, [r4, #12]
 800aee6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aeea:	81a3      	strh	r3, [r4, #12]
 800aeec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aef0:	464a      	mov	r2, r9
 800aef2:	6921      	ldr	r1, [r4, #16]
 800aef4:	f7ff fd5c 	bl	800a9b0 <memcpy>
 800aef8:	89a3      	ldrh	r3, [r4, #12]
 800aefa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800aefe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800af02:	81a3      	strh	r3, [r4, #12]
 800af04:	6126      	str	r6, [r4, #16]
 800af06:	444e      	add	r6, r9
 800af08:	6026      	str	r6, [r4, #0]
 800af0a:	463e      	mov	r6, r7
 800af0c:	6165      	str	r5, [r4, #20]
 800af0e:	eba5 0509 	sub.w	r5, r5, r9
 800af12:	60a5      	str	r5, [r4, #8]
 800af14:	42be      	cmp	r6, r7
 800af16:	d900      	bls.n	800af1a <__ssputs_r+0x86>
 800af18:	463e      	mov	r6, r7
 800af1a:	4632      	mov	r2, r6
 800af1c:	4641      	mov	r1, r8
 800af1e:	6820      	ldr	r0, [r4, #0]
 800af20:	f000 fef6 	bl	800bd10 <memmove>
 800af24:	68a3      	ldr	r3, [r4, #8]
 800af26:	6822      	ldr	r2, [r4, #0]
 800af28:	1b9b      	subs	r3, r3, r6
 800af2a:	4432      	add	r2, r6
 800af2c:	2000      	movs	r0, #0
 800af2e:	60a3      	str	r3, [r4, #8]
 800af30:	6022      	str	r2, [r4, #0]
 800af32:	e7db      	b.n	800aeec <__ssputs_r+0x58>
 800af34:	462a      	mov	r2, r5
 800af36:	f000 ff05 	bl	800bd44 <_realloc_r>
 800af3a:	4606      	mov	r6, r0
 800af3c:	2800      	cmp	r0, #0
 800af3e:	d1e1      	bne.n	800af04 <__ssputs_r+0x70>
 800af40:	4650      	mov	r0, sl
 800af42:	6921      	ldr	r1, [r4, #16]
 800af44:	f7ff fd4a 	bl	800a9dc <_free_r>
 800af48:	e7c7      	b.n	800aeda <__ssputs_r+0x46>
	...

0800af4c <_svfiprintf_r>:
 800af4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af50:	4698      	mov	r8, r3
 800af52:	898b      	ldrh	r3, [r1, #12]
 800af54:	4607      	mov	r7, r0
 800af56:	061b      	lsls	r3, r3, #24
 800af58:	460d      	mov	r5, r1
 800af5a:	4614      	mov	r4, r2
 800af5c:	b09d      	sub	sp, #116	; 0x74
 800af5e:	d50e      	bpl.n	800af7e <_svfiprintf_r+0x32>
 800af60:	690b      	ldr	r3, [r1, #16]
 800af62:	b963      	cbnz	r3, 800af7e <_svfiprintf_r+0x32>
 800af64:	2140      	movs	r1, #64	; 0x40
 800af66:	f7ff fd85 	bl	800aa74 <_malloc_r>
 800af6a:	6028      	str	r0, [r5, #0]
 800af6c:	6128      	str	r0, [r5, #16]
 800af6e:	b920      	cbnz	r0, 800af7a <_svfiprintf_r+0x2e>
 800af70:	230c      	movs	r3, #12
 800af72:	603b      	str	r3, [r7, #0]
 800af74:	f04f 30ff 	mov.w	r0, #4294967295
 800af78:	e0d1      	b.n	800b11e <_svfiprintf_r+0x1d2>
 800af7a:	2340      	movs	r3, #64	; 0x40
 800af7c:	616b      	str	r3, [r5, #20]
 800af7e:	2300      	movs	r3, #0
 800af80:	9309      	str	r3, [sp, #36]	; 0x24
 800af82:	2320      	movs	r3, #32
 800af84:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800af88:	2330      	movs	r3, #48	; 0x30
 800af8a:	f04f 0901 	mov.w	r9, #1
 800af8e:	f8cd 800c 	str.w	r8, [sp, #12]
 800af92:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b138 <_svfiprintf_r+0x1ec>
 800af96:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800af9a:	4623      	mov	r3, r4
 800af9c:	469a      	mov	sl, r3
 800af9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800afa2:	b10a      	cbz	r2, 800afa8 <_svfiprintf_r+0x5c>
 800afa4:	2a25      	cmp	r2, #37	; 0x25
 800afa6:	d1f9      	bne.n	800af9c <_svfiprintf_r+0x50>
 800afa8:	ebba 0b04 	subs.w	fp, sl, r4
 800afac:	d00b      	beq.n	800afc6 <_svfiprintf_r+0x7a>
 800afae:	465b      	mov	r3, fp
 800afb0:	4622      	mov	r2, r4
 800afb2:	4629      	mov	r1, r5
 800afb4:	4638      	mov	r0, r7
 800afb6:	f7ff ff6d 	bl	800ae94 <__ssputs_r>
 800afba:	3001      	adds	r0, #1
 800afbc:	f000 80aa 	beq.w	800b114 <_svfiprintf_r+0x1c8>
 800afc0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800afc2:	445a      	add	r2, fp
 800afc4:	9209      	str	r2, [sp, #36]	; 0x24
 800afc6:	f89a 3000 	ldrb.w	r3, [sl]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	f000 80a2 	beq.w	800b114 <_svfiprintf_r+0x1c8>
 800afd0:	2300      	movs	r3, #0
 800afd2:	f04f 32ff 	mov.w	r2, #4294967295
 800afd6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800afda:	f10a 0a01 	add.w	sl, sl, #1
 800afde:	9304      	str	r3, [sp, #16]
 800afe0:	9307      	str	r3, [sp, #28]
 800afe2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800afe6:	931a      	str	r3, [sp, #104]	; 0x68
 800afe8:	4654      	mov	r4, sl
 800afea:	2205      	movs	r2, #5
 800afec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aff0:	4851      	ldr	r0, [pc, #324]	; (800b138 <_svfiprintf_r+0x1ec>)
 800aff2:	f000 fe7f 	bl	800bcf4 <memchr>
 800aff6:	9a04      	ldr	r2, [sp, #16]
 800aff8:	b9d8      	cbnz	r0, 800b032 <_svfiprintf_r+0xe6>
 800affa:	06d0      	lsls	r0, r2, #27
 800affc:	bf44      	itt	mi
 800affe:	2320      	movmi	r3, #32
 800b000:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b004:	0711      	lsls	r1, r2, #28
 800b006:	bf44      	itt	mi
 800b008:	232b      	movmi	r3, #43	; 0x2b
 800b00a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b00e:	f89a 3000 	ldrb.w	r3, [sl]
 800b012:	2b2a      	cmp	r3, #42	; 0x2a
 800b014:	d015      	beq.n	800b042 <_svfiprintf_r+0xf6>
 800b016:	4654      	mov	r4, sl
 800b018:	2000      	movs	r0, #0
 800b01a:	f04f 0c0a 	mov.w	ip, #10
 800b01e:	9a07      	ldr	r2, [sp, #28]
 800b020:	4621      	mov	r1, r4
 800b022:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b026:	3b30      	subs	r3, #48	; 0x30
 800b028:	2b09      	cmp	r3, #9
 800b02a:	d94e      	bls.n	800b0ca <_svfiprintf_r+0x17e>
 800b02c:	b1b0      	cbz	r0, 800b05c <_svfiprintf_r+0x110>
 800b02e:	9207      	str	r2, [sp, #28]
 800b030:	e014      	b.n	800b05c <_svfiprintf_r+0x110>
 800b032:	eba0 0308 	sub.w	r3, r0, r8
 800b036:	fa09 f303 	lsl.w	r3, r9, r3
 800b03a:	4313      	orrs	r3, r2
 800b03c:	46a2      	mov	sl, r4
 800b03e:	9304      	str	r3, [sp, #16]
 800b040:	e7d2      	b.n	800afe8 <_svfiprintf_r+0x9c>
 800b042:	9b03      	ldr	r3, [sp, #12]
 800b044:	1d19      	adds	r1, r3, #4
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	9103      	str	r1, [sp, #12]
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	bfbb      	ittet	lt
 800b04e:	425b      	neglt	r3, r3
 800b050:	f042 0202 	orrlt.w	r2, r2, #2
 800b054:	9307      	strge	r3, [sp, #28]
 800b056:	9307      	strlt	r3, [sp, #28]
 800b058:	bfb8      	it	lt
 800b05a:	9204      	strlt	r2, [sp, #16]
 800b05c:	7823      	ldrb	r3, [r4, #0]
 800b05e:	2b2e      	cmp	r3, #46	; 0x2e
 800b060:	d10c      	bne.n	800b07c <_svfiprintf_r+0x130>
 800b062:	7863      	ldrb	r3, [r4, #1]
 800b064:	2b2a      	cmp	r3, #42	; 0x2a
 800b066:	d135      	bne.n	800b0d4 <_svfiprintf_r+0x188>
 800b068:	9b03      	ldr	r3, [sp, #12]
 800b06a:	3402      	adds	r4, #2
 800b06c:	1d1a      	adds	r2, r3, #4
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	9203      	str	r2, [sp, #12]
 800b072:	2b00      	cmp	r3, #0
 800b074:	bfb8      	it	lt
 800b076:	f04f 33ff 	movlt.w	r3, #4294967295
 800b07a:	9305      	str	r3, [sp, #20]
 800b07c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b148 <_svfiprintf_r+0x1fc>
 800b080:	2203      	movs	r2, #3
 800b082:	4650      	mov	r0, sl
 800b084:	7821      	ldrb	r1, [r4, #0]
 800b086:	f000 fe35 	bl	800bcf4 <memchr>
 800b08a:	b140      	cbz	r0, 800b09e <_svfiprintf_r+0x152>
 800b08c:	2340      	movs	r3, #64	; 0x40
 800b08e:	eba0 000a 	sub.w	r0, r0, sl
 800b092:	fa03 f000 	lsl.w	r0, r3, r0
 800b096:	9b04      	ldr	r3, [sp, #16]
 800b098:	3401      	adds	r4, #1
 800b09a:	4303      	orrs	r3, r0
 800b09c:	9304      	str	r3, [sp, #16]
 800b09e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0a2:	2206      	movs	r2, #6
 800b0a4:	4825      	ldr	r0, [pc, #148]	; (800b13c <_svfiprintf_r+0x1f0>)
 800b0a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b0aa:	f000 fe23 	bl	800bcf4 <memchr>
 800b0ae:	2800      	cmp	r0, #0
 800b0b0:	d038      	beq.n	800b124 <_svfiprintf_r+0x1d8>
 800b0b2:	4b23      	ldr	r3, [pc, #140]	; (800b140 <_svfiprintf_r+0x1f4>)
 800b0b4:	bb1b      	cbnz	r3, 800b0fe <_svfiprintf_r+0x1b2>
 800b0b6:	9b03      	ldr	r3, [sp, #12]
 800b0b8:	3307      	adds	r3, #7
 800b0ba:	f023 0307 	bic.w	r3, r3, #7
 800b0be:	3308      	adds	r3, #8
 800b0c0:	9303      	str	r3, [sp, #12]
 800b0c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0c4:	4433      	add	r3, r6
 800b0c6:	9309      	str	r3, [sp, #36]	; 0x24
 800b0c8:	e767      	b.n	800af9a <_svfiprintf_r+0x4e>
 800b0ca:	460c      	mov	r4, r1
 800b0cc:	2001      	movs	r0, #1
 800b0ce:	fb0c 3202 	mla	r2, ip, r2, r3
 800b0d2:	e7a5      	b.n	800b020 <_svfiprintf_r+0xd4>
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	f04f 0c0a 	mov.w	ip, #10
 800b0da:	4619      	mov	r1, r3
 800b0dc:	3401      	adds	r4, #1
 800b0de:	9305      	str	r3, [sp, #20]
 800b0e0:	4620      	mov	r0, r4
 800b0e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b0e6:	3a30      	subs	r2, #48	; 0x30
 800b0e8:	2a09      	cmp	r2, #9
 800b0ea:	d903      	bls.n	800b0f4 <_svfiprintf_r+0x1a8>
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d0c5      	beq.n	800b07c <_svfiprintf_r+0x130>
 800b0f0:	9105      	str	r1, [sp, #20]
 800b0f2:	e7c3      	b.n	800b07c <_svfiprintf_r+0x130>
 800b0f4:	4604      	mov	r4, r0
 800b0f6:	2301      	movs	r3, #1
 800b0f8:	fb0c 2101 	mla	r1, ip, r1, r2
 800b0fc:	e7f0      	b.n	800b0e0 <_svfiprintf_r+0x194>
 800b0fe:	ab03      	add	r3, sp, #12
 800b100:	9300      	str	r3, [sp, #0]
 800b102:	462a      	mov	r2, r5
 800b104:	4638      	mov	r0, r7
 800b106:	4b0f      	ldr	r3, [pc, #60]	; (800b144 <_svfiprintf_r+0x1f8>)
 800b108:	a904      	add	r1, sp, #16
 800b10a:	f3af 8000 	nop.w
 800b10e:	1c42      	adds	r2, r0, #1
 800b110:	4606      	mov	r6, r0
 800b112:	d1d6      	bne.n	800b0c2 <_svfiprintf_r+0x176>
 800b114:	89ab      	ldrh	r3, [r5, #12]
 800b116:	065b      	lsls	r3, r3, #25
 800b118:	f53f af2c 	bmi.w	800af74 <_svfiprintf_r+0x28>
 800b11c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b11e:	b01d      	add	sp, #116	; 0x74
 800b120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b124:	ab03      	add	r3, sp, #12
 800b126:	9300      	str	r3, [sp, #0]
 800b128:	462a      	mov	r2, r5
 800b12a:	4638      	mov	r0, r7
 800b12c:	4b05      	ldr	r3, [pc, #20]	; (800b144 <_svfiprintf_r+0x1f8>)
 800b12e:	a904      	add	r1, sp, #16
 800b130:	f000 f9d4 	bl	800b4dc <_printf_i>
 800b134:	e7eb      	b.n	800b10e <_svfiprintf_r+0x1c2>
 800b136:	bf00      	nop
 800b138:	0800d3e1 	.word	0x0800d3e1
 800b13c:	0800d3eb 	.word	0x0800d3eb
 800b140:	00000000 	.word	0x00000000
 800b144:	0800ae95 	.word	0x0800ae95
 800b148:	0800d3e7 	.word	0x0800d3e7

0800b14c <__sfputc_r>:
 800b14c:	6893      	ldr	r3, [r2, #8]
 800b14e:	b410      	push	{r4}
 800b150:	3b01      	subs	r3, #1
 800b152:	2b00      	cmp	r3, #0
 800b154:	6093      	str	r3, [r2, #8]
 800b156:	da07      	bge.n	800b168 <__sfputc_r+0x1c>
 800b158:	6994      	ldr	r4, [r2, #24]
 800b15a:	42a3      	cmp	r3, r4
 800b15c:	db01      	blt.n	800b162 <__sfputc_r+0x16>
 800b15e:	290a      	cmp	r1, #10
 800b160:	d102      	bne.n	800b168 <__sfputc_r+0x1c>
 800b162:	bc10      	pop	{r4}
 800b164:	f000 bae0 	b.w	800b728 <__swbuf_r>
 800b168:	6813      	ldr	r3, [r2, #0]
 800b16a:	1c58      	adds	r0, r3, #1
 800b16c:	6010      	str	r0, [r2, #0]
 800b16e:	7019      	strb	r1, [r3, #0]
 800b170:	4608      	mov	r0, r1
 800b172:	bc10      	pop	{r4}
 800b174:	4770      	bx	lr

0800b176 <__sfputs_r>:
 800b176:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b178:	4606      	mov	r6, r0
 800b17a:	460f      	mov	r7, r1
 800b17c:	4614      	mov	r4, r2
 800b17e:	18d5      	adds	r5, r2, r3
 800b180:	42ac      	cmp	r4, r5
 800b182:	d101      	bne.n	800b188 <__sfputs_r+0x12>
 800b184:	2000      	movs	r0, #0
 800b186:	e007      	b.n	800b198 <__sfputs_r+0x22>
 800b188:	463a      	mov	r2, r7
 800b18a:	4630      	mov	r0, r6
 800b18c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b190:	f7ff ffdc 	bl	800b14c <__sfputc_r>
 800b194:	1c43      	adds	r3, r0, #1
 800b196:	d1f3      	bne.n	800b180 <__sfputs_r+0xa>
 800b198:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b19c <_vfiprintf_r>:
 800b19c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1a0:	460d      	mov	r5, r1
 800b1a2:	4614      	mov	r4, r2
 800b1a4:	4698      	mov	r8, r3
 800b1a6:	4606      	mov	r6, r0
 800b1a8:	b09d      	sub	sp, #116	; 0x74
 800b1aa:	b118      	cbz	r0, 800b1b4 <_vfiprintf_r+0x18>
 800b1ac:	6983      	ldr	r3, [r0, #24]
 800b1ae:	b90b      	cbnz	r3, 800b1b4 <_vfiprintf_r+0x18>
 800b1b0:	f000 fc9c 	bl	800baec <__sinit>
 800b1b4:	4b89      	ldr	r3, [pc, #548]	; (800b3dc <_vfiprintf_r+0x240>)
 800b1b6:	429d      	cmp	r5, r3
 800b1b8:	d11b      	bne.n	800b1f2 <_vfiprintf_r+0x56>
 800b1ba:	6875      	ldr	r5, [r6, #4]
 800b1bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b1be:	07d9      	lsls	r1, r3, #31
 800b1c0:	d405      	bmi.n	800b1ce <_vfiprintf_r+0x32>
 800b1c2:	89ab      	ldrh	r3, [r5, #12]
 800b1c4:	059a      	lsls	r2, r3, #22
 800b1c6:	d402      	bmi.n	800b1ce <_vfiprintf_r+0x32>
 800b1c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b1ca:	f000 fd2d 	bl	800bc28 <__retarget_lock_acquire_recursive>
 800b1ce:	89ab      	ldrh	r3, [r5, #12]
 800b1d0:	071b      	lsls	r3, r3, #28
 800b1d2:	d501      	bpl.n	800b1d8 <_vfiprintf_r+0x3c>
 800b1d4:	692b      	ldr	r3, [r5, #16]
 800b1d6:	b9eb      	cbnz	r3, 800b214 <_vfiprintf_r+0x78>
 800b1d8:	4629      	mov	r1, r5
 800b1da:	4630      	mov	r0, r6
 800b1dc:	f000 faf6 	bl	800b7cc <__swsetup_r>
 800b1e0:	b1c0      	cbz	r0, 800b214 <_vfiprintf_r+0x78>
 800b1e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b1e4:	07dc      	lsls	r4, r3, #31
 800b1e6:	d50e      	bpl.n	800b206 <_vfiprintf_r+0x6a>
 800b1e8:	f04f 30ff 	mov.w	r0, #4294967295
 800b1ec:	b01d      	add	sp, #116	; 0x74
 800b1ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1f2:	4b7b      	ldr	r3, [pc, #492]	; (800b3e0 <_vfiprintf_r+0x244>)
 800b1f4:	429d      	cmp	r5, r3
 800b1f6:	d101      	bne.n	800b1fc <_vfiprintf_r+0x60>
 800b1f8:	68b5      	ldr	r5, [r6, #8]
 800b1fa:	e7df      	b.n	800b1bc <_vfiprintf_r+0x20>
 800b1fc:	4b79      	ldr	r3, [pc, #484]	; (800b3e4 <_vfiprintf_r+0x248>)
 800b1fe:	429d      	cmp	r5, r3
 800b200:	bf08      	it	eq
 800b202:	68f5      	ldreq	r5, [r6, #12]
 800b204:	e7da      	b.n	800b1bc <_vfiprintf_r+0x20>
 800b206:	89ab      	ldrh	r3, [r5, #12]
 800b208:	0598      	lsls	r0, r3, #22
 800b20a:	d4ed      	bmi.n	800b1e8 <_vfiprintf_r+0x4c>
 800b20c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b20e:	f000 fd0c 	bl	800bc2a <__retarget_lock_release_recursive>
 800b212:	e7e9      	b.n	800b1e8 <_vfiprintf_r+0x4c>
 800b214:	2300      	movs	r3, #0
 800b216:	9309      	str	r3, [sp, #36]	; 0x24
 800b218:	2320      	movs	r3, #32
 800b21a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b21e:	2330      	movs	r3, #48	; 0x30
 800b220:	f04f 0901 	mov.w	r9, #1
 800b224:	f8cd 800c 	str.w	r8, [sp, #12]
 800b228:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800b3e8 <_vfiprintf_r+0x24c>
 800b22c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b230:	4623      	mov	r3, r4
 800b232:	469a      	mov	sl, r3
 800b234:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b238:	b10a      	cbz	r2, 800b23e <_vfiprintf_r+0xa2>
 800b23a:	2a25      	cmp	r2, #37	; 0x25
 800b23c:	d1f9      	bne.n	800b232 <_vfiprintf_r+0x96>
 800b23e:	ebba 0b04 	subs.w	fp, sl, r4
 800b242:	d00b      	beq.n	800b25c <_vfiprintf_r+0xc0>
 800b244:	465b      	mov	r3, fp
 800b246:	4622      	mov	r2, r4
 800b248:	4629      	mov	r1, r5
 800b24a:	4630      	mov	r0, r6
 800b24c:	f7ff ff93 	bl	800b176 <__sfputs_r>
 800b250:	3001      	adds	r0, #1
 800b252:	f000 80aa 	beq.w	800b3aa <_vfiprintf_r+0x20e>
 800b256:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b258:	445a      	add	r2, fp
 800b25a:	9209      	str	r2, [sp, #36]	; 0x24
 800b25c:	f89a 3000 	ldrb.w	r3, [sl]
 800b260:	2b00      	cmp	r3, #0
 800b262:	f000 80a2 	beq.w	800b3aa <_vfiprintf_r+0x20e>
 800b266:	2300      	movs	r3, #0
 800b268:	f04f 32ff 	mov.w	r2, #4294967295
 800b26c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b270:	f10a 0a01 	add.w	sl, sl, #1
 800b274:	9304      	str	r3, [sp, #16]
 800b276:	9307      	str	r3, [sp, #28]
 800b278:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b27c:	931a      	str	r3, [sp, #104]	; 0x68
 800b27e:	4654      	mov	r4, sl
 800b280:	2205      	movs	r2, #5
 800b282:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b286:	4858      	ldr	r0, [pc, #352]	; (800b3e8 <_vfiprintf_r+0x24c>)
 800b288:	f000 fd34 	bl	800bcf4 <memchr>
 800b28c:	9a04      	ldr	r2, [sp, #16]
 800b28e:	b9d8      	cbnz	r0, 800b2c8 <_vfiprintf_r+0x12c>
 800b290:	06d1      	lsls	r1, r2, #27
 800b292:	bf44      	itt	mi
 800b294:	2320      	movmi	r3, #32
 800b296:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b29a:	0713      	lsls	r3, r2, #28
 800b29c:	bf44      	itt	mi
 800b29e:	232b      	movmi	r3, #43	; 0x2b
 800b2a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b2a4:	f89a 3000 	ldrb.w	r3, [sl]
 800b2a8:	2b2a      	cmp	r3, #42	; 0x2a
 800b2aa:	d015      	beq.n	800b2d8 <_vfiprintf_r+0x13c>
 800b2ac:	4654      	mov	r4, sl
 800b2ae:	2000      	movs	r0, #0
 800b2b0:	f04f 0c0a 	mov.w	ip, #10
 800b2b4:	9a07      	ldr	r2, [sp, #28]
 800b2b6:	4621      	mov	r1, r4
 800b2b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b2bc:	3b30      	subs	r3, #48	; 0x30
 800b2be:	2b09      	cmp	r3, #9
 800b2c0:	d94e      	bls.n	800b360 <_vfiprintf_r+0x1c4>
 800b2c2:	b1b0      	cbz	r0, 800b2f2 <_vfiprintf_r+0x156>
 800b2c4:	9207      	str	r2, [sp, #28]
 800b2c6:	e014      	b.n	800b2f2 <_vfiprintf_r+0x156>
 800b2c8:	eba0 0308 	sub.w	r3, r0, r8
 800b2cc:	fa09 f303 	lsl.w	r3, r9, r3
 800b2d0:	4313      	orrs	r3, r2
 800b2d2:	46a2      	mov	sl, r4
 800b2d4:	9304      	str	r3, [sp, #16]
 800b2d6:	e7d2      	b.n	800b27e <_vfiprintf_r+0xe2>
 800b2d8:	9b03      	ldr	r3, [sp, #12]
 800b2da:	1d19      	adds	r1, r3, #4
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	9103      	str	r1, [sp, #12]
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	bfbb      	ittet	lt
 800b2e4:	425b      	neglt	r3, r3
 800b2e6:	f042 0202 	orrlt.w	r2, r2, #2
 800b2ea:	9307      	strge	r3, [sp, #28]
 800b2ec:	9307      	strlt	r3, [sp, #28]
 800b2ee:	bfb8      	it	lt
 800b2f0:	9204      	strlt	r2, [sp, #16]
 800b2f2:	7823      	ldrb	r3, [r4, #0]
 800b2f4:	2b2e      	cmp	r3, #46	; 0x2e
 800b2f6:	d10c      	bne.n	800b312 <_vfiprintf_r+0x176>
 800b2f8:	7863      	ldrb	r3, [r4, #1]
 800b2fa:	2b2a      	cmp	r3, #42	; 0x2a
 800b2fc:	d135      	bne.n	800b36a <_vfiprintf_r+0x1ce>
 800b2fe:	9b03      	ldr	r3, [sp, #12]
 800b300:	3402      	adds	r4, #2
 800b302:	1d1a      	adds	r2, r3, #4
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	9203      	str	r2, [sp, #12]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	bfb8      	it	lt
 800b30c:	f04f 33ff 	movlt.w	r3, #4294967295
 800b310:	9305      	str	r3, [sp, #20]
 800b312:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b3f8 <_vfiprintf_r+0x25c>
 800b316:	2203      	movs	r2, #3
 800b318:	4650      	mov	r0, sl
 800b31a:	7821      	ldrb	r1, [r4, #0]
 800b31c:	f000 fcea 	bl	800bcf4 <memchr>
 800b320:	b140      	cbz	r0, 800b334 <_vfiprintf_r+0x198>
 800b322:	2340      	movs	r3, #64	; 0x40
 800b324:	eba0 000a 	sub.w	r0, r0, sl
 800b328:	fa03 f000 	lsl.w	r0, r3, r0
 800b32c:	9b04      	ldr	r3, [sp, #16]
 800b32e:	3401      	adds	r4, #1
 800b330:	4303      	orrs	r3, r0
 800b332:	9304      	str	r3, [sp, #16]
 800b334:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b338:	2206      	movs	r2, #6
 800b33a:	482c      	ldr	r0, [pc, #176]	; (800b3ec <_vfiprintf_r+0x250>)
 800b33c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b340:	f000 fcd8 	bl	800bcf4 <memchr>
 800b344:	2800      	cmp	r0, #0
 800b346:	d03f      	beq.n	800b3c8 <_vfiprintf_r+0x22c>
 800b348:	4b29      	ldr	r3, [pc, #164]	; (800b3f0 <_vfiprintf_r+0x254>)
 800b34a:	bb1b      	cbnz	r3, 800b394 <_vfiprintf_r+0x1f8>
 800b34c:	9b03      	ldr	r3, [sp, #12]
 800b34e:	3307      	adds	r3, #7
 800b350:	f023 0307 	bic.w	r3, r3, #7
 800b354:	3308      	adds	r3, #8
 800b356:	9303      	str	r3, [sp, #12]
 800b358:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b35a:	443b      	add	r3, r7
 800b35c:	9309      	str	r3, [sp, #36]	; 0x24
 800b35e:	e767      	b.n	800b230 <_vfiprintf_r+0x94>
 800b360:	460c      	mov	r4, r1
 800b362:	2001      	movs	r0, #1
 800b364:	fb0c 3202 	mla	r2, ip, r2, r3
 800b368:	e7a5      	b.n	800b2b6 <_vfiprintf_r+0x11a>
 800b36a:	2300      	movs	r3, #0
 800b36c:	f04f 0c0a 	mov.w	ip, #10
 800b370:	4619      	mov	r1, r3
 800b372:	3401      	adds	r4, #1
 800b374:	9305      	str	r3, [sp, #20]
 800b376:	4620      	mov	r0, r4
 800b378:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b37c:	3a30      	subs	r2, #48	; 0x30
 800b37e:	2a09      	cmp	r2, #9
 800b380:	d903      	bls.n	800b38a <_vfiprintf_r+0x1ee>
 800b382:	2b00      	cmp	r3, #0
 800b384:	d0c5      	beq.n	800b312 <_vfiprintf_r+0x176>
 800b386:	9105      	str	r1, [sp, #20]
 800b388:	e7c3      	b.n	800b312 <_vfiprintf_r+0x176>
 800b38a:	4604      	mov	r4, r0
 800b38c:	2301      	movs	r3, #1
 800b38e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b392:	e7f0      	b.n	800b376 <_vfiprintf_r+0x1da>
 800b394:	ab03      	add	r3, sp, #12
 800b396:	9300      	str	r3, [sp, #0]
 800b398:	462a      	mov	r2, r5
 800b39a:	4630      	mov	r0, r6
 800b39c:	4b15      	ldr	r3, [pc, #84]	; (800b3f4 <_vfiprintf_r+0x258>)
 800b39e:	a904      	add	r1, sp, #16
 800b3a0:	f3af 8000 	nop.w
 800b3a4:	4607      	mov	r7, r0
 800b3a6:	1c78      	adds	r0, r7, #1
 800b3a8:	d1d6      	bne.n	800b358 <_vfiprintf_r+0x1bc>
 800b3aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b3ac:	07d9      	lsls	r1, r3, #31
 800b3ae:	d405      	bmi.n	800b3bc <_vfiprintf_r+0x220>
 800b3b0:	89ab      	ldrh	r3, [r5, #12]
 800b3b2:	059a      	lsls	r2, r3, #22
 800b3b4:	d402      	bmi.n	800b3bc <_vfiprintf_r+0x220>
 800b3b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b3b8:	f000 fc37 	bl	800bc2a <__retarget_lock_release_recursive>
 800b3bc:	89ab      	ldrh	r3, [r5, #12]
 800b3be:	065b      	lsls	r3, r3, #25
 800b3c0:	f53f af12 	bmi.w	800b1e8 <_vfiprintf_r+0x4c>
 800b3c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b3c6:	e711      	b.n	800b1ec <_vfiprintf_r+0x50>
 800b3c8:	ab03      	add	r3, sp, #12
 800b3ca:	9300      	str	r3, [sp, #0]
 800b3cc:	462a      	mov	r2, r5
 800b3ce:	4630      	mov	r0, r6
 800b3d0:	4b08      	ldr	r3, [pc, #32]	; (800b3f4 <_vfiprintf_r+0x258>)
 800b3d2:	a904      	add	r1, sp, #16
 800b3d4:	f000 f882 	bl	800b4dc <_printf_i>
 800b3d8:	e7e4      	b.n	800b3a4 <_vfiprintf_r+0x208>
 800b3da:	bf00      	nop
 800b3dc:	0800d434 	.word	0x0800d434
 800b3e0:	0800d454 	.word	0x0800d454
 800b3e4:	0800d414 	.word	0x0800d414
 800b3e8:	0800d3e1 	.word	0x0800d3e1
 800b3ec:	0800d3eb 	.word	0x0800d3eb
 800b3f0:	00000000 	.word	0x00000000
 800b3f4:	0800b177 	.word	0x0800b177
 800b3f8:	0800d3e7 	.word	0x0800d3e7

0800b3fc <_printf_common>:
 800b3fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b400:	4616      	mov	r6, r2
 800b402:	4699      	mov	r9, r3
 800b404:	688a      	ldr	r2, [r1, #8]
 800b406:	690b      	ldr	r3, [r1, #16]
 800b408:	4607      	mov	r7, r0
 800b40a:	4293      	cmp	r3, r2
 800b40c:	bfb8      	it	lt
 800b40e:	4613      	movlt	r3, r2
 800b410:	6033      	str	r3, [r6, #0]
 800b412:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b416:	460c      	mov	r4, r1
 800b418:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b41c:	b10a      	cbz	r2, 800b422 <_printf_common+0x26>
 800b41e:	3301      	adds	r3, #1
 800b420:	6033      	str	r3, [r6, #0]
 800b422:	6823      	ldr	r3, [r4, #0]
 800b424:	0699      	lsls	r1, r3, #26
 800b426:	bf42      	ittt	mi
 800b428:	6833      	ldrmi	r3, [r6, #0]
 800b42a:	3302      	addmi	r3, #2
 800b42c:	6033      	strmi	r3, [r6, #0]
 800b42e:	6825      	ldr	r5, [r4, #0]
 800b430:	f015 0506 	ands.w	r5, r5, #6
 800b434:	d106      	bne.n	800b444 <_printf_common+0x48>
 800b436:	f104 0a19 	add.w	sl, r4, #25
 800b43a:	68e3      	ldr	r3, [r4, #12]
 800b43c:	6832      	ldr	r2, [r6, #0]
 800b43e:	1a9b      	subs	r3, r3, r2
 800b440:	42ab      	cmp	r3, r5
 800b442:	dc28      	bgt.n	800b496 <_printf_common+0x9a>
 800b444:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b448:	1e13      	subs	r3, r2, #0
 800b44a:	6822      	ldr	r2, [r4, #0]
 800b44c:	bf18      	it	ne
 800b44e:	2301      	movne	r3, #1
 800b450:	0692      	lsls	r2, r2, #26
 800b452:	d42d      	bmi.n	800b4b0 <_printf_common+0xb4>
 800b454:	4649      	mov	r1, r9
 800b456:	4638      	mov	r0, r7
 800b458:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b45c:	47c0      	blx	r8
 800b45e:	3001      	adds	r0, #1
 800b460:	d020      	beq.n	800b4a4 <_printf_common+0xa8>
 800b462:	6823      	ldr	r3, [r4, #0]
 800b464:	68e5      	ldr	r5, [r4, #12]
 800b466:	f003 0306 	and.w	r3, r3, #6
 800b46a:	2b04      	cmp	r3, #4
 800b46c:	bf18      	it	ne
 800b46e:	2500      	movne	r5, #0
 800b470:	6832      	ldr	r2, [r6, #0]
 800b472:	f04f 0600 	mov.w	r6, #0
 800b476:	68a3      	ldr	r3, [r4, #8]
 800b478:	bf08      	it	eq
 800b47a:	1aad      	subeq	r5, r5, r2
 800b47c:	6922      	ldr	r2, [r4, #16]
 800b47e:	bf08      	it	eq
 800b480:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b484:	4293      	cmp	r3, r2
 800b486:	bfc4      	itt	gt
 800b488:	1a9b      	subgt	r3, r3, r2
 800b48a:	18ed      	addgt	r5, r5, r3
 800b48c:	341a      	adds	r4, #26
 800b48e:	42b5      	cmp	r5, r6
 800b490:	d11a      	bne.n	800b4c8 <_printf_common+0xcc>
 800b492:	2000      	movs	r0, #0
 800b494:	e008      	b.n	800b4a8 <_printf_common+0xac>
 800b496:	2301      	movs	r3, #1
 800b498:	4652      	mov	r2, sl
 800b49a:	4649      	mov	r1, r9
 800b49c:	4638      	mov	r0, r7
 800b49e:	47c0      	blx	r8
 800b4a0:	3001      	adds	r0, #1
 800b4a2:	d103      	bne.n	800b4ac <_printf_common+0xb0>
 800b4a4:	f04f 30ff 	mov.w	r0, #4294967295
 800b4a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4ac:	3501      	adds	r5, #1
 800b4ae:	e7c4      	b.n	800b43a <_printf_common+0x3e>
 800b4b0:	2030      	movs	r0, #48	; 0x30
 800b4b2:	18e1      	adds	r1, r4, r3
 800b4b4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b4b8:	1c5a      	adds	r2, r3, #1
 800b4ba:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b4be:	4422      	add	r2, r4
 800b4c0:	3302      	adds	r3, #2
 800b4c2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b4c6:	e7c5      	b.n	800b454 <_printf_common+0x58>
 800b4c8:	2301      	movs	r3, #1
 800b4ca:	4622      	mov	r2, r4
 800b4cc:	4649      	mov	r1, r9
 800b4ce:	4638      	mov	r0, r7
 800b4d0:	47c0      	blx	r8
 800b4d2:	3001      	adds	r0, #1
 800b4d4:	d0e6      	beq.n	800b4a4 <_printf_common+0xa8>
 800b4d6:	3601      	adds	r6, #1
 800b4d8:	e7d9      	b.n	800b48e <_printf_common+0x92>
	...

0800b4dc <_printf_i>:
 800b4dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b4e0:	460c      	mov	r4, r1
 800b4e2:	7e27      	ldrb	r7, [r4, #24]
 800b4e4:	4691      	mov	r9, r2
 800b4e6:	2f78      	cmp	r7, #120	; 0x78
 800b4e8:	4680      	mov	r8, r0
 800b4ea:	469a      	mov	sl, r3
 800b4ec:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b4ee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b4f2:	d807      	bhi.n	800b504 <_printf_i+0x28>
 800b4f4:	2f62      	cmp	r7, #98	; 0x62
 800b4f6:	d80a      	bhi.n	800b50e <_printf_i+0x32>
 800b4f8:	2f00      	cmp	r7, #0
 800b4fa:	f000 80d9 	beq.w	800b6b0 <_printf_i+0x1d4>
 800b4fe:	2f58      	cmp	r7, #88	; 0x58
 800b500:	f000 80a4 	beq.w	800b64c <_printf_i+0x170>
 800b504:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b508:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b50c:	e03a      	b.n	800b584 <_printf_i+0xa8>
 800b50e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b512:	2b15      	cmp	r3, #21
 800b514:	d8f6      	bhi.n	800b504 <_printf_i+0x28>
 800b516:	a001      	add	r0, pc, #4	; (adr r0, 800b51c <_printf_i+0x40>)
 800b518:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800b51c:	0800b575 	.word	0x0800b575
 800b520:	0800b589 	.word	0x0800b589
 800b524:	0800b505 	.word	0x0800b505
 800b528:	0800b505 	.word	0x0800b505
 800b52c:	0800b505 	.word	0x0800b505
 800b530:	0800b505 	.word	0x0800b505
 800b534:	0800b589 	.word	0x0800b589
 800b538:	0800b505 	.word	0x0800b505
 800b53c:	0800b505 	.word	0x0800b505
 800b540:	0800b505 	.word	0x0800b505
 800b544:	0800b505 	.word	0x0800b505
 800b548:	0800b697 	.word	0x0800b697
 800b54c:	0800b5b9 	.word	0x0800b5b9
 800b550:	0800b679 	.word	0x0800b679
 800b554:	0800b505 	.word	0x0800b505
 800b558:	0800b505 	.word	0x0800b505
 800b55c:	0800b6b9 	.word	0x0800b6b9
 800b560:	0800b505 	.word	0x0800b505
 800b564:	0800b5b9 	.word	0x0800b5b9
 800b568:	0800b505 	.word	0x0800b505
 800b56c:	0800b505 	.word	0x0800b505
 800b570:	0800b681 	.word	0x0800b681
 800b574:	680b      	ldr	r3, [r1, #0]
 800b576:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b57a:	1d1a      	adds	r2, r3, #4
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	600a      	str	r2, [r1, #0]
 800b580:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b584:	2301      	movs	r3, #1
 800b586:	e0a4      	b.n	800b6d2 <_printf_i+0x1f6>
 800b588:	6825      	ldr	r5, [r4, #0]
 800b58a:	6808      	ldr	r0, [r1, #0]
 800b58c:	062e      	lsls	r6, r5, #24
 800b58e:	f100 0304 	add.w	r3, r0, #4
 800b592:	d50a      	bpl.n	800b5aa <_printf_i+0xce>
 800b594:	6805      	ldr	r5, [r0, #0]
 800b596:	600b      	str	r3, [r1, #0]
 800b598:	2d00      	cmp	r5, #0
 800b59a:	da03      	bge.n	800b5a4 <_printf_i+0xc8>
 800b59c:	232d      	movs	r3, #45	; 0x2d
 800b59e:	426d      	negs	r5, r5
 800b5a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b5a4:	230a      	movs	r3, #10
 800b5a6:	485e      	ldr	r0, [pc, #376]	; (800b720 <_printf_i+0x244>)
 800b5a8:	e019      	b.n	800b5de <_printf_i+0x102>
 800b5aa:	f015 0f40 	tst.w	r5, #64	; 0x40
 800b5ae:	6805      	ldr	r5, [r0, #0]
 800b5b0:	600b      	str	r3, [r1, #0]
 800b5b2:	bf18      	it	ne
 800b5b4:	b22d      	sxthne	r5, r5
 800b5b6:	e7ef      	b.n	800b598 <_printf_i+0xbc>
 800b5b8:	680b      	ldr	r3, [r1, #0]
 800b5ba:	6825      	ldr	r5, [r4, #0]
 800b5bc:	1d18      	adds	r0, r3, #4
 800b5be:	6008      	str	r0, [r1, #0]
 800b5c0:	0628      	lsls	r0, r5, #24
 800b5c2:	d501      	bpl.n	800b5c8 <_printf_i+0xec>
 800b5c4:	681d      	ldr	r5, [r3, #0]
 800b5c6:	e002      	b.n	800b5ce <_printf_i+0xf2>
 800b5c8:	0669      	lsls	r1, r5, #25
 800b5ca:	d5fb      	bpl.n	800b5c4 <_printf_i+0xe8>
 800b5cc:	881d      	ldrh	r5, [r3, #0]
 800b5ce:	2f6f      	cmp	r7, #111	; 0x6f
 800b5d0:	bf0c      	ite	eq
 800b5d2:	2308      	moveq	r3, #8
 800b5d4:	230a      	movne	r3, #10
 800b5d6:	4852      	ldr	r0, [pc, #328]	; (800b720 <_printf_i+0x244>)
 800b5d8:	2100      	movs	r1, #0
 800b5da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b5de:	6866      	ldr	r6, [r4, #4]
 800b5e0:	2e00      	cmp	r6, #0
 800b5e2:	bfa8      	it	ge
 800b5e4:	6821      	ldrge	r1, [r4, #0]
 800b5e6:	60a6      	str	r6, [r4, #8]
 800b5e8:	bfa4      	itt	ge
 800b5ea:	f021 0104 	bicge.w	r1, r1, #4
 800b5ee:	6021      	strge	r1, [r4, #0]
 800b5f0:	b90d      	cbnz	r5, 800b5f6 <_printf_i+0x11a>
 800b5f2:	2e00      	cmp	r6, #0
 800b5f4:	d04d      	beq.n	800b692 <_printf_i+0x1b6>
 800b5f6:	4616      	mov	r6, r2
 800b5f8:	fbb5 f1f3 	udiv	r1, r5, r3
 800b5fc:	fb03 5711 	mls	r7, r3, r1, r5
 800b600:	5dc7      	ldrb	r7, [r0, r7]
 800b602:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b606:	462f      	mov	r7, r5
 800b608:	42bb      	cmp	r3, r7
 800b60a:	460d      	mov	r5, r1
 800b60c:	d9f4      	bls.n	800b5f8 <_printf_i+0x11c>
 800b60e:	2b08      	cmp	r3, #8
 800b610:	d10b      	bne.n	800b62a <_printf_i+0x14e>
 800b612:	6823      	ldr	r3, [r4, #0]
 800b614:	07df      	lsls	r7, r3, #31
 800b616:	d508      	bpl.n	800b62a <_printf_i+0x14e>
 800b618:	6923      	ldr	r3, [r4, #16]
 800b61a:	6861      	ldr	r1, [r4, #4]
 800b61c:	4299      	cmp	r1, r3
 800b61e:	bfde      	ittt	le
 800b620:	2330      	movle	r3, #48	; 0x30
 800b622:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b626:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b62a:	1b92      	subs	r2, r2, r6
 800b62c:	6122      	str	r2, [r4, #16]
 800b62e:	464b      	mov	r3, r9
 800b630:	4621      	mov	r1, r4
 800b632:	4640      	mov	r0, r8
 800b634:	f8cd a000 	str.w	sl, [sp]
 800b638:	aa03      	add	r2, sp, #12
 800b63a:	f7ff fedf 	bl	800b3fc <_printf_common>
 800b63e:	3001      	adds	r0, #1
 800b640:	d14c      	bne.n	800b6dc <_printf_i+0x200>
 800b642:	f04f 30ff 	mov.w	r0, #4294967295
 800b646:	b004      	add	sp, #16
 800b648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b64c:	4834      	ldr	r0, [pc, #208]	; (800b720 <_printf_i+0x244>)
 800b64e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b652:	680e      	ldr	r6, [r1, #0]
 800b654:	6823      	ldr	r3, [r4, #0]
 800b656:	f856 5b04 	ldr.w	r5, [r6], #4
 800b65a:	061f      	lsls	r7, r3, #24
 800b65c:	600e      	str	r6, [r1, #0]
 800b65e:	d514      	bpl.n	800b68a <_printf_i+0x1ae>
 800b660:	07d9      	lsls	r1, r3, #31
 800b662:	bf44      	itt	mi
 800b664:	f043 0320 	orrmi.w	r3, r3, #32
 800b668:	6023      	strmi	r3, [r4, #0]
 800b66a:	b91d      	cbnz	r5, 800b674 <_printf_i+0x198>
 800b66c:	6823      	ldr	r3, [r4, #0]
 800b66e:	f023 0320 	bic.w	r3, r3, #32
 800b672:	6023      	str	r3, [r4, #0]
 800b674:	2310      	movs	r3, #16
 800b676:	e7af      	b.n	800b5d8 <_printf_i+0xfc>
 800b678:	6823      	ldr	r3, [r4, #0]
 800b67a:	f043 0320 	orr.w	r3, r3, #32
 800b67e:	6023      	str	r3, [r4, #0]
 800b680:	2378      	movs	r3, #120	; 0x78
 800b682:	4828      	ldr	r0, [pc, #160]	; (800b724 <_printf_i+0x248>)
 800b684:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b688:	e7e3      	b.n	800b652 <_printf_i+0x176>
 800b68a:	065e      	lsls	r6, r3, #25
 800b68c:	bf48      	it	mi
 800b68e:	b2ad      	uxthmi	r5, r5
 800b690:	e7e6      	b.n	800b660 <_printf_i+0x184>
 800b692:	4616      	mov	r6, r2
 800b694:	e7bb      	b.n	800b60e <_printf_i+0x132>
 800b696:	680b      	ldr	r3, [r1, #0]
 800b698:	6826      	ldr	r6, [r4, #0]
 800b69a:	1d1d      	adds	r5, r3, #4
 800b69c:	6960      	ldr	r0, [r4, #20]
 800b69e:	600d      	str	r5, [r1, #0]
 800b6a0:	0635      	lsls	r5, r6, #24
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	d501      	bpl.n	800b6aa <_printf_i+0x1ce>
 800b6a6:	6018      	str	r0, [r3, #0]
 800b6a8:	e002      	b.n	800b6b0 <_printf_i+0x1d4>
 800b6aa:	0671      	lsls	r1, r6, #25
 800b6ac:	d5fb      	bpl.n	800b6a6 <_printf_i+0x1ca>
 800b6ae:	8018      	strh	r0, [r3, #0]
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	4616      	mov	r6, r2
 800b6b4:	6123      	str	r3, [r4, #16]
 800b6b6:	e7ba      	b.n	800b62e <_printf_i+0x152>
 800b6b8:	680b      	ldr	r3, [r1, #0]
 800b6ba:	1d1a      	adds	r2, r3, #4
 800b6bc:	600a      	str	r2, [r1, #0]
 800b6be:	681e      	ldr	r6, [r3, #0]
 800b6c0:	2100      	movs	r1, #0
 800b6c2:	4630      	mov	r0, r6
 800b6c4:	6862      	ldr	r2, [r4, #4]
 800b6c6:	f000 fb15 	bl	800bcf4 <memchr>
 800b6ca:	b108      	cbz	r0, 800b6d0 <_printf_i+0x1f4>
 800b6cc:	1b80      	subs	r0, r0, r6
 800b6ce:	6060      	str	r0, [r4, #4]
 800b6d0:	6863      	ldr	r3, [r4, #4]
 800b6d2:	6123      	str	r3, [r4, #16]
 800b6d4:	2300      	movs	r3, #0
 800b6d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b6da:	e7a8      	b.n	800b62e <_printf_i+0x152>
 800b6dc:	4632      	mov	r2, r6
 800b6de:	4649      	mov	r1, r9
 800b6e0:	4640      	mov	r0, r8
 800b6e2:	6923      	ldr	r3, [r4, #16]
 800b6e4:	47d0      	blx	sl
 800b6e6:	3001      	adds	r0, #1
 800b6e8:	d0ab      	beq.n	800b642 <_printf_i+0x166>
 800b6ea:	6823      	ldr	r3, [r4, #0]
 800b6ec:	079b      	lsls	r3, r3, #30
 800b6ee:	d413      	bmi.n	800b718 <_printf_i+0x23c>
 800b6f0:	68e0      	ldr	r0, [r4, #12]
 800b6f2:	9b03      	ldr	r3, [sp, #12]
 800b6f4:	4298      	cmp	r0, r3
 800b6f6:	bfb8      	it	lt
 800b6f8:	4618      	movlt	r0, r3
 800b6fa:	e7a4      	b.n	800b646 <_printf_i+0x16a>
 800b6fc:	2301      	movs	r3, #1
 800b6fe:	4632      	mov	r2, r6
 800b700:	4649      	mov	r1, r9
 800b702:	4640      	mov	r0, r8
 800b704:	47d0      	blx	sl
 800b706:	3001      	adds	r0, #1
 800b708:	d09b      	beq.n	800b642 <_printf_i+0x166>
 800b70a:	3501      	adds	r5, #1
 800b70c:	68e3      	ldr	r3, [r4, #12]
 800b70e:	9903      	ldr	r1, [sp, #12]
 800b710:	1a5b      	subs	r3, r3, r1
 800b712:	42ab      	cmp	r3, r5
 800b714:	dcf2      	bgt.n	800b6fc <_printf_i+0x220>
 800b716:	e7eb      	b.n	800b6f0 <_printf_i+0x214>
 800b718:	2500      	movs	r5, #0
 800b71a:	f104 0619 	add.w	r6, r4, #25
 800b71e:	e7f5      	b.n	800b70c <_printf_i+0x230>
 800b720:	0800d3f2 	.word	0x0800d3f2
 800b724:	0800d403 	.word	0x0800d403

0800b728 <__swbuf_r>:
 800b728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b72a:	460e      	mov	r6, r1
 800b72c:	4614      	mov	r4, r2
 800b72e:	4605      	mov	r5, r0
 800b730:	b118      	cbz	r0, 800b73a <__swbuf_r+0x12>
 800b732:	6983      	ldr	r3, [r0, #24]
 800b734:	b90b      	cbnz	r3, 800b73a <__swbuf_r+0x12>
 800b736:	f000 f9d9 	bl	800baec <__sinit>
 800b73a:	4b21      	ldr	r3, [pc, #132]	; (800b7c0 <__swbuf_r+0x98>)
 800b73c:	429c      	cmp	r4, r3
 800b73e:	d12b      	bne.n	800b798 <__swbuf_r+0x70>
 800b740:	686c      	ldr	r4, [r5, #4]
 800b742:	69a3      	ldr	r3, [r4, #24]
 800b744:	60a3      	str	r3, [r4, #8]
 800b746:	89a3      	ldrh	r3, [r4, #12]
 800b748:	071a      	lsls	r2, r3, #28
 800b74a:	d52f      	bpl.n	800b7ac <__swbuf_r+0x84>
 800b74c:	6923      	ldr	r3, [r4, #16]
 800b74e:	b36b      	cbz	r3, 800b7ac <__swbuf_r+0x84>
 800b750:	6923      	ldr	r3, [r4, #16]
 800b752:	6820      	ldr	r0, [r4, #0]
 800b754:	b2f6      	uxtb	r6, r6
 800b756:	1ac0      	subs	r0, r0, r3
 800b758:	6963      	ldr	r3, [r4, #20]
 800b75a:	4637      	mov	r7, r6
 800b75c:	4283      	cmp	r3, r0
 800b75e:	dc04      	bgt.n	800b76a <__swbuf_r+0x42>
 800b760:	4621      	mov	r1, r4
 800b762:	4628      	mov	r0, r5
 800b764:	f000 f92e 	bl	800b9c4 <_fflush_r>
 800b768:	bb30      	cbnz	r0, 800b7b8 <__swbuf_r+0x90>
 800b76a:	68a3      	ldr	r3, [r4, #8]
 800b76c:	3001      	adds	r0, #1
 800b76e:	3b01      	subs	r3, #1
 800b770:	60a3      	str	r3, [r4, #8]
 800b772:	6823      	ldr	r3, [r4, #0]
 800b774:	1c5a      	adds	r2, r3, #1
 800b776:	6022      	str	r2, [r4, #0]
 800b778:	701e      	strb	r6, [r3, #0]
 800b77a:	6963      	ldr	r3, [r4, #20]
 800b77c:	4283      	cmp	r3, r0
 800b77e:	d004      	beq.n	800b78a <__swbuf_r+0x62>
 800b780:	89a3      	ldrh	r3, [r4, #12]
 800b782:	07db      	lsls	r3, r3, #31
 800b784:	d506      	bpl.n	800b794 <__swbuf_r+0x6c>
 800b786:	2e0a      	cmp	r6, #10
 800b788:	d104      	bne.n	800b794 <__swbuf_r+0x6c>
 800b78a:	4621      	mov	r1, r4
 800b78c:	4628      	mov	r0, r5
 800b78e:	f000 f919 	bl	800b9c4 <_fflush_r>
 800b792:	b988      	cbnz	r0, 800b7b8 <__swbuf_r+0x90>
 800b794:	4638      	mov	r0, r7
 800b796:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b798:	4b0a      	ldr	r3, [pc, #40]	; (800b7c4 <__swbuf_r+0x9c>)
 800b79a:	429c      	cmp	r4, r3
 800b79c:	d101      	bne.n	800b7a2 <__swbuf_r+0x7a>
 800b79e:	68ac      	ldr	r4, [r5, #8]
 800b7a0:	e7cf      	b.n	800b742 <__swbuf_r+0x1a>
 800b7a2:	4b09      	ldr	r3, [pc, #36]	; (800b7c8 <__swbuf_r+0xa0>)
 800b7a4:	429c      	cmp	r4, r3
 800b7a6:	bf08      	it	eq
 800b7a8:	68ec      	ldreq	r4, [r5, #12]
 800b7aa:	e7ca      	b.n	800b742 <__swbuf_r+0x1a>
 800b7ac:	4621      	mov	r1, r4
 800b7ae:	4628      	mov	r0, r5
 800b7b0:	f000 f80c 	bl	800b7cc <__swsetup_r>
 800b7b4:	2800      	cmp	r0, #0
 800b7b6:	d0cb      	beq.n	800b750 <__swbuf_r+0x28>
 800b7b8:	f04f 37ff 	mov.w	r7, #4294967295
 800b7bc:	e7ea      	b.n	800b794 <__swbuf_r+0x6c>
 800b7be:	bf00      	nop
 800b7c0:	0800d434 	.word	0x0800d434
 800b7c4:	0800d454 	.word	0x0800d454
 800b7c8:	0800d414 	.word	0x0800d414

0800b7cc <__swsetup_r>:
 800b7cc:	4b32      	ldr	r3, [pc, #200]	; (800b898 <__swsetup_r+0xcc>)
 800b7ce:	b570      	push	{r4, r5, r6, lr}
 800b7d0:	681d      	ldr	r5, [r3, #0]
 800b7d2:	4606      	mov	r6, r0
 800b7d4:	460c      	mov	r4, r1
 800b7d6:	b125      	cbz	r5, 800b7e2 <__swsetup_r+0x16>
 800b7d8:	69ab      	ldr	r3, [r5, #24]
 800b7da:	b913      	cbnz	r3, 800b7e2 <__swsetup_r+0x16>
 800b7dc:	4628      	mov	r0, r5
 800b7de:	f000 f985 	bl	800baec <__sinit>
 800b7e2:	4b2e      	ldr	r3, [pc, #184]	; (800b89c <__swsetup_r+0xd0>)
 800b7e4:	429c      	cmp	r4, r3
 800b7e6:	d10f      	bne.n	800b808 <__swsetup_r+0x3c>
 800b7e8:	686c      	ldr	r4, [r5, #4]
 800b7ea:	89a3      	ldrh	r3, [r4, #12]
 800b7ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b7f0:	0719      	lsls	r1, r3, #28
 800b7f2:	d42c      	bmi.n	800b84e <__swsetup_r+0x82>
 800b7f4:	06dd      	lsls	r5, r3, #27
 800b7f6:	d411      	bmi.n	800b81c <__swsetup_r+0x50>
 800b7f8:	2309      	movs	r3, #9
 800b7fa:	6033      	str	r3, [r6, #0]
 800b7fc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b800:	f04f 30ff 	mov.w	r0, #4294967295
 800b804:	81a3      	strh	r3, [r4, #12]
 800b806:	e03e      	b.n	800b886 <__swsetup_r+0xba>
 800b808:	4b25      	ldr	r3, [pc, #148]	; (800b8a0 <__swsetup_r+0xd4>)
 800b80a:	429c      	cmp	r4, r3
 800b80c:	d101      	bne.n	800b812 <__swsetup_r+0x46>
 800b80e:	68ac      	ldr	r4, [r5, #8]
 800b810:	e7eb      	b.n	800b7ea <__swsetup_r+0x1e>
 800b812:	4b24      	ldr	r3, [pc, #144]	; (800b8a4 <__swsetup_r+0xd8>)
 800b814:	429c      	cmp	r4, r3
 800b816:	bf08      	it	eq
 800b818:	68ec      	ldreq	r4, [r5, #12]
 800b81a:	e7e6      	b.n	800b7ea <__swsetup_r+0x1e>
 800b81c:	0758      	lsls	r0, r3, #29
 800b81e:	d512      	bpl.n	800b846 <__swsetup_r+0x7a>
 800b820:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b822:	b141      	cbz	r1, 800b836 <__swsetup_r+0x6a>
 800b824:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b828:	4299      	cmp	r1, r3
 800b82a:	d002      	beq.n	800b832 <__swsetup_r+0x66>
 800b82c:	4630      	mov	r0, r6
 800b82e:	f7ff f8d5 	bl	800a9dc <_free_r>
 800b832:	2300      	movs	r3, #0
 800b834:	6363      	str	r3, [r4, #52]	; 0x34
 800b836:	89a3      	ldrh	r3, [r4, #12]
 800b838:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b83c:	81a3      	strh	r3, [r4, #12]
 800b83e:	2300      	movs	r3, #0
 800b840:	6063      	str	r3, [r4, #4]
 800b842:	6923      	ldr	r3, [r4, #16]
 800b844:	6023      	str	r3, [r4, #0]
 800b846:	89a3      	ldrh	r3, [r4, #12]
 800b848:	f043 0308 	orr.w	r3, r3, #8
 800b84c:	81a3      	strh	r3, [r4, #12]
 800b84e:	6923      	ldr	r3, [r4, #16]
 800b850:	b94b      	cbnz	r3, 800b866 <__swsetup_r+0x9a>
 800b852:	89a3      	ldrh	r3, [r4, #12]
 800b854:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b858:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b85c:	d003      	beq.n	800b866 <__swsetup_r+0x9a>
 800b85e:	4621      	mov	r1, r4
 800b860:	4630      	mov	r0, r6
 800b862:	f000 fa07 	bl	800bc74 <__smakebuf_r>
 800b866:	89a0      	ldrh	r0, [r4, #12]
 800b868:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b86c:	f010 0301 	ands.w	r3, r0, #1
 800b870:	d00a      	beq.n	800b888 <__swsetup_r+0xbc>
 800b872:	2300      	movs	r3, #0
 800b874:	60a3      	str	r3, [r4, #8]
 800b876:	6963      	ldr	r3, [r4, #20]
 800b878:	425b      	negs	r3, r3
 800b87a:	61a3      	str	r3, [r4, #24]
 800b87c:	6923      	ldr	r3, [r4, #16]
 800b87e:	b943      	cbnz	r3, 800b892 <__swsetup_r+0xc6>
 800b880:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b884:	d1ba      	bne.n	800b7fc <__swsetup_r+0x30>
 800b886:	bd70      	pop	{r4, r5, r6, pc}
 800b888:	0781      	lsls	r1, r0, #30
 800b88a:	bf58      	it	pl
 800b88c:	6963      	ldrpl	r3, [r4, #20]
 800b88e:	60a3      	str	r3, [r4, #8]
 800b890:	e7f4      	b.n	800b87c <__swsetup_r+0xb0>
 800b892:	2000      	movs	r0, #0
 800b894:	e7f7      	b.n	800b886 <__swsetup_r+0xba>
 800b896:	bf00      	nop
 800b898:	20000024 	.word	0x20000024
 800b89c:	0800d434 	.word	0x0800d434
 800b8a0:	0800d454 	.word	0x0800d454
 800b8a4:	0800d414 	.word	0x0800d414

0800b8a8 <abort>:
 800b8a8:	2006      	movs	r0, #6
 800b8aa:	b508      	push	{r3, lr}
 800b8ac:	f000 fa98 	bl	800bde0 <raise>
 800b8b0:	2001      	movs	r0, #1
 800b8b2:	f7f8 f934 	bl	8003b1e <_exit>
	...

0800b8b8 <__sflush_r>:
 800b8b8:	898a      	ldrh	r2, [r1, #12]
 800b8ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8be:	4605      	mov	r5, r0
 800b8c0:	0710      	lsls	r0, r2, #28
 800b8c2:	460c      	mov	r4, r1
 800b8c4:	d458      	bmi.n	800b978 <__sflush_r+0xc0>
 800b8c6:	684b      	ldr	r3, [r1, #4]
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	dc05      	bgt.n	800b8d8 <__sflush_r+0x20>
 800b8cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	dc02      	bgt.n	800b8d8 <__sflush_r+0x20>
 800b8d2:	2000      	movs	r0, #0
 800b8d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b8da:	2e00      	cmp	r6, #0
 800b8dc:	d0f9      	beq.n	800b8d2 <__sflush_r+0x1a>
 800b8de:	2300      	movs	r3, #0
 800b8e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b8e4:	682f      	ldr	r7, [r5, #0]
 800b8e6:	602b      	str	r3, [r5, #0]
 800b8e8:	d032      	beq.n	800b950 <__sflush_r+0x98>
 800b8ea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b8ec:	89a3      	ldrh	r3, [r4, #12]
 800b8ee:	075a      	lsls	r2, r3, #29
 800b8f0:	d505      	bpl.n	800b8fe <__sflush_r+0x46>
 800b8f2:	6863      	ldr	r3, [r4, #4]
 800b8f4:	1ac0      	subs	r0, r0, r3
 800b8f6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b8f8:	b10b      	cbz	r3, 800b8fe <__sflush_r+0x46>
 800b8fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b8fc:	1ac0      	subs	r0, r0, r3
 800b8fe:	2300      	movs	r3, #0
 800b900:	4602      	mov	r2, r0
 800b902:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b904:	4628      	mov	r0, r5
 800b906:	6a21      	ldr	r1, [r4, #32]
 800b908:	47b0      	blx	r6
 800b90a:	1c43      	adds	r3, r0, #1
 800b90c:	89a3      	ldrh	r3, [r4, #12]
 800b90e:	d106      	bne.n	800b91e <__sflush_r+0x66>
 800b910:	6829      	ldr	r1, [r5, #0]
 800b912:	291d      	cmp	r1, #29
 800b914:	d82c      	bhi.n	800b970 <__sflush_r+0xb8>
 800b916:	4a2a      	ldr	r2, [pc, #168]	; (800b9c0 <__sflush_r+0x108>)
 800b918:	40ca      	lsrs	r2, r1
 800b91a:	07d6      	lsls	r6, r2, #31
 800b91c:	d528      	bpl.n	800b970 <__sflush_r+0xb8>
 800b91e:	2200      	movs	r2, #0
 800b920:	6062      	str	r2, [r4, #4]
 800b922:	6922      	ldr	r2, [r4, #16]
 800b924:	04d9      	lsls	r1, r3, #19
 800b926:	6022      	str	r2, [r4, #0]
 800b928:	d504      	bpl.n	800b934 <__sflush_r+0x7c>
 800b92a:	1c42      	adds	r2, r0, #1
 800b92c:	d101      	bne.n	800b932 <__sflush_r+0x7a>
 800b92e:	682b      	ldr	r3, [r5, #0]
 800b930:	b903      	cbnz	r3, 800b934 <__sflush_r+0x7c>
 800b932:	6560      	str	r0, [r4, #84]	; 0x54
 800b934:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b936:	602f      	str	r7, [r5, #0]
 800b938:	2900      	cmp	r1, #0
 800b93a:	d0ca      	beq.n	800b8d2 <__sflush_r+0x1a>
 800b93c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b940:	4299      	cmp	r1, r3
 800b942:	d002      	beq.n	800b94a <__sflush_r+0x92>
 800b944:	4628      	mov	r0, r5
 800b946:	f7ff f849 	bl	800a9dc <_free_r>
 800b94a:	2000      	movs	r0, #0
 800b94c:	6360      	str	r0, [r4, #52]	; 0x34
 800b94e:	e7c1      	b.n	800b8d4 <__sflush_r+0x1c>
 800b950:	6a21      	ldr	r1, [r4, #32]
 800b952:	2301      	movs	r3, #1
 800b954:	4628      	mov	r0, r5
 800b956:	47b0      	blx	r6
 800b958:	1c41      	adds	r1, r0, #1
 800b95a:	d1c7      	bne.n	800b8ec <__sflush_r+0x34>
 800b95c:	682b      	ldr	r3, [r5, #0]
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d0c4      	beq.n	800b8ec <__sflush_r+0x34>
 800b962:	2b1d      	cmp	r3, #29
 800b964:	d001      	beq.n	800b96a <__sflush_r+0xb2>
 800b966:	2b16      	cmp	r3, #22
 800b968:	d101      	bne.n	800b96e <__sflush_r+0xb6>
 800b96a:	602f      	str	r7, [r5, #0]
 800b96c:	e7b1      	b.n	800b8d2 <__sflush_r+0x1a>
 800b96e:	89a3      	ldrh	r3, [r4, #12]
 800b970:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b974:	81a3      	strh	r3, [r4, #12]
 800b976:	e7ad      	b.n	800b8d4 <__sflush_r+0x1c>
 800b978:	690f      	ldr	r7, [r1, #16]
 800b97a:	2f00      	cmp	r7, #0
 800b97c:	d0a9      	beq.n	800b8d2 <__sflush_r+0x1a>
 800b97e:	0793      	lsls	r3, r2, #30
 800b980:	bf18      	it	ne
 800b982:	2300      	movne	r3, #0
 800b984:	680e      	ldr	r6, [r1, #0]
 800b986:	bf08      	it	eq
 800b988:	694b      	ldreq	r3, [r1, #20]
 800b98a:	eba6 0807 	sub.w	r8, r6, r7
 800b98e:	600f      	str	r7, [r1, #0]
 800b990:	608b      	str	r3, [r1, #8]
 800b992:	f1b8 0f00 	cmp.w	r8, #0
 800b996:	dd9c      	ble.n	800b8d2 <__sflush_r+0x1a>
 800b998:	4643      	mov	r3, r8
 800b99a:	463a      	mov	r2, r7
 800b99c:	4628      	mov	r0, r5
 800b99e:	6a21      	ldr	r1, [r4, #32]
 800b9a0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b9a2:	47b0      	blx	r6
 800b9a4:	2800      	cmp	r0, #0
 800b9a6:	dc06      	bgt.n	800b9b6 <__sflush_r+0xfe>
 800b9a8:	89a3      	ldrh	r3, [r4, #12]
 800b9aa:	f04f 30ff 	mov.w	r0, #4294967295
 800b9ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b9b2:	81a3      	strh	r3, [r4, #12]
 800b9b4:	e78e      	b.n	800b8d4 <__sflush_r+0x1c>
 800b9b6:	4407      	add	r7, r0
 800b9b8:	eba8 0800 	sub.w	r8, r8, r0
 800b9bc:	e7e9      	b.n	800b992 <__sflush_r+0xda>
 800b9be:	bf00      	nop
 800b9c0:	20400001 	.word	0x20400001

0800b9c4 <_fflush_r>:
 800b9c4:	b538      	push	{r3, r4, r5, lr}
 800b9c6:	690b      	ldr	r3, [r1, #16]
 800b9c8:	4605      	mov	r5, r0
 800b9ca:	460c      	mov	r4, r1
 800b9cc:	b913      	cbnz	r3, 800b9d4 <_fflush_r+0x10>
 800b9ce:	2500      	movs	r5, #0
 800b9d0:	4628      	mov	r0, r5
 800b9d2:	bd38      	pop	{r3, r4, r5, pc}
 800b9d4:	b118      	cbz	r0, 800b9de <_fflush_r+0x1a>
 800b9d6:	6983      	ldr	r3, [r0, #24]
 800b9d8:	b90b      	cbnz	r3, 800b9de <_fflush_r+0x1a>
 800b9da:	f000 f887 	bl	800baec <__sinit>
 800b9de:	4b14      	ldr	r3, [pc, #80]	; (800ba30 <_fflush_r+0x6c>)
 800b9e0:	429c      	cmp	r4, r3
 800b9e2:	d11b      	bne.n	800ba1c <_fflush_r+0x58>
 800b9e4:	686c      	ldr	r4, [r5, #4]
 800b9e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d0ef      	beq.n	800b9ce <_fflush_r+0xa>
 800b9ee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b9f0:	07d0      	lsls	r0, r2, #31
 800b9f2:	d404      	bmi.n	800b9fe <_fflush_r+0x3a>
 800b9f4:	0599      	lsls	r1, r3, #22
 800b9f6:	d402      	bmi.n	800b9fe <_fflush_r+0x3a>
 800b9f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b9fa:	f000 f915 	bl	800bc28 <__retarget_lock_acquire_recursive>
 800b9fe:	4628      	mov	r0, r5
 800ba00:	4621      	mov	r1, r4
 800ba02:	f7ff ff59 	bl	800b8b8 <__sflush_r>
 800ba06:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ba08:	4605      	mov	r5, r0
 800ba0a:	07da      	lsls	r2, r3, #31
 800ba0c:	d4e0      	bmi.n	800b9d0 <_fflush_r+0xc>
 800ba0e:	89a3      	ldrh	r3, [r4, #12]
 800ba10:	059b      	lsls	r3, r3, #22
 800ba12:	d4dd      	bmi.n	800b9d0 <_fflush_r+0xc>
 800ba14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ba16:	f000 f908 	bl	800bc2a <__retarget_lock_release_recursive>
 800ba1a:	e7d9      	b.n	800b9d0 <_fflush_r+0xc>
 800ba1c:	4b05      	ldr	r3, [pc, #20]	; (800ba34 <_fflush_r+0x70>)
 800ba1e:	429c      	cmp	r4, r3
 800ba20:	d101      	bne.n	800ba26 <_fflush_r+0x62>
 800ba22:	68ac      	ldr	r4, [r5, #8]
 800ba24:	e7df      	b.n	800b9e6 <_fflush_r+0x22>
 800ba26:	4b04      	ldr	r3, [pc, #16]	; (800ba38 <_fflush_r+0x74>)
 800ba28:	429c      	cmp	r4, r3
 800ba2a:	bf08      	it	eq
 800ba2c:	68ec      	ldreq	r4, [r5, #12]
 800ba2e:	e7da      	b.n	800b9e6 <_fflush_r+0x22>
 800ba30:	0800d434 	.word	0x0800d434
 800ba34:	0800d454 	.word	0x0800d454
 800ba38:	0800d414 	.word	0x0800d414

0800ba3c <std>:
 800ba3c:	2300      	movs	r3, #0
 800ba3e:	b510      	push	{r4, lr}
 800ba40:	4604      	mov	r4, r0
 800ba42:	e9c0 3300 	strd	r3, r3, [r0]
 800ba46:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ba4a:	6083      	str	r3, [r0, #8]
 800ba4c:	8181      	strh	r1, [r0, #12]
 800ba4e:	6643      	str	r3, [r0, #100]	; 0x64
 800ba50:	81c2      	strh	r2, [r0, #14]
 800ba52:	6183      	str	r3, [r0, #24]
 800ba54:	4619      	mov	r1, r3
 800ba56:	2208      	movs	r2, #8
 800ba58:	305c      	adds	r0, #92	; 0x5c
 800ba5a:	f7fe ffb7 	bl	800a9cc <memset>
 800ba5e:	4b05      	ldr	r3, [pc, #20]	; (800ba74 <std+0x38>)
 800ba60:	6224      	str	r4, [r4, #32]
 800ba62:	6263      	str	r3, [r4, #36]	; 0x24
 800ba64:	4b04      	ldr	r3, [pc, #16]	; (800ba78 <std+0x3c>)
 800ba66:	62a3      	str	r3, [r4, #40]	; 0x28
 800ba68:	4b04      	ldr	r3, [pc, #16]	; (800ba7c <std+0x40>)
 800ba6a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ba6c:	4b04      	ldr	r3, [pc, #16]	; (800ba80 <std+0x44>)
 800ba6e:	6323      	str	r3, [r4, #48]	; 0x30
 800ba70:	bd10      	pop	{r4, pc}
 800ba72:	bf00      	nop
 800ba74:	0800be19 	.word	0x0800be19
 800ba78:	0800be3b 	.word	0x0800be3b
 800ba7c:	0800be73 	.word	0x0800be73
 800ba80:	0800be97 	.word	0x0800be97

0800ba84 <_cleanup_r>:
 800ba84:	4901      	ldr	r1, [pc, #4]	; (800ba8c <_cleanup_r+0x8>)
 800ba86:	f000 b8af 	b.w	800bbe8 <_fwalk_reent>
 800ba8a:	bf00      	nop
 800ba8c:	0800b9c5 	.word	0x0800b9c5

0800ba90 <__sfmoreglue>:
 800ba90:	b570      	push	{r4, r5, r6, lr}
 800ba92:	2568      	movs	r5, #104	; 0x68
 800ba94:	1e4a      	subs	r2, r1, #1
 800ba96:	4355      	muls	r5, r2
 800ba98:	460e      	mov	r6, r1
 800ba9a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ba9e:	f7fe ffe9 	bl	800aa74 <_malloc_r>
 800baa2:	4604      	mov	r4, r0
 800baa4:	b140      	cbz	r0, 800bab8 <__sfmoreglue+0x28>
 800baa6:	2100      	movs	r1, #0
 800baa8:	e9c0 1600 	strd	r1, r6, [r0]
 800baac:	300c      	adds	r0, #12
 800baae:	60a0      	str	r0, [r4, #8]
 800bab0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bab4:	f7fe ff8a 	bl	800a9cc <memset>
 800bab8:	4620      	mov	r0, r4
 800baba:	bd70      	pop	{r4, r5, r6, pc}

0800babc <__sfp_lock_acquire>:
 800babc:	4801      	ldr	r0, [pc, #4]	; (800bac4 <__sfp_lock_acquire+0x8>)
 800babe:	f000 b8b3 	b.w	800bc28 <__retarget_lock_acquire_recursive>
 800bac2:	bf00      	nop
 800bac4:	2000051c 	.word	0x2000051c

0800bac8 <__sfp_lock_release>:
 800bac8:	4801      	ldr	r0, [pc, #4]	; (800bad0 <__sfp_lock_release+0x8>)
 800baca:	f000 b8ae 	b.w	800bc2a <__retarget_lock_release_recursive>
 800bace:	bf00      	nop
 800bad0:	2000051c 	.word	0x2000051c

0800bad4 <__sinit_lock_acquire>:
 800bad4:	4801      	ldr	r0, [pc, #4]	; (800badc <__sinit_lock_acquire+0x8>)
 800bad6:	f000 b8a7 	b.w	800bc28 <__retarget_lock_acquire_recursive>
 800bada:	bf00      	nop
 800badc:	20000517 	.word	0x20000517

0800bae0 <__sinit_lock_release>:
 800bae0:	4801      	ldr	r0, [pc, #4]	; (800bae8 <__sinit_lock_release+0x8>)
 800bae2:	f000 b8a2 	b.w	800bc2a <__retarget_lock_release_recursive>
 800bae6:	bf00      	nop
 800bae8:	20000517 	.word	0x20000517

0800baec <__sinit>:
 800baec:	b510      	push	{r4, lr}
 800baee:	4604      	mov	r4, r0
 800baf0:	f7ff fff0 	bl	800bad4 <__sinit_lock_acquire>
 800baf4:	69a3      	ldr	r3, [r4, #24]
 800baf6:	b11b      	cbz	r3, 800bb00 <__sinit+0x14>
 800baf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bafc:	f7ff bff0 	b.w	800bae0 <__sinit_lock_release>
 800bb00:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bb04:	6523      	str	r3, [r4, #80]	; 0x50
 800bb06:	4b13      	ldr	r3, [pc, #76]	; (800bb54 <__sinit+0x68>)
 800bb08:	4a13      	ldr	r2, [pc, #76]	; (800bb58 <__sinit+0x6c>)
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	62a2      	str	r2, [r4, #40]	; 0x28
 800bb0e:	42a3      	cmp	r3, r4
 800bb10:	bf08      	it	eq
 800bb12:	2301      	moveq	r3, #1
 800bb14:	4620      	mov	r0, r4
 800bb16:	bf08      	it	eq
 800bb18:	61a3      	streq	r3, [r4, #24]
 800bb1a:	f000 f81f 	bl	800bb5c <__sfp>
 800bb1e:	6060      	str	r0, [r4, #4]
 800bb20:	4620      	mov	r0, r4
 800bb22:	f000 f81b 	bl	800bb5c <__sfp>
 800bb26:	60a0      	str	r0, [r4, #8]
 800bb28:	4620      	mov	r0, r4
 800bb2a:	f000 f817 	bl	800bb5c <__sfp>
 800bb2e:	2200      	movs	r2, #0
 800bb30:	2104      	movs	r1, #4
 800bb32:	60e0      	str	r0, [r4, #12]
 800bb34:	6860      	ldr	r0, [r4, #4]
 800bb36:	f7ff ff81 	bl	800ba3c <std>
 800bb3a:	2201      	movs	r2, #1
 800bb3c:	2109      	movs	r1, #9
 800bb3e:	68a0      	ldr	r0, [r4, #8]
 800bb40:	f7ff ff7c 	bl	800ba3c <std>
 800bb44:	2202      	movs	r2, #2
 800bb46:	2112      	movs	r1, #18
 800bb48:	68e0      	ldr	r0, [r4, #12]
 800bb4a:	f7ff ff77 	bl	800ba3c <std>
 800bb4e:	2301      	movs	r3, #1
 800bb50:	61a3      	str	r3, [r4, #24]
 800bb52:	e7d1      	b.n	800baf8 <__sinit+0xc>
 800bb54:	0800d228 	.word	0x0800d228
 800bb58:	0800ba85 	.word	0x0800ba85

0800bb5c <__sfp>:
 800bb5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb5e:	4607      	mov	r7, r0
 800bb60:	f7ff ffac 	bl	800babc <__sfp_lock_acquire>
 800bb64:	4b1e      	ldr	r3, [pc, #120]	; (800bbe0 <__sfp+0x84>)
 800bb66:	681e      	ldr	r6, [r3, #0]
 800bb68:	69b3      	ldr	r3, [r6, #24]
 800bb6a:	b913      	cbnz	r3, 800bb72 <__sfp+0x16>
 800bb6c:	4630      	mov	r0, r6
 800bb6e:	f7ff ffbd 	bl	800baec <__sinit>
 800bb72:	3648      	adds	r6, #72	; 0x48
 800bb74:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bb78:	3b01      	subs	r3, #1
 800bb7a:	d503      	bpl.n	800bb84 <__sfp+0x28>
 800bb7c:	6833      	ldr	r3, [r6, #0]
 800bb7e:	b30b      	cbz	r3, 800bbc4 <__sfp+0x68>
 800bb80:	6836      	ldr	r6, [r6, #0]
 800bb82:	e7f7      	b.n	800bb74 <__sfp+0x18>
 800bb84:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bb88:	b9d5      	cbnz	r5, 800bbc0 <__sfp+0x64>
 800bb8a:	4b16      	ldr	r3, [pc, #88]	; (800bbe4 <__sfp+0x88>)
 800bb8c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bb90:	60e3      	str	r3, [r4, #12]
 800bb92:	6665      	str	r5, [r4, #100]	; 0x64
 800bb94:	f000 f847 	bl	800bc26 <__retarget_lock_init_recursive>
 800bb98:	f7ff ff96 	bl	800bac8 <__sfp_lock_release>
 800bb9c:	2208      	movs	r2, #8
 800bb9e:	4629      	mov	r1, r5
 800bba0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bba4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bba8:	6025      	str	r5, [r4, #0]
 800bbaa:	61a5      	str	r5, [r4, #24]
 800bbac:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bbb0:	f7fe ff0c 	bl	800a9cc <memset>
 800bbb4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bbb8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bbbc:	4620      	mov	r0, r4
 800bbbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bbc0:	3468      	adds	r4, #104	; 0x68
 800bbc2:	e7d9      	b.n	800bb78 <__sfp+0x1c>
 800bbc4:	2104      	movs	r1, #4
 800bbc6:	4638      	mov	r0, r7
 800bbc8:	f7ff ff62 	bl	800ba90 <__sfmoreglue>
 800bbcc:	4604      	mov	r4, r0
 800bbce:	6030      	str	r0, [r6, #0]
 800bbd0:	2800      	cmp	r0, #0
 800bbd2:	d1d5      	bne.n	800bb80 <__sfp+0x24>
 800bbd4:	f7ff ff78 	bl	800bac8 <__sfp_lock_release>
 800bbd8:	230c      	movs	r3, #12
 800bbda:	603b      	str	r3, [r7, #0]
 800bbdc:	e7ee      	b.n	800bbbc <__sfp+0x60>
 800bbde:	bf00      	nop
 800bbe0:	0800d228 	.word	0x0800d228
 800bbe4:	ffff0001 	.word	0xffff0001

0800bbe8 <_fwalk_reent>:
 800bbe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbec:	4606      	mov	r6, r0
 800bbee:	4688      	mov	r8, r1
 800bbf0:	2700      	movs	r7, #0
 800bbf2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bbf6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bbfa:	f1b9 0901 	subs.w	r9, r9, #1
 800bbfe:	d505      	bpl.n	800bc0c <_fwalk_reent+0x24>
 800bc00:	6824      	ldr	r4, [r4, #0]
 800bc02:	2c00      	cmp	r4, #0
 800bc04:	d1f7      	bne.n	800bbf6 <_fwalk_reent+0xe>
 800bc06:	4638      	mov	r0, r7
 800bc08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc0c:	89ab      	ldrh	r3, [r5, #12]
 800bc0e:	2b01      	cmp	r3, #1
 800bc10:	d907      	bls.n	800bc22 <_fwalk_reent+0x3a>
 800bc12:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bc16:	3301      	adds	r3, #1
 800bc18:	d003      	beq.n	800bc22 <_fwalk_reent+0x3a>
 800bc1a:	4629      	mov	r1, r5
 800bc1c:	4630      	mov	r0, r6
 800bc1e:	47c0      	blx	r8
 800bc20:	4307      	orrs	r7, r0
 800bc22:	3568      	adds	r5, #104	; 0x68
 800bc24:	e7e9      	b.n	800bbfa <_fwalk_reent+0x12>

0800bc26 <__retarget_lock_init_recursive>:
 800bc26:	4770      	bx	lr

0800bc28 <__retarget_lock_acquire_recursive>:
 800bc28:	4770      	bx	lr

0800bc2a <__retarget_lock_release_recursive>:
 800bc2a:	4770      	bx	lr

0800bc2c <__swhatbuf_r>:
 800bc2c:	b570      	push	{r4, r5, r6, lr}
 800bc2e:	460e      	mov	r6, r1
 800bc30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc34:	4614      	mov	r4, r2
 800bc36:	2900      	cmp	r1, #0
 800bc38:	461d      	mov	r5, r3
 800bc3a:	b096      	sub	sp, #88	; 0x58
 800bc3c:	da07      	bge.n	800bc4e <__swhatbuf_r+0x22>
 800bc3e:	2300      	movs	r3, #0
 800bc40:	602b      	str	r3, [r5, #0]
 800bc42:	89b3      	ldrh	r3, [r6, #12]
 800bc44:	061a      	lsls	r2, r3, #24
 800bc46:	d410      	bmi.n	800bc6a <__swhatbuf_r+0x3e>
 800bc48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bc4c:	e00e      	b.n	800bc6c <__swhatbuf_r+0x40>
 800bc4e:	466a      	mov	r2, sp
 800bc50:	f000 f948 	bl	800bee4 <_fstat_r>
 800bc54:	2800      	cmp	r0, #0
 800bc56:	dbf2      	blt.n	800bc3e <__swhatbuf_r+0x12>
 800bc58:	9a01      	ldr	r2, [sp, #4]
 800bc5a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bc5e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bc62:	425a      	negs	r2, r3
 800bc64:	415a      	adcs	r2, r3
 800bc66:	602a      	str	r2, [r5, #0]
 800bc68:	e7ee      	b.n	800bc48 <__swhatbuf_r+0x1c>
 800bc6a:	2340      	movs	r3, #64	; 0x40
 800bc6c:	2000      	movs	r0, #0
 800bc6e:	6023      	str	r3, [r4, #0]
 800bc70:	b016      	add	sp, #88	; 0x58
 800bc72:	bd70      	pop	{r4, r5, r6, pc}

0800bc74 <__smakebuf_r>:
 800bc74:	898b      	ldrh	r3, [r1, #12]
 800bc76:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bc78:	079d      	lsls	r5, r3, #30
 800bc7a:	4606      	mov	r6, r0
 800bc7c:	460c      	mov	r4, r1
 800bc7e:	d507      	bpl.n	800bc90 <__smakebuf_r+0x1c>
 800bc80:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bc84:	6023      	str	r3, [r4, #0]
 800bc86:	6123      	str	r3, [r4, #16]
 800bc88:	2301      	movs	r3, #1
 800bc8a:	6163      	str	r3, [r4, #20]
 800bc8c:	b002      	add	sp, #8
 800bc8e:	bd70      	pop	{r4, r5, r6, pc}
 800bc90:	466a      	mov	r2, sp
 800bc92:	ab01      	add	r3, sp, #4
 800bc94:	f7ff ffca 	bl	800bc2c <__swhatbuf_r>
 800bc98:	9900      	ldr	r1, [sp, #0]
 800bc9a:	4605      	mov	r5, r0
 800bc9c:	4630      	mov	r0, r6
 800bc9e:	f7fe fee9 	bl	800aa74 <_malloc_r>
 800bca2:	b948      	cbnz	r0, 800bcb8 <__smakebuf_r+0x44>
 800bca4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bca8:	059a      	lsls	r2, r3, #22
 800bcaa:	d4ef      	bmi.n	800bc8c <__smakebuf_r+0x18>
 800bcac:	f023 0303 	bic.w	r3, r3, #3
 800bcb0:	f043 0302 	orr.w	r3, r3, #2
 800bcb4:	81a3      	strh	r3, [r4, #12]
 800bcb6:	e7e3      	b.n	800bc80 <__smakebuf_r+0xc>
 800bcb8:	4b0d      	ldr	r3, [pc, #52]	; (800bcf0 <__smakebuf_r+0x7c>)
 800bcba:	62b3      	str	r3, [r6, #40]	; 0x28
 800bcbc:	89a3      	ldrh	r3, [r4, #12]
 800bcbe:	6020      	str	r0, [r4, #0]
 800bcc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bcc4:	81a3      	strh	r3, [r4, #12]
 800bcc6:	9b00      	ldr	r3, [sp, #0]
 800bcc8:	6120      	str	r0, [r4, #16]
 800bcca:	6163      	str	r3, [r4, #20]
 800bccc:	9b01      	ldr	r3, [sp, #4]
 800bcce:	b15b      	cbz	r3, 800bce8 <__smakebuf_r+0x74>
 800bcd0:	4630      	mov	r0, r6
 800bcd2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bcd6:	f000 f917 	bl	800bf08 <_isatty_r>
 800bcda:	b128      	cbz	r0, 800bce8 <__smakebuf_r+0x74>
 800bcdc:	89a3      	ldrh	r3, [r4, #12]
 800bcde:	f023 0303 	bic.w	r3, r3, #3
 800bce2:	f043 0301 	orr.w	r3, r3, #1
 800bce6:	81a3      	strh	r3, [r4, #12]
 800bce8:	89a0      	ldrh	r0, [r4, #12]
 800bcea:	4305      	orrs	r5, r0
 800bcec:	81a5      	strh	r5, [r4, #12]
 800bcee:	e7cd      	b.n	800bc8c <__smakebuf_r+0x18>
 800bcf0:	0800ba85 	.word	0x0800ba85

0800bcf4 <memchr>:
 800bcf4:	4603      	mov	r3, r0
 800bcf6:	b510      	push	{r4, lr}
 800bcf8:	b2c9      	uxtb	r1, r1
 800bcfa:	4402      	add	r2, r0
 800bcfc:	4293      	cmp	r3, r2
 800bcfe:	4618      	mov	r0, r3
 800bd00:	d101      	bne.n	800bd06 <memchr+0x12>
 800bd02:	2000      	movs	r0, #0
 800bd04:	e003      	b.n	800bd0e <memchr+0x1a>
 800bd06:	7804      	ldrb	r4, [r0, #0]
 800bd08:	3301      	adds	r3, #1
 800bd0a:	428c      	cmp	r4, r1
 800bd0c:	d1f6      	bne.n	800bcfc <memchr+0x8>
 800bd0e:	bd10      	pop	{r4, pc}

0800bd10 <memmove>:
 800bd10:	4288      	cmp	r0, r1
 800bd12:	b510      	push	{r4, lr}
 800bd14:	eb01 0402 	add.w	r4, r1, r2
 800bd18:	d902      	bls.n	800bd20 <memmove+0x10>
 800bd1a:	4284      	cmp	r4, r0
 800bd1c:	4623      	mov	r3, r4
 800bd1e:	d807      	bhi.n	800bd30 <memmove+0x20>
 800bd20:	1e43      	subs	r3, r0, #1
 800bd22:	42a1      	cmp	r1, r4
 800bd24:	d008      	beq.n	800bd38 <memmove+0x28>
 800bd26:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bd2a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bd2e:	e7f8      	b.n	800bd22 <memmove+0x12>
 800bd30:	4601      	mov	r1, r0
 800bd32:	4402      	add	r2, r0
 800bd34:	428a      	cmp	r2, r1
 800bd36:	d100      	bne.n	800bd3a <memmove+0x2a>
 800bd38:	bd10      	pop	{r4, pc}
 800bd3a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bd3e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bd42:	e7f7      	b.n	800bd34 <memmove+0x24>

0800bd44 <_realloc_r>:
 800bd44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd46:	4607      	mov	r7, r0
 800bd48:	4614      	mov	r4, r2
 800bd4a:	460e      	mov	r6, r1
 800bd4c:	b921      	cbnz	r1, 800bd58 <_realloc_r+0x14>
 800bd4e:	4611      	mov	r1, r2
 800bd50:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bd54:	f7fe be8e 	b.w	800aa74 <_malloc_r>
 800bd58:	b922      	cbnz	r2, 800bd64 <_realloc_r+0x20>
 800bd5a:	f7fe fe3f 	bl	800a9dc <_free_r>
 800bd5e:	4625      	mov	r5, r4
 800bd60:	4628      	mov	r0, r5
 800bd62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd64:	f000 f8f2 	bl	800bf4c <_malloc_usable_size_r>
 800bd68:	42a0      	cmp	r0, r4
 800bd6a:	d20f      	bcs.n	800bd8c <_realloc_r+0x48>
 800bd6c:	4621      	mov	r1, r4
 800bd6e:	4638      	mov	r0, r7
 800bd70:	f7fe fe80 	bl	800aa74 <_malloc_r>
 800bd74:	4605      	mov	r5, r0
 800bd76:	2800      	cmp	r0, #0
 800bd78:	d0f2      	beq.n	800bd60 <_realloc_r+0x1c>
 800bd7a:	4631      	mov	r1, r6
 800bd7c:	4622      	mov	r2, r4
 800bd7e:	f7fe fe17 	bl	800a9b0 <memcpy>
 800bd82:	4631      	mov	r1, r6
 800bd84:	4638      	mov	r0, r7
 800bd86:	f7fe fe29 	bl	800a9dc <_free_r>
 800bd8a:	e7e9      	b.n	800bd60 <_realloc_r+0x1c>
 800bd8c:	4635      	mov	r5, r6
 800bd8e:	e7e7      	b.n	800bd60 <_realloc_r+0x1c>

0800bd90 <_raise_r>:
 800bd90:	291f      	cmp	r1, #31
 800bd92:	b538      	push	{r3, r4, r5, lr}
 800bd94:	4604      	mov	r4, r0
 800bd96:	460d      	mov	r5, r1
 800bd98:	d904      	bls.n	800bda4 <_raise_r+0x14>
 800bd9a:	2316      	movs	r3, #22
 800bd9c:	6003      	str	r3, [r0, #0]
 800bd9e:	f04f 30ff 	mov.w	r0, #4294967295
 800bda2:	bd38      	pop	{r3, r4, r5, pc}
 800bda4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bda6:	b112      	cbz	r2, 800bdae <_raise_r+0x1e>
 800bda8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bdac:	b94b      	cbnz	r3, 800bdc2 <_raise_r+0x32>
 800bdae:	4620      	mov	r0, r4
 800bdb0:	f000 f830 	bl	800be14 <_getpid_r>
 800bdb4:	462a      	mov	r2, r5
 800bdb6:	4601      	mov	r1, r0
 800bdb8:	4620      	mov	r0, r4
 800bdba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bdbe:	f000 b817 	b.w	800bdf0 <_kill_r>
 800bdc2:	2b01      	cmp	r3, #1
 800bdc4:	d00a      	beq.n	800bddc <_raise_r+0x4c>
 800bdc6:	1c59      	adds	r1, r3, #1
 800bdc8:	d103      	bne.n	800bdd2 <_raise_r+0x42>
 800bdca:	2316      	movs	r3, #22
 800bdcc:	6003      	str	r3, [r0, #0]
 800bdce:	2001      	movs	r0, #1
 800bdd0:	e7e7      	b.n	800bda2 <_raise_r+0x12>
 800bdd2:	2400      	movs	r4, #0
 800bdd4:	4628      	mov	r0, r5
 800bdd6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bdda:	4798      	blx	r3
 800bddc:	2000      	movs	r0, #0
 800bdde:	e7e0      	b.n	800bda2 <_raise_r+0x12>

0800bde0 <raise>:
 800bde0:	4b02      	ldr	r3, [pc, #8]	; (800bdec <raise+0xc>)
 800bde2:	4601      	mov	r1, r0
 800bde4:	6818      	ldr	r0, [r3, #0]
 800bde6:	f7ff bfd3 	b.w	800bd90 <_raise_r>
 800bdea:	bf00      	nop
 800bdec:	20000024 	.word	0x20000024

0800bdf0 <_kill_r>:
 800bdf0:	b538      	push	{r3, r4, r5, lr}
 800bdf2:	2300      	movs	r3, #0
 800bdf4:	4d06      	ldr	r5, [pc, #24]	; (800be10 <_kill_r+0x20>)
 800bdf6:	4604      	mov	r4, r0
 800bdf8:	4608      	mov	r0, r1
 800bdfa:	4611      	mov	r1, r2
 800bdfc:	602b      	str	r3, [r5, #0]
 800bdfe:	f7f7 fe7e 	bl	8003afe <_kill>
 800be02:	1c43      	adds	r3, r0, #1
 800be04:	d102      	bne.n	800be0c <_kill_r+0x1c>
 800be06:	682b      	ldr	r3, [r5, #0]
 800be08:	b103      	cbz	r3, 800be0c <_kill_r+0x1c>
 800be0a:	6023      	str	r3, [r4, #0]
 800be0c:	bd38      	pop	{r3, r4, r5, pc}
 800be0e:	bf00      	nop
 800be10:	20000510 	.word	0x20000510

0800be14 <_getpid_r>:
 800be14:	f7f7 be6c 	b.w	8003af0 <_getpid>

0800be18 <__sread>:
 800be18:	b510      	push	{r4, lr}
 800be1a:	460c      	mov	r4, r1
 800be1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be20:	f000 f89c 	bl	800bf5c <_read_r>
 800be24:	2800      	cmp	r0, #0
 800be26:	bfab      	itete	ge
 800be28:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800be2a:	89a3      	ldrhlt	r3, [r4, #12]
 800be2c:	181b      	addge	r3, r3, r0
 800be2e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800be32:	bfac      	ite	ge
 800be34:	6563      	strge	r3, [r4, #84]	; 0x54
 800be36:	81a3      	strhlt	r3, [r4, #12]
 800be38:	bd10      	pop	{r4, pc}

0800be3a <__swrite>:
 800be3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be3e:	461f      	mov	r7, r3
 800be40:	898b      	ldrh	r3, [r1, #12]
 800be42:	4605      	mov	r5, r0
 800be44:	05db      	lsls	r3, r3, #23
 800be46:	460c      	mov	r4, r1
 800be48:	4616      	mov	r6, r2
 800be4a:	d505      	bpl.n	800be58 <__swrite+0x1e>
 800be4c:	2302      	movs	r3, #2
 800be4e:	2200      	movs	r2, #0
 800be50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be54:	f000 f868 	bl	800bf28 <_lseek_r>
 800be58:	89a3      	ldrh	r3, [r4, #12]
 800be5a:	4632      	mov	r2, r6
 800be5c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800be60:	81a3      	strh	r3, [r4, #12]
 800be62:	4628      	mov	r0, r5
 800be64:	463b      	mov	r3, r7
 800be66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be6e:	f000 b817 	b.w	800bea0 <_write_r>

0800be72 <__sseek>:
 800be72:	b510      	push	{r4, lr}
 800be74:	460c      	mov	r4, r1
 800be76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be7a:	f000 f855 	bl	800bf28 <_lseek_r>
 800be7e:	1c43      	adds	r3, r0, #1
 800be80:	89a3      	ldrh	r3, [r4, #12]
 800be82:	bf15      	itete	ne
 800be84:	6560      	strne	r0, [r4, #84]	; 0x54
 800be86:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800be8a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800be8e:	81a3      	strheq	r3, [r4, #12]
 800be90:	bf18      	it	ne
 800be92:	81a3      	strhne	r3, [r4, #12]
 800be94:	bd10      	pop	{r4, pc}

0800be96 <__sclose>:
 800be96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be9a:	f000 b813 	b.w	800bec4 <_close_r>
	...

0800bea0 <_write_r>:
 800bea0:	b538      	push	{r3, r4, r5, lr}
 800bea2:	4604      	mov	r4, r0
 800bea4:	4608      	mov	r0, r1
 800bea6:	4611      	mov	r1, r2
 800bea8:	2200      	movs	r2, #0
 800beaa:	4d05      	ldr	r5, [pc, #20]	; (800bec0 <_write_r+0x20>)
 800beac:	602a      	str	r2, [r5, #0]
 800beae:	461a      	mov	r2, r3
 800beb0:	f7f7 fe5c 	bl	8003b6c <_write>
 800beb4:	1c43      	adds	r3, r0, #1
 800beb6:	d102      	bne.n	800bebe <_write_r+0x1e>
 800beb8:	682b      	ldr	r3, [r5, #0]
 800beba:	b103      	cbz	r3, 800bebe <_write_r+0x1e>
 800bebc:	6023      	str	r3, [r4, #0]
 800bebe:	bd38      	pop	{r3, r4, r5, pc}
 800bec0:	20000510 	.word	0x20000510

0800bec4 <_close_r>:
 800bec4:	b538      	push	{r3, r4, r5, lr}
 800bec6:	2300      	movs	r3, #0
 800bec8:	4d05      	ldr	r5, [pc, #20]	; (800bee0 <_close_r+0x1c>)
 800beca:	4604      	mov	r4, r0
 800becc:	4608      	mov	r0, r1
 800bece:	602b      	str	r3, [r5, #0]
 800bed0:	f7f7 fe68 	bl	8003ba4 <_close>
 800bed4:	1c43      	adds	r3, r0, #1
 800bed6:	d102      	bne.n	800bede <_close_r+0x1a>
 800bed8:	682b      	ldr	r3, [r5, #0]
 800beda:	b103      	cbz	r3, 800bede <_close_r+0x1a>
 800bedc:	6023      	str	r3, [r4, #0]
 800bede:	bd38      	pop	{r3, r4, r5, pc}
 800bee0:	20000510 	.word	0x20000510

0800bee4 <_fstat_r>:
 800bee4:	b538      	push	{r3, r4, r5, lr}
 800bee6:	2300      	movs	r3, #0
 800bee8:	4d06      	ldr	r5, [pc, #24]	; (800bf04 <_fstat_r+0x20>)
 800beea:	4604      	mov	r4, r0
 800beec:	4608      	mov	r0, r1
 800beee:	4611      	mov	r1, r2
 800bef0:	602b      	str	r3, [r5, #0]
 800bef2:	f7f7 fe62 	bl	8003bba <_fstat>
 800bef6:	1c43      	adds	r3, r0, #1
 800bef8:	d102      	bne.n	800bf00 <_fstat_r+0x1c>
 800befa:	682b      	ldr	r3, [r5, #0]
 800befc:	b103      	cbz	r3, 800bf00 <_fstat_r+0x1c>
 800befe:	6023      	str	r3, [r4, #0]
 800bf00:	bd38      	pop	{r3, r4, r5, pc}
 800bf02:	bf00      	nop
 800bf04:	20000510 	.word	0x20000510

0800bf08 <_isatty_r>:
 800bf08:	b538      	push	{r3, r4, r5, lr}
 800bf0a:	2300      	movs	r3, #0
 800bf0c:	4d05      	ldr	r5, [pc, #20]	; (800bf24 <_isatty_r+0x1c>)
 800bf0e:	4604      	mov	r4, r0
 800bf10:	4608      	mov	r0, r1
 800bf12:	602b      	str	r3, [r5, #0]
 800bf14:	f7f7 fe60 	bl	8003bd8 <_isatty>
 800bf18:	1c43      	adds	r3, r0, #1
 800bf1a:	d102      	bne.n	800bf22 <_isatty_r+0x1a>
 800bf1c:	682b      	ldr	r3, [r5, #0]
 800bf1e:	b103      	cbz	r3, 800bf22 <_isatty_r+0x1a>
 800bf20:	6023      	str	r3, [r4, #0]
 800bf22:	bd38      	pop	{r3, r4, r5, pc}
 800bf24:	20000510 	.word	0x20000510

0800bf28 <_lseek_r>:
 800bf28:	b538      	push	{r3, r4, r5, lr}
 800bf2a:	4604      	mov	r4, r0
 800bf2c:	4608      	mov	r0, r1
 800bf2e:	4611      	mov	r1, r2
 800bf30:	2200      	movs	r2, #0
 800bf32:	4d05      	ldr	r5, [pc, #20]	; (800bf48 <_lseek_r+0x20>)
 800bf34:	602a      	str	r2, [r5, #0]
 800bf36:	461a      	mov	r2, r3
 800bf38:	f7f7 fe58 	bl	8003bec <_lseek>
 800bf3c:	1c43      	adds	r3, r0, #1
 800bf3e:	d102      	bne.n	800bf46 <_lseek_r+0x1e>
 800bf40:	682b      	ldr	r3, [r5, #0]
 800bf42:	b103      	cbz	r3, 800bf46 <_lseek_r+0x1e>
 800bf44:	6023      	str	r3, [r4, #0]
 800bf46:	bd38      	pop	{r3, r4, r5, pc}
 800bf48:	20000510 	.word	0x20000510

0800bf4c <_malloc_usable_size_r>:
 800bf4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf50:	1f18      	subs	r0, r3, #4
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	bfbc      	itt	lt
 800bf56:	580b      	ldrlt	r3, [r1, r0]
 800bf58:	18c0      	addlt	r0, r0, r3
 800bf5a:	4770      	bx	lr

0800bf5c <_read_r>:
 800bf5c:	b538      	push	{r3, r4, r5, lr}
 800bf5e:	4604      	mov	r4, r0
 800bf60:	4608      	mov	r0, r1
 800bf62:	4611      	mov	r1, r2
 800bf64:	2200      	movs	r2, #0
 800bf66:	4d05      	ldr	r5, [pc, #20]	; (800bf7c <_read_r+0x20>)
 800bf68:	602a      	str	r2, [r5, #0]
 800bf6a:	461a      	mov	r2, r3
 800bf6c:	f7f7 fde1 	bl	8003b32 <_read>
 800bf70:	1c43      	adds	r3, r0, #1
 800bf72:	d102      	bne.n	800bf7a <_read_r+0x1e>
 800bf74:	682b      	ldr	r3, [r5, #0]
 800bf76:	b103      	cbz	r3, 800bf7a <_read_r+0x1e>
 800bf78:	6023      	str	r3, [r4, #0]
 800bf7a:	bd38      	pop	{r3, r4, r5, pc}
 800bf7c:	20000510 	.word	0x20000510

0800bf80 <pow>:
 800bf80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf84:	461f      	mov	r7, r3
 800bf86:	4680      	mov	r8, r0
 800bf88:	4689      	mov	r9, r1
 800bf8a:	4616      	mov	r6, r2
 800bf8c:	f000 f8a4 	bl	800c0d8 <__ieee754_pow>
 800bf90:	4b4d      	ldr	r3, [pc, #308]	; (800c0c8 <pow+0x148>)
 800bf92:	4604      	mov	r4, r0
 800bf94:	f993 3000 	ldrsb.w	r3, [r3]
 800bf98:	460d      	mov	r5, r1
 800bf9a:	3301      	adds	r3, #1
 800bf9c:	d015      	beq.n	800bfca <pow+0x4a>
 800bf9e:	4632      	mov	r2, r6
 800bfa0:	463b      	mov	r3, r7
 800bfa2:	4630      	mov	r0, r6
 800bfa4:	4639      	mov	r1, r7
 800bfa6:	f7f4 fd31 	bl	8000a0c <__aeabi_dcmpun>
 800bfaa:	b970      	cbnz	r0, 800bfca <pow+0x4a>
 800bfac:	4642      	mov	r2, r8
 800bfae:	464b      	mov	r3, r9
 800bfb0:	4640      	mov	r0, r8
 800bfb2:	4649      	mov	r1, r9
 800bfb4:	f7f4 fd2a 	bl	8000a0c <__aeabi_dcmpun>
 800bfb8:	2200      	movs	r2, #0
 800bfba:	2300      	movs	r3, #0
 800bfbc:	b148      	cbz	r0, 800bfd2 <pow+0x52>
 800bfbe:	4630      	mov	r0, r6
 800bfc0:	4639      	mov	r1, r7
 800bfc2:	f7f4 fcf1 	bl	80009a8 <__aeabi_dcmpeq>
 800bfc6:	2800      	cmp	r0, #0
 800bfc8:	d17b      	bne.n	800c0c2 <pow+0x142>
 800bfca:	4620      	mov	r0, r4
 800bfcc:	4629      	mov	r1, r5
 800bfce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bfd2:	4640      	mov	r0, r8
 800bfd4:	4649      	mov	r1, r9
 800bfd6:	f7f4 fce7 	bl	80009a8 <__aeabi_dcmpeq>
 800bfda:	b1e0      	cbz	r0, 800c016 <pow+0x96>
 800bfdc:	2200      	movs	r2, #0
 800bfde:	2300      	movs	r3, #0
 800bfe0:	4630      	mov	r0, r6
 800bfe2:	4639      	mov	r1, r7
 800bfe4:	f7f4 fce0 	bl	80009a8 <__aeabi_dcmpeq>
 800bfe8:	2800      	cmp	r0, #0
 800bfea:	d16a      	bne.n	800c0c2 <pow+0x142>
 800bfec:	4630      	mov	r0, r6
 800bfee:	4639      	mov	r1, r7
 800bff0:	f000 fe37 	bl	800cc62 <finite>
 800bff4:	2800      	cmp	r0, #0
 800bff6:	d0e8      	beq.n	800bfca <pow+0x4a>
 800bff8:	2200      	movs	r2, #0
 800bffa:	2300      	movs	r3, #0
 800bffc:	4630      	mov	r0, r6
 800bffe:	4639      	mov	r1, r7
 800c000:	f7f4 fcdc 	bl	80009bc <__aeabi_dcmplt>
 800c004:	2800      	cmp	r0, #0
 800c006:	d0e0      	beq.n	800bfca <pow+0x4a>
 800c008:	f7fe fc98 	bl	800a93c <__errno>
 800c00c:	2321      	movs	r3, #33	; 0x21
 800c00e:	2400      	movs	r4, #0
 800c010:	6003      	str	r3, [r0, #0]
 800c012:	4d2e      	ldr	r5, [pc, #184]	; (800c0cc <pow+0x14c>)
 800c014:	e7d9      	b.n	800bfca <pow+0x4a>
 800c016:	4620      	mov	r0, r4
 800c018:	4629      	mov	r1, r5
 800c01a:	f000 fe22 	bl	800cc62 <finite>
 800c01e:	bba8      	cbnz	r0, 800c08c <pow+0x10c>
 800c020:	4640      	mov	r0, r8
 800c022:	4649      	mov	r1, r9
 800c024:	f000 fe1d 	bl	800cc62 <finite>
 800c028:	b380      	cbz	r0, 800c08c <pow+0x10c>
 800c02a:	4630      	mov	r0, r6
 800c02c:	4639      	mov	r1, r7
 800c02e:	f000 fe18 	bl	800cc62 <finite>
 800c032:	b358      	cbz	r0, 800c08c <pow+0x10c>
 800c034:	4622      	mov	r2, r4
 800c036:	462b      	mov	r3, r5
 800c038:	4620      	mov	r0, r4
 800c03a:	4629      	mov	r1, r5
 800c03c:	f7f4 fce6 	bl	8000a0c <__aeabi_dcmpun>
 800c040:	b160      	cbz	r0, 800c05c <pow+0xdc>
 800c042:	f7fe fc7b 	bl	800a93c <__errno>
 800c046:	2321      	movs	r3, #33	; 0x21
 800c048:	2200      	movs	r2, #0
 800c04a:	6003      	str	r3, [r0, #0]
 800c04c:	2300      	movs	r3, #0
 800c04e:	4610      	mov	r0, r2
 800c050:	4619      	mov	r1, r3
 800c052:	f7f4 fb6b 	bl	800072c <__aeabi_ddiv>
 800c056:	4604      	mov	r4, r0
 800c058:	460d      	mov	r5, r1
 800c05a:	e7b6      	b.n	800bfca <pow+0x4a>
 800c05c:	f7fe fc6e 	bl	800a93c <__errno>
 800c060:	2322      	movs	r3, #34	; 0x22
 800c062:	2200      	movs	r2, #0
 800c064:	6003      	str	r3, [r0, #0]
 800c066:	4649      	mov	r1, r9
 800c068:	2300      	movs	r3, #0
 800c06a:	4640      	mov	r0, r8
 800c06c:	f7f4 fca6 	bl	80009bc <__aeabi_dcmplt>
 800c070:	2400      	movs	r4, #0
 800c072:	b148      	cbz	r0, 800c088 <pow+0x108>
 800c074:	4630      	mov	r0, r6
 800c076:	4639      	mov	r1, r7
 800c078:	f000 fe00 	bl	800cc7c <rint>
 800c07c:	4632      	mov	r2, r6
 800c07e:	463b      	mov	r3, r7
 800c080:	f7f4 fc92 	bl	80009a8 <__aeabi_dcmpeq>
 800c084:	2800      	cmp	r0, #0
 800c086:	d0c4      	beq.n	800c012 <pow+0x92>
 800c088:	4d11      	ldr	r5, [pc, #68]	; (800c0d0 <pow+0x150>)
 800c08a:	e79e      	b.n	800bfca <pow+0x4a>
 800c08c:	2200      	movs	r2, #0
 800c08e:	2300      	movs	r3, #0
 800c090:	4620      	mov	r0, r4
 800c092:	4629      	mov	r1, r5
 800c094:	f7f4 fc88 	bl	80009a8 <__aeabi_dcmpeq>
 800c098:	2800      	cmp	r0, #0
 800c09a:	d096      	beq.n	800bfca <pow+0x4a>
 800c09c:	4640      	mov	r0, r8
 800c09e:	4649      	mov	r1, r9
 800c0a0:	f000 fddf 	bl	800cc62 <finite>
 800c0a4:	2800      	cmp	r0, #0
 800c0a6:	d090      	beq.n	800bfca <pow+0x4a>
 800c0a8:	4630      	mov	r0, r6
 800c0aa:	4639      	mov	r1, r7
 800c0ac:	f000 fdd9 	bl	800cc62 <finite>
 800c0b0:	2800      	cmp	r0, #0
 800c0b2:	d08a      	beq.n	800bfca <pow+0x4a>
 800c0b4:	f7fe fc42 	bl	800a93c <__errno>
 800c0b8:	2322      	movs	r3, #34	; 0x22
 800c0ba:	2400      	movs	r4, #0
 800c0bc:	2500      	movs	r5, #0
 800c0be:	6003      	str	r3, [r0, #0]
 800c0c0:	e783      	b.n	800bfca <pow+0x4a>
 800c0c2:	2400      	movs	r4, #0
 800c0c4:	4d03      	ldr	r5, [pc, #12]	; (800c0d4 <pow+0x154>)
 800c0c6:	e780      	b.n	800bfca <pow+0x4a>
 800c0c8:	20000088 	.word	0x20000088
 800c0cc:	fff00000 	.word	0xfff00000
 800c0d0:	7ff00000 	.word	0x7ff00000
 800c0d4:	3ff00000 	.word	0x3ff00000

0800c0d8 <__ieee754_pow>:
 800c0d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0dc:	b093      	sub	sp, #76	; 0x4c
 800c0de:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c0e2:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800c0e6:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800c0ea:	ea55 0302 	orrs.w	r3, r5, r2
 800c0ee:	4607      	mov	r7, r0
 800c0f0:	4688      	mov	r8, r1
 800c0f2:	f000 84bf 	beq.w	800ca74 <__ieee754_pow+0x99c>
 800c0f6:	4b7e      	ldr	r3, [pc, #504]	; (800c2f0 <__ieee754_pow+0x218>)
 800c0f8:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800c0fc:	429c      	cmp	r4, r3
 800c0fe:	4689      	mov	r9, r1
 800c100:	4682      	mov	sl, r0
 800c102:	dc09      	bgt.n	800c118 <__ieee754_pow+0x40>
 800c104:	d103      	bne.n	800c10e <__ieee754_pow+0x36>
 800c106:	b978      	cbnz	r0, 800c128 <__ieee754_pow+0x50>
 800c108:	42a5      	cmp	r5, r4
 800c10a:	dd02      	ble.n	800c112 <__ieee754_pow+0x3a>
 800c10c:	e00c      	b.n	800c128 <__ieee754_pow+0x50>
 800c10e:	429d      	cmp	r5, r3
 800c110:	dc02      	bgt.n	800c118 <__ieee754_pow+0x40>
 800c112:	429d      	cmp	r5, r3
 800c114:	d10e      	bne.n	800c134 <__ieee754_pow+0x5c>
 800c116:	b16a      	cbz	r2, 800c134 <__ieee754_pow+0x5c>
 800c118:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c11c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c120:	ea54 030a 	orrs.w	r3, r4, sl
 800c124:	f000 84a6 	beq.w	800ca74 <__ieee754_pow+0x99c>
 800c128:	4872      	ldr	r0, [pc, #456]	; (800c2f4 <__ieee754_pow+0x21c>)
 800c12a:	b013      	add	sp, #76	; 0x4c
 800c12c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c130:	f000 bd9e 	b.w	800cc70 <nan>
 800c134:	f1b9 0f00 	cmp.w	r9, #0
 800c138:	da39      	bge.n	800c1ae <__ieee754_pow+0xd6>
 800c13a:	4b6f      	ldr	r3, [pc, #444]	; (800c2f8 <__ieee754_pow+0x220>)
 800c13c:	429d      	cmp	r5, r3
 800c13e:	dc54      	bgt.n	800c1ea <__ieee754_pow+0x112>
 800c140:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800c144:	429d      	cmp	r5, r3
 800c146:	f340 84a6 	ble.w	800ca96 <__ieee754_pow+0x9be>
 800c14a:	152b      	asrs	r3, r5, #20
 800c14c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c150:	2b14      	cmp	r3, #20
 800c152:	dd0f      	ble.n	800c174 <__ieee754_pow+0x9c>
 800c154:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800c158:	fa22 f103 	lsr.w	r1, r2, r3
 800c15c:	fa01 f303 	lsl.w	r3, r1, r3
 800c160:	4293      	cmp	r3, r2
 800c162:	f040 8498 	bne.w	800ca96 <__ieee754_pow+0x9be>
 800c166:	f001 0101 	and.w	r1, r1, #1
 800c16a:	f1c1 0302 	rsb	r3, r1, #2
 800c16e:	9300      	str	r3, [sp, #0]
 800c170:	b182      	cbz	r2, 800c194 <__ieee754_pow+0xbc>
 800c172:	e05e      	b.n	800c232 <__ieee754_pow+0x15a>
 800c174:	2a00      	cmp	r2, #0
 800c176:	d15a      	bne.n	800c22e <__ieee754_pow+0x156>
 800c178:	f1c3 0314 	rsb	r3, r3, #20
 800c17c:	fa45 f103 	asr.w	r1, r5, r3
 800c180:	fa01 f303 	lsl.w	r3, r1, r3
 800c184:	42ab      	cmp	r3, r5
 800c186:	f040 8483 	bne.w	800ca90 <__ieee754_pow+0x9b8>
 800c18a:	f001 0101 	and.w	r1, r1, #1
 800c18e:	f1c1 0302 	rsb	r3, r1, #2
 800c192:	9300      	str	r3, [sp, #0]
 800c194:	4b59      	ldr	r3, [pc, #356]	; (800c2fc <__ieee754_pow+0x224>)
 800c196:	429d      	cmp	r5, r3
 800c198:	d130      	bne.n	800c1fc <__ieee754_pow+0x124>
 800c19a:	2e00      	cmp	r6, #0
 800c19c:	f280 8474 	bge.w	800ca88 <__ieee754_pow+0x9b0>
 800c1a0:	463a      	mov	r2, r7
 800c1a2:	4643      	mov	r3, r8
 800c1a4:	2000      	movs	r0, #0
 800c1a6:	4955      	ldr	r1, [pc, #340]	; (800c2fc <__ieee754_pow+0x224>)
 800c1a8:	f7f4 fac0 	bl	800072c <__aeabi_ddiv>
 800c1ac:	e02f      	b.n	800c20e <__ieee754_pow+0x136>
 800c1ae:	2300      	movs	r3, #0
 800c1b0:	9300      	str	r3, [sp, #0]
 800c1b2:	2a00      	cmp	r2, #0
 800c1b4:	d13d      	bne.n	800c232 <__ieee754_pow+0x15a>
 800c1b6:	4b4e      	ldr	r3, [pc, #312]	; (800c2f0 <__ieee754_pow+0x218>)
 800c1b8:	429d      	cmp	r5, r3
 800c1ba:	d1eb      	bne.n	800c194 <__ieee754_pow+0xbc>
 800c1bc:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800c1c0:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800c1c4:	ea53 030a 	orrs.w	r3, r3, sl
 800c1c8:	f000 8454 	beq.w	800ca74 <__ieee754_pow+0x99c>
 800c1cc:	4b4c      	ldr	r3, [pc, #304]	; (800c300 <__ieee754_pow+0x228>)
 800c1ce:	429c      	cmp	r4, r3
 800c1d0:	dd0d      	ble.n	800c1ee <__ieee754_pow+0x116>
 800c1d2:	2e00      	cmp	r6, #0
 800c1d4:	f280 8454 	bge.w	800ca80 <__ieee754_pow+0x9a8>
 800c1d8:	f04f 0b00 	mov.w	fp, #0
 800c1dc:	f04f 0c00 	mov.w	ip, #0
 800c1e0:	4658      	mov	r0, fp
 800c1e2:	4661      	mov	r1, ip
 800c1e4:	b013      	add	sp, #76	; 0x4c
 800c1e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1ea:	2302      	movs	r3, #2
 800c1ec:	e7e0      	b.n	800c1b0 <__ieee754_pow+0xd8>
 800c1ee:	2e00      	cmp	r6, #0
 800c1f0:	daf2      	bge.n	800c1d8 <__ieee754_pow+0x100>
 800c1f2:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800c1f6:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800c1fa:	e7f1      	b.n	800c1e0 <__ieee754_pow+0x108>
 800c1fc:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 800c200:	d108      	bne.n	800c214 <__ieee754_pow+0x13c>
 800c202:	463a      	mov	r2, r7
 800c204:	4643      	mov	r3, r8
 800c206:	4638      	mov	r0, r7
 800c208:	4641      	mov	r1, r8
 800c20a:	f7f4 f965 	bl	80004d8 <__aeabi_dmul>
 800c20e:	4683      	mov	fp, r0
 800c210:	468c      	mov	ip, r1
 800c212:	e7e5      	b.n	800c1e0 <__ieee754_pow+0x108>
 800c214:	4b3b      	ldr	r3, [pc, #236]	; (800c304 <__ieee754_pow+0x22c>)
 800c216:	429e      	cmp	r6, r3
 800c218:	d10b      	bne.n	800c232 <__ieee754_pow+0x15a>
 800c21a:	f1b9 0f00 	cmp.w	r9, #0
 800c21e:	db08      	blt.n	800c232 <__ieee754_pow+0x15a>
 800c220:	4638      	mov	r0, r7
 800c222:	4641      	mov	r1, r8
 800c224:	b013      	add	sp, #76	; 0x4c
 800c226:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c22a:	f000 bc6b 	b.w	800cb04 <__ieee754_sqrt>
 800c22e:	2300      	movs	r3, #0
 800c230:	9300      	str	r3, [sp, #0]
 800c232:	4638      	mov	r0, r7
 800c234:	4641      	mov	r1, r8
 800c236:	f000 fd11 	bl	800cc5c <fabs>
 800c23a:	4683      	mov	fp, r0
 800c23c:	468c      	mov	ip, r1
 800c23e:	f1ba 0f00 	cmp.w	sl, #0
 800c242:	d129      	bne.n	800c298 <__ieee754_pow+0x1c0>
 800c244:	b124      	cbz	r4, 800c250 <__ieee754_pow+0x178>
 800c246:	4b2d      	ldr	r3, [pc, #180]	; (800c2fc <__ieee754_pow+0x224>)
 800c248:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800c24c:	429a      	cmp	r2, r3
 800c24e:	d123      	bne.n	800c298 <__ieee754_pow+0x1c0>
 800c250:	2e00      	cmp	r6, #0
 800c252:	da07      	bge.n	800c264 <__ieee754_pow+0x18c>
 800c254:	465a      	mov	r2, fp
 800c256:	4663      	mov	r3, ip
 800c258:	2000      	movs	r0, #0
 800c25a:	4928      	ldr	r1, [pc, #160]	; (800c2fc <__ieee754_pow+0x224>)
 800c25c:	f7f4 fa66 	bl	800072c <__aeabi_ddiv>
 800c260:	4683      	mov	fp, r0
 800c262:	468c      	mov	ip, r1
 800c264:	f1b9 0f00 	cmp.w	r9, #0
 800c268:	daba      	bge.n	800c1e0 <__ieee754_pow+0x108>
 800c26a:	9b00      	ldr	r3, [sp, #0]
 800c26c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c270:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c274:	4323      	orrs	r3, r4
 800c276:	d108      	bne.n	800c28a <__ieee754_pow+0x1b2>
 800c278:	465a      	mov	r2, fp
 800c27a:	4663      	mov	r3, ip
 800c27c:	4658      	mov	r0, fp
 800c27e:	4661      	mov	r1, ip
 800c280:	f7f3 ff72 	bl	8000168 <__aeabi_dsub>
 800c284:	4602      	mov	r2, r0
 800c286:	460b      	mov	r3, r1
 800c288:	e78e      	b.n	800c1a8 <__ieee754_pow+0xd0>
 800c28a:	9b00      	ldr	r3, [sp, #0]
 800c28c:	2b01      	cmp	r3, #1
 800c28e:	d1a7      	bne.n	800c1e0 <__ieee754_pow+0x108>
 800c290:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800c294:	469c      	mov	ip, r3
 800c296:	e7a3      	b.n	800c1e0 <__ieee754_pow+0x108>
 800c298:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 800c29c:	3b01      	subs	r3, #1
 800c29e:	930c      	str	r3, [sp, #48]	; 0x30
 800c2a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c2a2:	9b00      	ldr	r3, [sp, #0]
 800c2a4:	4313      	orrs	r3, r2
 800c2a6:	d104      	bne.n	800c2b2 <__ieee754_pow+0x1da>
 800c2a8:	463a      	mov	r2, r7
 800c2aa:	4643      	mov	r3, r8
 800c2ac:	4638      	mov	r0, r7
 800c2ae:	4641      	mov	r1, r8
 800c2b0:	e7e6      	b.n	800c280 <__ieee754_pow+0x1a8>
 800c2b2:	4b15      	ldr	r3, [pc, #84]	; (800c308 <__ieee754_pow+0x230>)
 800c2b4:	429d      	cmp	r5, r3
 800c2b6:	f340 80f9 	ble.w	800c4ac <__ieee754_pow+0x3d4>
 800c2ba:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800c2be:	429d      	cmp	r5, r3
 800c2c0:	4b0f      	ldr	r3, [pc, #60]	; (800c300 <__ieee754_pow+0x228>)
 800c2c2:	dd09      	ble.n	800c2d8 <__ieee754_pow+0x200>
 800c2c4:	429c      	cmp	r4, r3
 800c2c6:	dc0c      	bgt.n	800c2e2 <__ieee754_pow+0x20a>
 800c2c8:	2e00      	cmp	r6, #0
 800c2ca:	da85      	bge.n	800c1d8 <__ieee754_pow+0x100>
 800c2cc:	a306      	add	r3, pc, #24	; (adr r3, 800c2e8 <__ieee754_pow+0x210>)
 800c2ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2d2:	4610      	mov	r0, r2
 800c2d4:	4619      	mov	r1, r3
 800c2d6:	e798      	b.n	800c20a <__ieee754_pow+0x132>
 800c2d8:	429c      	cmp	r4, r3
 800c2da:	dbf5      	blt.n	800c2c8 <__ieee754_pow+0x1f0>
 800c2dc:	4b07      	ldr	r3, [pc, #28]	; (800c2fc <__ieee754_pow+0x224>)
 800c2de:	429c      	cmp	r4, r3
 800c2e0:	dd14      	ble.n	800c30c <__ieee754_pow+0x234>
 800c2e2:	2e00      	cmp	r6, #0
 800c2e4:	dcf2      	bgt.n	800c2cc <__ieee754_pow+0x1f4>
 800c2e6:	e777      	b.n	800c1d8 <__ieee754_pow+0x100>
 800c2e8:	8800759c 	.word	0x8800759c
 800c2ec:	7e37e43c 	.word	0x7e37e43c
 800c2f0:	7ff00000 	.word	0x7ff00000
 800c2f4:	0800d2df 	.word	0x0800d2df
 800c2f8:	433fffff 	.word	0x433fffff
 800c2fc:	3ff00000 	.word	0x3ff00000
 800c300:	3fefffff 	.word	0x3fefffff
 800c304:	3fe00000 	.word	0x3fe00000
 800c308:	41e00000 	.word	0x41e00000
 800c30c:	4661      	mov	r1, ip
 800c30e:	2200      	movs	r2, #0
 800c310:	4658      	mov	r0, fp
 800c312:	4b61      	ldr	r3, [pc, #388]	; (800c498 <__ieee754_pow+0x3c0>)
 800c314:	f7f3 ff28 	bl	8000168 <__aeabi_dsub>
 800c318:	a355      	add	r3, pc, #340	; (adr r3, 800c470 <__ieee754_pow+0x398>)
 800c31a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c31e:	4604      	mov	r4, r0
 800c320:	460d      	mov	r5, r1
 800c322:	f7f4 f8d9 	bl	80004d8 <__aeabi_dmul>
 800c326:	a354      	add	r3, pc, #336	; (adr r3, 800c478 <__ieee754_pow+0x3a0>)
 800c328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c32c:	4606      	mov	r6, r0
 800c32e:	460f      	mov	r7, r1
 800c330:	4620      	mov	r0, r4
 800c332:	4629      	mov	r1, r5
 800c334:	f7f4 f8d0 	bl	80004d8 <__aeabi_dmul>
 800c338:	2200      	movs	r2, #0
 800c33a:	4682      	mov	sl, r0
 800c33c:	468b      	mov	fp, r1
 800c33e:	4620      	mov	r0, r4
 800c340:	4629      	mov	r1, r5
 800c342:	4b56      	ldr	r3, [pc, #344]	; (800c49c <__ieee754_pow+0x3c4>)
 800c344:	f7f4 f8c8 	bl	80004d8 <__aeabi_dmul>
 800c348:	4602      	mov	r2, r0
 800c34a:	460b      	mov	r3, r1
 800c34c:	a14c      	add	r1, pc, #304	; (adr r1, 800c480 <__ieee754_pow+0x3a8>)
 800c34e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c352:	f7f3 ff09 	bl	8000168 <__aeabi_dsub>
 800c356:	4622      	mov	r2, r4
 800c358:	462b      	mov	r3, r5
 800c35a:	f7f4 f8bd 	bl	80004d8 <__aeabi_dmul>
 800c35e:	4602      	mov	r2, r0
 800c360:	460b      	mov	r3, r1
 800c362:	2000      	movs	r0, #0
 800c364:	494e      	ldr	r1, [pc, #312]	; (800c4a0 <__ieee754_pow+0x3c8>)
 800c366:	f7f3 feff 	bl	8000168 <__aeabi_dsub>
 800c36a:	4622      	mov	r2, r4
 800c36c:	462b      	mov	r3, r5
 800c36e:	4680      	mov	r8, r0
 800c370:	4689      	mov	r9, r1
 800c372:	4620      	mov	r0, r4
 800c374:	4629      	mov	r1, r5
 800c376:	f7f4 f8af 	bl	80004d8 <__aeabi_dmul>
 800c37a:	4602      	mov	r2, r0
 800c37c:	460b      	mov	r3, r1
 800c37e:	4640      	mov	r0, r8
 800c380:	4649      	mov	r1, r9
 800c382:	f7f4 f8a9 	bl	80004d8 <__aeabi_dmul>
 800c386:	a340      	add	r3, pc, #256	; (adr r3, 800c488 <__ieee754_pow+0x3b0>)
 800c388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c38c:	f7f4 f8a4 	bl	80004d8 <__aeabi_dmul>
 800c390:	4602      	mov	r2, r0
 800c392:	460b      	mov	r3, r1
 800c394:	4650      	mov	r0, sl
 800c396:	4659      	mov	r1, fp
 800c398:	f7f3 fee6 	bl	8000168 <__aeabi_dsub>
 800c39c:	f04f 0a00 	mov.w	sl, #0
 800c3a0:	4602      	mov	r2, r0
 800c3a2:	460b      	mov	r3, r1
 800c3a4:	4604      	mov	r4, r0
 800c3a6:	460d      	mov	r5, r1
 800c3a8:	4630      	mov	r0, r6
 800c3aa:	4639      	mov	r1, r7
 800c3ac:	f7f3 fede 	bl	800016c <__adddf3>
 800c3b0:	4632      	mov	r2, r6
 800c3b2:	463b      	mov	r3, r7
 800c3b4:	4650      	mov	r0, sl
 800c3b6:	468b      	mov	fp, r1
 800c3b8:	f7f3 fed6 	bl	8000168 <__aeabi_dsub>
 800c3bc:	4602      	mov	r2, r0
 800c3be:	460b      	mov	r3, r1
 800c3c0:	4620      	mov	r0, r4
 800c3c2:	4629      	mov	r1, r5
 800c3c4:	f7f3 fed0 	bl	8000168 <__aeabi_dsub>
 800c3c8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c3cc:	9b00      	ldr	r3, [sp, #0]
 800c3ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c3d0:	3b01      	subs	r3, #1
 800c3d2:	4313      	orrs	r3, r2
 800c3d4:	f04f 0600 	mov.w	r6, #0
 800c3d8:	f04f 0200 	mov.w	r2, #0
 800c3dc:	bf0c      	ite	eq
 800c3de:	4b31      	ldreq	r3, [pc, #196]	; (800c4a4 <__ieee754_pow+0x3cc>)
 800c3e0:	4b2d      	ldrne	r3, [pc, #180]	; (800c498 <__ieee754_pow+0x3c0>)
 800c3e2:	4604      	mov	r4, r0
 800c3e4:	460d      	mov	r5, r1
 800c3e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c3ea:	e9cd 2300 	strd	r2, r3, [sp]
 800c3ee:	4632      	mov	r2, r6
 800c3f0:	463b      	mov	r3, r7
 800c3f2:	f7f3 feb9 	bl	8000168 <__aeabi_dsub>
 800c3f6:	4652      	mov	r2, sl
 800c3f8:	465b      	mov	r3, fp
 800c3fa:	f7f4 f86d 	bl	80004d8 <__aeabi_dmul>
 800c3fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c402:	4680      	mov	r8, r0
 800c404:	4689      	mov	r9, r1
 800c406:	4620      	mov	r0, r4
 800c408:	4629      	mov	r1, r5
 800c40a:	f7f4 f865 	bl	80004d8 <__aeabi_dmul>
 800c40e:	4602      	mov	r2, r0
 800c410:	460b      	mov	r3, r1
 800c412:	4640      	mov	r0, r8
 800c414:	4649      	mov	r1, r9
 800c416:	f7f3 fea9 	bl	800016c <__adddf3>
 800c41a:	4632      	mov	r2, r6
 800c41c:	463b      	mov	r3, r7
 800c41e:	4680      	mov	r8, r0
 800c420:	4689      	mov	r9, r1
 800c422:	4650      	mov	r0, sl
 800c424:	4659      	mov	r1, fp
 800c426:	f7f4 f857 	bl	80004d8 <__aeabi_dmul>
 800c42a:	4604      	mov	r4, r0
 800c42c:	460d      	mov	r5, r1
 800c42e:	460b      	mov	r3, r1
 800c430:	4602      	mov	r2, r0
 800c432:	4649      	mov	r1, r9
 800c434:	4640      	mov	r0, r8
 800c436:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800c43a:	f7f3 fe97 	bl	800016c <__adddf3>
 800c43e:	4b1a      	ldr	r3, [pc, #104]	; (800c4a8 <__ieee754_pow+0x3d0>)
 800c440:	4682      	mov	sl, r0
 800c442:	4299      	cmp	r1, r3
 800c444:	460f      	mov	r7, r1
 800c446:	460e      	mov	r6, r1
 800c448:	f340 82ed 	ble.w	800ca26 <__ieee754_pow+0x94e>
 800c44c:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c450:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c454:	4303      	orrs	r3, r0
 800c456:	f000 81e7 	beq.w	800c828 <__ieee754_pow+0x750>
 800c45a:	a30d      	add	r3, pc, #52	; (adr r3, 800c490 <__ieee754_pow+0x3b8>)
 800c45c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c460:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c464:	f7f4 f838 	bl	80004d8 <__aeabi_dmul>
 800c468:	a309      	add	r3, pc, #36	; (adr r3, 800c490 <__ieee754_pow+0x3b8>)
 800c46a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c46e:	e6cc      	b.n	800c20a <__ieee754_pow+0x132>
 800c470:	60000000 	.word	0x60000000
 800c474:	3ff71547 	.word	0x3ff71547
 800c478:	f85ddf44 	.word	0xf85ddf44
 800c47c:	3e54ae0b 	.word	0x3e54ae0b
 800c480:	55555555 	.word	0x55555555
 800c484:	3fd55555 	.word	0x3fd55555
 800c488:	652b82fe 	.word	0x652b82fe
 800c48c:	3ff71547 	.word	0x3ff71547
 800c490:	8800759c 	.word	0x8800759c
 800c494:	7e37e43c 	.word	0x7e37e43c
 800c498:	3ff00000 	.word	0x3ff00000
 800c49c:	3fd00000 	.word	0x3fd00000
 800c4a0:	3fe00000 	.word	0x3fe00000
 800c4a4:	bff00000 	.word	0xbff00000
 800c4a8:	408fffff 	.word	0x408fffff
 800c4ac:	4bd4      	ldr	r3, [pc, #848]	; (800c800 <__ieee754_pow+0x728>)
 800c4ae:	2200      	movs	r2, #0
 800c4b0:	ea09 0303 	and.w	r3, r9, r3
 800c4b4:	b943      	cbnz	r3, 800c4c8 <__ieee754_pow+0x3f0>
 800c4b6:	4658      	mov	r0, fp
 800c4b8:	4661      	mov	r1, ip
 800c4ba:	4bd2      	ldr	r3, [pc, #840]	; (800c804 <__ieee754_pow+0x72c>)
 800c4bc:	f7f4 f80c 	bl	80004d8 <__aeabi_dmul>
 800c4c0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800c4c4:	4683      	mov	fp, r0
 800c4c6:	460c      	mov	r4, r1
 800c4c8:	1523      	asrs	r3, r4, #20
 800c4ca:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c4ce:	4413      	add	r3, r2
 800c4d0:	930b      	str	r3, [sp, #44]	; 0x2c
 800c4d2:	4bcd      	ldr	r3, [pc, #820]	; (800c808 <__ieee754_pow+0x730>)
 800c4d4:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c4d8:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800c4dc:	429c      	cmp	r4, r3
 800c4de:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c4e2:	dd08      	ble.n	800c4f6 <__ieee754_pow+0x41e>
 800c4e4:	4bc9      	ldr	r3, [pc, #804]	; (800c80c <__ieee754_pow+0x734>)
 800c4e6:	429c      	cmp	r4, r3
 800c4e8:	f340 819c 	ble.w	800c824 <__ieee754_pow+0x74c>
 800c4ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c4ee:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800c4f2:	3301      	adds	r3, #1
 800c4f4:	930b      	str	r3, [sp, #44]	; 0x2c
 800c4f6:	2600      	movs	r6, #0
 800c4f8:	00f3      	lsls	r3, r6, #3
 800c4fa:	930d      	str	r3, [sp, #52]	; 0x34
 800c4fc:	4bc4      	ldr	r3, [pc, #784]	; (800c810 <__ieee754_pow+0x738>)
 800c4fe:	4658      	mov	r0, fp
 800c500:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c504:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c508:	4629      	mov	r1, r5
 800c50a:	461a      	mov	r2, r3
 800c50c:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800c510:	4623      	mov	r3, r4
 800c512:	f7f3 fe29 	bl	8000168 <__aeabi_dsub>
 800c516:	46da      	mov	sl, fp
 800c518:	462b      	mov	r3, r5
 800c51a:	4652      	mov	r2, sl
 800c51c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800c520:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c524:	f7f3 fe22 	bl	800016c <__adddf3>
 800c528:	4602      	mov	r2, r0
 800c52a:	460b      	mov	r3, r1
 800c52c:	2000      	movs	r0, #0
 800c52e:	49b9      	ldr	r1, [pc, #740]	; (800c814 <__ieee754_pow+0x73c>)
 800c530:	f7f4 f8fc 	bl	800072c <__aeabi_ddiv>
 800c534:	4602      	mov	r2, r0
 800c536:	460b      	mov	r3, r1
 800c538:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c53c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800c540:	f7f3 ffca 	bl	80004d8 <__aeabi_dmul>
 800c544:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c548:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800c54c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c550:	2300      	movs	r3, #0
 800c552:	2200      	movs	r2, #0
 800c554:	46ab      	mov	fp, r5
 800c556:	106d      	asrs	r5, r5, #1
 800c558:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800c55c:	9304      	str	r3, [sp, #16]
 800c55e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800c562:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800c566:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800c56a:	4640      	mov	r0, r8
 800c56c:	4649      	mov	r1, r9
 800c56e:	4614      	mov	r4, r2
 800c570:	461d      	mov	r5, r3
 800c572:	f7f3 ffb1 	bl	80004d8 <__aeabi_dmul>
 800c576:	4602      	mov	r2, r0
 800c578:	460b      	mov	r3, r1
 800c57a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800c57e:	f7f3 fdf3 	bl	8000168 <__aeabi_dsub>
 800c582:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c586:	4606      	mov	r6, r0
 800c588:	460f      	mov	r7, r1
 800c58a:	4620      	mov	r0, r4
 800c58c:	4629      	mov	r1, r5
 800c58e:	f7f3 fdeb 	bl	8000168 <__aeabi_dsub>
 800c592:	4602      	mov	r2, r0
 800c594:	460b      	mov	r3, r1
 800c596:	4650      	mov	r0, sl
 800c598:	4659      	mov	r1, fp
 800c59a:	f7f3 fde5 	bl	8000168 <__aeabi_dsub>
 800c59e:	4642      	mov	r2, r8
 800c5a0:	464b      	mov	r3, r9
 800c5a2:	f7f3 ff99 	bl	80004d8 <__aeabi_dmul>
 800c5a6:	4602      	mov	r2, r0
 800c5a8:	460b      	mov	r3, r1
 800c5aa:	4630      	mov	r0, r6
 800c5ac:	4639      	mov	r1, r7
 800c5ae:	f7f3 fddb 	bl	8000168 <__aeabi_dsub>
 800c5b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c5b6:	f7f3 ff8f 	bl	80004d8 <__aeabi_dmul>
 800c5ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c5be:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c5c2:	4610      	mov	r0, r2
 800c5c4:	4619      	mov	r1, r3
 800c5c6:	f7f3 ff87 	bl	80004d8 <__aeabi_dmul>
 800c5ca:	a37b      	add	r3, pc, #492	; (adr r3, 800c7b8 <__ieee754_pow+0x6e0>)
 800c5cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5d0:	4604      	mov	r4, r0
 800c5d2:	460d      	mov	r5, r1
 800c5d4:	f7f3 ff80 	bl	80004d8 <__aeabi_dmul>
 800c5d8:	a379      	add	r3, pc, #484	; (adr r3, 800c7c0 <__ieee754_pow+0x6e8>)
 800c5da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5de:	f7f3 fdc5 	bl	800016c <__adddf3>
 800c5e2:	4622      	mov	r2, r4
 800c5e4:	462b      	mov	r3, r5
 800c5e6:	f7f3 ff77 	bl	80004d8 <__aeabi_dmul>
 800c5ea:	a377      	add	r3, pc, #476	; (adr r3, 800c7c8 <__ieee754_pow+0x6f0>)
 800c5ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5f0:	f7f3 fdbc 	bl	800016c <__adddf3>
 800c5f4:	4622      	mov	r2, r4
 800c5f6:	462b      	mov	r3, r5
 800c5f8:	f7f3 ff6e 	bl	80004d8 <__aeabi_dmul>
 800c5fc:	a374      	add	r3, pc, #464	; (adr r3, 800c7d0 <__ieee754_pow+0x6f8>)
 800c5fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c602:	f7f3 fdb3 	bl	800016c <__adddf3>
 800c606:	4622      	mov	r2, r4
 800c608:	462b      	mov	r3, r5
 800c60a:	f7f3 ff65 	bl	80004d8 <__aeabi_dmul>
 800c60e:	a372      	add	r3, pc, #456	; (adr r3, 800c7d8 <__ieee754_pow+0x700>)
 800c610:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c614:	f7f3 fdaa 	bl	800016c <__adddf3>
 800c618:	4622      	mov	r2, r4
 800c61a:	462b      	mov	r3, r5
 800c61c:	f7f3 ff5c 	bl	80004d8 <__aeabi_dmul>
 800c620:	a36f      	add	r3, pc, #444	; (adr r3, 800c7e0 <__ieee754_pow+0x708>)
 800c622:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c626:	f7f3 fda1 	bl	800016c <__adddf3>
 800c62a:	4622      	mov	r2, r4
 800c62c:	4606      	mov	r6, r0
 800c62e:	460f      	mov	r7, r1
 800c630:	462b      	mov	r3, r5
 800c632:	4620      	mov	r0, r4
 800c634:	4629      	mov	r1, r5
 800c636:	f7f3 ff4f 	bl	80004d8 <__aeabi_dmul>
 800c63a:	4602      	mov	r2, r0
 800c63c:	460b      	mov	r3, r1
 800c63e:	4630      	mov	r0, r6
 800c640:	4639      	mov	r1, r7
 800c642:	f7f3 ff49 	bl	80004d8 <__aeabi_dmul>
 800c646:	4604      	mov	r4, r0
 800c648:	460d      	mov	r5, r1
 800c64a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c64e:	4642      	mov	r2, r8
 800c650:	464b      	mov	r3, r9
 800c652:	f7f3 fd8b 	bl	800016c <__adddf3>
 800c656:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c65a:	f7f3 ff3d 	bl	80004d8 <__aeabi_dmul>
 800c65e:	4622      	mov	r2, r4
 800c660:	462b      	mov	r3, r5
 800c662:	f7f3 fd83 	bl	800016c <__adddf3>
 800c666:	4642      	mov	r2, r8
 800c668:	4606      	mov	r6, r0
 800c66a:	460f      	mov	r7, r1
 800c66c:	464b      	mov	r3, r9
 800c66e:	4640      	mov	r0, r8
 800c670:	4649      	mov	r1, r9
 800c672:	f7f3 ff31 	bl	80004d8 <__aeabi_dmul>
 800c676:	2200      	movs	r2, #0
 800c678:	4b67      	ldr	r3, [pc, #412]	; (800c818 <__ieee754_pow+0x740>)
 800c67a:	4682      	mov	sl, r0
 800c67c:	468b      	mov	fp, r1
 800c67e:	f7f3 fd75 	bl	800016c <__adddf3>
 800c682:	4632      	mov	r2, r6
 800c684:	463b      	mov	r3, r7
 800c686:	f7f3 fd71 	bl	800016c <__adddf3>
 800c68a:	9c04      	ldr	r4, [sp, #16]
 800c68c:	460d      	mov	r5, r1
 800c68e:	4622      	mov	r2, r4
 800c690:	460b      	mov	r3, r1
 800c692:	4640      	mov	r0, r8
 800c694:	4649      	mov	r1, r9
 800c696:	f7f3 ff1f 	bl	80004d8 <__aeabi_dmul>
 800c69a:	2200      	movs	r2, #0
 800c69c:	4680      	mov	r8, r0
 800c69e:	4689      	mov	r9, r1
 800c6a0:	4620      	mov	r0, r4
 800c6a2:	4629      	mov	r1, r5
 800c6a4:	4b5c      	ldr	r3, [pc, #368]	; (800c818 <__ieee754_pow+0x740>)
 800c6a6:	f7f3 fd5f 	bl	8000168 <__aeabi_dsub>
 800c6aa:	4652      	mov	r2, sl
 800c6ac:	465b      	mov	r3, fp
 800c6ae:	f7f3 fd5b 	bl	8000168 <__aeabi_dsub>
 800c6b2:	4602      	mov	r2, r0
 800c6b4:	460b      	mov	r3, r1
 800c6b6:	4630      	mov	r0, r6
 800c6b8:	4639      	mov	r1, r7
 800c6ba:	f7f3 fd55 	bl	8000168 <__aeabi_dsub>
 800c6be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c6c2:	f7f3 ff09 	bl	80004d8 <__aeabi_dmul>
 800c6c6:	4622      	mov	r2, r4
 800c6c8:	4606      	mov	r6, r0
 800c6ca:	460f      	mov	r7, r1
 800c6cc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c6d0:	462b      	mov	r3, r5
 800c6d2:	f7f3 ff01 	bl	80004d8 <__aeabi_dmul>
 800c6d6:	4602      	mov	r2, r0
 800c6d8:	460b      	mov	r3, r1
 800c6da:	4630      	mov	r0, r6
 800c6dc:	4639      	mov	r1, r7
 800c6de:	f7f3 fd45 	bl	800016c <__adddf3>
 800c6e2:	4606      	mov	r6, r0
 800c6e4:	460f      	mov	r7, r1
 800c6e6:	4602      	mov	r2, r0
 800c6e8:	460b      	mov	r3, r1
 800c6ea:	4640      	mov	r0, r8
 800c6ec:	4649      	mov	r1, r9
 800c6ee:	f7f3 fd3d 	bl	800016c <__adddf3>
 800c6f2:	a33d      	add	r3, pc, #244	; (adr r3, 800c7e8 <__ieee754_pow+0x710>)
 800c6f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6f8:	9c04      	ldr	r4, [sp, #16]
 800c6fa:	460d      	mov	r5, r1
 800c6fc:	4620      	mov	r0, r4
 800c6fe:	f7f3 feeb 	bl	80004d8 <__aeabi_dmul>
 800c702:	4642      	mov	r2, r8
 800c704:	464b      	mov	r3, r9
 800c706:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c70a:	4620      	mov	r0, r4
 800c70c:	4629      	mov	r1, r5
 800c70e:	f7f3 fd2b 	bl	8000168 <__aeabi_dsub>
 800c712:	4602      	mov	r2, r0
 800c714:	460b      	mov	r3, r1
 800c716:	4630      	mov	r0, r6
 800c718:	4639      	mov	r1, r7
 800c71a:	f7f3 fd25 	bl	8000168 <__aeabi_dsub>
 800c71e:	a334      	add	r3, pc, #208	; (adr r3, 800c7f0 <__ieee754_pow+0x718>)
 800c720:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c724:	f7f3 fed8 	bl	80004d8 <__aeabi_dmul>
 800c728:	a333      	add	r3, pc, #204	; (adr r3, 800c7f8 <__ieee754_pow+0x720>)
 800c72a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c72e:	4606      	mov	r6, r0
 800c730:	460f      	mov	r7, r1
 800c732:	4620      	mov	r0, r4
 800c734:	4629      	mov	r1, r5
 800c736:	f7f3 fecf 	bl	80004d8 <__aeabi_dmul>
 800c73a:	4602      	mov	r2, r0
 800c73c:	460b      	mov	r3, r1
 800c73e:	4630      	mov	r0, r6
 800c740:	4639      	mov	r1, r7
 800c742:	f7f3 fd13 	bl	800016c <__adddf3>
 800c746:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c748:	4b34      	ldr	r3, [pc, #208]	; (800c81c <__ieee754_pow+0x744>)
 800c74a:	4413      	add	r3, r2
 800c74c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c750:	f7f3 fd0c 	bl	800016c <__adddf3>
 800c754:	4680      	mov	r8, r0
 800c756:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c758:	4689      	mov	r9, r1
 800c75a:	f7f3 fe53 	bl	8000404 <__aeabi_i2d>
 800c75e:	4604      	mov	r4, r0
 800c760:	460d      	mov	r5, r1
 800c762:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c764:	4b2e      	ldr	r3, [pc, #184]	; (800c820 <__ieee754_pow+0x748>)
 800c766:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c76a:	4413      	add	r3, r2
 800c76c:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c770:	4642      	mov	r2, r8
 800c772:	464b      	mov	r3, r9
 800c774:	f7f3 fcfa 	bl	800016c <__adddf3>
 800c778:	4632      	mov	r2, r6
 800c77a:	463b      	mov	r3, r7
 800c77c:	f7f3 fcf6 	bl	800016c <__adddf3>
 800c780:	4622      	mov	r2, r4
 800c782:	462b      	mov	r3, r5
 800c784:	f7f3 fcf2 	bl	800016c <__adddf3>
 800c788:	f8dd a010 	ldr.w	sl, [sp, #16]
 800c78c:	4622      	mov	r2, r4
 800c78e:	462b      	mov	r3, r5
 800c790:	4650      	mov	r0, sl
 800c792:	468b      	mov	fp, r1
 800c794:	f7f3 fce8 	bl	8000168 <__aeabi_dsub>
 800c798:	4632      	mov	r2, r6
 800c79a:	463b      	mov	r3, r7
 800c79c:	f7f3 fce4 	bl	8000168 <__aeabi_dsub>
 800c7a0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c7a4:	f7f3 fce0 	bl	8000168 <__aeabi_dsub>
 800c7a8:	4602      	mov	r2, r0
 800c7aa:	460b      	mov	r3, r1
 800c7ac:	4640      	mov	r0, r8
 800c7ae:	4649      	mov	r1, r9
 800c7b0:	e608      	b.n	800c3c4 <__ieee754_pow+0x2ec>
 800c7b2:	bf00      	nop
 800c7b4:	f3af 8000 	nop.w
 800c7b8:	4a454eef 	.word	0x4a454eef
 800c7bc:	3fca7e28 	.word	0x3fca7e28
 800c7c0:	93c9db65 	.word	0x93c9db65
 800c7c4:	3fcd864a 	.word	0x3fcd864a
 800c7c8:	a91d4101 	.word	0xa91d4101
 800c7cc:	3fd17460 	.word	0x3fd17460
 800c7d0:	518f264d 	.word	0x518f264d
 800c7d4:	3fd55555 	.word	0x3fd55555
 800c7d8:	db6fabff 	.word	0xdb6fabff
 800c7dc:	3fdb6db6 	.word	0x3fdb6db6
 800c7e0:	33333303 	.word	0x33333303
 800c7e4:	3fe33333 	.word	0x3fe33333
 800c7e8:	e0000000 	.word	0xe0000000
 800c7ec:	3feec709 	.word	0x3feec709
 800c7f0:	dc3a03fd 	.word	0xdc3a03fd
 800c7f4:	3feec709 	.word	0x3feec709
 800c7f8:	145b01f5 	.word	0x145b01f5
 800c7fc:	be3e2fe0 	.word	0xbe3e2fe0
 800c800:	7ff00000 	.word	0x7ff00000
 800c804:	43400000 	.word	0x43400000
 800c808:	0003988e 	.word	0x0003988e
 800c80c:	000bb679 	.word	0x000bb679
 800c810:	0800d478 	.word	0x0800d478
 800c814:	3ff00000 	.word	0x3ff00000
 800c818:	40080000 	.word	0x40080000
 800c81c:	0800d498 	.word	0x0800d498
 800c820:	0800d488 	.word	0x0800d488
 800c824:	2601      	movs	r6, #1
 800c826:	e667      	b.n	800c4f8 <__ieee754_pow+0x420>
 800c828:	a39d      	add	r3, pc, #628	; (adr r3, 800caa0 <__ieee754_pow+0x9c8>)
 800c82a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c82e:	4640      	mov	r0, r8
 800c830:	4649      	mov	r1, r9
 800c832:	f7f3 fc9b 	bl	800016c <__adddf3>
 800c836:	4622      	mov	r2, r4
 800c838:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c83c:	462b      	mov	r3, r5
 800c83e:	4650      	mov	r0, sl
 800c840:	4639      	mov	r1, r7
 800c842:	f7f3 fc91 	bl	8000168 <__aeabi_dsub>
 800c846:	4602      	mov	r2, r0
 800c848:	460b      	mov	r3, r1
 800c84a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c84e:	f7f4 f8d3 	bl	80009f8 <__aeabi_dcmpgt>
 800c852:	2800      	cmp	r0, #0
 800c854:	f47f ae01 	bne.w	800c45a <__ieee754_pow+0x382>
 800c858:	4aa5      	ldr	r2, [pc, #660]	; (800caf0 <__ieee754_pow+0xa18>)
 800c85a:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800c85e:	4293      	cmp	r3, r2
 800c860:	f340 8103 	ble.w	800ca6a <__ieee754_pow+0x992>
 800c864:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800c868:	2000      	movs	r0, #0
 800c86a:	151b      	asrs	r3, r3, #20
 800c86c:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800c870:	fa4a f303 	asr.w	r3, sl, r3
 800c874:	4433      	add	r3, r6
 800c876:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800c87a:	4f9e      	ldr	r7, [pc, #632]	; (800caf4 <__ieee754_pow+0xa1c>)
 800c87c:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800c880:	4117      	asrs	r7, r2
 800c882:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800c886:	ea23 0107 	bic.w	r1, r3, r7
 800c88a:	f1c2 0214 	rsb	r2, r2, #20
 800c88e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800c892:	460b      	mov	r3, r1
 800c894:	fa4a fa02 	asr.w	sl, sl, r2
 800c898:	2e00      	cmp	r6, #0
 800c89a:	4602      	mov	r2, r0
 800c89c:	4629      	mov	r1, r5
 800c89e:	4620      	mov	r0, r4
 800c8a0:	bfb8      	it	lt
 800c8a2:	f1ca 0a00 	rsblt	sl, sl, #0
 800c8a6:	f7f3 fc5f 	bl	8000168 <__aeabi_dsub>
 800c8aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c8ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c8b2:	2400      	movs	r4, #0
 800c8b4:	4642      	mov	r2, r8
 800c8b6:	464b      	mov	r3, r9
 800c8b8:	f7f3 fc58 	bl	800016c <__adddf3>
 800c8bc:	a37a      	add	r3, pc, #488	; (adr r3, 800caa8 <__ieee754_pow+0x9d0>)
 800c8be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8c2:	4620      	mov	r0, r4
 800c8c4:	460d      	mov	r5, r1
 800c8c6:	f7f3 fe07 	bl	80004d8 <__aeabi_dmul>
 800c8ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c8ce:	4606      	mov	r6, r0
 800c8d0:	460f      	mov	r7, r1
 800c8d2:	4620      	mov	r0, r4
 800c8d4:	4629      	mov	r1, r5
 800c8d6:	f7f3 fc47 	bl	8000168 <__aeabi_dsub>
 800c8da:	4602      	mov	r2, r0
 800c8dc:	460b      	mov	r3, r1
 800c8de:	4640      	mov	r0, r8
 800c8e0:	4649      	mov	r1, r9
 800c8e2:	f7f3 fc41 	bl	8000168 <__aeabi_dsub>
 800c8e6:	a372      	add	r3, pc, #456	; (adr r3, 800cab0 <__ieee754_pow+0x9d8>)
 800c8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8ec:	f7f3 fdf4 	bl	80004d8 <__aeabi_dmul>
 800c8f0:	a371      	add	r3, pc, #452	; (adr r3, 800cab8 <__ieee754_pow+0x9e0>)
 800c8f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8f6:	4680      	mov	r8, r0
 800c8f8:	4689      	mov	r9, r1
 800c8fa:	4620      	mov	r0, r4
 800c8fc:	4629      	mov	r1, r5
 800c8fe:	f7f3 fdeb 	bl	80004d8 <__aeabi_dmul>
 800c902:	4602      	mov	r2, r0
 800c904:	460b      	mov	r3, r1
 800c906:	4640      	mov	r0, r8
 800c908:	4649      	mov	r1, r9
 800c90a:	f7f3 fc2f 	bl	800016c <__adddf3>
 800c90e:	4604      	mov	r4, r0
 800c910:	460d      	mov	r5, r1
 800c912:	4602      	mov	r2, r0
 800c914:	460b      	mov	r3, r1
 800c916:	4630      	mov	r0, r6
 800c918:	4639      	mov	r1, r7
 800c91a:	f7f3 fc27 	bl	800016c <__adddf3>
 800c91e:	4632      	mov	r2, r6
 800c920:	463b      	mov	r3, r7
 800c922:	4680      	mov	r8, r0
 800c924:	4689      	mov	r9, r1
 800c926:	f7f3 fc1f 	bl	8000168 <__aeabi_dsub>
 800c92a:	4602      	mov	r2, r0
 800c92c:	460b      	mov	r3, r1
 800c92e:	4620      	mov	r0, r4
 800c930:	4629      	mov	r1, r5
 800c932:	f7f3 fc19 	bl	8000168 <__aeabi_dsub>
 800c936:	4642      	mov	r2, r8
 800c938:	4606      	mov	r6, r0
 800c93a:	460f      	mov	r7, r1
 800c93c:	464b      	mov	r3, r9
 800c93e:	4640      	mov	r0, r8
 800c940:	4649      	mov	r1, r9
 800c942:	f7f3 fdc9 	bl	80004d8 <__aeabi_dmul>
 800c946:	a35e      	add	r3, pc, #376	; (adr r3, 800cac0 <__ieee754_pow+0x9e8>)
 800c948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c94c:	4604      	mov	r4, r0
 800c94e:	460d      	mov	r5, r1
 800c950:	f7f3 fdc2 	bl	80004d8 <__aeabi_dmul>
 800c954:	a35c      	add	r3, pc, #368	; (adr r3, 800cac8 <__ieee754_pow+0x9f0>)
 800c956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c95a:	f7f3 fc05 	bl	8000168 <__aeabi_dsub>
 800c95e:	4622      	mov	r2, r4
 800c960:	462b      	mov	r3, r5
 800c962:	f7f3 fdb9 	bl	80004d8 <__aeabi_dmul>
 800c966:	a35a      	add	r3, pc, #360	; (adr r3, 800cad0 <__ieee754_pow+0x9f8>)
 800c968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c96c:	f7f3 fbfe 	bl	800016c <__adddf3>
 800c970:	4622      	mov	r2, r4
 800c972:	462b      	mov	r3, r5
 800c974:	f7f3 fdb0 	bl	80004d8 <__aeabi_dmul>
 800c978:	a357      	add	r3, pc, #348	; (adr r3, 800cad8 <__ieee754_pow+0xa00>)
 800c97a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c97e:	f7f3 fbf3 	bl	8000168 <__aeabi_dsub>
 800c982:	4622      	mov	r2, r4
 800c984:	462b      	mov	r3, r5
 800c986:	f7f3 fda7 	bl	80004d8 <__aeabi_dmul>
 800c98a:	a355      	add	r3, pc, #340	; (adr r3, 800cae0 <__ieee754_pow+0xa08>)
 800c98c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c990:	f7f3 fbec 	bl	800016c <__adddf3>
 800c994:	4622      	mov	r2, r4
 800c996:	462b      	mov	r3, r5
 800c998:	f7f3 fd9e 	bl	80004d8 <__aeabi_dmul>
 800c99c:	4602      	mov	r2, r0
 800c99e:	460b      	mov	r3, r1
 800c9a0:	4640      	mov	r0, r8
 800c9a2:	4649      	mov	r1, r9
 800c9a4:	f7f3 fbe0 	bl	8000168 <__aeabi_dsub>
 800c9a8:	4604      	mov	r4, r0
 800c9aa:	460d      	mov	r5, r1
 800c9ac:	4602      	mov	r2, r0
 800c9ae:	460b      	mov	r3, r1
 800c9b0:	4640      	mov	r0, r8
 800c9b2:	4649      	mov	r1, r9
 800c9b4:	f7f3 fd90 	bl	80004d8 <__aeabi_dmul>
 800c9b8:	2200      	movs	r2, #0
 800c9ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c9be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c9c2:	4620      	mov	r0, r4
 800c9c4:	4629      	mov	r1, r5
 800c9c6:	f7f3 fbcf 	bl	8000168 <__aeabi_dsub>
 800c9ca:	4602      	mov	r2, r0
 800c9cc:	460b      	mov	r3, r1
 800c9ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c9d2:	f7f3 feab 	bl	800072c <__aeabi_ddiv>
 800c9d6:	4632      	mov	r2, r6
 800c9d8:	4604      	mov	r4, r0
 800c9da:	460d      	mov	r5, r1
 800c9dc:	463b      	mov	r3, r7
 800c9de:	4640      	mov	r0, r8
 800c9e0:	4649      	mov	r1, r9
 800c9e2:	f7f3 fd79 	bl	80004d8 <__aeabi_dmul>
 800c9e6:	4632      	mov	r2, r6
 800c9e8:	463b      	mov	r3, r7
 800c9ea:	f7f3 fbbf 	bl	800016c <__adddf3>
 800c9ee:	4602      	mov	r2, r0
 800c9f0:	460b      	mov	r3, r1
 800c9f2:	4620      	mov	r0, r4
 800c9f4:	4629      	mov	r1, r5
 800c9f6:	f7f3 fbb7 	bl	8000168 <__aeabi_dsub>
 800c9fa:	4642      	mov	r2, r8
 800c9fc:	464b      	mov	r3, r9
 800c9fe:	f7f3 fbb3 	bl	8000168 <__aeabi_dsub>
 800ca02:	4602      	mov	r2, r0
 800ca04:	460b      	mov	r3, r1
 800ca06:	2000      	movs	r0, #0
 800ca08:	493b      	ldr	r1, [pc, #236]	; (800caf8 <__ieee754_pow+0xa20>)
 800ca0a:	f7f3 fbad 	bl	8000168 <__aeabi_dsub>
 800ca0e:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800ca12:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800ca16:	da2b      	bge.n	800ca70 <__ieee754_pow+0x998>
 800ca18:	4652      	mov	r2, sl
 800ca1a:	f000 f9b9 	bl	800cd90 <scalbn>
 800ca1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ca22:	f7ff bbf2 	b.w	800c20a <__ieee754_pow+0x132>
 800ca26:	4b35      	ldr	r3, [pc, #212]	; (800cafc <__ieee754_pow+0xa24>)
 800ca28:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800ca2c:	429f      	cmp	r7, r3
 800ca2e:	f77f af13 	ble.w	800c858 <__ieee754_pow+0x780>
 800ca32:	4b33      	ldr	r3, [pc, #204]	; (800cb00 <__ieee754_pow+0xa28>)
 800ca34:	440b      	add	r3, r1
 800ca36:	4303      	orrs	r3, r0
 800ca38:	d00b      	beq.n	800ca52 <__ieee754_pow+0x97a>
 800ca3a:	a32b      	add	r3, pc, #172	; (adr r3, 800cae8 <__ieee754_pow+0xa10>)
 800ca3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca40:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ca44:	f7f3 fd48 	bl	80004d8 <__aeabi_dmul>
 800ca48:	a327      	add	r3, pc, #156	; (adr r3, 800cae8 <__ieee754_pow+0xa10>)
 800ca4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca4e:	f7ff bbdc 	b.w	800c20a <__ieee754_pow+0x132>
 800ca52:	4622      	mov	r2, r4
 800ca54:	462b      	mov	r3, r5
 800ca56:	f7f3 fb87 	bl	8000168 <__aeabi_dsub>
 800ca5a:	4642      	mov	r2, r8
 800ca5c:	464b      	mov	r3, r9
 800ca5e:	f7f3 ffc1 	bl	80009e4 <__aeabi_dcmpge>
 800ca62:	2800      	cmp	r0, #0
 800ca64:	f43f aef8 	beq.w	800c858 <__ieee754_pow+0x780>
 800ca68:	e7e7      	b.n	800ca3a <__ieee754_pow+0x962>
 800ca6a:	f04f 0a00 	mov.w	sl, #0
 800ca6e:	e71e      	b.n	800c8ae <__ieee754_pow+0x7d6>
 800ca70:	4621      	mov	r1, r4
 800ca72:	e7d4      	b.n	800ca1e <__ieee754_pow+0x946>
 800ca74:	f04f 0b00 	mov.w	fp, #0
 800ca78:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800caf8 <__ieee754_pow+0xa20>
 800ca7c:	f7ff bbb0 	b.w	800c1e0 <__ieee754_pow+0x108>
 800ca80:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800ca84:	f7ff bbac 	b.w	800c1e0 <__ieee754_pow+0x108>
 800ca88:	4638      	mov	r0, r7
 800ca8a:	4641      	mov	r1, r8
 800ca8c:	f7ff bbbf 	b.w	800c20e <__ieee754_pow+0x136>
 800ca90:	9200      	str	r2, [sp, #0]
 800ca92:	f7ff bb7f 	b.w	800c194 <__ieee754_pow+0xbc>
 800ca96:	2300      	movs	r3, #0
 800ca98:	f7ff bb69 	b.w	800c16e <__ieee754_pow+0x96>
 800ca9c:	f3af 8000 	nop.w
 800caa0:	652b82fe 	.word	0x652b82fe
 800caa4:	3c971547 	.word	0x3c971547
 800caa8:	00000000 	.word	0x00000000
 800caac:	3fe62e43 	.word	0x3fe62e43
 800cab0:	fefa39ef 	.word	0xfefa39ef
 800cab4:	3fe62e42 	.word	0x3fe62e42
 800cab8:	0ca86c39 	.word	0x0ca86c39
 800cabc:	be205c61 	.word	0xbe205c61
 800cac0:	72bea4d0 	.word	0x72bea4d0
 800cac4:	3e663769 	.word	0x3e663769
 800cac8:	c5d26bf1 	.word	0xc5d26bf1
 800cacc:	3ebbbd41 	.word	0x3ebbbd41
 800cad0:	af25de2c 	.word	0xaf25de2c
 800cad4:	3f11566a 	.word	0x3f11566a
 800cad8:	16bebd93 	.word	0x16bebd93
 800cadc:	3f66c16c 	.word	0x3f66c16c
 800cae0:	5555553e 	.word	0x5555553e
 800cae4:	3fc55555 	.word	0x3fc55555
 800cae8:	c2f8f359 	.word	0xc2f8f359
 800caec:	01a56e1f 	.word	0x01a56e1f
 800caf0:	3fe00000 	.word	0x3fe00000
 800caf4:	000fffff 	.word	0x000fffff
 800caf8:	3ff00000 	.word	0x3ff00000
 800cafc:	4090cbff 	.word	0x4090cbff
 800cb00:	3f6f3400 	.word	0x3f6f3400

0800cb04 <__ieee754_sqrt>:
 800cb04:	f8df c150 	ldr.w	ip, [pc, #336]	; 800cc58 <__ieee754_sqrt+0x154>
 800cb08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb0c:	ea3c 0c01 	bics.w	ip, ip, r1
 800cb10:	460b      	mov	r3, r1
 800cb12:	4606      	mov	r6, r0
 800cb14:	460d      	mov	r5, r1
 800cb16:	460a      	mov	r2, r1
 800cb18:	4607      	mov	r7, r0
 800cb1a:	4604      	mov	r4, r0
 800cb1c:	d10e      	bne.n	800cb3c <__ieee754_sqrt+0x38>
 800cb1e:	4602      	mov	r2, r0
 800cb20:	f7f3 fcda 	bl	80004d8 <__aeabi_dmul>
 800cb24:	4602      	mov	r2, r0
 800cb26:	460b      	mov	r3, r1
 800cb28:	4630      	mov	r0, r6
 800cb2a:	4629      	mov	r1, r5
 800cb2c:	f7f3 fb1e 	bl	800016c <__adddf3>
 800cb30:	4606      	mov	r6, r0
 800cb32:	460d      	mov	r5, r1
 800cb34:	4630      	mov	r0, r6
 800cb36:	4629      	mov	r1, r5
 800cb38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb3c:	2900      	cmp	r1, #0
 800cb3e:	dc0d      	bgt.n	800cb5c <__ieee754_sqrt+0x58>
 800cb40:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800cb44:	ea5c 0707 	orrs.w	r7, ip, r7
 800cb48:	d0f4      	beq.n	800cb34 <__ieee754_sqrt+0x30>
 800cb4a:	b139      	cbz	r1, 800cb5c <__ieee754_sqrt+0x58>
 800cb4c:	4602      	mov	r2, r0
 800cb4e:	f7f3 fb0b 	bl	8000168 <__aeabi_dsub>
 800cb52:	4602      	mov	r2, r0
 800cb54:	460b      	mov	r3, r1
 800cb56:	f7f3 fde9 	bl	800072c <__aeabi_ddiv>
 800cb5a:	e7e9      	b.n	800cb30 <__ieee754_sqrt+0x2c>
 800cb5c:	1512      	asrs	r2, r2, #20
 800cb5e:	d074      	beq.n	800cc4a <__ieee754_sqrt+0x146>
 800cb60:	2000      	movs	r0, #0
 800cb62:	07d5      	lsls	r5, r2, #31
 800cb64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cb68:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 800cb6c:	bf5e      	ittt	pl
 800cb6e:	0fe3      	lsrpl	r3, r4, #31
 800cb70:	0064      	lslpl	r4, r4, #1
 800cb72:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 800cb76:	0fe3      	lsrs	r3, r4, #31
 800cb78:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800cb7c:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 800cb80:	2516      	movs	r5, #22
 800cb82:	4601      	mov	r1, r0
 800cb84:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800cb88:	1076      	asrs	r6, r6, #1
 800cb8a:	0064      	lsls	r4, r4, #1
 800cb8c:	188f      	adds	r7, r1, r2
 800cb8e:	429f      	cmp	r7, r3
 800cb90:	bfde      	ittt	le
 800cb92:	1bdb      	suble	r3, r3, r7
 800cb94:	18b9      	addle	r1, r7, r2
 800cb96:	1880      	addle	r0, r0, r2
 800cb98:	005b      	lsls	r3, r3, #1
 800cb9a:	3d01      	subs	r5, #1
 800cb9c:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800cba0:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800cba4:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800cba8:	d1f0      	bne.n	800cb8c <__ieee754_sqrt+0x88>
 800cbaa:	462a      	mov	r2, r5
 800cbac:	f04f 0e20 	mov.w	lr, #32
 800cbb0:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800cbb4:	428b      	cmp	r3, r1
 800cbb6:	eb07 0c05 	add.w	ip, r7, r5
 800cbba:	dc02      	bgt.n	800cbc2 <__ieee754_sqrt+0xbe>
 800cbbc:	d113      	bne.n	800cbe6 <__ieee754_sqrt+0xe2>
 800cbbe:	45a4      	cmp	ip, r4
 800cbc0:	d811      	bhi.n	800cbe6 <__ieee754_sqrt+0xe2>
 800cbc2:	f1bc 0f00 	cmp.w	ip, #0
 800cbc6:	eb0c 0507 	add.w	r5, ip, r7
 800cbca:	da43      	bge.n	800cc54 <__ieee754_sqrt+0x150>
 800cbcc:	2d00      	cmp	r5, #0
 800cbce:	db41      	blt.n	800cc54 <__ieee754_sqrt+0x150>
 800cbd0:	f101 0801 	add.w	r8, r1, #1
 800cbd4:	1a5b      	subs	r3, r3, r1
 800cbd6:	4641      	mov	r1, r8
 800cbd8:	45a4      	cmp	ip, r4
 800cbda:	bf88      	it	hi
 800cbdc:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800cbe0:	eba4 040c 	sub.w	r4, r4, ip
 800cbe4:	443a      	add	r2, r7
 800cbe6:	005b      	lsls	r3, r3, #1
 800cbe8:	f1be 0e01 	subs.w	lr, lr, #1
 800cbec:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800cbf0:	ea4f 0757 	mov.w	r7, r7, lsr #1
 800cbf4:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800cbf8:	d1dc      	bne.n	800cbb4 <__ieee754_sqrt+0xb0>
 800cbfa:	4323      	orrs	r3, r4
 800cbfc:	d006      	beq.n	800cc0c <__ieee754_sqrt+0x108>
 800cbfe:	1c54      	adds	r4, r2, #1
 800cc00:	bf0b      	itete	eq
 800cc02:	4672      	moveq	r2, lr
 800cc04:	3201      	addne	r2, #1
 800cc06:	3001      	addeq	r0, #1
 800cc08:	f022 0201 	bicne.w	r2, r2, #1
 800cc0c:	1043      	asrs	r3, r0, #1
 800cc0e:	07c1      	lsls	r1, r0, #31
 800cc10:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800cc14:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800cc18:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800cc1c:	bf48      	it	mi
 800cc1e:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800cc22:	4610      	mov	r0, r2
 800cc24:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 800cc28:	e782      	b.n	800cb30 <__ieee754_sqrt+0x2c>
 800cc2a:	0ae3      	lsrs	r3, r4, #11
 800cc2c:	3915      	subs	r1, #21
 800cc2e:	0564      	lsls	r4, r4, #21
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d0fa      	beq.n	800cc2a <__ieee754_sqrt+0x126>
 800cc34:	02de      	lsls	r6, r3, #11
 800cc36:	d50a      	bpl.n	800cc4e <__ieee754_sqrt+0x14a>
 800cc38:	f1c2 0020 	rsb	r0, r2, #32
 800cc3c:	fa24 f000 	lsr.w	r0, r4, r0
 800cc40:	1e55      	subs	r5, r2, #1
 800cc42:	4094      	lsls	r4, r2
 800cc44:	4303      	orrs	r3, r0
 800cc46:	1b4a      	subs	r2, r1, r5
 800cc48:	e78a      	b.n	800cb60 <__ieee754_sqrt+0x5c>
 800cc4a:	4611      	mov	r1, r2
 800cc4c:	e7f0      	b.n	800cc30 <__ieee754_sqrt+0x12c>
 800cc4e:	005b      	lsls	r3, r3, #1
 800cc50:	3201      	adds	r2, #1
 800cc52:	e7ef      	b.n	800cc34 <__ieee754_sqrt+0x130>
 800cc54:	4688      	mov	r8, r1
 800cc56:	e7bd      	b.n	800cbd4 <__ieee754_sqrt+0xd0>
 800cc58:	7ff00000 	.word	0x7ff00000

0800cc5c <fabs>:
 800cc5c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800cc60:	4770      	bx	lr

0800cc62 <finite>:
 800cc62:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 800cc66:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800cc6a:	0fc0      	lsrs	r0, r0, #31
 800cc6c:	4770      	bx	lr
	...

0800cc70 <nan>:
 800cc70:	2000      	movs	r0, #0
 800cc72:	4901      	ldr	r1, [pc, #4]	; (800cc78 <nan+0x8>)
 800cc74:	4770      	bx	lr
 800cc76:	bf00      	nop
 800cc78:	7ff80000 	.word	0x7ff80000

0800cc7c <rint>:
 800cc7c:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 800cc80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cc82:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 800cc86:	2f13      	cmp	r7, #19
 800cc88:	4602      	mov	r2, r0
 800cc8a:	460b      	mov	r3, r1
 800cc8c:	460c      	mov	r4, r1
 800cc8e:	4605      	mov	r5, r0
 800cc90:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 800cc94:	dc59      	bgt.n	800cd4a <rint+0xce>
 800cc96:	2f00      	cmp	r7, #0
 800cc98:	da2a      	bge.n	800ccf0 <rint+0x74>
 800cc9a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800cc9e:	4301      	orrs	r1, r0
 800cca0:	d022      	beq.n	800cce8 <rint+0x6c>
 800cca2:	f3c3 0113 	ubfx	r1, r3, #0, #20
 800cca6:	4301      	orrs	r1, r0
 800cca8:	424d      	negs	r5, r1
 800ccaa:	430d      	orrs	r5, r1
 800ccac:	4936      	ldr	r1, [pc, #216]	; (800cd88 <rint+0x10c>)
 800ccae:	0c5c      	lsrs	r4, r3, #17
 800ccb0:	0b2d      	lsrs	r5, r5, #12
 800ccb2:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 800ccb6:	0464      	lsls	r4, r4, #17
 800ccb8:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800ccbc:	ea45 0304 	orr.w	r3, r5, r4
 800ccc0:	e9d1 4500 	ldrd	r4, r5, [r1]
 800ccc4:	4620      	mov	r0, r4
 800ccc6:	4629      	mov	r1, r5
 800ccc8:	f7f3 fa50 	bl	800016c <__adddf3>
 800cccc:	e9cd 0100 	strd	r0, r1, [sp]
 800ccd0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ccd4:	462b      	mov	r3, r5
 800ccd6:	4622      	mov	r2, r4
 800ccd8:	f7f3 fa46 	bl	8000168 <__aeabi_dsub>
 800ccdc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cce0:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 800cce4:	4602      	mov	r2, r0
 800cce6:	460b      	mov	r3, r1
 800cce8:	4610      	mov	r0, r2
 800ccea:	4619      	mov	r1, r3
 800ccec:	b003      	add	sp, #12
 800ccee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ccf0:	4926      	ldr	r1, [pc, #152]	; (800cd8c <rint+0x110>)
 800ccf2:	4139      	asrs	r1, r7
 800ccf4:	ea03 0001 	and.w	r0, r3, r1
 800ccf8:	4310      	orrs	r0, r2
 800ccfa:	d0f5      	beq.n	800cce8 <rint+0x6c>
 800ccfc:	084b      	lsrs	r3, r1, #1
 800ccfe:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 800cd02:	ea52 0501 	orrs.w	r5, r2, r1
 800cd06:	d00c      	beq.n	800cd22 <rint+0xa6>
 800cd08:	ea24 0303 	bic.w	r3, r4, r3
 800cd0c:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 800cd10:	2f13      	cmp	r7, #19
 800cd12:	bf0c      	ite	eq
 800cd14:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 800cd18:	2500      	movne	r5, #0
 800cd1a:	fa44 f707 	asr.w	r7, r4, r7
 800cd1e:	ea43 0407 	orr.w	r4, r3, r7
 800cd22:	4919      	ldr	r1, [pc, #100]	; (800cd88 <rint+0x10c>)
 800cd24:	4623      	mov	r3, r4
 800cd26:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 800cd2a:	462a      	mov	r2, r5
 800cd2c:	e9d6 4500 	ldrd	r4, r5, [r6]
 800cd30:	4620      	mov	r0, r4
 800cd32:	4629      	mov	r1, r5
 800cd34:	f7f3 fa1a 	bl	800016c <__adddf3>
 800cd38:	e9cd 0100 	strd	r0, r1, [sp]
 800cd3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cd40:	4622      	mov	r2, r4
 800cd42:	462b      	mov	r3, r5
 800cd44:	f7f3 fa10 	bl	8000168 <__aeabi_dsub>
 800cd48:	e7cc      	b.n	800cce4 <rint+0x68>
 800cd4a:	2f33      	cmp	r7, #51	; 0x33
 800cd4c:	dd05      	ble.n	800cd5a <rint+0xde>
 800cd4e:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 800cd52:	d1c9      	bne.n	800cce8 <rint+0x6c>
 800cd54:	f7f3 fa0a 	bl	800016c <__adddf3>
 800cd58:	e7c4      	b.n	800cce4 <rint+0x68>
 800cd5a:	f04f 31ff 	mov.w	r1, #4294967295
 800cd5e:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 800cd62:	fa21 f10c 	lsr.w	r1, r1, ip
 800cd66:	4208      	tst	r0, r1
 800cd68:	d0be      	beq.n	800cce8 <rint+0x6c>
 800cd6a:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 800cd6e:	bf18      	it	ne
 800cd70:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 800cd74:	ea4f 0351 	mov.w	r3, r1, lsr #1
 800cd78:	bf1e      	ittt	ne
 800cd7a:	ea20 0303 	bicne.w	r3, r0, r3
 800cd7e:	fa45 fc0c 	asrne.w	ip, r5, ip
 800cd82:	ea43 050c 	orrne.w	r5, r3, ip
 800cd86:	e7cc      	b.n	800cd22 <rint+0xa6>
 800cd88:	0800d4a8 	.word	0x0800d4a8
 800cd8c:	000fffff 	.word	0x000fffff

0800cd90 <scalbn>:
 800cd90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd92:	f3c1 560a 	ubfx	r6, r1, #20, #11
 800cd96:	4604      	mov	r4, r0
 800cd98:	460d      	mov	r5, r1
 800cd9a:	4617      	mov	r7, r2
 800cd9c:	460b      	mov	r3, r1
 800cd9e:	b996      	cbnz	r6, 800cdc6 <scalbn+0x36>
 800cda0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cda4:	4303      	orrs	r3, r0
 800cda6:	d039      	beq.n	800ce1c <scalbn+0x8c>
 800cda8:	4b35      	ldr	r3, [pc, #212]	; (800ce80 <scalbn+0xf0>)
 800cdaa:	2200      	movs	r2, #0
 800cdac:	f7f3 fb94 	bl	80004d8 <__aeabi_dmul>
 800cdb0:	4b34      	ldr	r3, [pc, #208]	; (800ce84 <scalbn+0xf4>)
 800cdb2:	4604      	mov	r4, r0
 800cdb4:	429f      	cmp	r7, r3
 800cdb6:	460d      	mov	r5, r1
 800cdb8:	da0f      	bge.n	800cdda <scalbn+0x4a>
 800cdba:	a32d      	add	r3, pc, #180	; (adr r3, 800ce70 <scalbn+0xe0>)
 800cdbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdc0:	f7f3 fb8a 	bl	80004d8 <__aeabi_dmul>
 800cdc4:	e006      	b.n	800cdd4 <scalbn+0x44>
 800cdc6:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800cdca:	4296      	cmp	r6, r2
 800cdcc:	d10a      	bne.n	800cde4 <scalbn+0x54>
 800cdce:	4602      	mov	r2, r0
 800cdd0:	f7f3 f9cc 	bl	800016c <__adddf3>
 800cdd4:	4604      	mov	r4, r0
 800cdd6:	460d      	mov	r5, r1
 800cdd8:	e020      	b.n	800ce1c <scalbn+0x8c>
 800cdda:	460b      	mov	r3, r1
 800cddc:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800cde0:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 800cde4:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800cde8:	19b9      	adds	r1, r7, r6
 800cdea:	4291      	cmp	r1, r2
 800cdec:	dd0e      	ble.n	800ce0c <scalbn+0x7c>
 800cdee:	a322      	add	r3, pc, #136	; (adr r3, 800ce78 <scalbn+0xe8>)
 800cdf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdf4:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800cdf8:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800cdfc:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800ce00:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800ce04:	4820      	ldr	r0, [pc, #128]	; (800ce88 <scalbn+0xf8>)
 800ce06:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800ce0a:	e7d9      	b.n	800cdc0 <scalbn+0x30>
 800ce0c:	2900      	cmp	r1, #0
 800ce0e:	dd08      	ble.n	800ce22 <scalbn+0x92>
 800ce10:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ce14:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ce18:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800ce1c:	4620      	mov	r0, r4
 800ce1e:	4629      	mov	r1, r5
 800ce20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ce22:	f111 0f35 	cmn.w	r1, #53	; 0x35
 800ce26:	da16      	bge.n	800ce56 <scalbn+0xc6>
 800ce28:	f24c 3350 	movw	r3, #50000	; 0xc350
 800ce2c:	429f      	cmp	r7, r3
 800ce2e:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 800ce32:	dd08      	ble.n	800ce46 <scalbn+0xb6>
 800ce34:	4c15      	ldr	r4, [pc, #84]	; (800ce8c <scalbn+0xfc>)
 800ce36:	4814      	ldr	r0, [pc, #80]	; (800ce88 <scalbn+0xf8>)
 800ce38:	f363 74df 	bfi	r4, r3, #31, #1
 800ce3c:	a30e      	add	r3, pc, #56	; (adr r3, 800ce78 <scalbn+0xe8>)
 800ce3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce42:	4621      	mov	r1, r4
 800ce44:	e7bc      	b.n	800cdc0 <scalbn+0x30>
 800ce46:	4c12      	ldr	r4, [pc, #72]	; (800ce90 <scalbn+0x100>)
 800ce48:	4812      	ldr	r0, [pc, #72]	; (800ce94 <scalbn+0x104>)
 800ce4a:	f363 74df 	bfi	r4, r3, #31, #1
 800ce4e:	a308      	add	r3, pc, #32	; (adr r3, 800ce70 <scalbn+0xe0>)
 800ce50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce54:	e7f5      	b.n	800ce42 <scalbn+0xb2>
 800ce56:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ce5a:	3136      	adds	r1, #54	; 0x36
 800ce5c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ce60:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800ce64:	4620      	mov	r0, r4
 800ce66:	4629      	mov	r1, r5
 800ce68:	2200      	movs	r2, #0
 800ce6a:	4b0b      	ldr	r3, [pc, #44]	; (800ce98 <scalbn+0x108>)
 800ce6c:	e7a8      	b.n	800cdc0 <scalbn+0x30>
 800ce6e:	bf00      	nop
 800ce70:	c2f8f359 	.word	0xc2f8f359
 800ce74:	01a56e1f 	.word	0x01a56e1f
 800ce78:	8800759c 	.word	0x8800759c
 800ce7c:	7e37e43c 	.word	0x7e37e43c
 800ce80:	43500000 	.word	0x43500000
 800ce84:	ffff3cb0 	.word	0xffff3cb0
 800ce88:	8800759c 	.word	0x8800759c
 800ce8c:	7e37e43c 	.word	0x7e37e43c
 800ce90:	01a56e1f 	.word	0x01a56e1f
 800ce94:	c2f8f359 	.word	0xc2f8f359
 800ce98:	3c900000 	.word	0x3c900000

0800ce9c <_init>:
 800ce9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce9e:	bf00      	nop
 800cea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cea2:	bc08      	pop	{r3}
 800cea4:	469e      	mov	lr, r3
 800cea6:	4770      	bx	lr

0800cea8 <_fini>:
 800cea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ceaa:	bf00      	nop
 800ceac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ceae:	bc08      	pop	{r3}
 800ceb0:	469e      	mov	lr, r3
 800ceb2:	4770      	bx	lr
