
;; Function vfp_propagate_nan (vfp_propagate_nan)[0:154]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 26 n_edges 35 count 50 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 26 n_edges 35 count 50 (  1.9)

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=3
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=9
  mem: (reg/v/f:SI 143 [ vsn ])

   after canon_rtx address: (reg/v/f:SI 143 [ vsn ])
expanding: r143 into: r1
expanding: r1 into: NULL

   after cselib_expand address: (reg:SI 1 r1 [ vsn ])

   after canon_rtx address: (reg:SI 1 r1 [ vsn ])
  varying cselib base=2 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 143 [ vsn ]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=14
  mem: (plus:SI (reg/v/f:SI 143 [ vsn ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 143 [ vsn ])
    (const_int 4 [0x4]))
expanding: r143 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 143 [ vsn ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 143 [ vsn ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ vsn ])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=15
mems_found = 0, cannot_delete = true

**scanning insn=16
mems_found = 0, cannot_delete = true

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=23
mems_found = 0, cannot_delete = true

**scanning insn=24
mems_found = 0, cannot_delete = true

**scanning insn=209
mems_found = 0, cannot_delete = true

**scanning insn=37
mems_found = 0, cannot_delete = true

**scanning insn=38
mems_found = 0, cannot_delete = true

**scanning insn=40
mems_found = 0, cannot_delete = true

**scanning insn=45
  mem: (plus:SI (reg/v/f:SI 143 [ vsn ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 143 [ vsn ])
    (const_int 4 [0x4]))
expanding: r143 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 143 [ vsn ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 143 [ vsn ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ vsn ])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=46
mems_found = 0, cannot_delete = true

**scanning insn=211
mems_found = 0, cannot_delete = true

**scanning insn=57
mems_found = 0, cannot_delete = true

**scanning insn=58
mems_found = 0, cannot_delete = true

**scanning insn=60
mems_found = 0, cannot_delete = true

**scanning insn=65
  mem: (reg/v/f:SI 144 [ vsm ])

   after canon_rtx address: (reg/v/f:SI 144 [ vsm ])
expanding: r144 into: NULL

   after cselib_expand address: (reg/v/f:SI 144 [ vsm ])

   after canon_rtx address: (reg/v/f:SI 144 [ vsm ])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 144 [ vsm ]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=66
mems_found = 0, cannot_delete = true

**scanning insn=67
mems_found = 0, cannot_delete = true

**scanning insn=68
mems_found = 0, cannot_delete = true

**scanning insn=70
  mem: (plus:SI (reg/v/f:SI 144 [ vsm ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 144 [ vsm ])
    (const_int 4 [0x4]))
expanding: r144 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 144 [ vsm ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 144 [ vsm ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ vsm ])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=71
mems_found = 0, cannot_delete = true

**scanning insn=72
mems_found = 0, cannot_delete = true

**scanning insn=74
mems_found = 0, cannot_delete = true

**scanning insn=79
mems_found = 0, cannot_delete = true

**scanning insn=80
mems_found = 0, cannot_delete = true

**scanning insn=213
mems_found = 0, cannot_delete = true

**scanning insn=93
mems_found = 0, cannot_delete = true

**scanning insn=94
mems_found = 0, cannot_delete = true

**scanning insn=96
mems_found = 0, cannot_delete = true

**scanning insn=101
  mem: (plus:SI (reg/v/f:SI 144 [ vsm ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 144 [ vsm ])
    (const_int 4 [0x4]))
expanding: r144 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 144 [ vsm ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 144 [ vsm ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ vsm ])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=102
mems_found = 0, cannot_delete = true

**scanning insn=215
mems_found = 0, cannot_delete = true

**scanning insn=113
mems_found = 0, cannot_delete = true

**scanning insn=114
mems_found = 0, cannot_delete = true

**scanning insn=115
mems_found = 0, cannot_delete = true

**scanning insn=117
mems_found = 0, cannot_delete = true

**scanning insn=123
mems_found = 0, cannot_delete = true

**scanning insn=124
mems_found = 0, cannot_delete = true

**scanning insn=126
mems_found = 0, cannot_delete = true

**scanning insn=127
mems_found = 0, cannot_delete = true

**scanning insn=129
mems_found = 0, cannot_delete = true

**scanning insn=130
mems_found = 0, cannot_delete = true

**scanning insn=132
mems_found = 0, cannot_delete = true

**scanning insn=133
mems_found = 0, cannot_delete = true

**scanning insn=134
mems_found = 0, cannot_delete = true

**scanning insn=135
mems_found = 0, cannot_delete = true

**scanning insn=136
mems_found = 0, cannot_delete = true

**scanning insn=138
mems_found = 0, cannot_delete = true

**scanning insn=143
mems_found = 0, cannot_delete = true

**scanning insn=146
  mem: (plus:SI (reg/v/f:SI 139 [ nan ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 139 [ nan ])
    (const_int 4 [0x4]))
expanding: r139 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 139 [ nan ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 139 [ nan ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 139 [ nan ])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=147
mems_found = 0, cannot_delete = true

**scanning insn=148
  mem: (plus:SI (reg/v/f:SI 139 [ nan ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 139 [ nan ])
    (const_int 4 [0x4]))
expanding: r139 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 139 [ nan ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 139 [ nan ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
expanding: r162 into: (ior:SI (value:SI)
    (const_int 536870912 [0x20000000]))
expanding value SI into: r161
expanding: r161 into: NULL
mems_found = 1, cannot_delete = false

**scanning insn=153
  mem: (plus:SI (reg/v/f:SI 139 [ nan ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 139 [ nan ])
    (const_int 4 [0x4]))
expanding: r139 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 139 [ nan ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 139 [ nan ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s:SI (plus:SI (reg/v/f:SI 139 [ nan ])
        (const_int 4 [0x4])) [0 S4 A32])
  mem: (reg/v/f:SI 139 [ nan ])

   after canon_rtx address: (reg/v/f:SI 139 [ nan ])
expanding: r139 into: NULL

   after cselib_expand address: (reg/v/f:SI 139 [ nan ])

   after canon_rtx address: (reg/v/f:SI 139 [ nan ])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s:SI (reg/v/f:SI 139 [ nan ]) [0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=154
  mem: (reg/v/f:SI 142 [ vsd ])

   after canon_rtx address: (reg/v/f:SI 142 [ vsd ])
expanding: r142 into: NULL

   after cselib_expand address: (reg/v/f:SI 142 [ vsd ])

   after canon_rtx address: (reg/v/f:SI 142 [ vsd ])
  varying cselib base=2 offset = 0
 processing cselib store [0..4)
  mem: (plus:SI (reg/v/f:SI 142 [ vsd ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 142 [ vsd ])
    (const_int 4 [0x4]))
expanding: r142 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 142 [ vsd ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 142 [ vsd ])
    (const_int 4 [0x4]))
  varying cselib base=2 offset = 4
 processing cselib store [4..8)
mems_found = 2, cannot_delete = false

**scanning insn=155
mems_found = 0, cannot_delete = true

**scanning insn=156
mems_found = 0, cannot_delete = true

**scanning insn=158
mems_found = 0, cannot_delete = true

**scanning insn=159
mems_found = 0, cannot_delete = true

**scanning insn=161
mems_found = 0, cannot_delete = true

**scanning insn=162
mems_found = 0, cannot_delete = true

**scanning insn=163
mems_found = 0, cannot_delete = true

**scanning insn=164
mems_found = 0, cannot_delete = true

**scanning insn=217
mems_found = 0, cannot_delete = true

**scanning insn=179
mems_found = 0, cannot_delete = true

**scanning insn=185
mems_found = 0, cannot_delete = false
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_propagate_nan

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={3d,4u} r1={2d,2u} r2={1d,1u} r3={1d,1u} r11={1d,25u} r12={1d} r13={1d,25u} r14={1d,1u} r24={19d,19u} r25={1d,25u} r26={1d,24u} r133={1d,2u} r134={1d,2u} r135={1d,2u} r136={1d,2u} r137={5d,2u} r138={4d,3u} r139={3d,4u} r140={1d,1u} r142={1d,2u} r143={1d,4u} r144={1d,6u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r166={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} 
;;    total ref usage 249{72d,177u,0e} in 74{74 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 135 142 143 144 145 146
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 135 142 143 144 145 146
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:217 (set (reg/v/f:SI 142 [ vsd ])
        (reg:SI 0 r0 [ vsd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ vsd ])
        (nil)))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:217 (set (reg/v/f:SI 143 [ vsn ])
        (reg:SI 1 r1 [ vsn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ vsn ])
        (nil)))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:217 (set (reg/v/f:SI 144 [ vsm ])
        (reg:SI 2 r2 [ vsm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ vsm ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:217 (set (reg/v:SI 145 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfp.h:231 (set (reg:SI 135 [ D.5510 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 143 [ vsn ]) [0 <variable>.exponent+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfp.h:231 (set (reg:SI 146 [ D.5510 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5510 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 146 [ D.5510 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 146 [ D.5510 ])
        (nil)))

(jump_insn 12 11 13 2 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 2 -> ( 3 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 142 143 144 145


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  6 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 136
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 143 144 145
;; live  gen 	 24 [cc] 136
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 15 3 arch/arm/vfp/vfp.h:232 (set (reg:SI 136 [ D.5509 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ vsn ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 3 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.5509 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 16 15 17 3 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 21)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 142 143 144 145


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 143 144 145
;; live  gen 	 138
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 21 4 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 138 [ tn ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(11){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 138 147
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 142 143 144 145
;; live  gen 	 24 [cc] 138 147
;; live  kill	

;; Pred edge  3 [50.0%] 
(code_label 21 18 22 5 3 "" [1 uses])

(note 22 21 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 5 arch/arm/vfp/vfp.h:234 (set (reg:SI 147)
        (and:SI (reg:SI 136 [ D.5509 ])
            (const_int 536870912 [0x20000000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 136 [ D.5509 ])
        (nil)))

(insn 24 23 209 5 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 147)
        (nil)))

(insn 209 24 35 5 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 138 [ tn ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 5 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(11){ }u39(13){ }u40(25){ }u41(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 142 143 144 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [72.0%] 
(code_label 35 209 36 6 2 "" [1 uses])

(note 36 35 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 37 36 38 6 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5510 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.5510 ])
        (nil)))

(jump_insn 38 37 39 6 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 43)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 8 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 143 144 145


;; Succ edge  8 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u44(11){ }u45(13){ }u46(25){ }u47(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 143 144 145
;; live  gen 	 138
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 39 38 40 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 43 7 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 138 [ tn ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u48(11){ }u49(13){ }u50(25){ }u51(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 138 148
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 143 144 145
;; live  gen 	 24 [cc] 138 148
;; live  kill	

;; Pred edge  6 [50.0%] 
(code_label 43 40 44 8 6 "" [1 uses])

(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 8 arch/arm/vfp/vfp.h:239 (set (reg:SI 148 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ vsn ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 211 8 arch/arm/vfp/vfp.h:239 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148 [ <variable>.significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 148 [ <variable>.significand ])
        (nil)))

(insn 211 46 55 8 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 138 [ tn ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 4 7 5 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u63(11){ }u64(13){ }u65(25){ }u66(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 55 211 56 9 4 "" [0 uses])

(note 56 55 57 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 57 56 58 9 arch/arm/vfp/vfpsingle.c:223 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 144 [ vsm ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 58 57 59 9 arch/arm/vfp/vfpsingle.c:223 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 63)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 9 -> ( 11 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145


;; Succ edge  11 [85.0%] 
;; Succ edge  10 [15.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u69(11){ }u70(13){ }u71(25){ }u72(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  gen 	 137
;; live  kill	

;; Pred edge  9 [15.0%]  (fallthru)
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 63 10 arch/arm/vfp/vfpsingle.c:219 (set (reg/v:SI 137 [ tm ])
        (reg/v/f:SI 144 [ vsm ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 10 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144 145


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u74(11){ }u75(13){ }u76(25){ }u77(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc] 133 149
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  gen 	 24 [cc] 133 149
;; live  kill	

;; Pred edge  9 [85.0%] 
(code_label 63 60 64 11 8 "" [1 uses])

(note 64 63 65 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 11 arch/arm/vfp/vfp.h:231 (set (reg:SI 133 [ D.5516 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 144 [ vsm ]) [0 <variable>.exponent+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 66 65 67 11 arch/arm/vfp/vfp.h:231 (set (reg:SI 149 [ D.5516 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5516 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 67 66 68 11 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 149 [ D.5516 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 149 [ D.5516 ])
        (nil)))

(jump_insn 68 67 69 11 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 91)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 11 -> ( 12 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 142 143 144 145


;; Succ edge  12 [28.0%]  (fallthru)
;; Succ edge  15 [72.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u82(11){ }u83(13){ }u84(25){ }u85(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc] 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  gen 	 24 [cc] 134
;; live  kill	

;; Pred edge  11 [28.0%]  (fallthru)
(note 69 68 70 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 70 69 71 12 arch/arm/vfp/vfp.h:232 (set (reg:SI 134 [ D.5515 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 71 70 72 12 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.5515 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 72 71 73 12 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 77)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 138 142 143 144 145


;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  14 [50.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u89(11){ }u90(13){ }u91(25){ }u92(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  gen 	 137
;; live  kill	

;; Pred edge  12 [50.0%]  (fallthru)
(note 73 72 74 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 77 13 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 137 [ tm ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 13 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144 145


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u93(11){ }u94(13){ }u95(25){ }u96(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 138 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 137 150
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 138 142 143 144 145
;; live  gen 	 24 [cc] 137 150
;; live  kill	

;; Pred edge  12 [50.0%] 
(code_label 77 74 78 14 11 "" [1 uses])

(note 78 77 79 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 79 78 80 14 arch/arm/vfp/vfp.h:234 (set (reg:SI 150)
        (and:SI (reg:SI 134 [ D.5515 ])
            (const_int 536870912 [0x20000000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 134 [ D.5515 ])
        (nil)))

(insn 80 79 213 14 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 150)
        (nil)))

(insn 213 80 91 14 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 137 [ tm ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 14 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144 145


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u108(11){ }u109(13){ }u110(25){ }u111(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 142 143 144 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  11 [72.0%] 
(code_label 91 213 92 15 10 "" [1 uses])

(note 92 91 93 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 94 15 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.5516 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ D.5516 ])
        (nil)))

(jump_insn 94 93 95 15 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 99)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 15 -> ( 17 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145


;; Succ edge  17 [50.0%] 
;; Succ edge  16 [50.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u114(11){ }u115(13){ }u116(25){ }u117(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  gen 	 137
;; live  kill	

;; Pred edge  15 [50.0%]  (fallthru)
(note 95 94 96 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 99 16 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 137 [ tm ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144 145


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 15) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u118(11){ }u119(13){ }u120(25){ }u121(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc] 137 151
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 143 144 145
;; live  gen 	 24 [cc] 137 151
;; live  kill	

;; Pred edge  15 [50.0%] 
(code_label 99 96 100 17 13 "" [1 uses])

(note 100 99 101 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 101 100 102 17 arch/arm/vfp/vfp.h:239 (set (reg:SI 151 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 102 101 215 17 arch/arm/vfp/vfp.h:239 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151 [ <variable>.significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 151 [ <variable>.significand ])
        (nil)))

(insn 215 102 111 17 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 137 [ tm ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 17 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144 145


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 10 16 13 14 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u133(11){ }u134(13){ }u135(25){ }u136(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 24 [cc] 152
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144 145
;; live  gen 	 24 [cc] 152
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 111 215 112 18 9 "" [0 uses])

(note 112 111 113 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 18 arch/arm/vfp/vfpsingle.c:226 (set (reg:SI 152)
        (and:SI (reg/v:SI 145 [ fpscr ])
            (const_int 33554432 [0x2000000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 145 [ fpscr ])
        (nil)))

(insn 114 113 115 18 arch/arm/vfp/vfpsingle.c:226 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 152)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 152)
        (nil)))

(jump_insn 115 114 116 18 arch/arm/vfp/vfpsingle.c:226 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144


;; Succ edge  19 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u140(11){ }u141(13){ }u142(25){ }u143(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142
;; live  gen 	 139
;; live  kill	

;; Pred edge  18 [50.0%]  (fallthru)
(note 116 115 117 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 117 116 121 19 arch/arm/vfp/vfpsingle.c:230 (set (reg/v/f:SI 139 [ nan ])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 19 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 142
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 142


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u145(11){ }u146(13){ }u147(25){ }u148(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  18 [50.0%] 
(code_label 121 117 122 20 15 "" [1 uses])

(note 122 121 123 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 20 arch/arm/vfp/vfpsingle.c:237 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ tn ])
            (const_int 48 [0x30]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 124 123 125 20 arch/arm/vfp/vfpsingle.c:237 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 141)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 20 -> ( 23 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144


;; Succ edge  23 [28.0%] 
;; Succ edge  21 [72.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u151(11){ }u152(13){ }u153(25){ }u154(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138
;; lr  def 	 24 [cc] 155 157 158 159 160
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144
;; live  gen 	 24 [cc] 155 157 158 159 160
;; live  kill	

;; Pred edge  20 [72.0%]  (fallthru)
(note 125 124 126 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 126 125 127 21 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ tm ])
            (const_int 48 [0x30]))) 219 {*arm_cmpsi_insn} (nil))

(insn 127 126 129 21 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:SI 155)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 129 127 130 21 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ tn ])
            (const_int 16 [0x10]))) 219 {*arm_cmpsi_insn} (nil))

(insn 130 129 132 21 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:SI 157)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 132 130 133 21 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:SI 158)
        (and:SI (reg:SI 155)
            (reg:SI 157))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 155)
            (nil))))

(insn 133 132 134 21 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:QI 159)
        (subreg:QI (reg:SI 158) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 158)
        (nil)))

(insn 134 133 135 21 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:SI 160)
        (zero_extend:SI (reg:QI 159))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 159)
        (nil)))

(insn 135 134 136 21 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 160)
        (nil)))

(jump_insn 136 135 137 21 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 141)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 21 -> ( 23 22)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143 144


;; Succ edge  23 [50.0%] 
;; Succ edge  22 [50.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u167(11){ }u168(13){ }u169(25){ }u170(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 144
;; live  gen 	 139
;; live  kill	

;; Pred edge  21 [50.0%]  (fallthru)
(note 137 136 138 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 138 137 141 22 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg/v/f:SI 139 [ nan ])
        (reg/v/f:SI 144 [ vsm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 144 [ vsm ])
        (nil)))
;; End of basic block 22 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 142
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 142


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 21 20) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u172(11){ }u173(13){ }u174(25){ }u175(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 142 143
;; live  gen 	 139
;; live  kill	

;; Pred edge  21 [50.0%] 
;; Pred edge  20 [28.0%] 
(code_label 141 138 142 23 17 "" [2 uses])

(note 142 141 143 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 143 142 144 23 arch/arm/vfp/vfpsingle.c:238 (set (reg/v/f:SI 139 [ nan ])
        (reg/v/f:SI 143 [ vsn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 143 [ vsn ])
        (nil)))
;; End of basic block 23 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 142
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 142


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 23 22) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u177(11){ }u178(13){ }u179(25){ }u180(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 161 162
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 142
;; live  gen 	 161 162
;; live  kill	

;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 144 143 145 24 18 "" [0 uses])

(note 145 144 146 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 146 145 147 24 arch/arm/vfp/vfpsingle.c:244 (set (reg:SI 161 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 139 [ nan ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 147 146 148 24 arch/arm/vfp/vfpsingle.c:244 (set (reg:SI 162)
        (ior:SI (reg:SI 161 [ <variable>.significand ])
            (const_int 536870912 [0x20000000]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 161 [ <variable>.significand ])
        (nil)))

(insn 148 147 149 24 arch/arm/vfp/vfpsingle.c:244 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 139 [ nan ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 162)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
;; End of basic block 24 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 142
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 142


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 19 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u185(11){ }u186(13){ }u187(25){ }u188(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 142
;; lr  def 	 0 [r0] 1 [r1] 24 [cc] 140 166 168 169 170 171
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139 142
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 140 166 168 169 170 171
;; live  kill	

;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru)
(code_label 149 148 150 25 16 "" [0 uses])

(note 150 149 153 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 153 150 154 25 arch/arm/vfp/vfpsingle.c:247 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/v/f:SI 139 [ nan ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/v/f:SI 139 [ nan ])
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) 190 {*ldmsi2} (expr_list:REG_DEAD (reg/v/f:SI 139 [ nan ])
        (nil)))

(insn 154 153 155 25 arch/arm/vfp/vfpsingle.c:247 (parallel [
            (set (mem/s:SI (reg/v/f:SI 142 [ vsd ]) [0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg/v/f:SI 142 [ vsd ])
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg/v/f:SI 142 [ vsd ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil)))))

(insn 155 154 156 25 arch/arm/vfp/vfpsingle.c:252 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ tm ])
            (const_int 48 [0x30]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ tm ])
        (nil)))

(insn 156 155 158 25 arch/arm/vfp/vfpsingle.c:252 (set (reg:SI 166)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 158 156 159 25 arch/arm/vfp/vfpsingle.c:252 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ tn ])
            (const_int 48 [0x30]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 138 [ tn ])
        (nil)))

(insn 159 158 161 25 arch/arm/vfp/vfpsingle.c:252 (set (reg:SI 168)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 161 159 162 25 arch/arm/vfp/vfpsingle.c:252 (set (reg:SI 169)
        (ior:SI (reg:SI 166)
            (reg:SI 168))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg:SI 166)
            (nil))))

(insn 162 161 163 25 arch/arm/vfp/vfpsingle.c:252 (set (reg:QI 170)
        (subreg:QI (reg:SI 169) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 169)
        (nil)))

(insn 163 162 164 25 arch/arm/vfp/vfpsingle.c:252 (set (reg:SI 171)
        (zero_extend:SI (reg:QI 170))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 170)
        (nil)))

(insn 164 163 217 25 arch/arm/vfp/vfpsingle.c:252 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 171)
        (nil)))

(insn 217 164 179 25 arch/arm/vfp/vfpsingle.c:252 discrim 2 (set (reg:SI 140 [ D.4192 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 1 [0x1])
            (const_int 256 [0x100]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 179 217 185 25 arch/arm/vfp/vfpsingle.c:253 (set (reg/i:SI 0 r0)
        (reg:SI 140 [ D.4192 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ D.4192 ])
        (nil)))

(insn 185 179 0 25 arch/arm/vfp/vfpsingle.c:253 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 25 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_multiply (vfp_single_multiply)[0:174]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 22 count 29 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 22 count 30 (  1.9)

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=3
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=9
  mem: (reg/v/f:SI 141 [ vsn ])

   after canon_rtx address: (reg/v/f:SI 141 [ vsn ])
expanding: r141 into: r1
expanding: r1 into: NULL

   after cselib_expand address: (reg:SI 1 r1 [ vsn ])

   after canon_rtx address: (reg:SI 1 r1 [ vsn ])
  varying cselib base=2 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 141 [ vsn ]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=10
  mem: (reg/v/f:SI 142 [ vsm ])

   after canon_rtx address: (reg/v/f:SI 142 [ vsm ])
expanding: r142 into: r2
expanding: r2 into: NULL

   after cselib_expand address: (reg:SI 2 r2 [ vsm ])

   after canon_rtx address: (reg:SI 2 r2 [ vsm ])
  varying cselib base=3 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 142 [ vsm ]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=14
mems_found = 0, cannot_delete = true

**scanning insn=15
mems_found = 0, cannot_delete = true

**scanning insn=16
mems_found = 0, cannot_delete = true

**scanning insn=19
  mem: (plus:SI (reg/v/f:SI 142 [ vsm ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 142 [ vsm ])
    (const_int 2 [0x2]))
expanding: r142 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 142 [ vsm ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 142 [ vsm ])
    (const_int 2 [0x2]))
  varying cselib base=1 offset = 2
 processing cselib load mem:(mem/s/j:HI (plus:SI (reg/v/f:SI 142 [ vsm ])
        (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=21
  mem: (plus:SI (reg/v/f:SI 141 [ vsn ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 141 [ vsn ])
    (const_int 2 [0x2]))
expanding: r141 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 141 [ vsn ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 141 [ vsn ])
    (const_int 2 [0x2]))
  varying cselib base=2 offset = 2
 processing cselib load mem:(mem/s/j:HI (plus:SI (reg/v/f:SI 141 [ vsn ])
        (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=23
mems_found = 0, cannot_delete = true

**scanning insn=24
  mem: (plus:SI (reg/v/f:SI 140 [ vsd ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 140 [ vsd ])
    (const_int 2 [0x2]))
expanding: r140 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 140 [ vsd ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 140 [ vsd ])
    (const_int 2 [0x2]))
  varying cselib base=5 offset = 2
 processing cselib store [2..4)
mems_found = 1, cannot_delete = false

**scanning insn=25
  mem: (reg/v/f:SI 141 [ vsn ])

   after canon_rtx address: (reg/v/f:SI 141 [ vsn ])
expanding: r141 into: NULL

   after cselib_expand address: (reg/v/f:SI 141 [ vsn ])

   after canon_rtx address: (reg/v/f:SI 141 [ vsn ])
  varying cselib base=2 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 141 [ vsn ]) [0 <variable>.exponent+0 S2 A32])
 processing cselib load against insn 24
removing from active insn=24 has store
mems_found = 0, cannot_delete = true

**scanning insn=26
mems_found = 0, cannot_delete = true

**scanning insn=27
mems_found = 0, cannot_delete = true

**scanning insn=28
mems_found = 0, cannot_delete = true

**scanning insn=30
  mem: (plus:SI (reg/v/f:SI 141 [ vsn ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 141 [ vsn ])
    (const_int 4 [0x4]))
expanding: r141 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 141 [ vsn ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 141 [ vsn ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vsn ])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=31
mems_found = 0, cannot_delete = true

**scanning insn=32
mems_found = 0, cannot_delete = true

**scanning insn=34
  mem: (reg/v/f:SI 142 [ vsm ])

   after canon_rtx address: (reg/v/f:SI 142 [ vsm ])
expanding: r142 into: NULL

   after cselib_expand address: (reg/v/f:SI 142 [ vsm ])

   after canon_rtx address: (reg/v/f:SI 142 [ vsm ])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 142 [ vsm ]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=35
mems_found = 0, cannot_delete = true

**scanning insn=36
mems_found = 0, cannot_delete = true

**scanning insn=37
mems_found = 0, cannot_delete = true

**scanning insn=39
  mem: (plus:SI (reg/v/f:SI 142 [ vsm ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 142 [ vsm ])
    (const_int 4 [0x4]))
expanding: r142 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 142 [ vsm ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 142 [ vsm ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ vsm ])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=40
mems_found = 0, cannot_delete = true

**scanning insn=41
mems_found = 0, cannot_delete = true

**scanning insn=44
mems_found = 0, cannot_delete = true

**scanning insn=45
mems_found = 0, cannot_delete = true

**scanning insn=46
mems_found = 0, cannot_delete = true

**scanning insn=47
mems_found = 0, cannot_delete = true

**scanning insn=48
  mem: (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>)

   after canon_rtx address: (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=53
mems_found = 0, cannot_delete = true

**scanning insn=54
  mem: (plus:SI (reg/v/f:SI 142 [ vsm ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 142 [ vsm ])
    (const_int 4 [0x4]))
expanding: r142 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 142 [ vsm ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 142 [ vsm ])
    (const_int 4 [0x4]))
  varying cselib base=2 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ vsm ])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=55
mems_found = 0, cannot_delete = true

**scanning insn=56
mems_found = 0, cannot_delete = true

**scanning insn=57
mems_found = 0, cannot_delete = true

**scanning insn=59
mems_found = 0, cannot_delete = true

**scanning insn=62
  mem: (plus:SI (reg/f:SI 158)
    (const_int 4 [0x4]))

   after canon_rtx address: (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (const_int 4 [0x4])))
  gid=1 offset=4 
 processing const load gid=1[4..8)
  mem: (reg/f:SI 158)

   after canon_rtx address: (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
  gid=1 offset=0 
 processing const load gid=1[0..4)
mems_found = 0, cannot_delete = true

**scanning insn=63
  mem: (reg/v/f:SI 140 [ vsd ])

   after canon_rtx address: (reg/v/f:SI 140 [ vsd ])
expanding: r140 into: NULL

   after cselib_expand address: (reg/v/f:SI 140 [ vsd ])

   after canon_rtx address: (reg/v/f:SI 140 [ vsd ])
  varying cselib base=1 offset = 0
 processing cselib store [0..4)
  mem: (plus:SI (reg/v/f:SI 140 [ vsd ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 140 [ vsd ])
    (const_int 4 [0x4]))
expanding: r140 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 140 [ vsd ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 140 [ vsd ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
mems_found = 2, cannot_delete = false

**scanning insn=64
mems_found = 0, cannot_delete = true

**scanning insn=71
  mem: (reg/v/f:SI 140 [ vsd ])

   after canon_rtx address: (reg/v/f:SI 140 [ vsd ])
expanding: r140 into: NULL

   after cselib_expand address: (reg/v/f:SI 140 [ vsd ])

   after canon_rtx address: (reg/v/f:SI 140 [ vsd ])
  varying cselib base=1 offset = 0
 processing cselib store [0..2)
mems_found = 1, cannot_delete = false

**scanning insn=72
mems_found = 0, cannot_delete = true

**scanning insn=73
  mem: (plus:SI (reg/v/f:SI 140 [ vsd ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 140 [ vsd ])
    (const_int 4 [0x4]))
expanding: r140 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 140 [ vsd ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 140 [ vsd ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
    trying store in insn=71 gid=-1[0..2)
mems_found = 1, cannot_delete = false

**scanning insn=74
mems_found = 0, cannot_delete = true

**scanning insn=79
  mem: (reg/v/f:SI 142 [ vsm ])

   after canon_rtx address: (reg/v/f:SI 142 [ vsm ])
expanding: r142 into: NULL

   after cselib_expand address: (reg/v/f:SI 142 [ vsm ])

   after canon_rtx address: (reg/v/f:SI 142 [ vsm ])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 142 [ vsm ]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=80
mems_found = 0, cannot_delete = true

**scanning insn=81
  mem: (plus:SI (reg/v/f:SI 142 [ vsm ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 142 [ vsm ])
    (const_int 4 [0x4]))
expanding: r142 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 142 [ vsm ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 142 [ vsm ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ vsm ])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=82
mems_found = 0, cannot_delete = true

**scanning insn=83
mems_found = 0, cannot_delete = true

**scanning insn=84
mems_found = 0, cannot_delete = true

**scanning insn=88
  mem: (reg/v/f:SI 140 [ vsd ])

   after canon_rtx address: (reg/v/f:SI 140 [ vsd ])
expanding: r140 into: NULL

   after cselib_expand address: (reg/v/f:SI 140 [ vsd ])

   after canon_rtx address: (reg/v/f:SI 140 [ vsd ])
  varying cselib base=1 offset = 0
 processing cselib store [0..2)
mems_found = 1, cannot_delete = false

**scanning insn=90
  mem: (plus:SI (reg/v/f:SI 140 [ vsd ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 140 [ vsd ])
    (const_int 4 [0x4]))
expanding: r140 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 140 [ vsd ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 140 [ vsd ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
    trying store in insn=88 gid=-1[0..2)
mems_found = 1, cannot_delete = false

**scanning insn=91
mems_found = 0, cannot_delete = true

**scanning insn=98
mems_found = 0, cannot_delete = true

**scanning insn=100
mems_found = 0, cannot_delete = true

**scanning insn=101
  mem: (reg/v/f:SI 140 [ vsd ])

   after canon_rtx address: (reg/v/f:SI 140 [ vsd ])
expanding: r140 into: NULL

   after cselib_expand address: (reg/v/f:SI 140 [ vsd ])

   after canon_rtx address: (reg/v/f:SI 140 [ vsd ])
  varying cselib base=3 offset = 0
 processing cselib store [0..2)
mems_found = 1, cannot_delete = false

**scanning insn=102
  mem: (plus:SI (reg/v/f:SI 142 [ vsm ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 142 [ vsm ])
    (const_int 4 [0x4]))
expanding: r142 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 142 [ vsm ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 142 [ vsm ])
    (const_int 4 [0x4]))
  varying cselib base=4 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ vsm ])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
 processing cselib load against insn 101
removing from active insn=101 has store
mems_found = 0, cannot_delete = true

**scanning insn=103
  mem: (plus:SI (reg/v/f:SI 141 [ vsn ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 141 [ vsn ])
    (const_int 4 [0x4]))
expanding: r141 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 141 [ vsn ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 141 [ vsn ])
    (const_int 4 [0x4]))
  varying cselib base=5 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vsn ])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=104
mems_found = 0, cannot_delete = true

**scanning insn=105
mems_found = 0, cannot_delete = true

**scanning insn=106
  mem: (plus:SI (reg/v/f:SI 140 [ vsd ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 140 [ vsd ])
    (const_int 4 [0x4]))
expanding: r140 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 140 [ vsd ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 140 [ vsd ])
    (const_int 4 [0x4]))
  varying cselib base=3 offset = 4
 processing cselib store [4..8)
expanding: r137 into: (asm_operands:SI ("cmp	%Q1, #1		@ vfp_hi64to32jamming
	movcc	%0, %R1
	orrcs	%0, %R1, #1") ("=r") 0 [
        (value:DI)
    ]
     [
        (asm_input:DI ("r") 0)
    ] 1586691)
expanding value DI into: (mult:DI (zero_extend:DI (value:SI))
    (zero_extend:DI (value:SI)))
r175
expanding: r175 into: (mult:DI (zero_extend:DI (value:SI))
    (zero_extend:DI (value:SI)))
NULL
mems_found = 1, cannot_delete = false

**scanning insn=107
mems_found = 0, cannot_delete = true

**scanning insn=114
mems_found = 0, cannot_delete = true

**scanning insn=120
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
group 1(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_multiply

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 24[cc]
;;  ref usage 	r0={5d,5u} r1={4d,3u} r2={3d,2u} r3={3d,2u} r11={1d,15u} r12={2d} r13={1d,16u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={9d,7u} r25={1d,15u} r26={1d,14u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,2u} r135={1d,2u} r136={1d,2u} r137={1d,1u} r138={4d,1u} r140={1d,10u} r141={2d,7u} r142={2d,10u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,2u} r163={1d,2u} r164={1d,1u} r165={1d,4u} r166={1d,1u} r172={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} 
;;    total ref usage 322{178d,144u,0e} in 67{66 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 140 141 142 143 144 145
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 140 141 142 143 144 145
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:836 (set (reg/v/f:SI 140 [ vsd ])
        (reg:SI 0 r0 [ vsd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ vsd ])
        (nil)))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:836 (set (reg/v/f:SI 141 [ vsn ])
        (reg:SI 1 r1 [ vsn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ vsn ])
        (nil)))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:836 (set (reg/v/f:SI 142 [ vsm ])
        (reg:SI 2 r2 [ vsm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ vsm ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:836 (set (reg/v:SI 143 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpsingle.c:845 (set (reg:SI 144 [ <variable>.exponent ])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 141 [ vsn ]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:845 (set (reg:SI 145 [ <variable>.exponent ])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 142 [ vsm ]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpsingle.c:845 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 144 [ <variable>.exponent ])
            (reg:SI 145 [ <variable>.exponent ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 145 [ <variable>.exponent ])
        (expr_list:REG_DEAD (reg:SI 144 [ <variable>.exponent ])
            (nil))))

(jump_insn 12 11 13 2 arch/arm/vfp/vfpsingle.c:845 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142 143
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142 143


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(11){ }u14(13){ }u15(25){ }u16(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142
;; lr  def 	 133 141 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142 143
;; live  gen 	 133 141 142
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 15 3 arch/arm/vfp/vfpsingle.c:845 (set (reg/v/f:SI 133 [ vsn.241 ])
        (reg/v/f:SI 141 [ vsn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 141 [ vsn ])
        (nil)))

(insn 15 14 16 3 arch/arm/vfp/vfpsingle.c:847 (set (reg/v/f:SI 141 [ vsn ])
        (reg/v/f:SI 142 [ vsm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 142 [ vsm ])
        (nil)))

(insn 16 15 17 3 arch/arm/vfp/vfpsingle.c:848 (set (reg/v/f:SI 142 [ vsm ])
        (reg/v/f:SI 133 [ vsn.241 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ vsn.241 ])
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142 143
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142 143


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 142
;; lr  def 	 24 [cc] 136 147 149 150 151
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142 143
;; live  gen 	 24 [cc] 136 147 149 150 151
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 17 16 18 4 26 "" [1 uses])

(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 21 4 arch/arm/vfp/vfpsingle.c:852 (set (reg:SI 147 [ <variable>.sign ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 142 [ vsm ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 21 19 23 4 arch/arm/vfp/vfpsingle.c:852 (set (reg:SI 149 [ <variable>.sign ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 141 [ vsn ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 23 21 24 4 arch/arm/vfp/vfpsingle.c:852 (set (reg:SI 150)
        (xor:SI (reg:SI 147 [ <variable>.sign ])
            (reg:SI 149 [ <variable>.sign ]))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 149 [ <variable>.sign ])
        (expr_list:REG_DEAD (reg:SI 147 [ <variable>.sign ])
            (nil))))

(insn 24 23 25 4 arch/arm/vfp/vfpsingle.c:852 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 140 [ vsd ])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (subreg:HI (reg:SI 150) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 150)
        (nil)))

(insn 25 24 26 4 arch/arm/vfp/vfpsingle.c:857 (set (reg:SI 136 [ temp.232 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 141 [ vsn ]) [0 <variable>.exponent+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 26 25 27 4 arch/arm/vfp/vfpsingle.c:857 (set (reg:SI 151 [ temp.232 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ temp.232 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 27 26 28 4 arch/arm/vfp/vfpsingle.c:857 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151 [ temp.232 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 151 [ temp.232 ])
        (nil)))

(jump_insn 28 27 29 4 arch/arm/vfp/vfpsingle.c:857 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 77)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 4 -> ( 5 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 140 141 142 143
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 140 141 142 143


;; Succ edge  5 [28.0%]  (fallthru)
;; Succ edge  12 [72.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u36(11){ }u37(13){ }u38(25){ }u39(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 152
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142 143
;; live  gen 	 24 [cc] 152
;; live  kill	

;; Pred edge  4 [28.0%]  (fallthru)
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 30 29 31 5 arch/arm/vfp/vfpsingle.c:858 (set (reg:SI 152 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vsn ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 5 arch/arm/vfp/vfpsingle.c:858 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 152 [ <variable>.significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 152 [ <variable>.significand ])
        (nil)))

(jump_insn 32 31 33 5 arch/arm/vfp/vfpsingle.c:858 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 42)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2071 [0x817])
            (nil))))
;; End of basic block 5 -> ( 8 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142 143
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142 143


;; Succ edge  8 [20.7%] 
;; Succ edge  6 [79.3%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 135 153
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142 143
;; live  gen 	 24 [cc] 135 153
;; live  kill	

;; Pred edge  5 [79.3%]  (fallthru)
(note 33 32 34 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 6 arch/arm/vfp/vfpsingle.c:858 discrim 1 (set (reg:SI 135 [ temp.233 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 142 [ vsm ]) [0 <variable>.exponent+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 35 34 36 6 arch/arm/vfp/vfpsingle.c:858 discrim 1 (set (reg:SI 153 [ temp.233 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ temp.233 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 36 35 37 6 arch/arm/vfp/vfpsingle.c:858 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153 [ temp.233 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 153 [ temp.233 ])
        (nil)))

(jump_insn 37 36 38 6 arch/arm/vfp/vfpsingle.c:858 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 6 -> ( 7 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 140 141 142 143
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 140 141 142 143


;; Succ edge  7 [28.0%]  (fallthru)
;; Succ edge  9 [72.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u51(11){ }u52(13){ }u53(25){ }u54(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 140 141 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 154
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 140 141 142 143
;; live  gen 	 24 [cc] 154
;; live  kill	

;; Pred edge  6 [28.0%]  (fallthru)
(note 38 37 39 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 7 arch/arm/vfp/vfpsingle.c:858 (set (reg:SI 154 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 7 arch/arm/vfp/vfpsingle.c:858 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 154 [ <variable>.significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 154 [ <variable>.significand ])
        (nil)))

(jump_insn 41 40 42 7 arch/arm/vfp/vfpsingle.c:858 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 140 141 142 143
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 140 141 142 143


;; Succ edge  8 [39.0%]  (fallthru)
;; Succ edge  9 [61.0%] 

;; Start of basic block ( 5 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 142 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 142 143
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  5 [20.7%] 
;; Pred edge  7 [39.0%]  (fallthru)
(code_label 42 41 43 8 28 "" [1 uses])

(note 43 42 44 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 45 8 arch/arm/vfp/vfpsingle.c:859 (set (reg:SI 0 r0)
        (reg/v/f:SI 140 [ vsd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 140 [ vsd ])
        (nil)))

(insn 45 44 46 8 arch/arm/vfp/vfpsingle.c:859 (set (reg:SI 1 r1)
        (reg/v/f:SI 141 [ vsn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 141 [ vsn ])
        (nil)))

(insn 46 45 47 8 arch/arm/vfp/vfpsingle.c:859 (set (reg:SI 2 r2)
        (reg/v/f:SI 142 [ vsm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 142 [ vsm ])
        (nil)))

(insn 47 46 48 8 arch/arm/vfp/vfpsingle.c:859 (set (reg:SI 3 r3)
        (reg/v:SI 143 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 143 [ fpscr ])
        (nil)))

(call_insn/j 48 47 51 8 arch/arm/vfp/vfpsingle.c:859 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 8 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 6 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 140 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 142
;; lr  def 	 24 [cc] 155 156 157
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 140 142
;; live  gen 	 24 [cc] 155 156 157
;; live  kill	

;; Pred edge  6 [72.0%] 
;; Pred edge  7 [61.0%] 
(code_label 51 48 52 9 29 "" [2 uses])

(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 9 arch/arm/vfp/vfpsingle.c:860 (set (reg:SI 155 [ temp.233 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ temp.233 ]) 0))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 135 [ temp.233 ])
        (nil)))

(insn 54 53 55 9 arch/arm/vfp/vfpsingle.c:860 (set (reg:SI 157 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 142 [ vsm ])
        (nil)))

(insn 55 54 56 9 arch/arm/vfp/vfpsingle.c:860 (set (reg:SI 156)
        (ior:SI (reg:SI 155 [ temp.233 ])
            (reg:SI 157 [ <variable>.significand ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 157 [ <variable>.significand ])
        (expr_list:REG_DEAD (reg:SI 155 [ temp.233 ])
            (nil))))

(insn 56 55 57 9 arch/arm/vfp/vfpsingle.c:860 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 156)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 156)
        (nil)))

(jump_insn 57 56 58 9 arch/arm/vfp/vfpsingle.c:860 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 67)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140


;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  11 [50.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u81(11){ }u82(13){ }u83(25){ }u84(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 0 [r0] 1 [r1] 138 158
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  gen 	 0 [r0] 1 [r1] 138 158
;; live  kill	

;; Pred edge  9 [50.0%]  (fallthru)
(note 58 57 59 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 62 10 arch/arm/vfp/vfpsingle.c:861 (set (reg/f:SI 158)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 62 59 63 10 arch/arm/vfp/vfpsingle.c:861 (parallel [
            (set (reg:SI 0 r0)
                (mem/s/c:SI (reg/f:SI 158) [0 vfp_single_default_qnan+0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s/c:SI (plus:SI (reg/f:SI 158)
                        (const_int 4 [0x4])) [0 vfp_single_default_qnan+4 S4 A32]))
        ]) 190 {*ldmsi2} (expr_list:REG_DEAD (reg/f:SI 158)
        (nil)))

(insn 63 62 64 10 arch/arm/vfp/vfpsingle.c:861 (parallel [
            (set (mem/s:SI (reg/v/f:SI 140 [ vsd ]) [0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg/v/f:SI 140 [ vsd ])
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg/v/f:SI 140 [ vsd ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil)))))

(insn 64 63 67 10 arch/arm/vfp/vfpsingle.c:862 (set (reg:SI 138 [ D.4941 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u93(11){ }u94(13){ }u95(25){ }u96(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 138 163
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  gen 	 138 163
;; live  kill	

;; Pred edge  9 [50.0%] 
(code_label 67 64 68 11 30 "" [1 uses])

(note 68 67 71 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 71 68 72 11 arch/arm/vfp/vfpsingle.c:864 (set (mem/s/j:HI (reg/v/f:SI 140 [ vsd ]) [0 <variable>.exponent+0 S2 A32])
        (const_int 255 [0xff])) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))

(insn 72 71 73 11 arch/arm/vfp/vfpsingle.c:865 (set (reg:SI 163)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 73 72 74 11 arch/arm/vfp/vfpsingle.c:865 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ vsd ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 163)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 140 [ vsd ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 74 73 77 11 arch/arm/vfp/vfpsingle.c:866 (set (reg:SI 138 [ D.4941 ])
        (reg:SI 163)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 11 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u103(11){ }u104(13){ }u105(25){ }u106(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 140 141 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 134 164 165 166
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 140 141 142
;; live  gen 	 24 [cc] 134 164 165 166
;; live  kill	

;; Pred edge  4 [72.0%] 
(code_label 77 74 78 12 27 "" [1 uses])

(note 78 77 79 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 79 78 80 12 arch/arm/vfp/vfpsingle.c:873 (set (reg:SI 134 [ temp.235 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 142 [ vsm ]) [0 <variable>.exponent+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 80 79 81 12 arch/arm/vfp/vfpsingle.c:873 (set (reg:SI 164 [ temp.235 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ temp.235 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 81 80 82 12 arch/arm/vfp/vfpsingle.c:873 (set (reg:SI 166 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 82 81 83 12 arch/arm/vfp/vfpsingle.c:873 (set (reg:SI 165)
        (ior:SI (reg:SI 164 [ temp.235 ])
            (reg:SI 166 [ <variable>.significand ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 166 [ <variable>.significand ])
        (expr_list:REG_DEAD (reg:SI 164 [ temp.235 ])
            (nil))))

(insn 83 82 84 12 arch/arm/vfp/vfpsingle.c:873 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 84 83 85 12 arch/arm/vfp/vfpsingle.c:873 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 94)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 136 140 141 142 165
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 136 140 141 142 165


;; Succ edge  13 [39.0%]  (fallthru)
;; Succ edge  14 [61.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u114(11){ }u115(13){ }u116(25){ }u117(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 165
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 165
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 165
;; live  gen 	 138
;; live  kill	

;; Pred edge  12 [39.0%]  (fallthru)
(note 85 84 88 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 88 85 90 13 arch/arm/vfp/vfpsingle.c:874 (set (mem/s/j:HI (reg/v/f:SI 140 [ vsd ]) [0 <variable>.exponent+0 S2 A32])
        (subreg:HI (reg:SI 165) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 90 88 91 13 arch/arm/vfp/vfpsingle.c:875 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ vsd ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 165)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 140 [ vsd ])
        (nil)))

(insn 91 90 94 13 arch/arm/vfp/vfpsingle.c:876 (set (reg:SI 138 [ D.4941 ])
        (reg:SI 165)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 13 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u126(11){ }u127(13){ }u128(25){ }u129(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 136 140 141 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 140 141 142
;; lr  def 	 24 [cc] 137 138 172 174 175 176 177
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 136 140 141 142
;; live  gen 	 137 138 172 174 175 176 177
;; live  kill	 24 [cc]

;; Pred edge  12 [61.0%] 
(code_label 94 91 95 14 32 "" [1 uses])

(note 95 94 98 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 98 95 100 14 arch/arm/vfp/vfpsingle.c:884 (set (reg:SI 172)
        (plus:SI (reg:SI 136 [ temp.232 ])
            (reg:SI 134 [ temp.235 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 136 [ temp.232 ])
        (expr_list:REG_DEAD (reg:SI 134 [ temp.235 ])
            (nil))))

(insn 100 98 101 14 arch/arm/vfp/vfpsingle.c:884 (set (reg:SI 174)
        (plus:SI (reg:SI 172)
            (const_int -125 [0xffffffffffffff83]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 172)
        (nil)))

(insn 101 100 102 14 arch/arm/vfp/vfpsingle.c:884 (set (mem/s/j:HI (reg/v/f:SI 140 [ vsd ]) [0 <variable>.exponent+0 S2 A32])
        (subreg:HI (reg:SI 174) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 174)
        (nil)))

(insn 102 101 103 14 arch/arm/vfp/vfp.h:38 (set (reg:SI 176 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 142 [ vsm ])
        (nil)))

(insn 103 102 104 14 arch/arm/vfp/vfp.h:38 (set (reg:SI 177 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vsn ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 141 [ vsn ])
        (nil)))

(insn 104 103 105 14 arch/arm/vfp/vfp.h:38 (set (reg:DI 175)
        (mult:DI (zero_extend:DI (reg:SI 176 [ <variable>.significand ]))
            (zero_extend:DI (reg:SI 177 [ <variable>.significand ])))) 51 {*umulsidi3_v6} (expr_list:REG_DEAD (reg:SI 177 [ <variable>.significand ])
        (expr_list:REG_DEAD (reg:SI 176 [ <variable>.significand ])
            (nil))))

(insn 105 104 106 14 arch/arm/vfp/vfp.h:38 (parallel [
            (set (reg/v:SI 137 [ v ])
                (asm_operands:SI ("cmp	%Q1, #1		@ vfp_hi64to32jamming
	movcc	%0, %R1
	orrcs	%0, %R1, #1") ("=r") 0 [
                        (reg:DI 175)
                    ]
                     [
                        (asm_input:DI ("r") 0)
                    ] 1586691))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:DI 175)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(insn 106 105 107 14 arch/arm/vfp/vfpsingle.c:885 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ vsd ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg/v:SI 137 [ v ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 140 [ vsd ])
        (expr_list:REG_DEAD (reg/v:SI 137 [ v ])
            (nil))))

(insn 107 106 108 14 arch/arm/vfp/vfpsingle.c:888 (set (reg:SI 138 [ D.4941 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 14 10 11 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u145(11){ }u146(13){ }u147(25){ }u148(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 108 107 109 15 31 "" [0 uses])

(note 109 108 114 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 114 109 120 15 arch/arm/vfp/vfpsingle.c:889 (set (reg/i:SI 0 r0)
        (reg:SI 138 [ D.4941 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 138 [ D.4941 ])
        (nil)))

(insn 120 114 0 15 arch/arm/vfp/vfpsingle.c:889 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 15 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_cpdo (vfp_single_cpdo)[0:185]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 25 count 36 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 25 count 36 (  1.9)

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=13
mems_found = 0, cannot_delete = true

**scanning insn=14
mems_found = 0, cannot_delete = true

**scanning insn=15
mems_found = 0, cannot_delete = true

**scanning insn=16
mems_found = 0, cannot_delete = true

**scanning insn=165
mems_found = 0, cannot_delete = true

**scanning insn=166
mems_found = 0, cannot_delete = true

**scanning insn=28
mems_found = 0, cannot_delete = true

**scanning insn=29
mems_found = 0, cannot_delete = true

**scanning insn=30
mems_found = 0, cannot_delete = true

**scanning insn=33
mems_found = 0, cannot_delete = true

**scanning insn=34
mems_found = 0, cannot_delete = true

**scanning insn=35
mems_found = 0, cannot_delete = true

**scanning insn=41
mems_found = 0, cannot_delete = true

**scanning insn=42
mems_found = 0, cannot_delete = true

**scanning insn=43
mems_found = 0, cannot_delete = true

**scanning insn=44
mems_found = 0, cannot_delete = true

**scanning insn=45
mems_found = 0, cannot_delete = true

**scanning insn=46
mems_found = 0, cannot_delete = true

**scanning insn=47
mems_found = 0, cannot_delete = true

**scanning insn=48
mems_found = 0, cannot_delete = true

**scanning insn=51
  mem: (plus:SI (reg/v/f:SI 138 [ fop ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 138 [ fop ])
    (const_int 4 [0x4]))
expanding: r138 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 138 [ fop ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 138 [ fop ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ fop ])
        (const_int 4 [0x4])) [0 <variable>.flags+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=52
mems_found = 0, cannot_delete = true

**scanning insn=53
mems_found = 0, cannot_delete = true

**scanning insn=160
mems_found = 0, cannot_delete = true

**scanning insn=163
mems_found = 0, cannot_delete = true

**scanning insn=54
mems_found = 0, cannot_delete = true

**scanning insn=57
mems_found = 0, cannot_delete = true

**scanning insn=59
mems_found = 0, cannot_delete = true

**scanning insn=60
mems_found = 0, cannot_delete = true

**scanning insn=66
mems_found = 0, cannot_delete = true

**scanning insn=68
mems_found = 0, cannot_delete = true

**scanning insn=69
mems_found = 0, cannot_delete = true

**scanning insn=72
mems_found = 0, cannot_delete = true

**scanning insn=73
mems_found = 0, cannot_delete = true

**scanning insn=74
mems_found = 0, cannot_delete = true

**scanning insn=76
mems_found = 0, cannot_delete = true

**scanning insn=77
mems_found = 0, cannot_delete = true

**scanning insn=78
mems_found = 0, cannot_delete = true

**scanning insn=80
mems_found = 0, cannot_delete = true

**scanning insn=85
mems_found = 0, cannot_delete = true

**scanning insn=88
  mem: (reg/v/f:SI 138 [ fop ])

   after canon_rtx address: (reg/v/f:SI 138 [ fop ])
expanding: r138 into: NULL

   after cselib_expand address: (reg/v/f:SI 138 [ fop ])

   after canon_rtx address: (reg/v/f:SI 138 [ fop ])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s/f/j:SI (reg/v/f:SI 138 [ fop ]) [0 <variable>.fn+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=89
mems_found = 0, cannot_delete = true

**scanning insn=90
mems_found = 0, cannot_delete = true

**scanning insn=92
mems_found = 0, cannot_delete = true

**scanning insn=97
mems_found = 0, cannot_delete = true

**scanning insn=98
mems_found = 0, cannot_delete = true

**scanning insn=99
mems_found = 0, cannot_delete = true

**scanning insn=100
mems_found = 0, cannot_delete = true

**scanning insn=101
mems_found = 0, cannot_delete = true

**scanning insn=102
mems_found = 0, cannot_delete = true

**scanning insn=103
mems_found = 0, cannot_delete = true

**scanning insn=105
mems_found = 0, cannot_delete = true

**scanning insn=106
  mem: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=107
mems_found = 0, cannot_delete = true

**scanning insn=108
  mem: (reg/v/f:SI 138 [ fop ])

   after canon_rtx address: (reg/v/f:SI 138 [ fop ])
expanding: r138 into: NULL

   after cselib_expand address: (reg/v/f:SI 138 [ fop ])

   after canon_rtx address: (reg/v/f:SI 138 [ fop ])
  varying cselib base=3 offset = 0
 processing cselib load mem:(mem/s/f/j:SI (reg/v/f:SI 138 [ fop ]) [0 <variable>.fn+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=109
mems_found = 0, cannot_delete = true

**scanning insn=110
mems_found = 0, cannot_delete = true

**scanning insn=111
mems_found = 0, cannot_delete = true

**scanning insn=112
mems_found = 0, cannot_delete = true

**scanning insn=113
  mem: (reg/f:SI 190 [ <variable>.fn ])

   after canon_rtx address: (reg/f:SI 190 [ <variable>.fn ])
expanding: r190 into: NULL

   after cselib_expand address: (reg/f:SI 190 [ <variable>.fn ])

   after canon_rtx address: (reg/f:SI 190 [ <variable>.fn ])
  varying cselib base=7 offset = 0
 processing cselib load mem:(mem:SI (reg/f:SI 190 [ <variable>.fn ]) [0 S4 A32])

**scanning insn=114
mems_found = 0, cannot_delete = true

**scanning insn=115
mems_found = 0, cannot_delete = true

**scanning insn=116
mems_found = 0, cannot_delete = true

**scanning insn=117
mems_found = 0, cannot_delete = true

**scanning insn=118
mems_found = 0, cannot_delete = true

**scanning insn=119
mems_found = 0, cannot_delete = true

**scanning insn=120
mems_found = 0, cannot_delete = true

**scanning insn=121
mems_found = 0, cannot_delete = true

**scanning insn=122
mems_found = 0, cannot_delete = true

**scanning insn=123
mems_found = 0, cannot_delete = true

**scanning insn=124
mems_found = 0, cannot_delete = true

**scanning insn=125
mems_found = 0, cannot_delete = true

**scanning insn=126
mems_found = 0, cannot_delete = true

**scanning insn=127
mems_found = 0, cannot_delete = true

**scanning insn=128
mems_found = 0, cannot_delete = true

**scanning insn=130
mems_found = 0, cannot_delete = true

**scanning insn=131
mems_found = 0, cannot_delete = true

**scanning insn=132
mems_found = 0, cannot_delete = true

**scanning insn=133
mems_found = 0, cannot_delete = true

**scanning insn=136
mems_found = 0, cannot_delete = true

**scanning insn=138
mems_found = 0, cannot_delete = true

**scanning insn=139
mems_found = 0, cannot_delete = true

**scanning insn=146
mems_found = 0, cannot_delete = true

**scanning insn=152
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_cpdo

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={6d,7u} r1={4d,2u} r2={4d,1u} r3={4d,1u} r11={1d,18u} r12={3d} r13={1d,20u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={10d,8u} r25={1d,18u} r26={1d,17u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={2d,3u} r139={1d,3u} r140={2d,1u} r141={2d,3u} r142={2d,3u} r143={2d,4u} r144={3d,4u} r145={3d,2u} r146={1d,1u,1d} r147={1d,1u} r148={1d,2u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,2u} r154={1d,9u,1d} r155={1d,3u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r165={1d,1u,1d} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u,1d} r174={1d,1u} r176={1d,1u} r178={1d,1u} r180={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r199={1d,2u} r200={1d,2u} 
;;    total ref usage 505{323d,178u,4e} in 89{87 regular + 2 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 143 146 154 155 157 158 159 160 161 162
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 143 146 154 155 157 158 159 160 161 162
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 4 7 5 2 arch/arm/vfp/vfpsingle.c:1171 (set (reg/v:SI 154 [ inst ])
        (reg:SI 0 r0 [ inst ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ inst ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:1171 (set (reg/v:SI 155 [ fpscr ])
        (reg:SI 1 r1 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ fpscr ])
        (nil)))

(note 6 5 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 6 11 2 arch/arm/vfp/vfpsingle.c:1172 (set (reg/v:SI 146 [ op ])
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 11534400 [0xb00040]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 154 [ inst ])
            (const_int 11534400 [0xb00040]))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpsingle.c:1175 (set (reg:SI 157)
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 128 [0x80]))) 67 {*arm_andsi3_insn} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpsingle.c:1175 (set (reg:SI 158)
        (lshiftrt:SI (reg:SI 157)
            (const_int 7 [0x7]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 157)
        (nil)))

(insn 13 12 14 2 arch/arm/vfp/vfpsingle.c:1175 (set (reg:SI 159)
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 983040 [0xf0000]))) 67 {*arm_andsi3_insn} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfpsingle.c:1175 (set (reg:SI 160)
        (lshiftrt:SI (reg:SI 159)
            (const_int 15 [0xf]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 159)
        (nil)))

(insn 15 14 16 2 arch/arm/vfp/vfpsingle.c:1175 (set (reg/v:SI 143 [ sn ])
        (ior:SI (reg:SI 158)
            (reg:SI 160))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_DEAD (reg:SI 158)
            (nil))))

(insn 16 15 165 2 arch/arm/vfp/vfpsingle.c:1180 (set (reg:SI 161)
        (and:SI (reg/v:SI 155 [ fpscr ])
            (const_int 3145728 [0x300000]))) 67 {*arm_andsi3_insn} (nil))

(insn 165 16 166 2 arch/arm/vfp/vfpsingle.c:1180 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (const_int 3145728 [0x300000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 161)
        (nil)))

(insn 166 165 28 2 arch/arm/vfp/vfpsingle.c:1180 discrim 2 (set (reg/v:SI 139 [ vecstride ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 2 [0x2])
            (const_int 1 [0x1]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 28 166 29 2 arch/arm/vfp/vfpsingle.c:1182 (set (reg:SI 162)
        (const_int 11534400 [0xb00040])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 2 arch/arm/vfp/vfpsingle.c:1182 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ op ])
            (reg:SI 162))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_DEAD (reg/v:SI 146 [ op ])
            (expr_list:REG_EQUAL (compare:CC (reg/v:SI 146 [ op ])
                    (const_int 11534400 [0xb00040]))
                (nil)))))

(jump_insn 30 29 31 2 arch/arm/vfp/vfpsingle.c:1182 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 38)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 143 154 155
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 143 154 155


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  4 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u33(11){ }u34(13){ }u35(25){ }u36(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 143 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 138 164 165
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 143 154 155
;; live  gen 	 138 164 165
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 31 30 33 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 33 31 34 3 arch/arm/vfp/vfpsingle.c:1182 discrim 1 (set (reg/f:SI 164)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 8 [0x8])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 8 [0x8])))
        (nil)))

(insn 34 33 35 3 arch/arm/vfp/vfpsingle.c:1182 discrim 1 (set (reg:SI 165)
        (ashift:SI (reg/v:SI 143 [ sn ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 35 34 38 3 arch/arm/vfp/vfpsingle.c:1182 discrim 1 (set (reg/v/f:SI 138 [ fop ])
        (plus:SI (reg/f:SI 164)
            (reg:SI 165))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg/f:SI 164)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 165)
                    (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 8 [0x8]))))
                (nil)))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 154 155
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 154 155


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 143 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  def 	 138 167 168 169 170 171 172 173
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 143 154 155
;; live  gen 	 138 167 168 169 170 171 172 173
;; live  kill	

;; Pred edge  2 [72.0%] 
(code_label 38 35 39 4 39 "" [1 uses])

(note 39 38 41 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 41 39 42 4 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg/f:SI 167)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 264 [0x108])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 264 [0x108])))
        (nil)))

(insn 42 41 43 4 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg:SI 168)
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 64 [0x40]))) 67 {*arm_andsi3_insn} (nil))

(insn 43 42 44 4 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg:SI 169)
        (lshiftrt:SI (reg:SI 168)
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 168)
        (nil)))

(insn 44 43 45 4 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg:SI 170)
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 11534336 [0xb00000]))) 67 {*arm_andsi3_insn} (nil))

(insn 45 44 46 4 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg:SI 171)
        (lshiftrt:SI (reg:SI 170)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 170)
        (nil)))

(insn 46 45 47 4 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg:SI 172)
        (ior:SI (reg:SI 169)
            (reg:SI 171))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_DEAD (reg:SI 169)
            (nil))))

(insn 47 46 48 4 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg:SI 173)
        (ashift:SI (reg:SI 172)
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 172)
        (nil)))

(insn 48 47 49 4 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (set (reg/v/f:SI 138 [ fop ])
        (plus:SI (reg/f:SI 167)
            (reg:SI 173))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_DEAD (reg/f:SI 167)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 173)
                    (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 264 [0x108]))))
                (nil)))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 154 155
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 154 155


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u55(11){ }u56(13){ }u57(25){ }u58(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 154
;; lr  def 	 24 [cc] 152 174 199 200
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 154 155
;; live  gen 	 24 [cc] 152 174 199 200
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 49 48 50 5 40 "" [0 uses])

(note 50 49 51 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 5 arch/arm/vfp/vfpsingle.c:1190 (set (reg:SI 152 [ D.5411 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ fop ])
                (const_int 4 [0x4])) [0 <variable>.flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 5 arch/arm/vfp/vfpsingle.c:1190 (set (reg:SI 174)
        (and:SI (reg:SI 152 [ D.5411 ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 53 52 160 5 arch/arm/vfp/vfpsingle.c:1190 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 174)
        (nil)))

(insn 160 53 163 5 (set (reg:SI 199)
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 4194304 [0x400000]))) 67 {*arm_andsi3_insn} (nil))

(insn 163 160 54 5 (set (reg:SI 200)
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 61440 [0xf000]))) 67 {*arm_andsi3_insn} (nil))

(jump_insn 54 163 55 5 arch/arm/vfp/vfpsingle.c:1190 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 63)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 152 154 155 199 200
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 152 154 155 199 200


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u63(11){ }u64(13){ }u65(25){ }u66(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 152 154 155 199 200
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 199 200
;; lr  def 	 144 176 178
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 152 154 155 199 200
;; live  gen 	 144 176 178
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 55 54 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 57 55 59 6 arch/arm/vfp/vfpsingle.c:1191 (set (reg:SI 176)
        (lshiftrt:SI (reg:SI 199)
            (const_int 18 [0x12]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 199)
        (nil)))

(insn 59 57 60 6 arch/arm/vfp/vfpsingle.c:1191 (set (reg:SI 178)
        (lshiftrt:SI (reg:SI 200)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 200)
        (nil)))

(insn 60 59 63 6 arch/arm/vfp/vfpsingle.c:1191 (set (reg/v:SI 144 [ dest ])
        (ior:SI (reg:SI 176)
            (reg:SI 178))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_DEAD (reg:SI 176)
            (nil))))
;; End of basic block 6 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 144 152 154 155
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 144 152 154 155


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u73(11){ }u74(13){ }u75(25){ }u76(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 152 154 155 199 200
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 199 200
;; lr  def 	 144 180 182
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 152 154 155 199 200
;; live  gen 	 144 180 182
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 63 60 64 7 41 "" [1 uses])

(note 64 63 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 66 64 68 7 arch/arm/vfp/vfpsingle.c:1193 (set (reg:SI 180)
        (lshiftrt:SI (reg:SI 199)
            (const_int 22 [0x16]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 199)
        (nil)))

(insn 68 66 69 7 arch/arm/vfp/vfpsingle.c:1193 (set (reg:SI 182)
        (lshiftrt:SI (reg:SI 200)
            (const_int 11 [0xb]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 200)
        (nil)))

(insn 69 68 70 7 arch/arm/vfp/vfpsingle.c:1193 (set (reg/v:SI 144 [ dest ])
        (ior:SI (reg:SI 180)
            (reg:SI 182))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 182)
        (expr_list:REG_DEAD (reg:SI 180)
            (nil))))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 144 152 154 155
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 144 152 154 155


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u83(11){ }u84(13){ }u85(25){ }u86(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 144 152 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 183
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 144 152 154 155
;; live  gen 	 24 [cc] 183
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 70 69 71 8 42 "" [0 uses])

(note 71 70 72 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 73 8 arch/arm/vfp/vfpsingle.c:1199 (set (reg:SI 183)
        (and:SI (reg:SI 152 [ D.5411 ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 152 [ D.5411 ])
        (nil)))

(insn 73 72 74 8 arch/arm/vfp/vfpsingle.c:1199 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 183)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 183)
        (nil)))

(jump_insn 74 73 75 8 arch/arm/vfp/vfpsingle.c:1199 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 83)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 11 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 144 154 155
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 144 154 155


;; Succ edge  11 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u90(11){ }u91(13){ }u92(25){ }u93(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 144 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc] 184
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 144 154 155
;; live  gen 	 24 [cc] 184
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 75 74 76 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 77 9 arch/arm/vfp/vfpsingle.c:1199 discrim 2 (set (reg:SI 184)
        (and:SI (reg/v:SI 144 [ dest ])
            (const_int 24 [0x18]))) 67 {*arm_andsi3_insn} (nil))

(insn 77 76 78 9 arch/arm/vfp/vfpsingle.c:1199 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 184)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 184)
        (nil)))

(jump_insn 78 77 79 9 arch/arm/vfp/vfpsingle.c:1199 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 83)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 11 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 144 154 155
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 144 154 155


;; Succ edge  11 [50.0%] 
;; Succ edge  10 [50.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u97(11){ }u98(13){ }u99(25){ }u100(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 144 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 144 154 155
;; live  gen 	 140
;; live  kill	

;; Pred edge  9 [50.0%]  (fallthru)
(note 79 78 80 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 80 79 83 10 arch/arm/vfp/vfpsingle.c:1202 (set (reg/v:SI 140 [ veclen ])
        (and:SI (reg/v:SI 155 [ fpscr ])
            (const_int 458752 [0x70000]))) 67 {*arm_andsi3_insn} (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 143 144 154 155
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 143 144 154 155


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 9 8) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u102(11){ }u103(13){ }u104(25){ }u105(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 144 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 143 144 154 155
;; live  gen 	 140
;; live  kill	

;; Pred edge  9 [50.0%] 
;; Pred edge  8 [50.0%] 
(code_label 83 80 84 11 43 "" [2 uses])

(note 84 83 85 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 86 11 arch/arm/vfp/vfpsingle.c:1200 (set (reg/v:SI 140 [ veclen ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 143 144 154 155
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 143 144 154 155


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u106(11){ }u107(13){ }u108(25){ }u109(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 143 144 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 24 [cc] 185
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 143 144 154 155
;; live  gen 	 24 [cc] 185
;; live  kill	

;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 86 85 87 12 44 "" [0 uses])

(note 87 86 88 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 12 arch/arm/vfp/vfpsingle.c:1207 (set (reg/f:SI 185 [ <variable>.fn ])
        (mem/s/f/j:SI (reg/v/f:SI 138 [ fop ]) [0 <variable>.fn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 89 88 90 12 arch/arm/vfp/vfpsingle.c:1207 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 185 [ <variable>.fn ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 185 [ <variable>.fn ])
        (nil)))

(jump_insn 90 89 91 12 arch/arm/vfp/vfpsingle.c:1207 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 95)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 143 144 154 155
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 143 144 154 155


;; Succ edge  13 [10.1%]  (fallthru)
;; Succ edge  14 [89.9%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u113(11){ }u114(13){ }u115(25){ }u116(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 145
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 145
;; live  kill	

;; Pred edge  12 [10.1%]  (fallthru)
(note 91 90 92 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 95 13 arch/arm/vfp/vfpsingle.c:1243 (set (reg/v:SI 145 [ exceptions ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 13 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u117(11){ }u118(13){ }u119(25){ }u120(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 143 144 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  def 	 141 142 145 186 187 188 189
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 143 144 154 155
;; live  gen 	 141 142 145 186 187 188 189
;; live  kill	

;; Pred edge  12 [89.9%] 
(code_label 95 92 96 14 45 "" [1 uses])

(note 96 95 97 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 97 96 98 14 arch/arm/vfp/vfpsingle.c:1176 (set (reg:SI 186)
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 32 [0x20]))) 67 {*arm_andsi3_insn} (nil))

(insn 98 97 99 14 arch/arm/vfp/vfpsingle.c:1176 (set (reg:SI 187)
        (lshiftrt:SI (reg:SI 186)
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 186)
        (nil)))

(insn 99 98 100 14 arch/arm/vfp/vfpsingle.c:1176 (set (reg:SI 188)
        (and:SI (reg/v:SI 154 [ inst ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 154 [ inst ])
        (nil)))

(insn 100 99 101 14 arch/arm/vfp/vfpsingle.c:1176 (set (reg:SI 189)
        (ashift:SI (reg:SI 188)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 188)
        (nil)))

(insn 101 100 102 14 arch/arm/vfp/vfpsingle.c:1176 (set (reg/v:SI 142 [ sm ])
        (ior:SI (reg:SI 187)
            (reg:SI 189))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 189)
        (expr_list:REG_DEAD (reg:SI 187)
            (nil))))

(insn 102 101 103 14 arch/arm/vfp/vfpsingle.c:1176 (set (reg/v:SI 141 [ vecitr ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 103 102 137 14 arch/arm/vfp/vfpsingle.c:1176 (set (reg/v:SI 145 [ exceptions ])
        (reg/v:SI 141 [ vecitr ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 141 142 143 144 145 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 141 142 143 144 145 155


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 17 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u128(11){ }u129(13){ }u130(25){ }u131(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 141 142 143 144 145 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 142 143 144 145 155
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 136 137 143 144 145 148 149 150 151 190 191 192 193 194
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 141 142 143 144 145 155
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 135 136 137 143 144 145 148 149 150 151 190 191 192 193 194
;; live  kill	 14 [lr]

;; Pred edge  17 [90.1%]  (dfs_back)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 137 103 104 15 48 "" [1 uses])

(note 104 137 105 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 15 arch/arm/vfp/vfpsingle.c:1211 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ sm ])) 167 {*arm_movsi_insn} (nil))

(call_insn 106 105 107 15 arch/arm/vfp/vfpsingle.c:1211 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 107 106 108 15 arch/arm/vfp/vfpsingle.c:1211 (set (reg/v:SI 137 [ m ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 108 107 109 15 arch/arm/vfp/vfpsingle.c:1225 (set (reg/f:SI 190 [ <variable>.fn ])
        (mem/s/f/j:SI (reg/v/f:SI 138 [ fop ]) [0 <variable>.fn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 109 108 110 15 arch/arm/vfp/vfpsingle.c:1225 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ dest ])) 167 {*arm_movsi_insn} (nil))

(insn 110 109 111 15 arch/arm/vfp/vfpsingle.c:1225 (set (reg:SI 1 r1)
        (reg/v:SI 143 [ sn ])) 167 {*arm_movsi_insn} (nil))

(insn 111 110 112 15 arch/arm/vfp/vfpsingle.c:1225 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ m ])
        (nil)))

(insn 112 111 113 15 arch/arm/vfp/vfpsingle.c:1225 (set (reg:SI 3 r3)
        (reg/v:SI 155 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 113 112 114 15 arch/arm/vfp/vfpsingle.c:1225 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 190 [ <variable>.fn ]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 190 [ <variable>.fn ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 114 113 115 15 arch/arm/vfp/vfpsingle.c:1225 (set (reg/v:SI 136 [ except ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 115 114 116 15 arch/arm/vfp/vfpsingle.c:1229 (set (reg/v:SI 145 [ exceptions ])
        (ior:SI (reg/v:SI 145 [ exceptions ])
            (reg/v:SI 136 [ except ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:SI 136 [ except ])
        (nil)))

(insn 116 115 117 15 arch/arm/vfp/vfpsingle.c:1235 (set (reg:SI 135 [ temp.278 ])
        (and:SI (reg/v:SI 144 [ dest ])
            (const_int 24 [0x18]))) 67 {*arm_andsi3_insn} (nil))

(insn 117 116 118 15 arch/arm/vfp/vfpsingle.c:1235 (set (reg:SI 191)
        (and:SI (reg/v:SI 144 [ dest ])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 144 [ dest ])
        (nil)))

(insn 118 117 119 15 arch/arm/vfp/vfpsingle.c:1235 (set (reg:SI 192)
        (plus:SI (reg:SI 191)
            (reg/v:SI 139 [ vecstride ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 191)
        (nil)))

(insn 119 118 120 15 arch/arm/vfp/vfpsingle.c:1235 (set (reg:SI 151 [ D.5449 ])
        (and:SI (reg:SI 192)
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 192)
        (nil)))

(insn 120 119 121 15 arch/arm/vfp/vfpsingle.c:1235 (set (reg/v:SI 144 [ dest ])
        (plus:SI (reg:SI 151 [ D.5449 ])
            (reg:SI 135 [ temp.278 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 151 [ D.5449 ])
        (expr_list:REG_DEAD (reg:SI 135 [ temp.278 ])
            (nil))))

(insn 121 120 122 15 arch/arm/vfp/vfpsingle.c:1236 (set (reg:SI 150 [ D.5450 ])
        (and:SI (reg/v:SI 143 [ sn ])
            (const_int 24 [0x18]))) 67 {*arm_andsi3_insn} (nil))

(insn 122 121 123 15 arch/arm/vfp/vfpsingle.c:1236 (set (reg:SI 193)
        (and:SI (reg/v:SI 143 [ sn ])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 143 [ sn ])
        (nil)))

(insn 123 122 124 15 arch/arm/vfp/vfpsingle.c:1236 (set (reg:SI 194)
        (plus:SI (reg:SI 193)
            (reg/v:SI 139 [ vecstride ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 193)
        (nil)))

(insn 124 123 125 15 arch/arm/vfp/vfpsingle.c:1236 (set (reg:SI 149 [ D.5453 ])
        (and:SI (reg:SI 194)
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 194)
        (nil)))

(insn 125 124 126 15 arch/arm/vfp/vfpsingle.c:1236 (set (reg/v:SI 143 [ sn ])
        (plus:SI (reg:SI 149 [ D.5453 ])
            (reg:SI 150 [ D.5450 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 150 [ D.5450 ])
        (expr_list:REG_DEAD (reg:SI 149 [ D.5453 ])
            (nil))))

(insn 126 125 127 15 arch/arm/vfp/vfpsingle.c:1237 (set (reg:SI 148 [ D.5454 ])
        (and:SI (reg/v:SI 142 [ sm ])
            (const_int 24 [0x18]))) 67 {*arm_andsi3_insn} (nil))

(insn 127 126 128 15 arch/arm/vfp/vfpsingle.c:1237 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148 [ D.5454 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 128 127 129 15 arch/arm/vfp/vfpsingle.c:1237 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 134)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 15 -> ( 16 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 142 143 144 145 148 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 141 142 143 144 145 148 155


;; Succ edge  16 [50.0%]  (fallthru)
;; Succ edge  17 [50.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u167(11){ }u168(13){ }u169(25){ }u170(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 142 143 144 145 148 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142 148
;; lr  def 	 142 147 195 196
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 141 142 143 144 145 148 155
;; live  gen 	 142 147 195 196
;; live  kill	

;; Pred edge  15 [50.0%]  (fallthru)
(note 129 128 130 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 16 arch/arm/vfp/vfpsingle.c:1238 (set (reg:SI 195)
        (and:SI (reg/v:SI 142 [ sm ])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 142 [ sm ])
        (nil)))

(insn 131 130 132 16 arch/arm/vfp/vfpsingle.c:1238 (set (reg:SI 196)
        (plus:SI (reg:SI 195)
            (reg/v:SI 139 [ vecstride ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 195)
        (nil)))

(insn 132 131 133 16 arch/arm/vfp/vfpsingle.c:1238 (set (reg:SI 147 [ D.5459 ])
        (and:SI (reg:SI 196)
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 196)
        (nil)))

(insn 133 132 134 16 arch/arm/vfp/vfpsingle.c:1238 (set (reg/v:SI 142 [ sm ])
        (plus:SI (reg:SI 147 [ D.5459 ])
            (reg:SI 148 [ D.5454 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 148 [ D.5454 ])
        (expr_list:REG_DEAD (reg:SI 147 [ D.5459 ])
            (nil))))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 142 143 144 145 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 141 142 143 144 145 155


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 15 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u177(11){ }u178(13){ }u179(25){ }u180(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 142 143 144 145 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  def 	 24 [cc] 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 141 142 143 144 145 155
;; live  gen 	 24 [cc] 141
;; live  kill	

;; Pred edge  15 [50.0%] 
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 134 133 135 17 47 "" [1 uses])

(note 135 134 136 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 136 135 138 17 arch/arm/vfp/vfpsingle.c:1210 (set (reg/v:SI 141 [ vecitr ])
        (plus:SI (reg/v:SI 141 [ vecitr ])
            (const_int 65536 [0x10000]))) 4 {*arm_addsi3} (nil))

(insn 138 136 139 17 arch/arm/vfp/vfpsingle.c:1210 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ vecitr ])
            (reg/v:SI 140 [ veclen ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 139 138 140 17 arch/arm/vfp/vfpsingle.c:1210 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 137)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9011 [0x2333])
            (nil))))
;; End of basic block 17 -> ( 15 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 142 143 144 145 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 141 142 143 144 145 155


;; Succ edge  15 [90.1%]  (dfs_back)
;; Succ edge  19 [9.9%]  (fallthru,loop_exit)

;; Start of basic block ( 17 13) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u185(11){ }u186(13){ }u187(25){ }u188(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  17 [9.9%]  (fallthru,loop_exit)
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 140 139 141 19 46 "" [0 uses])

(note 141 140 146 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 146 141 152 19 arch/arm/vfp/vfpsingle.c:1244 (set (reg/i:SI 0 r0)
        (reg/v:SI 145 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 145 [ exceptions ])
        (nil)))

(insn 152 146 0 19 arch/arm/vfp/vfpsingle.c:1244 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 19 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_compare (vfp_compare)[0:160]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

**scanning insn=3
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=10
  mem: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=13
mems_found = 0, cannot_delete = true

**scanning insn=14
mems_found = 0, cannot_delete = true

**scanning insn=15
mems_found = 0, cannot_delete = true

**scanning insn=17
mems_found = 0, cannot_delete = true

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=19
mems_found = 0, cannot_delete = true

**scanning insn=20
mems_found = 0, cannot_delete = true

**scanning insn=22
mems_found = 0, cannot_delete = true

**scanning insn=23
mems_found = 0, cannot_delete = true

**scanning insn=25
mems_found = 0, cannot_delete = true

**scanning insn=26
mems_found = 0, cannot_delete = true

**scanning insn=27
mems_found = 0, cannot_delete = true

**scanning insn=29
mems_found = 0, cannot_delete = true

**scanning insn=34
mems_found = 0, cannot_delete = true

**scanning insn=39
mems_found = 0, cannot_delete = true

**scanning insn=42
mems_found = 0, cannot_delete = true

**scanning insn=43
mems_found = 0, cannot_delete = true

**scanning insn=44
mems_found = 0, cannot_delete = true

**scanning insn=45
mems_found = 0, cannot_delete = true

**scanning insn=47
mems_found = 0, cannot_delete = true

**scanning insn=48
mems_found = 0, cannot_delete = true

**scanning insn=49
mems_found = 0, cannot_delete = true

**scanning insn=50
mems_found = 0, cannot_delete = true

**scanning insn=52
mems_found = 0, cannot_delete = true

**scanning insn=53
mems_found = 0, cannot_delete = true

**scanning insn=54
mems_found = 0, cannot_delete = true

**scanning insn=56
mems_found = 0, cannot_delete = true

**scanning insn=57
mems_found = 0, cannot_delete = true

**scanning insn=58
mems_found = 0, cannot_delete = true

**scanning insn=61
mems_found = 0, cannot_delete = true

**scanning insn=66
mems_found = 0, cannot_delete = true

**scanning insn=67
mems_found = 0, cannot_delete = true

**scanning insn=69
mems_found = 0, cannot_delete = true

**scanning insn=70
mems_found = 0, cannot_delete = true

**scanning insn=72
mems_found = 0, cannot_delete = true

**scanning insn=73
mems_found = 0, cannot_delete = true

**scanning insn=74
mems_found = 0, cannot_delete = true

**scanning insn=75
mems_found = 0, cannot_delete = true

**scanning insn=77
mems_found = 0, cannot_delete = true

**scanning insn=78
mems_found = 0, cannot_delete = true

**scanning insn=79
mems_found = 0, cannot_delete = true

**scanning insn=81
mems_found = 0, cannot_delete = true

**scanning insn=82
mems_found = 0, cannot_delete = true

**scanning insn=88
mems_found = 0, cannot_delete = true

**scanning insn=89
mems_found = 0, cannot_delete = true

**scanning insn=90
mems_found = 0, cannot_delete = true

**scanning insn=91
mems_found = 0, cannot_delete = true

**scanning insn=93
mems_found = 0, cannot_delete = true

**scanning insn=94
mems_found = 0, cannot_delete = true

**scanning insn=95
mems_found = 0, cannot_delete = true

**scanning insn=96
mems_found = 0, cannot_delete = true

**scanning insn=97
mems_found = 0, cannot_delete = true

**scanning insn=99
mems_found = 0, cannot_delete = true

**scanning insn=100
mems_found = 0, cannot_delete = true

**scanning insn=102
mems_found = 0, cannot_delete = true

**scanning insn=103
mems_found = 0, cannot_delete = true

**scanning insn=104
mems_found = 0, cannot_delete = true

**scanning insn=105
mems_found = 0, cannot_delete = true

**scanning insn=106
mems_found = 0, cannot_delete = true

**scanning insn=112
mems_found = 0, cannot_delete = true

**scanning insn=117
mems_found = 0, cannot_delete = true

**scanning insn=122
mems_found = 0, cannot_delete = true

**scanning insn=129
mems_found = 0, cannot_delete = true

**scanning insn=135
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_compare

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,4u} r1={2d,1u} r2={2d,1u} r3={2d} r11={1d,24u} r12={2d} r13={1d,25u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={18d,17u} r25={1d,24u} r26={1d,23u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={8d,4u} r134={1d,10u,1d} r135={1d,2u} r138={1d,2u} r139={1d,8u,1d} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} 
;;    total ref usage 349{179d,168u,2e} in 69{68 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 138 139 141 142
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 134 138 139 141 142
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 7 4 2 arch/arm/vfp/vfpsingle.c:404 (set (reg/v:SI 138 [ signal_on_qnan ])
        (reg:SI 1 r1 [ signal_on_qnan ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ signal_on_qnan ])
        (nil)))

(insn 4 3 6 2 arch/arm/vfp/vfpsingle.c:404 (set (reg/v:SI 139 [ m ])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(note 6 4 10 2 NOTE_INSN_FUNCTION_BEG)

(call_insn 10 6 11 2 arch/arm/vfp/vfpsingle.c:408 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpsingle.c:408 (set (reg/v:SI 134 [ d ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 12 11 13 2 arch/arm/vfp/vfpsingle.c:409 (set (reg:SI 141)
        (ashiftrt:SI (reg/v:SI 139 [ m ])
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfpsingle.c:409 (set (reg:SI 142)
        (and:SI (reg:SI 141)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 141)
        (nil)))

(insn 14 13 15 2 arch/arm/vfp/vfpsingle.c:409 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142)
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 142)
        (nil)))

(jump_insn 15 14 16 2 arch/arm/vfp/vfpsingle.c:409 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 2 -> ( 3 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 138 139


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  7 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc] 143 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 138 139
;; live  gen 	 24 [cc] 143 144
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 3 arch/arm/vfp/vfpsingle.c:409 discrim 1 (set (reg:SI 144)
        (and:SI (reg/v:SI 139 [ m ])
            (const_int 16777215 [0xffffff]))) 67 {*arm_andsi3_insn} (nil))

(insn 18 17 19 3 arch/arm/vfp/vfpsingle.c:409 discrim 1 (set (reg:SI 143)
        (and:SI (reg:SI 144)
            (const_int -8388609 [0xffffffffff7fffff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_EQUAL (and:SI (reg/v:SI 139 [ m ])
                (const_int 8388607 [0x7fffff]))
            (nil))))

(insn 19 18 20 3 arch/arm/vfp/vfpsingle.c:409 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 143)
        (nil)))

(jump_insn 20 19 21 3 arch/arm/vfp/vfpsingle.c:409 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 138 139


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(11){ }u25(13){ }u26(25){ }u27(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 138 139
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 23 4 arch/arm/vfp/vfpsingle.c:411 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ signal_on_qnan ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 23 22 24 4 arch/arm/vfp/vfpsingle.c:411 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 8 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 138 139


;; Succ edge  8 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u30(11){ }u31(13){ }u32(25){ }u33(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc] 145
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 138 139
;; live  gen 	 24 [cc] 145
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 5 arch/arm/vfp/vfpsingle.c:411 discrim 1 (set (reg:SI 145)
        (and:SI (reg/v:SI 139 [ m ])
            (const_int 4194304 [0x400000]))) 67 {*arm_andsi3_insn} (nil))

(insn 26 25 27 5 arch/arm/vfp/vfpsingle.c:411 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 145)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 145)
        (nil)))

(jump_insn 27 26 28 5 arch/arm/vfp/vfpsingle.c:411 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 8 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 138 139


;; Succ edge  8 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(11){ }u38(13){ }u39(25){ }u40(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 138 139
;; live  gen 	 133
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 32 6 arch/arm/vfp/vfpsingle.c:410 (set (reg/v:SI 133 [ ret ])
        (const_int 805306368 [0x30000000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 139


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 138 139
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [72.0%] 
;; Pred edge  3 [50.0%] 
(code_label 32 29 33 7 54 "" [2 uses])

(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 37 7 arch/arm/vfp/vfpsingle.c:406 (set (reg/v:SI 133 [ ret ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 139


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u45(11){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 138 139
;; live  gen 	 133
;; live  kill	

;; Pred edge  5 [50.0%] 
;; Pred edge  4 [50.0%] 
(code_label 37 34 38 8 55 "" [2 uses])

(note 38 37 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 8 arch/arm/vfp/vfpsingle.c:415 (set (reg/v:SI 133 [ ret ])
        (const_int 805306369 [0x30000001])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 139


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 7 6) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u49(11){ }u50(13){ }u51(25){ }u52(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 146 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 139
;; live  gen 	 24 [cc] 146 147
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 40 39 41 9 56 "" [0 uses])

(note 41 40 42 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 9 arch/arm/vfp/vfpsingle.c:418 (set (reg:SI 146)
        (ashiftrt:SI (reg/v:SI 134 [ d ])
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (nil))

(insn 43 42 44 9 arch/arm/vfp/vfpsingle.c:418 (set (reg:SI 147)
        (and:SI (reg:SI 146)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 146)
        (nil)))

(insn 44 43 45 9 arch/arm/vfp/vfpsingle.c:418 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147)
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 147)
        (nil)))

(jump_insn 45 44 46 9 arch/arm/vfp/vfpsingle.c:418 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 9 -> ( 10 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 139


;; Succ edge  10 [28.0%]  (fallthru)
;; Succ edge  14 [72.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u57(11){ }u58(13){ }u59(25){ }u60(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 148 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 139
;; live  gen 	 24 [cc] 148 149
;; live  kill	

;; Pred edge  9 [28.0%]  (fallthru)
(note 46 45 47 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 47 46 48 10 arch/arm/vfp/vfpsingle.c:418 discrim 1 (set (reg:SI 149)
        (and:SI (reg/v:SI 134 [ d ])
            (const_int 16777215 [0xffffff]))) 67 {*arm_andsi3_insn} (nil))

(insn 48 47 49 10 arch/arm/vfp/vfpsingle.c:418 discrim 1 (set (reg:SI 148)
        (and:SI (reg:SI 149)
            (const_int -8388609 [0xffffffffff7fffff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (and:SI (reg/v:SI 134 [ d ])
                (const_int 8388607 [0x7fffff]))
            (nil))))

(insn 49 48 50 10 arch/arm/vfp/vfpsingle.c:418 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 148)
        (nil)))

(jump_insn 50 49 51 10 arch/arm/vfp/vfpsingle.c:418 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10 -> ( 11 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 139


;; Succ edge  11 [50.0%]  (fallthru)
;; Succ edge  14 [50.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u66(11){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138
;; lr  def 	 24 [cc] 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138
;; live  gen 	 24 [cc] 133
;; live  kill	

;; Pred edge  10 [50.0%]  (fallthru)
(note 51 50 52 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 11 arch/arm/vfp/vfpsingle.c:419 (set (reg/v:SI 133 [ ret ])
        (ior:SI (reg/v:SI 133 [ ret ])
            (const_int 805306368 [0x30000000]))) 89 {*arm_iorsi3} (nil))

(insn 53 52 54 11 arch/arm/vfp/vfpsingle.c:420 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ signal_on_qnan ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 138 [ signal_on_qnan ])
        (nil)))

(jump_insn 54 53 55 11 arch/arm/vfp/vfpsingle.c:420 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11 -> ( 13 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134


;; Succ edge  13 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u73(11){ }u74(13){ }u75(25){ }u76(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 150
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 24 [cc] 150
;; live  kill	

;; Pred edge  11 [50.0%]  (fallthru)
(note 55 54 56 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 12 arch/arm/vfp/vfpsingle.c:420 discrim 1 (set (reg:SI 150)
        (and:SI (reg/v:SI 134 [ d ])
            (const_int 4194304 [0x400000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ d ])
        (nil)))

(insn 57 56 58 12 arch/arm/vfp/vfpsingle.c:420 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 150)
        (nil)))

(jump_insn 58 57 59 12 arch/arm/vfp/vfpsingle.c:420 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 123)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12 -> ( 13 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133


;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  24 [50.0%] 

;; Start of basic block ( 11 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u80(11){ }u81(13){ }u82(25){ }u83(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; live  gen 	 133
;; live  kill	

;; Pred edge  11 [50.0%] 
;; Pred edge  12 [50.0%]  (fallthru)
(code_label 59 58 60 13 58 "" [1 uses])

(note 60 59 61 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 64 13 arch/arm/vfp/vfpsingle.c:424 (set (reg/v:SI 133 [ ret ])
        (ior:SI (reg/v:SI 133 [ ret ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 13 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u85(11){ }u86(13){ }u87(25){ }u88(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 139
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  9 [72.0%] 
;; Pred edge  10 [50.0%] 
(code_label 64 61 65 14 57 "" [2 uses])

(note 65 64 66 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 14 arch/arm/vfp/vfpsingle.c:427 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 67 66 68 14 arch/arm/vfp/vfpsingle.c:427 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 123)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2907 [0xb5b])
            (nil))))
;; End of basic block 14 -> ( 15 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 139


;; Succ edge  15 [70.9%]  (fallthru)
;; Succ edge  24 [29.1%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u91(11){ }u92(13){ }u93(25){ }u94(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 139
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 139
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  14 [70.9%]  (fallthru)
(note 68 67 69 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 69 68 70 15 arch/arm/vfp/vfpsingle.c:428 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ d ])
            (reg/v:SI 139 [ m ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 70 69 71 15 arch/arm/vfp/vfpsingle.c:428 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1991 [0x7c7])
            (nil))))
;; End of basic block 15 -> ( 21 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 139


;; Succ edge  21 [19.9%] 
;; Succ edge  16 [80.1%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u98(11){ }u99(13){ }u100(25){ }u101(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 139
;; lr  def 	 24 [cc] 151 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 139
;; live  gen 	 24 [cc] 151 152
;; live  kill	

;; Pred edge  15 [80.1%]  (fallthru)
(note 71 70 72 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 73 16 arch/arm/vfp/vfpsingle.c:428 discrim 2 (set (reg:SI 151)
        (ior:SI (reg/v:SI 134 [ d ])
            (reg/v:SI 139 [ m ]))) 89 {*arm_iorsi3} (nil))

(insn 73 72 74 16 arch/arm/vfp/vfpsingle.c:428 discrim 2 (set (reg:SI 152)
        (and:SI (reg:SI 151)
            (const_int 2147483647 [0x7fffffff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 151)
        (nil)))

(insn 74 73 75 16 arch/arm/vfp/vfpsingle.c:428 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 152)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 152)
        (nil)))

(jump_insn 75 74 76 16 arch/arm/vfp/vfpsingle.c:428 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 16 -> ( 21 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 139


;; Succ edge  21 [39.0%] 
;; Succ edge  17 [61.0%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u107(11){ }u108(13){ }u109(25){ }u110(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 139
;; lr  def 	 24 [cc] 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 139
;; live  gen 	 24 [cc] 153
;; live  kill	

;; Pred edge  16 [61.0%]  (fallthru)
(note 76 75 77 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 17 arch/arm/vfp/vfpsingle.c:433 (set (reg:SI 153)
        (xor:SI (reg/v:SI 134 [ d ])
            (reg/v:SI 139 [ m ]))) 96 {*arm_xorsi3} (nil))

(insn 78 77 79 17 arch/arm/vfp/vfpsingle.c:433 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 153)
        (nil)))

(jump_insn 79 78 80 17 arch/arm/vfp/vfpsingle.c:433 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
            (nil))))
;; End of basic block 17 -> ( 18 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 139


;; Succ edge  18 [27.0%]  (fallthru)
;; Succ edge  19 [73.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u115(11){ }u116(13){ }u117(25){ }u118(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  17 [27.0%]  (fallthru)
(note 80 79 81 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 81 80 82 18 arch/arm/vfp/vfpsingle.c:437 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ d ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ d ])
        (nil)))

(jump_insn 82 81 86 18 arch/arm/vfp/vfpsingle.c:437 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2700 [0xa8c])
            (nil))))
;; End of basic block 18 -> ( 23 22)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  23 [27.0%] 
;; Succ edge  22 [73.0%]  (fallthru)

;; Start of basic block ( 17) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u121(11){ }u122(13){ }u123(25){ }u124(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 139
;; lr  def 	 24 [cc] 135 155 157 158 159 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 139
;; live  gen 	 24 [cc] 135 155 157 158 159 160
;; live  kill	

;; Pred edge  17 [73.0%] 
(code_label 86 82 87 19 61 "" [1 uses])

(note 87 86 88 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 19 arch/arm/vfp/vfpsingle.c:447 (set (reg:SI 155)
        (lshiftrt:SI (reg/v:SI 134 [ d ])
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 89 88 90 19 arch/arm/vfp/vfpsingle.c:447 (set (reg:SI 135 [ D.4544 ])
        (zero_extend:SI (subreg:QI (reg:SI 155) 0))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:SI 155)
        (nil)))

(insn 90 89 91 19 arch/arm/vfp/vfpsingle.c:447 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ d ])
            (reg/v:SI 139 [ m ]))) 219 {*arm_cmpsi_insn} (nil))

(insn 91 90 93 19 arch/arm/vfp/vfpsingle.c:447 (set (reg:SI 157)
        (lt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 93 91 94 19 arch/arm/vfp/vfpsingle.c:447 (set (reg:SI 158)
        (xor:SI (reg:SI 135 [ D.4544 ])
            (reg:SI 157))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 157)
        (nil)))

(insn 94 93 95 19 arch/arm/vfp/vfpsingle.c:447 (set (reg:QI 159)
        (subreg:QI (reg:SI 158) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 158)
        (nil)))

(insn 95 94 96 19 arch/arm/vfp/vfpsingle.c:447 (set (reg:SI 160)
        (zero_extend:SI (reg:QI 159))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 159)
        (nil)))

(insn 96 95 97 19 arch/arm/vfp/vfpsingle.c:447 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 160)
        (nil)))

(jump_insn 97 96 98 19 arch/arm/vfp/vfpsingle.c:447 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 19 -> ( 23 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135 139


;; Succ edge  23 [39.0%] 
;; Succ edge  20 [61.0%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u137(11){ }u138(13){ }u139(25){ }u140(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 139
;; lr  def 	 24 [cc] 162 163 164 165
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135 139
;; live  gen 	 24 [cc] 162 163 164 165
;; live  kill	

;; Pred edge  19 [61.0%]  (fallthru)
(note 98 97 99 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 99 98 100 20 arch/arm/vfp/vfpsingle.c:452 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ d ])
            (reg/v:SI 139 [ m ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 139 [ m ])
        (expr_list:REG_DEAD (reg/v:SI 134 [ d ])
            (nil))))

(insn 100 99 102 20 arch/arm/vfp/vfpsingle.c:452 (set (reg:SI 162)
        (gt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 102 100 103 20 arch/arm/vfp/vfpsingle.c:452 (set (reg:SI 163)
        (xor:SI (reg:SI 135 [ D.4544 ])
            (reg:SI 162))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_DEAD (reg:SI 135 [ D.4544 ])
            (nil))))

(insn 103 102 104 20 arch/arm/vfp/vfpsingle.c:452 (set (reg:QI 164)
        (subreg:QI (reg:SI 163) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 163)
        (nil)))

(insn 104 103 105 20 arch/arm/vfp/vfpsingle.c:452 (set (reg:SI 165)
        (zero_extend:SI (reg:QI 164))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 164)
        (nil)))

(insn 105 104 106 20 arch/arm/vfp/vfpsingle.c:452 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 165)
        (nil)))

(jump_insn 106 105 110 20 arch/arm/vfp/vfpsingle.c:452 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 115)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 20 -> ( 22 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133


;; Succ edge  22 [61.0%] 
;; Succ edge  24 [39.0%]  (fallthru)

;; Start of basic block ( 15 16) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u151(11){ }u152(13){ }u153(25){ }u154(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  15 [19.9%] 
;; Pred edge  16 [39.0%] 
(code_label 110 106 111 21 60 "" [2 uses])

(note 111 110 112 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 115 21 arch/arm/vfp/vfpsingle.c:432 (set (reg/v:SI 133 [ ret ])
        (const_int 1610612736 [0x60000000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 20 18) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u155(11){ }u156(13){ }u157(25){ }u158(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  20 [61.0%] 
;; Pred edge  18 [73.0%]  (fallthru)
(code_label 115 112 116 22 63 "" [1 uses])

(note 116 115 117 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 117 116 120 22 arch/arm/vfp/vfpsingle.c:446 (set (reg/v:SI 133 [ ret ])
        (const_int 536870912 [0x20000000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 22 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 18 19) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u159(11){ }u160(13){ }u161(25){ }u162(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  18 [27.0%] 
;; Pred edge  19 [39.0%] 
(code_label 120 117 121 23 62 "" [2 uses])

(note 121 120 122 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 122 121 123 23 arch/arm/vfp/vfpsingle.c:451 (set (reg/v:SI 133 [ ret ])
        (const_int -2147483648 [0xffffffff80000000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 23 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 23 22 14 21 12 13 20) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u163(11){ }u164(13){ }u165(25){ }u166(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  22 [100.0%]  (fallthru)
;; Pred edge  14 [29.1%] 
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  12 [50.0%] 
;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  20 [39.0%]  (fallthru)
(code_label 123 122 124 24 59 "" [2 uses])

(note 124 123 129 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 129 124 135 24 arch/arm/vfp/vfpsingle.c:460 (set (reg/i:SI 0 r0)
        (reg/v:SI 133 [ ret ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 133 [ ret ])
        (nil)))

(insn 135 129 0 24 arch/arm/vfp/vfpsingle.c:460 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 24 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fcmpez (vfp_single_fcmpez)[0:164]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=13
  mem: (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>)

   after canon_rtx address: (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>)
  gid=0 offset=0 
 processing const load gid=0[0..4)
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fcmpez

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp]
;;  ref usage 	r0={2d,2u} r1={3d,1u} r2={3d,1u} r3={2d,1u} r11={1d,2u} r12={2d} r13={1d,3u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 142{128d,14u,0e} in 3{2 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 6 11 2 arch/arm/vfp/vfpsingle.c:479 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 13 2 arch/arm/vfp/vfpsingle.c:479 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 13 11 0 2 arch/arm/vfp/vfpsingle.c:479 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fcmpz (vfp_single_fcmpz)[0:163]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=13
  mem: (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>)

   after canon_rtx address: (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>)
  gid=0 offset=0 
 processing const load gid=0[0..4)
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fcmpz

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp]
;;  ref usage 	r0={2d,2u} r1={3d,2u} r2={3d,1u} r3={2d,1u} r11={1d,2u} r12={2d} r13={1d,3u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 143{128d,15u,0e} in 3{2 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 6 11 2 arch/arm/vfp/vfpsingle.c:474 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 13 2 arch/arm/vfp/vfpsingle.c:474 (set (reg:SI 2 r2)
        (reg:SI 1 r1)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(call_insn/j 13 11 0 2 arch/arm/vfp/vfpsingle.c:474 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fcmpe (vfp_single_fcmpe)[0:162]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=13
  mem: (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>)

   after canon_rtx address: (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>)
  gid=0 offset=0 
 processing const load gid=0[0..4)
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fcmpe

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp]
;;  ref usage 	r0={2d,2u} r1={3d,1u} r2={2d,1u} r3={2d,1u} r11={1d,2u} r12={2d} r13={1d,3u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 141{127d,14u,0e} in 2{1 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 6 13 2 arch/arm/vfp/vfpsingle.c:469 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 13 10 0 2 arch/arm/vfp/vfpsingle.c:469 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fcmp (vfp_single_fcmp)[0:161]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=13
  mem: (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>)

   after canon_rtx address: (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>)
  gid=0 offset=0 
 processing const load gid=0[0..4)
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fcmp

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp]
;;  ref usage 	r0={2d,2u} r1={3d,1u} r2={2d,1u} r3={2d,1u} r11={1d,2u} r12={2d} r13={1d,3u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 141{127d,14u,0e} in 2{1 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 6 13 2 arch/arm/vfp/vfpsingle.c:464 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 13 10 0 2 arch/arm/vfp/vfpsingle.c:464 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_normalise_denormal (vfp_single_normalise_denormal)[0:152]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=6
  mem: (plus:SI (reg/v/f:SI 135 [ vs ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 135 [ vs ])
    (const_int 4 [0x4]))
expanding: r135 into: r0
expanding: r0 into: NULL

   after cselib_expand address: (plus:SI (reg:SI 0 r0 [ vs ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg:SI 0 r0 [ vs ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ vs ])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=7
mems_found = 0, cannot_delete = true

**scanning insn=8
mems_found = 0, cannot_delete = true

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=13
  mem: (reg/v/f:SI 135 [ vs ])

   after canon_rtx address: (reg/v/f:SI 135 [ vs ])
expanding: r135 into: NULL

   after cselib_expand address: (reg/v/f:SI 135 [ vs ])

   after canon_rtx address: (reg/v/f:SI 135 [ vs ])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 135 [ vs ]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=15
mems_found = 0, cannot_delete = true

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=19
  mem: (reg/v/f:SI 135 [ vs ])

   after canon_rtx address: (reg/v/f:SI 135 [ vs ])
expanding: r135 into: NULL

   after cselib_expand address: (reg/v/f:SI 135 [ vs ])

   after canon_rtx address: (reg/v/f:SI 135 [ vs ])
  varying cselib base=1 offset = 0
 processing cselib store [0..2)
mems_found = 1, cannot_delete = false

**scanning insn=21
mems_found = 0, cannot_delete = true

**scanning insn=22
  mem: (plus:SI (reg/v/f:SI 135 [ vs ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 135 [ vs ])
    (const_int 4 [0x4]))
expanding: r135 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 135 [ vs ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 135 [ vs ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
expanding: r145 into: (ashift:SI (value:SI)
    (value:SI))
expanding value SI into: r136
expanding: r136 into: NULL
expanding value SI into: r134
expanding: r134 into: NULL
    trying store in insn=19 gid=-1[0..2)
mems_found = 1, cannot_delete = false
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_normalise_denormal

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r11={1d,4u} r12={1d} r13={1d,4u} r14={1d,1u} r24={1d,1u} r25={1d,4u} r26={1d,3u} r133={1d,1u} r134={1d,3u} r135={1d,4u} r136={1d,2u} r137={1d,1u} r139={1d,1u} r140={1d,1u} r143={1d,1u} r145={1d,1u} 
;;    total ref usage 53{20d,33u,0e} in 13{13 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 134 135 136 137
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 134 135 136 137
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/vfp/vfpsingle.c:55 (set (reg/v/f:SI 135 [ vs ])
        (reg:SI 0 r0 [ vs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ vs ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg:SI 136 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 133 [ ret ])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (reg:SI 136 [ <variable>.significand ])
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (nil))

(insn 8 7 9 2 arch/arm/vfp/vfpsingle.c:56 (set (reg:SI 137)
        (minus:SI (const_int 32 [0x20])
            (reg/v:SI 133 [ ret ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/v:SI 133 [ ret ])
        (nil)))

(insn 9 8 10 2 arch/arm/vfp/vfpsingle.c:56 (set (reg/v:SI 134 [ bits ])
        (minus:SI (const_int 31 [0x1f])
            (reg:SI 137))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 137)
        (nil)))

(insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:60 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ bits ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 11 10 12 2 arch/arm/vfp/vfpsingle.c:60 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 28)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 136
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 136


;; Succ edge  3 [61.0%]  (fallthru)
;; Succ edge  4 [39.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136
;; lr  def 	 139 140 143 145
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 136
;; live  gen 	 139 140 143 145
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru)
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 15 3 arch/arm/vfp/vfpsingle.c:61 (set (reg:SI 139 [ <variable>.exponent ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 135 [ vs ]) [0 <variable>.exponent+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 15 13 18 3 arch/arm/vfp/vfpsingle.c:61 (set (reg:SI 140)
        (plus:SI (reg:SI 139 [ <variable>.exponent ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 139 [ <variable>.exponent ])
        (nil)))

(insn 18 15 19 3 arch/arm/vfp/vfpsingle.c:61 (set (reg:SI 143)
        (minus:SI (reg:SI 140)
            (reg/v:SI 134 [ bits ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 140)
        (nil)))

(insn 19 18 21 3 arch/arm/vfp/vfpsingle.c:61 (set (mem/s/j:HI (reg/v/f:SI 135 [ vs ]) [0 <variable>.exponent+0 S2 A32])
        (subreg:HI (reg:SI 143) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 143)
        (nil)))

(insn 21 19 22 3 arch/arm/vfp/vfpsingle.c:62 (set (reg:SI 145)
        (ashift:SI (reg:SI 136 [ <variable>.significand ])
            (reg/v:SI 134 [ bits ]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 136 [ <variable>.significand ])
        (expr_list:REG_DEAD (reg/v:SI 134 [ bits ])
            (nil))))

(insn 22 21 28 3 arch/arm/vfp/vfpsingle.c:62 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 145)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg/v/f:SI 135 [ vs ])
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [39.0%] 
(code_label 28 22 31 4 75 "" [1 uses])

(note 31 28 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_ftosi (vfp_single_ftosi)[0:170]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 39 n_edges 57 count 69 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 39 n_edges 57 count 76 (  1.9)

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=13
mems_found = 0, cannot_delete = true

**scanning insn=14
mems_found = 0, cannot_delete = true

**scanning insn=15
mems_found = 0, cannot_delete = true

**scanning insn=16
mems_found = 0, cannot_delete = true

**scanning insn=17
mems_found = 0, cannot_delete = true

**scanning insn=20
mems_found = 0, cannot_delete = true

**scanning insn=21
mems_found = 0, cannot_delete = true

**scanning insn=23
mems_found = 0, cannot_delete = true

**scanning insn=24
mems_found = 0, cannot_delete = true

**scanning insn=25
mems_found = 0, cannot_delete = true

**scanning insn=26
mems_found = 0, cannot_delete = true

**scanning insn=27
mems_found = 0, cannot_delete = true

**scanning insn=29
mems_found = 0, cannot_delete = true

**scanning insn=35
mems_found = 0, cannot_delete = true

**scanning insn=36
mems_found = 0, cannot_delete = true

**scanning insn=38
mems_found = 0, cannot_delete = true

**scanning insn=39
mems_found = 0, cannot_delete = true

**scanning insn=41
mems_found = 0, cannot_delete = true

**scanning insn=47
mems_found = 0, cannot_delete = true

**scanning insn=48
mems_found = 0, cannot_delete = true

**scanning insn=290
mems_found = 0, cannot_delete = true

**scanning insn=57
mems_found = 0, cannot_delete = true

**scanning insn=58
mems_found = 0, cannot_delete = true

**scanning insn=60
mems_found = 0, cannot_delete = true

**scanning insn=66
mems_found = 0, cannot_delete = true

**scanning insn=292
mems_found = 0, cannot_delete = true

**scanning insn=73
mems_found = 0, cannot_delete = true

**scanning insn=74
mems_found = 0, cannot_delete = true

**scanning insn=294
mems_found = 0, cannot_delete = true

**scanning insn=85
mems_found = 0, cannot_delete = true

**scanning insn=86
mems_found = 0, cannot_delete = true

**scanning insn=87
mems_found = 0, cannot_delete = true

**scanning insn=89
mems_found = 0, cannot_delete = true

**scanning insn=90
mems_found = 0, cannot_delete = true

**scanning insn=95
mems_found = 0, cannot_delete = true

**scanning insn=96
mems_found = 0, cannot_delete = true

**scanning insn=97
mems_found = 0, cannot_delete = true

**scanning insn=98
mems_found = 0, cannot_delete = true

**scanning insn=99
mems_found = 0, cannot_delete = true

**scanning insn=100
mems_found = 0, cannot_delete = true

**scanning insn=102
mems_found = 0, cannot_delete = true

**scanning insn=296
mems_found = 0, cannot_delete = true

**scanning insn=113
mems_found = 0, cannot_delete = true

**scanning insn=118
mems_found = 0, cannot_delete = true

**scanning insn=120
mems_found = 0, cannot_delete = true

**scanning insn=121
mems_found = 0, cannot_delete = true

**scanning insn=124
mems_found = 0, cannot_delete = true

**scanning insn=125
mems_found = 0, cannot_delete = true

**scanning insn=126
mems_found = 0, cannot_delete = true

**scanning insn=127
mems_found = 0, cannot_delete = true

**scanning insn=128
mems_found = 0, cannot_delete = true

**scanning insn=129
mems_found = 0, cannot_delete = true

**scanning insn=130
mems_found = 0, cannot_delete = true

**scanning insn=132
mems_found = 0, cannot_delete = true

**scanning insn=133
mems_found = 0, cannot_delete = true

**scanning insn=298
mems_found = 0, cannot_delete = true

**scanning insn=146
mems_found = 0, cannot_delete = true

**scanning insn=147
mems_found = 0, cannot_delete = true

**scanning insn=149
mems_found = 0, cannot_delete = true

**scanning insn=150
mems_found = 0, cannot_delete = true

**scanning insn=152
mems_found = 0, cannot_delete = true

**scanning insn=153
mems_found = 0, cannot_delete = true

**scanning insn=155
mems_found = 0, cannot_delete = true

**scanning insn=156
mems_found = 0, cannot_delete = true

**scanning insn=157
mems_found = 0, cannot_delete = true

**scanning insn=158
mems_found = 0, cannot_delete = true

**scanning insn=159
mems_found = 0, cannot_delete = true

**scanning insn=161
mems_found = 0, cannot_delete = true

**scanning insn=166
mems_found = 0, cannot_delete = true

**scanning insn=169
mems_found = 0, cannot_delete = true

**scanning insn=170
mems_found = 0, cannot_delete = true

**scanning insn=171
mems_found = 0, cannot_delete = true

**scanning insn=173
mems_found = 0, cannot_delete = true

**scanning insn=174
mems_found = 0, cannot_delete = true

**scanning insn=176
mems_found = 0, cannot_delete = true

**scanning insn=177
mems_found = 0, cannot_delete = true

**scanning insn=178
mems_found = 0, cannot_delete = true

**scanning insn=179
mems_found = 0, cannot_delete = true

**scanning insn=180
mems_found = 0, cannot_delete = true

**scanning insn=182
mems_found = 0, cannot_delete = true

**scanning insn=185
mems_found = 0, cannot_delete = true

**scanning insn=300
mems_found = 0, cannot_delete = true

**scanning insn=196
mems_found = 0, cannot_delete = true

**scanning insn=197
mems_found = 0, cannot_delete = true

**scanning insn=199
mems_found = 0, cannot_delete = true

**scanning insn=302
mems_found = 0, cannot_delete = true

**scanning insn=210
mems_found = 0, cannot_delete = true

**scanning insn=215
mems_found = 0, cannot_delete = true

**scanning insn=216
mems_found = 0, cannot_delete = true

**scanning insn=218
mems_found = 0, cannot_delete = true

**scanning insn=221
mems_found = 0, cannot_delete = true

**scanning insn=222
mems_found = 0, cannot_delete = true

**scanning insn=224
mems_found = 0, cannot_delete = true

**scanning insn=230
mems_found = 0, cannot_delete = true

**scanning insn=231
mems_found = 0, cannot_delete = true

**scanning insn=232
mems_found = 0, cannot_delete = true

**scanning insn=234
mems_found = 0, cannot_delete = true

**scanning insn=235
mems_found = 0, cannot_delete = true

**scanning insn=236
mems_found = 0, cannot_delete = true

**scanning insn=238
mems_found = 0, cannot_delete = true

**scanning insn=239
mems_found = 0, cannot_delete = true

**scanning insn=241
mems_found = 0, cannot_delete = true

**scanning insn=246
mems_found = 0, cannot_delete = true

**scanning insn=247
mems_found = 0, cannot_delete = true

**scanning insn=249
mems_found = 0, cannot_delete = true

**scanning insn=250
mems_found = 0, cannot_delete = true

**scanning insn=252
mems_found = 0, cannot_delete = true

**scanning insn=257
mems_found = 0, cannot_delete = true

**scanning insn=260
mems_found = 0, cannot_delete = true

**scanning insn=261
mems_found = 0, cannot_delete = true

**scanning insn=262
  mem: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=279
mems_found = 0, cannot_delete = true

**scanning insn=285
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_ftosi

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={2d,1u} r3={2d,1u} r11={1d,38u} r12={2d} r13={1d,39u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={33d,32u} r25={1d,38u} r26={1d,37u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r135={1d,7u} r136={1d,3u} r137={2d,7u} r138={3d,1u} r139={1d,3u} r140={1d,2u} r141={4d,2u} r142={1d,5u} r143={6d,6u} r144={9d,6u} r145={1d,1u} r147={1d,1u} r149={1d,3u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r155={1d,3u} r156={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r165={1d,2u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,4u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r176={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r184={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r191={1d,1u} 
;;    total ref usage 501{225d,276u,0e} in 119{118 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 136 137 147 149 150 151 152 153 155 156 159 160 161 162
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 136 137 147 149 150 151 152 153 155 156 159 160 161 162
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 4 2 arch/arm/vfp/vfpsingle.c:628 (set (reg/v:SI 147 [ sd ])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 4 2 5 2 arch/arm/vfp/vfpsingle.c:628 (set (reg/v:SI 149 [ m ])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:628 (set (reg/v:SI 150 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 6 11 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 151)
        (ashiftrt:SI (reg/v:SI 149 [ m ])
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 152)
        (zero_extend:SI (subreg:HI (reg:SI 151) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 151)
        (nil)))

(insn 12 11 13 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 136 [ D.5612 ])
        (and:SI (reg:SI 152)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 152)
        (nil)))

(insn 13 12 14 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 153)
        (ashift:SI (reg/v:SI 149 [ m ])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 137 [ significand ])
        (lshiftrt:SI (reg:SI 153)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 153)
        (nil)))

(insn 15 14 16 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 155 [ D.5612 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5612 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 16 15 17 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 155 [ D.5612 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(insn 17 16 20 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 156)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 20 17 21 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 155 [ D.5612 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 21 20 23 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 159)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 23 21 24 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 160)
        (and:SI (reg:SI 156)
            (reg:SI 159))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg:SI 156)
            (nil))))

(insn 24 23 25 2 arch/arm/vfp/vfp.h:200 (set (reg:QI 161)
        (subreg:QI (reg:SI 160) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 160)
        (nil)))

(insn 25 24 26 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 162)
        (zero_extend:SI (reg:QI 161))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 161)
        (nil)))

(insn 26 25 27 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 162)
        (nil)))

(jump_insn 27 26 28 2 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150 155


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u27(11){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150
;; live  gen 	 137
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 28 27 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 32 3 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 137 [ significand ])
        (ior:SI (reg/v:SI 137 [ significand ])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 3 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u32(11){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150 155
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
(code_label 32 29 33 4 77 "" [1 uses])

(note 33 32 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 35 33 36 4 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 155 [ D.5612 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 155 [ D.5612 ])
        (nil)))

(jump_insn 36 35 37 4 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 55)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4400 [0x1130])
            (nil))))
;; End of basic block 4 -> ( 5 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150


;; Succ edge  5 [56.0%]  (fallthru)
;; Succ edge  8 [44.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [56.0%]  (fallthru)
(note 37 36 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 5 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 39 38 40 5 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u45(11){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150
;; live  gen 	 141
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 40 39 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 41 40 45 6 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 141 [ tm ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 147 149 150
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 147 149 150


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u50(11){ }u51(13){ }u52(25){ }u53(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 141 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150
;; live  gen 	 24 [cc] 141 164
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 45 41 46 7 79 "" [1 uses])

(note 46 45 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 47 46 48 7 arch/arm/vfp/vfp.h:234 (set (reg:SI 164)
        (and:SI (reg/v:SI 137 [ significand ])
            (const_int 536870912 [0x20000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 48 47 290 7 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 164)
        (nil)))

(insn 290 48 55 7 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 141 [ tm ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 7 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 147 149 150
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 147 149 150


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u62(11){ }u63(13){ }u64(25){ }u65(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [44.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 55 290 56 8 78 "" [1 uses])

(note 56 55 57 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 57 56 58 8 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.5612 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 58 57 59 8 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 10 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150


;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u68(11){ }u69(13){ }u70(25){ }u71(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150
;; live  gen 	 141
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 64 9 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 141 [ tm ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 147 149 150
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 147 149 150


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u73(11){ }u74(13){ }u75(25){ }u76(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 147 149 150
;; live  gen 	 24 [cc] 141
;; live  kill	

;; Pred edge  8 [50.0%] 
(code_label 64 60 65 10 82 "" [1 uses])

(note 65 64 66 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 292 10 arch/arm/vfp/vfp.h:239 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 292 66 71 10 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 141 [ tm ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 147 149 150
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 147 149 150


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 6 9 7 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u84(11){ }u85(13){ }u86(25){ }u87(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 147 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 143 165 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 147 149 150
;; live  gen 	 24 [cc] 143 165 166
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 71 292 72 11 80 "" [0 uses])

(note 72 71 73 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 73 72 74 11 arch/arm/vfp/vfpsingle.c:641 (set (reg:SI 165)
        (and:SI (reg/v:SI 141 [ tm ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (nil))

(insn 74 73 294 11 arch/arm/vfp/vfpsingle.c:641 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 294 74 85 11 arch/arm/vfp/vfpsingle.c:642 (set (reg/v:SI 143 [ exceptions ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 165)
            (const_int 128 [0x80]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg:CC 24 cc)
            (nil))))

(insn 85 294 86 11 arch/arm/vfp/vfpsingle.c:644 (set (reg:SI 166)
        (and:SI (reg/v:SI 141 [ tm ])
            (const_int 16 [0x10]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 141 [ tm ])
        (nil)))

(insn 86 85 87 11 arch/arm/vfp/vfpsingle.c:644 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 166)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 166)
        (nil)))

(jump_insn 87 86 88 11 arch/arm/vfp/vfpsingle.c:644 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 147 149 150
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 147 149 150


;; Succ edge  12 [39.0%]  (fallthru)
;; Succ edge  13 [61.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u107(11){ }u108(13){ }u109(25){ }u110(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 143 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147
;; live  gen 	 143 144
;; live  kill	

;; Pred edge  11 [39.0%]  (fallthru)
(note 88 87 89 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 89 88 90 12 arch/arm/vfp/vfpsingle.c:646 (set (reg/v:SI 143 [ exceptions ])
        (ior:SI (reg/v:SI 143 [ exceptions ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))

(insn 90 89 93 12 arch/arm/vfp/vfpsingle.c:645 (set (reg/v:SI 144 [ d ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 147


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u112(11){ }u113(13){ }u114(25){ }u115(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 147 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 149
;; lr  def 	 24 [cc] 135 167 168 169
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 147 149 150
;; live  gen 	 24 [cc] 135 167 168 169
;; live  kill	

;; Pred edge  11 [61.0%] 
(code_label 93 90 94 13 86 "" [1 uses])

(note 94 93 95 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 13 arch/arm/vfp/vfp.h:195 (set (reg:SI 167)
        (and:SI (reg/v:SI 149 [ m ])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 149 [ m ])
        (nil)))

(insn 96 95 97 13 arch/arm/vfp/vfp.h:195 (set (reg:SI 168)
        (lshiftrt:SI (reg:SI 167)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 167)
        (nil)))

(insn 97 96 98 13 arch/arm/vfp/vfp.h:195 (set (reg:SI 135 [ D.5615 ])
        (zero_extend:SI (subreg:HI (reg:SI 168) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 168)
        (nil)))

(insn 98 97 99 13 arch/arm/vfp/vfpsingle.c:647 (set (reg:SI 169 [ D.5612 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5612 ]) 0))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 136 [ D.5612 ])
        (nil)))

(insn 99 98 100 13 arch/arm/vfp/vfpsingle.c:647 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169 [ D.5612 ])
            (const_int 158 [0x9e]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 100 99 101 13 arch/arm/vfp/vfpsingle.c:647 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 116)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 143 147 150 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 143 147 150 169


;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  15 [50.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u122(11){ }u123(13){ }u124(25){ }u125(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143
;; lr  def 	 24 [cc] 143 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 147
;; live  gen 	 24 [cc] 143 144
;; live  kill	

;; Pred edge  13 [50.0%]  (fallthru)
(note 101 100 102 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 102 101 296 14 arch/arm/vfp/vfpsingle.c:652 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5615 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.5615 ])
        (nil)))

(insn 296 102 113 14 arch/arm/vfp/vfpsingle.c:653 (set (reg/v:SI 144 [ d ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 2147483647 [0x7fffffff])
            (const_int -2147483648 [0xffffffff80000000]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 113 296 116 14 arch/arm/vfp/vfpsingle.c:654 (set (reg/v:SI 143 [ exceptions ])
        (ior:SI (reg/v:SI 143 [ exceptions ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 14 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 147


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u141(11){ }u142(13){ }u143(25){ }u144(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 143 147 150 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 169
;; lr  def 	 24 [cc] 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 143 147 150 169
;; live  gen 	 24 [cc] 142
;; live  kill	

;; Pred edge  13 [50.0%] 
(code_label 116 113 117 15 88 "" [1 uses])

(note 117 116 118 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 120 15 arch/arm/vfp/vfpsingle.c:631 (set (reg/v:SI 142 [ rmode ])
        (and:SI (reg/v:SI 150 [ fpscr ])
            (const_int 12582912 [0xc00000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 150 [ fpscr ])
        (nil)))

(insn 120 118 121 15 arch/arm/vfp/vfpsingle.c:655 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169 [ D.5612 ])
            (const_int 125 [0x7d]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 121 120 122 15 arch/arm/vfp/vfpsingle.c:655 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 227)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 15 -> ( 16 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 142 143 147 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 142 143 147 169


;; Succ edge  16 [50.0%]  (fallthru)
;; Succ edge  30 [50.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u149(11){ }u150(13){ }u151(25){ }u152(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 142 143 147 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 169
;; lr  def 	 24 [cc] 139 140 144 172 173
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 142 143 147 169
;; live  gen 	 24 [cc] 139 140 144 172 173
;; live  kill	

;; Pred edge  15 [50.0%]  (fallthru)
(note 122 121 124 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 124 122 125 16 arch/arm/vfp/vfpsingle.c:656 (set (reg/v:SI 140 [ shift ])
        (minus:SI (const_int 158 [0x9e])
            (reg:SI 169 [ D.5612 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 169 [ D.5612 ])
        (nil)))

(insn 125 124 126 16 arch/arm/vfp/vfpsingle.c:660 (set (reg:SI 172)
        (ashift:SI (reg/v:SI 137 [ significand ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 126 125 127 16 arch/arm/vfp/vfpsingle.c:660 (set (reg/v:SI 144 [ d ])
        (lshiftrt:SI (reg:SI 172)
            (reg/v:SI 140 [ shift ]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 172)
        (nil)))

(insn 127 126 128 16 arch/arm/vfp/vfpsingle.c:661 (set (reg:SI 173)
        (minus:SI (const_int 33 [0x21])
            (reg/v:SI 140 [ shift ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ shift ])
        (nil)))

(insn 128 127 129 16 arch/arm/vfp/vfpsingle.c:661 (set (reg/v:SI 139 [ rem ])
        (ashift:SI (reg/v:SI 137 [ significand ])
            (reg:SI 173))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_DEAD (reg/v:SI 137 [ significand ])
            (nil))))

(insn 129 128 130 16 arch/arm/vfp/vfpsingle.c:663 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ rmode ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 130 129 131 16 arch/arm/vfp/vfpsingle.c:663 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 144)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 147


;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  18 [50.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u163(11){ }u164(13){ }u165(25){ }u166(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 143 144 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc] 138 174
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 143 144 147
;; live  gen 	 24 [cc] 138 174
;; live  kill	

;; Pred edge  16 [50.0%]  (fallthru)
(note 131 130 132 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 132 131 133 17 arch/arm/vfp/vfpsingle.c:665 (set (reg:SI 174)
        (and:SI (reg/v:SI 144 [ d ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 133 132 298 17 arch/arm/vfp/vfpsingle.c:665 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 174)
        (nil)))

(insn 298 133 144 17 arch/arm/vfp/vfpsingle.c:666 (set (reg/v:SI 138 [ incr ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int -2147483648 [0xffffffff80000000])
            (const_int 2147483647 [0x7fffffff]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 17 -> ( 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 143 144 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 143 144 147


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u178(11){ }u179(13){ }u180(25){ }u181(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 147
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  16 [50.0%] 
(code_label 144 298 145 18 92 "" [1 uses])

(note 145 144 146 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 146 145 147 18 arch/arm/vfp/vfpsingle.c:667 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ rmode ])
            (const_int 12582912 [0xc00000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 147 146 148 18 arch/arm/vfp/vfpsingle.c:667 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 164)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 18 -> ( 21 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 147


;; Succ edge  21 [28.0%] 
;; Succ edge  19 [72.0%]  (fallthru)

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u184(11){ }u185(13){ }u186(25){ }u187(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 142
;; lr  def 	 24 [cc] 176 178 179 180 181
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 147
;; live  gen 	 24 [cc] 176 178 179 180 181
;; live  kill	

;; Pred edge  18 [72.0%]  (fallthru)
(note 148 147 149 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 149 148 150 19 arch/arm/vfp/vfpsingle.c:669 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5615 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 150 149 152 19 arch/arm/vfp/vfpsingle.c:669 (set (reg:SI 176)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 152 150 153 19 arch/arm/vfp/vfpsingle.c:669 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ rmode ])
            (const_int 4194304 [0x400000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 142 [ rmode ])
        (nil)))

(insn 153 152 155 19 arch/arm/vfp/vfpsingle.c:669 (set (reg:SI 178)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 155 153 156 19 arch/arm/vfp/vfpsingle.c:669 (set (reg:SI 179)
        (xor:SI (reg:SI 176)
            (reg:SI 178))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_DEAD (reg:SI 176)
            (nil))))

(insn 156 155 157 19 arch/arm/vfp/vfpsingle.c:669 (set (reg:QI 180)
        (subreg:QI (reg:SI 179) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 179)
        (nil)))

(insn 157 156 158 19 arch/arm/vfp/vfpsingle.c:669 (set (reg:SI 181)
        (zero_extend:SI (reg:QI 180))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 180)
        (nil)))

(insn 158 157 159 19 arch/arm/vfp/vfpsingle.c:669 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 181)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 181)
        (nil)))

(jump_insn 159 158 160 19 arch/arm/vfp/vfpsingle.c:669 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 164)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 19 -> ( 20 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 143 144 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 143 144 147


;; Succ edge  20 [50.0%]  (fallthru)
;; Succ edge  21 [50.0%] 

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u200(11){ }u201(13){ }u202(25){ }u203(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 143 144 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 143 144 147
;; live  gen 	 138
;; live  kill	

;; Pred edge  19 [50.0%]  (fallthru)
(note 160 159 161 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 161 160 164 20 arch/arm/vfp/vfpsingle.c:670 (set (reg/v:SI 138 [ incr ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 143 144 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 143 144 147


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 19 18) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u204(11){ }u205(13){ }u206(25){ }u207(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 143 144 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 143 144 147
;; live  gen 	 138
;; live  kill	

;; Pred edge  19 [50.0%] 
;; Pred edge  18 [28.0%] 
(code_label 164 161 165 21 95 "" [2 uses])

(note 165 164 166 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 166 165 167 21 arch/arm/vfp/vfpsingle.c:668 (set (reg/v:SI 138 [ incr ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 143 144 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 143 144 147


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21 20 17) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u208(11){ }u209(13){ }u210(25){ }u211(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 143 144 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 144
;; lr  def 	 24 [cc] 182 184 186 187 188 189
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 143 144 147
;; live  gen 	 24 [cc] 182 184 186 187 188 189
;; live  kill	

;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 167 166 168 22 94 "" [0 uses])

(note 168 167 169 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 169 168 170 22 arch/arm/vfp/vfpsingle.c:673 (set (reg:SI 182)
        (plus:SI (reg/v:SI 138 [ incr ])
            (reg/v:SI 139 [ rem ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 138 [ incr ])
        (nil)))

(insn 170 169 171 22 arch/arm/vfp/vfpsingle.c:673 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (reg/v:SI 139 [ rem ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 182)
        (nil)))

(insn 171 170 173 22 arch/arm/vfp/vfpsingle.c:673 (set (reg:SI 184)
        (ltu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 173 171 174 22 arch/arm/vfp/vfpsingle.c:673 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ d ])
            (const_int -1 [0xffffffffffffffff]))) 219 {*arm_cmpsi_insn} (nil))

(insn 174 173 176 22 arch/arm/vfp/vfpsingle.c:673 (set (reg:SI 186)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 176 174 177 22 arch/arm/vfp/vfpsingle.c:673 (set (reg:SI 187)
        (and:SI (reg:SI 184)
            (reg:SI 186))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 186)
        (expr_list:REG_DEAD (reg:SI 184)
            (nil))))

(insn 177 176 178 22 arch/arm/vfp/vfpsingle.c:673 (set (reg:QI 188)
        (subreg:QI (reg:SI 187) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 187)
        (nil)))

(insn 178 177 179 22 arch/arm/vfp/vfpsingle.c:673 (set (reg:SI 189)
        (zero_extend:SI (reg:QI 188))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 188)
        (nil)))

(insn 179 178 180 22 arch/arm/vfp/vfpsingle.c:673 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 189)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 189)
        (nil)))

(jump_insn 180 179 181 22 arch/arm/vfp/vfpsingle.c:673 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 183)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 22 -> ( 23 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 143 144 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 143 144 147


;; Succ edge  23 [50.0%]  (fallthru)
;; Succ edge  24 [50.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u227(11){ }u228(13){ }u229(25){ }u230(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 143 144 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 143 144 147
;; live  gen 	 144
;; live  kill	

;; Pred edge  22 [50.0%]  (fallthru)
(note 181 180 182 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 182 181 183 23 arch/arm/vfp/vfpsingle.c:674 (set (reg/v:SI 144 [ d ])
        (plus:SI (reg/v:SI 144 [ d ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 23 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 143 144 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 143 144 147


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 22 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u232(11){ }u233(13){ }u234(25){ }u235(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 143 144 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 144
;; lr  def 	 24 [cc] 145
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 143 144 147
;; live  gen 	 24 [cc] 145
;; live  kill	

;; Pred edge  22 [50.0%] 
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 183 182 184 24 96 "" [1 uses])

(note 184 183 185 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 185 184 300 24 arch/arm/vfp/vfpsingle.c:675 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5615 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 300 185 196 24 arch/arm/vfp/vfpsingle.c:675 discrim 2 (set (reg:SI 145 [ iftmp.134 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int -2147483648 [0xffffffff80000000])
            (const_int 2147483647 [0x7fffffff]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 196 300 197 24 arch/arm/vfp/vfpsingle.c:675 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ d ])
            (reg:SI 145 [ iftmp.134 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 145 [ iftmp.134 ])
        (nil)))

(jump_insn 197 196 198 24 arch/arm/vfp/vfpsingle.c:675 discrim 3 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 24 -> ( 25 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 143 144 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 143 144 147


;; Succ edge  25 [50.0%]  (fallthru)
;; Succ edge  26 [50.0%] 

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u253(11){ }u254(13){ }u255(25){ }u256(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143
;; lr  def 	 24 [cc] 143 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 147
;; live  gen 	 24 [cc] 143 144
;; live  kill	

;; Pred edge  24 [50.0%]  (fallthru)
(note 198 197 199 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 199 198 302 25 arch/arm/vfp/vfpsingle.c:676 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5615 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 302 199 210 25 arch/arm/vfp/vfpsingle.c:676 discrim 2 (set (reg/v:SI 144 [ d ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int -2147483648 [0xffffffff80000000])
            (const_int 2147483647 [0x7fffffff]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 210 302 213 25 arch/arm/vfp/vfpsingle.c:677 (set (reg/v:SI 143 [ exceptions ])
        (ior:SI (reg/v:SI 143 [ exceptions ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 25 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 144 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 144 147


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 24) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u272(11){ }u273(13){ }u274(25){ }u275(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 143 144 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 143 144 147
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  24 [50.0%] 
(code_label 213 210 214 26 99 "" [1 uses])

(note 214 213 215 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 215 214 216 26 arch/arm/vfp/vfpsingle.c:678 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ rem ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 139 [ rem ])
        (nil)))

(jump_insn 216 215 217 26 arch/arm/vfp/vfpsingle.c:678 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 219)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 26 -> ( 27 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 144 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 144 147


;; Succ edge  27 [50.0%]  (fallthru)
;; Succ edge  28 [50.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u278(11){ }u279(13){ }u280(25){ }u281(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 144 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 144 147
;; live  gen 	 143
;; live  kill	

;; Pred edge  26 [50.0%]  (fallthru)
(note 217 216 218 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 218 217 219 27 arch/arm/vfp/vfpsingle.c:679 (set (reg/v:SI 143 [ exceptions ])
        (ior:SI (reg/v:SI 143 [ exceptions ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 27 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 144 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 144 147


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 25 26 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u283(11){ }u284(13){ }u285(25){ }u286(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 144 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 144 147
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  26 [50.0%] 
;; Pred edge  27 [100.0%]  (fallthru)
(code_label 219 218 220 28 102 "" [1 uses])

(note 220 219 221 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 221 220 222 28 arch/arm/vfp/vfpsingle.c:681 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5615 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.5615 ])
        (nil)))

(jump_insn 222 221 223 28 arch/arm/vfp/vfpsingle.c:681 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 258)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 28 -> ( 29 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 147


;; Succ edge  29 [50.0%]  (fallthru)
;; Succ edge  38 [50.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u289(11){ }u290(13){ }u291(25){ }u292(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 147
;; live  gen 	 144
;; live  kill	

;; Pred edge  28 [50.0%]  (fallthru)
(note 223 222 224 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 224 223 227 29 arch/arm/vfp/vfpsingle.c:682 (set (reg/v:SI 144 [ d ])
        (neg:SI (reg/v:SI 144 [ d ]))) 127 {*arm_negsi2} (nil))
;; End of basic block 29 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 147


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 15) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u294(11){ }u295(13){ }u296(25){ }u297(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 142 143 147 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 169
;; lr  def 	 24 [cc] 191
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 142 143 147 169
;; live  gen 	 24 [cc] 191
;; live  kill	

;; Pred edge  15 [50.0%] 
(code_label 227 224 228 30 91 "" [1 uses])

(note 228 227 230 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 230 228 231 30 arch/arm/vfp/vfpsingle.c:685 (set (reg:SI 191)
        (ior:SI (reg/v:SI 137 [ significand ])
            (reg:SI 169 [ D.5612 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 169 [ D.5612 ])
        (expr_list:REG_DEAD (reg/v:SI 137 [ significand ])
            (nil))))

(insn 231 230 232 30 arch/arm/vfp/vfpsingle.c:685 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 191)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 191)
        (nil)))

(jump_insn 232 231 233 30 arch/arm/vfp/vfpsingle.c:685 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 255)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 30 -> ( 31 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 142 143 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 142 143 147


;; Succ edge  31 [61.0%]  (fallthru)
;; Succ edge  37 [39.0%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u303(11){ }u304(13){ }u305(25){ }u306(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 142 143 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143
;; lr  def 	 24 [cc] 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 142 143 147
;; live  gen 	 24 [cc] 143
;; live  kill	

;; Pred edge  30 [61.0%]  (fallthru)
(note 233 232 234 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 234 233 235 31 arch/arm/vfp/vfpsingle.c:686 (set (reg/v:SI 143 [ exceptions ])
        (ior:SI (reg/v:SI 143 [ exceptions ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))

(insn 235 234 236 31 arch/arm/vfp/vfpsingle.c:687 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ rmode ])
            (const_int 4194304 [0x400000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 236 235 237 31 arch/arm/vfp/vfpsingle.c:687 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 244)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 31 -> ( 32 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 142 143 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 142 143 147


;; Succ edge  32 [28.0%]  (fallthru)
;; Succ edge  34 [72.0%] 

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u310(11){ }u311(13){ }u312(25){ }u313(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 147
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  31 [28.0%]  (fallthru)
(note 237 236 238 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 238 237 239 32 arch/arm/vfp/vfpsingle.c:687 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5615 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.5615 ])
        (nil)))

(jump_insn 239 238 240 32 arch/arm/vfp/vfpsingle.c:687 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 255)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 32 -> ( 33 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147


;; Succ edge  33 [39.0%]  (fallthru)
;; Succ edge  37 [61.0%] 

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u316(11){ }u317(13){ }u318(25){ }u319(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147
;; live  gen 	 144
;; live  kill	

;; Pred edge  32 [39.0%]  (fallthru)
(note 240 239 241 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 241 240 244 33 arch/arm/vfp/vfpsingle.c:688 (set (reg/v:SI 144 [ d ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 33 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 147


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 31) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u320(11){ }u321(13){ }u322(25){ }u323(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 142 143 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 142 143 147
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  31 [72.0%] 
(code_label 244 241 245 34 104 "" [1 uses])

(note 245 244 246 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 246 245 247 34 arch/arm/vfp/vfpsingle.c:689 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ rmode ])
            (const_int 8388608 [0x800000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 142 [ rmode ])
        (nil)))

(jump_insn 247 246 248 34 arch/arm/vfp/vfpsingle.c:689 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 255)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5321 [0x14c9])
            (nil))))
;; End of basic block 34 -> ( 35 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 147


;; Succ edge  35 [46.8%]  (fallthru)
;; Succ edge  37 [53.2%] 

;; Start of basic block ( 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u326(11){ }u327(13){ }u328(25){ }u329(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 147
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  34 [46.8%]  (fallthru)
(note 248 247 249 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 249 248 250 35 arch/arm/vfp/vfpsingle.c:689 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5615 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.5615 ])
        (nil)))

(jump_insn 250 249 251 35 arch/arm/vfp/vfpsingle.c:689 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 255)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 35 -> ( 36 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147


;; Succ edge  36 [61.0%]  (fallthru)
;; Succ edge  37 [39.0%] 

;; Start of basic block ( 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u332(11){ }u333(13){ }u334(25){ }u335(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147
;; live  gen 	 144
;; live  kill	

;; Pred edge  35 [61.0%]  (fallthru)
(note 251 250 252 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 252 251 255 36 arch/arm/vfp/vfpsingle.c:690 (set (reg/v:SI 144 [ d ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 36 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 147


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 32 35 34 30) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u336(11){ }u337(13){ }u338(25){ }u339(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147
;; live  gen 	 144
;; live  kill	

;; Pred edge  32 [61.0%] 
;; Pred edge  35 [39.0%] 
;; Pred edge  34 [53.2%] 
;; Pred edge  30 [39.0%] 
(code_label 255 252 256 37 103 "" [4 uses])

(note 256 255 257 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 257 256 258 37 arch/arm/vfp/vfpsingle.c:684 (set (reg/v:SI 144 [ d ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 37 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 147


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 37 12 14 28 36 29 33) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u340(11){ }u341(13){ }u342(25){ }u343(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 147
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  37 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  28 [50.0%] 
;; Pred edge  36 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 258 257 259 38 87 "" [1 uses])

(note 259 258 260 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 260 259 261 38 arch/arm/vfp/vfpsingle.c:696 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ d ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 144 [ d ])
        (nil)))

(insn 261 260 262 38 arch/arm/vfp/vfpsingle.c:696 (set (reg:SI 1 r1)
        (reg/v:SI 147 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 147 [ sd ])
        (nil)))

(call_insn 262 261 279 38 arch/arm/vfp/vfpsingle.c:696 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 279 262 285 38 arch/arm/vfp/vfpsingle.c:699 (set (reg/i:SI 0 r0)
        (reg/v:SI 143 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 143 [ exceptions ])
        (nil)))

(insn 285 279 0 38 arch/arm/vfp/vfpsingle.c:699 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 38 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_ftosiz (vfp_single_ftosiz)[0:171]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=13
  mem: (symbol_ref:SI ("vfp_single_ftosi") [flags 0x3] <function_decl 0x10ad3f80 vfp_single_ftosi>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_ftosi") [flags 0x3] <function_decl 0x10ad3f80 vfp_single_ftosi>)
  gid=0 offset=0 
 processing const load gid=0[0..4)
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_ftosiz

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp]
;;  ref usage 	r0={2d,2u} r1={2d,1u} r2={2d,1u} r3={3d,1u} r11={1d,2u} r12={2d} r13={1d,3u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 141{127d,14u,0e} in 2{1 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 12 2 NOTE_INSN_FUNCTION_BEG)

(insn 12 6 13 2 arch/arm/vfp/vfpsingle.c:703 (set (reg:SI 3 r3)
        (const_int 12582912 [0xc00000])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 13 12 0 2 arch/arm/vfp/vfpsingle.c:703 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_ftosi") [flags 0x3] <function_decl 0x10ad3f80 vfp_single_ftosi>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_ftoui (vfp_single_ftoui)[0:168]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 73 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 80 (    2)

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=13
mems_found = 0, cannot_delete = true

**scanning insn=14
mems_found = 0, cannot_delete = true

**scanning insn=15
mems_found = 0, cannot_delete = true

**scanning insn=16
mems_found = 0, cannot_delete = true

**scanning insn=17
mems_found = 0, cannot_delete = true

**scanning insn=20
mems_found = 0, cannot_delete = true

**scanning insn=21
mems_found = 0, cannot_delete = true

**scanning insn=23
mems_found = 0, cannot_delete = true

**scanning insn=24
mems_found = 0, cannot_delete = true

**scanning insn=25
mems_found = 0, cannot_delete = true

**scanning insn=26
mems_found = 0, cannot_delete = true

**scanning insn=27
mems_found = 0, cannot_delete = true

**scanning insn=29
mems_found = 0, cannot_delete = true

**scanning insn=35
mems_found = 0, cannot_delete = true

**scanning insn=36
mems_found = 0, cannot_delete = true

**scanning insn=38
mems_found = 0, cannot_delete = true

**scanning insn=39
mems_found = 0, cannot_delete = true

**scanning insn=41
mems_found = 0, cannot_delete = true

**scanning insn=46
mems_found = 0, cannot_delete = true

**scanning insn=47
mems_found = 0, cannot_delete = true

**scanning insn=263
mems_found = 0, cannot_delete = true

**scanning insn=60
mems_found = 0, cannot_delete = true

**scanning insn=61
mems_found = 0, cannot_delete = true

**scanning insn=63
mems_found = 0, cannot_delete = true

**scanning insn=68
mems_found = 0, cannot_delete = true

**scanning insn=265
mems_found = 0, cannot_delete = true

**scanning insn=79
mems_found = 0, cannot_delete = true

**scanning insn=80
mems_found = 0, cannot_delete = true

**scanning insn=267
mems_found = 0, cannot_delete = true

**scanning insn=91
mems_found = 0, cannot_delete = true

**scanning insn=92
mems_found = 0, cannot_delete = true

**scanning insn=93
mems_found = 0, cannot_delete = true

**scanning insn=95
mems_found = 0, cannot_delete = true

**scanning insn=100
mems_found = 0, cannot_delete = true

**scanning insn=101
mems_found = 0, cannot_delete = true

**scanning insn=102
mems_found = 0, cannot_delete = true

**scanning insn=105
mems_found = 0, cannot_delete = true

**scanning insn=106
mems_found = 0, cannot_delete = true

**scanning insn=107
mems_found = 0, cannot_delete = true

**scanning insn=109
mems_found = 0, cannot_delete = true

**scanning insn=269
mems_found = 0, cannot_delete = true

**scanning insn=271
mems_found = 0, cannot_delete = true

**scanning insn=124
mems_found = 0, cannot_delete = true

**scanning insn=126
mems_found = 0, cannot_delete = true

**scanning insn=127
mems_found = 0, cannot_delete = true

**scanning insn=130
mems_found = 0, cannot_delete = true

**scanning insn=131
mems_found = 0, cannot_delete = true

**scanning insn=132
mems_found = 0, cannot_delete = true

**scanning insn=133
mems_found = 0, cannot_delete = true

**scanning insn=134
mems_found = 0, cannot_delete = true

**scanning insn=135
mems_found = 0, cannot_delete = true

**scanning insn=136
mems_found = 0, cannot_delete = true

**scanning insn=138
mems_found = 0, cannot_delete = true

**scanning insn=139
mems_found = 0, cannot_delete = true

**scanning insn=273
mems_found = 0, cannot_delete = true

**scanning insn=152
mems_found = 0, cannot_delete = true

**scanning insn=153
mems_found = 0, cannot_delete = true

**scanning insn=155
mems_found = 0, cannot_delete = true

**scanning insn=156
mems_found = 0, cannot_delete = true

**scanning insn=158
mems_found = 0, cannot_delete = true

**scanning insn=159
mems_found = 0, cannot_delete = true

**scanning insn=161
mems_found = 0, cannot_delete = true

**scanning insn=162
mems_found = 0, cannot_delete = true

**scanning insn=163
mems_found = 0, cannot_delete = true

**scanning insn=164
mems_found = 0, cannot_delete = true

**scanning insn=165
mems_found = 0, cannot_delete = true

**scanning insn=167
mems_found = 0, cannot_delete = true

**scanning insn=172
mems_found = 0, cannot_delete = true

**scanning insn=175
mems_found = 0, cannot_delete = true

**scanning insn=176
mems_found = 0, cannot_delete = true

**scanning insn=177
mems_found = 0, cannot_delete = true

**scanning insn=179
mems_found = 0, cannot_delete = true

**scanning insn=180
mems_found = 0, cannot_delete = true

**scanning insn=182
mems_found = 0, cannot_delete = true

**scanning insn=187
mems_found = 0, cannot_delete = true

**scanning insn=192
mems_found = 0, cannot_delete = true

**scanning insn=193
mems_found = 0, cannot_delete = true

**scanning insn=196
mems_found = 0, cannot_delete = true

**scanning insn=197
mems_found = 0, cannot_delete = true

**scanning insn=199
mems_found = 0, cannot_delete = true

**scanning insn=200
mems_found = 0, cannot_delete = true

**scanning insn=205
mems_found = 0, cannot_delete = true

**scanning insn=206
mems_found = 0, cannot_delete = true

**scanning insn=208
mems_found = 0, cannot_delete = true

**scanning insn=214
mems_found = 0, cannot_delete = true

**scanning insn=215
mems_found = 0, cannot_delete = true

**scanning insn=216
mems_found = 0, cannot_delete = true

**scanning insn=218
mems_found = 0, cannot_delete = true

**scanning insn=219
mems_found = 0, cannot_delete = true

**scanning insn=220
mems_found = 0, cannot_delete = true

**scanning insn=222
mems_found = 0, cannot_delete = true

**scanning insn=223
mems_found = 0, cannot_delete = true

**scanning insn=225
mems_found = 0, cannot_delete = true

**scanning insn=230
mems_found = 0, cannot_delete = true

**scanning insn=231
mems_found = 0, cannot_delete = true

**scanning insn=233
mems_found = 0, cannot_delete = true

**scanning insn=234
mems_found = 0, cannot_delete = true

**scanning insn=236
mems_found = 0, cannot_delete = true

**scanning insn=237
mems_found = 0, cannot_delete = true

**scanning insn=242
mems_found = 0, cannot_delete = true

**scanning insn=245
mems_found = 0, cannot_delete = true

**scanning insn=246
mems_found = 0, cannot_delete = true

**scanning insn=247
  mem: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=252
mems_found = 0, cannot_delete = true

**scanning insn=258
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_ftoui

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={2d,1u} r3={2d,1u} r11={1d,40u} r12={2d} r13={1d,41u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={30d,29u} r25={1d,40u} r26={1d,39u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={2d,5u} r135={1d,3u} r136={2d,7u} r137={3d,1u} r138={1d,3u} r139={1d,2u} r140={4d,2u} r141={1d,5u} r142={7d,6u} r143={7d,5u} r145={1d,1u} r147={1d,3u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,3u} r154={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r162={1d,1u} r163={1d,2u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,4u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r174={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r182={1d,1u} 
;;    total ref usage 488{216d,272u,0e} in 111{110 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 135 136 145 147 148 149 150 151 153 154 157 158 159 160
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 135 136 145 147 148 149 150 151 153 154 157 158 159 160
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 4 2 arch/arm/vfp/vfpsingle.c:548 (set (reg/v:SI 145 [ sd ])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 4 2 5 2 arch/arm/vfp/vfpsingle.c:548 (set (reg/v:SI 147 [ m ])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:548 (set (reg/v:SI 148 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 6 11 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 149)
        (ashiftrt:SI (reg/v:SI 147 [ m ])
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 150)
        (zero_extend:SI (subreg:HI (reg:SI 149) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 149)
        (nil)))

(insn 12 11 13 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 135 [ D.5653 ])
        (and:SI (reg:SI 150)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 150)
        (nil)))

(insn 13 12 14 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 151)
        (ashift:SI (reg/v:SI 147 [ m ])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 136 [ significand ])
        (lshiftrt:SI (reg:SI 151)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 151)
        (nil)))

(insn 15 14 16 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 153 [ D.5653 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5653 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 16 15 17 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153 [ D.5653 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(insn 17 16 20 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 154)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 20 17 21 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153 [ D.5653 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 21 20 23 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 157)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 23 21 24 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 158)
        (and:SI (reg:SI 154)
            (reg:SI 157))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 154)
            (nil))))

(insn 24 23 25 2 arch/arm/vfp/vfp.h:200 (set (reg:QI 159)
        (subreg:QI (reg:SI 158) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 158)
        (nil)))

(insn 25 24 26 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 160)
        (zero_extend:SI (reg:QI 159))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 159)
        (nil)))

(insn 26 25 27 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 160)
        (nil)))

(jump_insn 27 26 28 2 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148 153


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u27(11){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148
;; live  gen 	 136
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 28 27 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 32 3 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 136 [ significand ])
        (ior:SI (reg/v:SI 136 [ significand ])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 3 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u32(11){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148 153
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
(code_label 32 29 33 4 109 "" [1 uses])

(note 33 32 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 35 33 36 4 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153 [ D.5653 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 153 [ D.5653 ])
        (nil)))

(jump_insn 36 35 37 4 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 58)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4400 [0x1130])
            (nil))))
;; End of basic block 4 -> ( 5 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148


;; Succ edge  5 [56.0%]  (fallthru)
;; Succ edge  8 [44.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [56.0%]  (fallthru)
(note 37 36 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 5 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 39 38 40 5 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 44)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u45(11){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148
;; live  gen 	 140
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 40 39 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 41 40 44 6 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 140 [ tm ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 145 147 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 145 147 148


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u49(11){ }u50(13){ }u51(25){ }u52(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 140 162
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148
;; live  gen 	 24 [cc] 140 162
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 44 41 45 7 111 "" [1 uses])

(note 45 44 46 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 7 arch/arm/vfp/vfp.h:234 (set (reg:SI 162)
        (and:SI (reg/v:SI 136 [ significand ])
            (const_int 536870912 [0x20000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 47 46 263 7 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 162)
        (nil)))

(insn 263 47 58 7 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 140 [ tm ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 7 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 145 147 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 145 147 148


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u64(11){ }u65(13){ }u66(25){ }u67(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [44.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 58 263 59 8 110 "" [1 uses])

(note 59 58 60 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 8 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5653 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 61 60 62 8 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 66)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 10 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148


;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u70(11){ }u71(13){ }u72(25){ }u73(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148
;; live  gen 	 140
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 62 61 63 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 66 9 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 140 [ tm ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 145 147 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 145 147 148


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u74(11){ }u75(13){ }u76(25){ }u77(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 145 147 148
;; live  gen 	 24 [cc] 140
;; live  kill	

;; Pred edge  8 [50.0%] 
(code_label 66 63 67 10 114 "" [1 uses])

(note 67 66 68 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 68 67 265 10 arch/arm/vfp/vfp.h:239 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 265 68 77 10 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 140 [ tm ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 145 147 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 145 147 148


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 6 9 7 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u88(11){ }u89(13){ }u90(25){ }u91(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 145 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc] 142 163 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 145 147 148
;; live  gen 	 24 [cc] 142 163 164
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 77 265 78 11 112 "" [0 uses])

(note 78 77 79 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 79 78 80 11 arch/arm/vfp/vfpsingle.c:561 (set (reg:SI 163)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (nil))

(insn 80 79 267 11 arch/arm/vfp/vfpsingle.c:561 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 267 80 91 11 arch/arm/vfp/vfpsingle.c:550 (set (reg/v:SI 142 [ exceptions ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 163)
            (const_int 128 [0x80]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg:CC 24 cc)
            (nil))))

(insn 91 267 92 11 arch/arm/vfp/vfpsingle.c:564 (set (reg:SI 164)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 16 [0x10]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ tm ])
        (nil)))

(insn 92 91 93 11 arch/arm/vfp/vfpsingle.c:564 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 164)
        (nil)))

(jump_insn 93 92 94 11 arch/arm/vfp/vfpsingle.c:564 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 98)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 142 145 147 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 142 145 147 148


;; Succ edge  12 [50.0%]  (fallthru)
;; Succ edge  13 [50.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u111(11){ }u112(13){ }u113(25){ }u114(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 142 145 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 142 145 148
;; live  gen 	 133
;; live  kill	

;; Pred edge  11 [50.0%]  (fallthru)
(note 94 93 95 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 98 12 arch/arm/vfp/vfpsingle.c:565 (set (reg:SI 133 [ vsm$sign ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 142 145 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 142 145 148


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u115(11){ }u116(13){ }u117(25){ }u118(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 142 145 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 133 165 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 142 145 147 148
;; live  gen 	 133 165 166
;; live  kill	

;; Pred edge  11 [50.0%] 
(code_label 98 95 99 13 118 "" [1 uses])

(note 99 98 100 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 100 99 101 13 arch/arm/vfp/vfp.h:195 (set (reg:SI 165)
        (and:SI (reg/v:SI 147 [ m ])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 147 [ m ])
        (nil)))

(insn 101 100 102 13 arch/arm/vfp/vfp.h:195 (set (reg:SI 166)
        (lshiftrt:SI (reg:SI 165)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 165)
        (nil)))

(insn 102 101 103 13 arch/arm/vfp/vfp.h:195 (set (reg:SI 133 [ vsm$sign ])
        (zero_extend:SI (subreg:HI (reg:SI 166) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
;; End of basic block 13 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 142 145 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 142 145 148


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 13 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u122(11){ }u123(13){ }u124(25){ }u125(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 142 145 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 167
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 142 145 148
;; live  gen 	 24 [cc] 167
;; live  kill	

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 103 102 104 14 119 "" [0 uses])

(note 104 103 105 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 14 arch/arm/vfp/vfpsingle.c:567 (set (reg:SI 167 [ D.5653 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5653 ]) 0))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 135 [ D.5653 ])
        (nil)))

(insn 106 105 107 14 arch/arm/vfp/vfpsingle.c:567 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 167 [ D.5653 ])
            (const_int 158 [0x9e]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 107 106 108 14 arch/arm/vfp/vfpsingle.c:567 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 122)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 142 145 148 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 142 145 148 167


;; Succ edge  15 [50.0%]  (fallthru)
;; Succ edge  16 [50.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u129(11){ }u130(13){ }u131(25){ }u132(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 142 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 145
;; live  gen 	 24 [cc] 142 143
;; live  kill	

;; Pred edge  14 [50.0%]  (fallthru)
(note 108 107 109 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 269 15 arch/arm/vfp/vfpsingle.c:568 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vsm$sign ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ vsm$sign ])
        (nil)))

(insn 269 109 271 15 arch/arm/vfp/vfpsingle.c:569 (set (reg/v:SI 142 [ exceptions ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 271 269 122 15 arch/arm/vfp/vfpsingle.c:569 (set (reg/v:SI 143 [ d ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 0 [0x0])
            (const_int -1 [0xffffffffffffffff]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 15 -> ( 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 145


;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u143(11){ }u144(13){ }u145(25){ }u146(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 142 145 148 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 167
;; lr  def 	 24 [cc] 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 142 145 148 167
;; live  gen 	 24 [cc] 141
;; live  kill	

;; Pred edge  14 [50.0%] 
(code_label 122 271 123 16 120 "" [1 uses])

(note 123 122 124 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 124 123 126 16 arch/arm/vfp/vfpsingle.c:551 (set (reg/v:SI 141 [ rmode ])
        (and:SI (reg/v:SI 148 [ fpscr ])
            (const_int 12582912 [0xc00000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 148 [ fpscr ])
        (nil)))

(insn 126 124 127 16 arch/arm/vfp/vfpsingle.c:570 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 167 [ D.5653 ])
            (const_int 125 [0x7d]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 127 126 128 16 arch/arm/vfp/vfpsingle.c:570 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 16 -> ( 17 32)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 145 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 145 167


;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  32 [50.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u151(11){ }u152(13){ }u153(25){ }u154(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 145 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 167
;; lr  def 	 24 [cc] 138 139 143 170 171
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 145 167
;; live  gen 	 24 [cc] 138 139 143 170 171
;; live  kill	

;; Pred edge  16 [50.0%]  (fallthru)
(note 128 127 130 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 130 128 131 17 arch/arm/vfp/vfpsingle.c:571 (set (reg/v:SI 139 [ shift ])
        (minus:SI (const_int 158 [0x9e])
            (reg:SI 167 [ D.5653 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 167 [ D.5653 ])
        (nil)))

(insn 131 130 132 17 arch/arm/vfp/vfpsingle.c:577 (set (reg:SI 170)
        (ashift:SI (reg/v:SI 136 [ significand ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 132 131 133 17 arch/arm/vfp/vfpsingle.c:577 (set (reg/v:SI 143 [ d ])
        (lshiftrt:SI (reg:SI 170)
            (reg/v:SI 139 [ shift ]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 170)
        (nil)))

(insn 133 132 134 17 arch/arm/vfp/vfpsingle.c:578 (set (reg:SI 171)
        (minus:SI (const_int 33 [0x21])
            (reg/v:SI 139 [ shift ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/v:SI 139 [ shift ])
        (nil)))

(insn 134 133 135 17 arch/arm/vfp/vfpsingle.c:578 (set (reg/v:SI 138 [ rem ])
        (ashift:SI (reg/v:SI 136 [ significand ])
            (reg:SI 171))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_DEAD (reg/v:SI 136 [ significand ])
            (nil))))

(insn 135 134 136 17 arch/arm/vfp/vfpsingle.c:580 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ rmode ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 136 135 137 17 arch/arm/vfp/vfpsingle.c:580 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 150)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 17 -> ( 18 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 141 142 143 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 141 142 143 145


;; Succ edge  18 [50.0%]  (fallthru)
;; Succ edge  19 [50.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u165(11){ }u166(13){ }u167(25){ }u168(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 137 172
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145
;; live  gen 	 24 [cc] 137 172
;; live  kill	

;; Pred edge  17 [50.0%]  (fallthru)
(note 137 136 138 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 138 137 139 18 arch/arm/vfp/vfpsingle.c:582 (set (reg:SI 172)
        (and:SI (reg/v:SI 143 [ d ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 139 138 273 18 arch/arm/vfp/vfpsingle.c:582 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 172)
        (nil)))

(insn 273 139 150 18 arch/arm/vfp/vfpsingle.c:583 (set (reg/v:SI 137 [ incr ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int -2147483648 [0xffffffff80000000])
            (const_int 2147483647 [0x7fffffff]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 18 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 138 142 143 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 138 142 143 145


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 17) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u180(11){ }u181(13){ }u182(25){ }u183(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 141 142 143 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 141 142 143 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  17 [50.0%] 
(code_label 150 273 151 19 124 "" [1 uses])

(note 151 150 152 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 152 151 153 19 arch/arm/vfp/vfpsingle.c:584 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ rmode ])
            (const_int 12582912 [0xc00000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 153 152 154 19 arch/arm/vfp/vfpsingle.c:584 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 170)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 19 -> ( 22 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 141 142 143 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 141 142 143 145


;; Succ edge  22 [28.0%] 
;; Succ edge  20 [72.0%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u186(11){ }u187(13){ }u188(25){ }u189(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 141 142 143 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141
;; lr  def 	 24 [cc] 174 176 177 178 179
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 141 142 143 145
;; live  gen 	 24 [cc] 174 176 177 178 179
;; live  kill	

;; Pred edge  19 [72.0%]  (fallthru)
(note 154 153 155 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 155 154 156 20 arch/arm/vfp/vfpsingle.c:586 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vsm$sign ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 156 155 158 20 arch/arm/vfp/vfpsingle.c:586 (set (reg:SI 174)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 158 156 159 20 arch/arm/vfp/vfpsingle.c:586 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ rmode ])
            (const_int 4194304 [0x400000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 141 [ rmode ])
        (nil)))

(insn 159 158 161 20 arch/arm/vfp/vfpsingle.c:586 (set (reg:SI 176)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 161 159 162 20 arch/arm/vfp/vfpsingle.c:586 (set (reg:SI 177)
        (xor:SI (reg:SI 174)
            (reg:SI 176))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_DEAD (reg:SI 174)
            (nil))))

(insn 162 161 163 20 arch/arm/vfp/vfpsingle.c:586 (set (reg:QI 178)
        (subreg:QI (reg:SI 177) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 177)
        (nil)))

(insn 163 162 164 20 arch/arm/vfp/vfpsingle.c:586 (set (reg:SI 179)
        (zero_extend:SI (reg:QI 178))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 178)
        (nil)))

(insn 164 163 165 20 arch/arm/vfp/vfpsingle.c:586 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 179)
        (nil)))

(jump_insn 165 164 166 20 arch/arm/vfp/vfpsingle.c:586 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 170)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 20 -> ( 21 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145


;; Succ edge  21 [50.0%]  (fallthru)
;; Succ edge  22 [50.0%] 

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u202(11){ }u203(13){ }u204(25){ }u205(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145
;; live  gen 	 137
;; live  kill	

;; Pred edge  20 [50.0%]  (fallthru)
(note 166 165 167 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 167 166 170 21 arch/arm/vfp/vfpsingle.c:587 (set (reg/v:SI 137 [ incr ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 138 142 143 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 138 142 143 145


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 20 19) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u206(11){ }u207(13){ }u208(25){ }u209(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145
;; live  gen 	 137
;; live  kill	

;; Pred edge  20 [50.0%] 
;; Pred edge  19 [28.0%] 
(code_label 170 167 171 22 127 "" [2 uses])

(note 171 170 172 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 172 171 173 22 arch/arm/vfp/vfpsingle.c:585 (set (reg/v:SI 137 [ incr ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 22 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 138 142 143 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 138 142 143 145


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 22 21 18) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u210(11){ }u211(13){ }u212(25){ }u213(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 138 142 143 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138
;; lr  def 	 24 [cc] 180
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 138 142 143 145
;; live  gen 	 24 [cc] 180
;; live  kill	

;; Pred edge  22 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 173 172 174 23 126 "" [0 uses])

(note 174 173 175 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 175 174 176 23 arch/arm/vfp/vfpsingle.c:590 (set (reg:SI 180)
        (plus:SI (reg/v:SI 137 [ incr ])
            (reg/v:SI 138 [ rem ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 137 [ incr ])
        (nil)))

(insn 176 175 177 23 arch/arm/vfp/vfpsingle.c:590 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 180)
            (reg/v:SI 138 [ rem ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 180)
        (nil)))

(jump_insn 177 176 178 23 arch/arm/vfp/vfpsingle.c:590 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 190)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 23 -> ( 24 27)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145


;; Succ edge  24 [50.0%]  (fallthru)
;; Succ edge  27 [50.0%] 

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u219(11){ }u220(13){ }u221(25){ }u222(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  23 [50.0%]  (fallthru)
(note 178 177 179 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 24 arch/arm/vfp/vfpsingle.c:591 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ d ])
            (const_int -1 [0xffffffffffffffff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 180 179 181 24 arch/arm/vfp/vfpsingle.c:591 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 185)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 24 -> ( 25 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145


;; Succ edge  25 [72.0%]  (fallthru)
;; Succ edge  26 [28.0%] 

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u225(11){ }u226(13){ }u227(25){ }u228(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145
;; live  gen 	 143
;; live  kill	

;; Pred edge  24 [72.0%]  (fallthru)
(note 181 180 182 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 182 181 185 25 arch/arm/vfp/vfpsingle.c:592 (set (reg/v:SI 143 [ d ])
        (plus:SI (reg/v:SI 143 [ d ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 25 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 24) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u230(11){ }u231(13){ }u232(25){ }u233(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145
;; live  gen 	 142
;; live  kill	

;; Pred edge  24 [28.0%] 
(code_label 185 182 186 26 129 "" [1 uses])

(note 186 185 187 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 187 186 190 26 arch/arm/vfp/vfpsingle.c:594 (set (reg/v:SI 142 [ exceptions ])
        (ior:SI (reg/v:SI 142 [ exceptions ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 26 -> ( 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 23) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u235(11){ }u236(13){ }u237(25){ }u238(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  23 [50.0%] 
(code_label 190 187 191 27 128 "" [1 uses])

(note 191 190 192 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 192 191 193 27 arch/arm/vfp/vfpsingle.c:597 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ d ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 193 192 194 27 arch/arm/vfp/vfpsingle.c:597 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 203)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
            (nil))))
;; End of basic block 27 -> ( 28 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145


;; Succ edge  28 (fallthru)
;; Succ edge  30 [100.0%] 

;; Start of basic block ( 27 25 26) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u241(11){ }u242(13){ }u243(25){ }u244(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 142 143 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  27 (fallthru)
;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  26 [100.0%]  (fallthru)
(code_label 194 193 195 28 130 "" [0 uses])

(note 195 194 196 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 197 28 arch/arm/vfp/vfpsingle.c:597 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vsm$sign ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ vsm$sign ])
        (nil)))

(jump_insn 197 196 198 28 arch/arm/vfp/vfpsingle.c:597 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 203)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 142 143 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 142 143 145


;; Succ edge  29 [39.0%]  (fallthru)
;; Succ edge  30 [61.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u247(11){ }u248(13){ }u249(25){ }u250(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 142 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; live  gen 	 142 143
;; live  kill	

;; Pred edge  28 [39.0%]  (fallthru)
(note 198 197 199 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 199 198 200 29 arch/arm/vfp/vfpsingle.c:599 (set (reg/v:SI 142 [ exceptions ])
        (ior:SI (reg/v:SI 142 [ exceptions ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))

(insn 200 199 203 29 arch/arm/vfp/vfpsingle.c:598 (set (reg/v:SI 143 [ d ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 29 -> ( 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 145


;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 27 28) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u252(11){ }u253(13){ }u254(25){ }u255(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 142 143 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 142 143 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  27 [100.0%] 
;; Pred edge  28 [61.0%] 
(code_label 203 200 204 30 131 "" [2 uses])

(note 204 203 205 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 205 204 206 30 arch/arm/vfp/vfpsingle.c:600 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ rem ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 138 [ rem ])
        (nil)))

(jump_insn 206 205 207 30 arch/arm/vfp/vfpsingle.c:600 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 243)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 30 -> ( 31 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 145


;; Succ edge  31 [50.0%]  (fallthru)
;; Succ edge  40 [50.0%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u258(11){ }u259(13){ }u260(25){ }u261(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 145
;; live  gen 	 142
;; live  kill	

;; Pred edge  30 [50.0%]  (fallthru)
(note 207 206 208 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 211 31 arch/arm/vfp/vfpsingle.c:601 (set (reg/v:SI 142 [ exceptions ])
        (ior:SI (reg/v:SI 142 [ exceptions ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 31 -> ( 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 145


;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u263(11){ }u264(13){ }u265(25){ }u266(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 145 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 167
;; lr  def 	 24 [cc] 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 141 142 145 167
;; live  gen 	 24 [cc] 182
;; live  kill	

;; Pred edge  16 [50.0%] 
(code_label 211 208 212 32 123 "" [1 uses])

(note 212 211 214 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 214 212 215 32 arch/arm/vfp/vfpsingle.c:604 (set (reg:SI 182)
        (ior:SI (reg/v:SI 136 [ significand ])
            (reg:SI 167 [ D.5653 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 167 [ D.5653 ])
        (expr_list:REG_DEAD (reg/v:SI 136 [ significand ])
            (nil))))

(insn 215 214 216 32 arch/arm/vfp/vfpsingle.c:604 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 182)
        (nil)))

(jump_insn 216 215 217 32 arch/arm/vfp/vfpsingle.c:604 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 32 -> ( 33 39)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145


;; Succ edge  33 [61.0%]  (fallthru)
;; Succ edge  39 [39.0%] 

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u272(11){ }u273(13){ }u274(25){ }u275(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142
;; lr  def 	 24 [cc] 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145
;; live  gen 	 24 [cc] 142
;; live  kill	

;; Pred edge  32 [61.0%]  (fallthru)
(note 217 216 218 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 218 217 219 33 arch/arm/vfp/vfpsingle.c:605 (set (reg/v:SI 142 [ exceptions ])
        (ior:SI (reg/v:SI 142 [ exceptions ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))

(insn 219 218 220 33 arch/arm/vfp/vfpsingle.c:606 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ rmode ])
            (const_int 4194304 [0x400000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 220 219 221 33 arch/arm/vfp/vfpsingle.c:606 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 228)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 33 -> ( 34 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145


;; Succ edge  34 [28.0%]  (fallthru)
;; Succ edge  36 [72.0%] 

;; Start of basic block ( 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u279(11){ }u280(13){ }u281(25){ }u282(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 142 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  33 [28.0%]  (fallthru)
(note 221 220 222 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 222 221 223 34 arch/arm/vfp/vfpsingle.c:606 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vsm$sign ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ vsm$sign ])
        (nil)))

(jump_insn 223 222 224 34 arch/arm/vfp/vfpsingle.c:606 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 34 -> ( 35 39)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145


;; Succ edge  35 [39.0%]  (fallthru)
;; Succ edge  39 [61.0%] 

;; Start of basic block ( 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u285(11){ }u286(13){ }u287(25){ }u288(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; live  gen 	 143
;; live  kill	

;; Pred edge  34 [39.0%]  (fallthru)
(note 224 223 225 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 225 224 228 35 arch/arm/vfp/vfpsingle.c:607 (set (reg/v:SI 143 [ d ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 35 -> ( 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 145


;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 33) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u289(11){ }u290(13){ }u291(25){ }u292(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  33 [72.0%] 
(code_label 228 225 229 36 133 "" [1 uses])

(note 229 228 230 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 230 229 231 36 arch/arm/vfp/vfpsingle.c:608 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ rmode ])
            (const_int 8388608 [0x800000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 141 [ rmode ])
        (nil)))

(jump_insn 231 230 232 36 arch/arm/vfp/vfpsingle.c:608 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5323 [0x14cb])
            (nil))))
;; End of basic block 36 -> ( 37 39)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 142 145


;; Succ edge  37 [46.8%]  (fallthru)
;; Succ edge  39 [53.2%] 

;; Start of basic block ( 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u295(11){ }u296(13){ }u297(25){ }u298(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 142 145
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  36 [46.8%]  (fallthru)
(note 232 231 233 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 233 232 234 37 arch/arm/vfp/vfpsingle.c:608 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vsm$sign ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ vsm$sign ])
        (nil)))

(jump_insn 234 233 235 37 arch/arm/vfp/vfpsingle.c:608 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 37 -> ( 38 39)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145


;; Succ edge  38 [61.0%]  (fallthru)
;; Succ edge  39 [39.0%] 

;; Start of basic block ( 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u301(11){ }u302(13){ }u303(25){ }u304(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 142 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; live  gen 	 142 143
;; live  kill	

;; Pred edge  37 [61.0%]  (fallthru)
(note 235 234 236 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 236 235 237 38 arch/arm/vfp/vfpsingle.c:610 (set (reg/v:SI 142 [ exceptions ])
        (ior:SI (reg/v:SI 142 [ exceptions ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))

(insn 237 236 240 38 arch/arm/vfp/vfpsingle.c:609 (set (reg/v:SI 143 [ d ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 38 -> ( 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 145


;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 34 37 32 36) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u306(11){ }u307(13){ }u308(25){ }u309(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 145
;; live  gen 	 143
;; live  kill	

;; Pred edge  34 [61.0%] 
;; Pred edge  37 [39.0%] 
;; Pred edge  32 [39.0%] 
;; Pred edge  36 [53.2%] 
(code_label 240 237 241 39 132 "" [4 uses])

(note 241 240 242 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 242 241 243 39 arch/arm/vfp/vfpsingle.c:603 (set (reg/v:SI 143 [ d ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 39 -> ( 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 145


;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 39 38 30 35 31 29 15) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u310(11){ }u311(13){ }u312(25){ }u313(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 145
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  39 [100.0%]  (fallthru)
;; Pred edge  38 [100.0%]  (fallthru)
;; Pred edge  30 [50.0%] 
;; Pred edge  35 [100.0%]  (fallthru)
;; Pred edge  31 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 243 242 244 40 122 "" [1 uses])

(note 244 243 245 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 245 244 246 40 arch/arm/vfp/vfpsingle.c:617 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ d ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 143 [ d ])
        (nil)))

(insn 246 245 247 40 arch/arm/vfp/vfpsingle.c:617 (set (reg:SI 1 r1)
        (reg/v:SI 145 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 145 [ sd ])
        (nil)))

(call_insn 247 246 252 40 arch/arm/vfp/vfpsingle.c:617 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 252 247 258 40 arch/arm/vfp/vfpsingle.c:620 (set (reg/i:SI 0 r0)
        (reg/v:SI 142 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 142 [ exceptions ])
        (nil)))

(insn 258 252 0 40 arch/arm/vfp/vfpsingle.c:620 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 40 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_ftouiz (vfp_single_ftouiz)[0:169]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=13
  mem: (symbol_ref:SI ("vfp_single_ftoui") [flags 0x3] <function_decl 0x10ad3d80 vfp_single_ftoui>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_ftoui") [flags 0x3] <function_decl 0x10ad3d80 vfp_single_ftoui>)
  gid=0 offset=0 
 processing const load gid=0[0..4)
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_ftouiz

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp]
;;  ref usage 	r0={2d,2u} r1={2d,1u} r2={2d,1u} r3={3d,1u} r11={1d,2u} r12={2d} r13={1d,3u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 141{127d,14u,0e} in 2{1 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 12 2 NOTE_INSN_FUNCTION_BEG)

(insn 12 6 13 2 arch/arm/vfp/vfpsingle.c:624 (set (reg:SI 3 r3)
        (const_int 12582912 [0xc00000])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 13 12 0 2 arch/arm/vfp/vfpsingle.c:624 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_ftoui") [flags 0x3] <function_decl 0x10ad3d80 vfp_single_ftoui>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fneg (vfp_single_fneg)[0:157]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=12
  mem: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=13
mems_found = 0, cannot_delete = true

**scanning insn=17
mems_found = 0, cannot_delete = true

**scanning insn=23
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fneg

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={2d,1u} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,1u} r136={1d,1u} r138={1d,1u} 
;;    total ref usage 153{134d,19u,0e} in 9{8 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 136 138
;; live  in  	 0 [r0] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 133 134 136 138
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 4 2 arch/arm/vfp/vfpsingle.c:272 (set (reg/v:SI 134 [ sd ])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 4 2 6 2 arch/arm/vfp/vfpsingle.c:272 (set (reg/v:SI 136 [ m ])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(note 6 4 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpsingle.c:273 (set (reg:SI 138)
        (plus:SI (reg/v:SI 136 [ m ])
            (const_int -2147483648 [0xffffffff80000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 136 [ m ])
        (nil)))

(insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:273 (set (reg:SI 0 r0)
        (reg:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 138)
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpsingle.c:273 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ sd ])
        (nil)))

(call_insn 12 11 13 2 arch/arm/vfp/vfpsingle.c:273 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 13 12 17 2 arch/arm/vfp/vfpsingle.c:275 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 17 13 23 2 arch/arm/vfp/vfpsingle.c:275 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ <result> ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 23 17 0 2 arch/arm/vfp/vfpsingle.c:275 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fabs (vfp_single_fabs)[0:155]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=12
  mem: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=13
mems_found = 0, cannot_delete = true

**scanning insn=17
mems_found = 0, cannot_delete = true

**scanning insn=23
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fabs

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={2d,1u} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,1u} r136={1d,1u} r138={1d,1u} 
;;    total ref usage 153{134d,19u,0e} in 9{8 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 136 138
;; live  in  	 0 [r0] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 133 134 136 138
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 4 2 arch/arm/vfp/vfpsingle.c:260 (set (reg/v:SI 134 [ sd ])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 4 2 6 2 arch/arm/vfp/vfpsingle.c:260 (set (reg/v:SI 136 [ m ])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(note 6 4 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpsingle.c:261 (set (reg:SI 138)
        (and:SI (reg/v:SI 136 [ m ])
            (const_int 2147483647 [0x7fffffff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ m ])
        (nil)))

(insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:261 (set (reg:SI 0 r0)
        (reg:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 138)
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpsingle.c:261 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ sd ])
        (nil)))

(call_insn 12 11 13 2 arch/arm/vfp/vfpsingle.c:261 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 13 12 17 2 arch/arm/vfp/vfpsingle.c:263 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 17 13 23 2 arch/arm/vfp/vfpsingle.c:263 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ <result> ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 23 17 0 2 arch/arm/vfp/vfpsingle.c:263 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fcpy (vfp_single_fcpy)[0:156]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=11
  mem: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=16
mems_found = 0, cannot_delete = true

**scanning insn=22
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fcpy

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={2d,1u} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,1u} r136={1d,1u} 
;;    total ref usage 151{133d,18u,0e} in 8{7 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 136
;; live  in  	 0 [r0] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 133 134 136
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 4 2 arch/arm/vfp/vfpsingle.c:266 (set (reg/v:SI 134 [ sd ])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 4 2 6 2 arch/arm/vfp/vfpsingle.c:266 (set (reg/v:SI 136 [ m ])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(note 6 4 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpsingle.c:267 (set (reg:SI 0 r0)
        (reg/v:SI 136 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ m ])
        (nil)))

(insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:267 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ sd ])
        (nil)))

(call_insn 11 10 12 2 arch/arm/vfp/vfpsingle.c:267 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 12 11 16 2 arch/arm/vfp/vfpsingle.c:269 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 16 12 22 2 arch/arm/vfp/vfpsingle.c:269 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ <result> ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 22 16 0 2 arch/arm/vfp/vfpsingle.c:269 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function __vfp_single_normaliseround (__vfp_single_normaliseround)[0:153]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 35 n_edges 50 count 63 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 35 n_edges 50 count 68 (  1.9)

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=3
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=9
  mem: (reg/v/f:SI 150 [ vs ])

   after canon_rtx address: (reg/v/f:SI 150 [ vs ])
expanding: r150 into: r1
expanding: r1 into: NULL

   after cselib_expand address: (reg:SI 1 r1 [ vs ])

   after canon_rtx address: (reg:SI 1 r1 [ vs ])
  varying cselib base=2 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 150 [ vs ]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=14
mems_found = 0, cannot_delete = true

**scanning insn=15
mems_found = 0, cannot_delete = true

**scanning insn=17
  mem: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 4 [0x4]))
expanding: r150 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 4 [0x4]))
  varying cselib base=2 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vs ])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=19
mems_found = 0, cannot_delete = true

**scanning insn=21
mems_found = 0, cannot_delete = true

**scanning insn=22
mems_found = 0, cannot_delete = true

**scanning insn=23
mems_found = 0, cannot_delete = true

**scanning insn=24
mems_found = 0, cannot_delete = true

**scanning insn=25
mems_found = 0, cannot_delete = true

**scanning insn=28
  mem: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 4 [0x4]))
expanding: r150 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vs ])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=29
mems_found = 0, cannot_delete = true

**scanning insn=30
mems_found = 0, cannot_delete = true

**scanning insn=34
  mem: (reg/v/f:SI 150 [ vs ])

   after canon_rtx address: (reg/v/f:SI 150 [ vs ])
expanding: r150 into: NULL

   after cselib_expand address: (reg/v/f:SI 150 [ vs ])

   after canon_rtx address: (reg/v/f:SI 150 [ vs ])
  varying cselib base=1 offset = 0
 processing cselib store [0..2)
mems_found = 1, cannot_delete = false

**scanning insn=39
mems_found = 0, cannot_delete = true

**scanning insn=40
mems_found = 0, cannot_delete = true

**scanning insn=41
mems_found = 0, cannot_delete = true

**scanning insn=42
mems_found = 0, cannot_delete = true

**scanning insn=43
mems_found = 0, cannot_delete = true

**scanning insn=44
mems_found = 0, cannot_delete = true

**scanning insn=46
mems_found = 0, cannot_delete = true

**scanning insn=47
mems_found = 0, cannot_delete = true

**scanning insn=49
mems_found = 0, cannot_delete = true

**scanning insn=50
mems_found = 0, cannot_delete = true

**scanning insn=51
mems_found = 0, cannot_delete = true

**scanning insn=52
mems_found = 0, cannot_delete = true

**scanning insn=53
mems_found = 0, cannot_delete = true

**scanning insn=55
mems_found = 0, cannot_delete = true

**scanning insn=56
mems_found = 0, cannot_delete = true

**scanning insn=59
mems_found = 0, cannot_delete = true

**scanning insn=60
mems_found = 0, cannot_delete = true

**scanning insn=62
mems_found = 0, cannot_delete = true

**scanning insn=67
mems_found = 0, cannot_delete = true

**scanning insn=69
mems_found = 0, cannot_delete = true

**scanning insn=70
mems_found = 0, cannot_delete = true

**scanning insn=72
mems_found = 0, cannot_delete = true

**scanning insn=73
mems_found = 0, cannot_delete = true

**scanning insn=74
mems_found = 0, cannot_delete = true

**scanning insn=75
mems_found = 0, cannot_delete = true

**scanning insn=76
mems_found = 0, cannot_delete = true

**scanning insn=78
mems_found = 0, cannot_delete = true

**scanning insn=83
mems_found = 0, cannot_delete = true

**scanning insn=84
mems_found = 0, cannot_delete = true

**scanning insn=88
mems_found = 0, cannot_delete = true

**scanning insn=89
mems_found = 0, cannot_delete = true

**scanning insn=90
mems_found = 0, cannot_delete = true

**scanning insn=92
mems_found = 0, cannot_delete = true

**scanning insn=93
mems_found = 0, cannot_delete = true

**scanning insn=98
mems_found = 0, cannot_delete = true

**scanning insn=99
mems_found = 0, cannot_delete = true

**scanning insn=102
mems_found = 0, cannot_delete = true

**scanning insn=103
mems_found = 0, cannot_delete = true

**scanning insn=104
mems_found = 0, cannot_delete = true

**scanning insn=106
mems_found = 0, cannot_delete = true

**scanning insn=243
mems_found = 0, cannot_delete = true

**scanning insn=244
mems_found = 0, cannot_delete = true

**scanning insn=120
mems_found = 0, cannot_delete = true

**scanning insn=121
mems_found = 0, cannot_delete = true

**scanning insn=123
mems_found = 0, cannot_delete = true

**scanning insn=124
mems_found = 0, cannot_delete = true

**scanning insn=126
  mem: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 2 [0x2]))
expanding: r150 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 2 [0x2]))
  varying cselib base=2 offset = 2
 processing cselib load mem:(mem/s/j:HI (plus:SI (reg/v/f:SI 150 [ vs ])
        (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=127
mems_found = 0, cannot_delete = true

**scanning insn=128
mems_found = 0, cannot_delete = true

**scanning insn=130
mems_found = 0, cannot_delete = true

**scanning insn=131
mems_found = 0, cannot_delete = true

**scanning insn=132
mems_found = 0, cannot_delete = true

**scanning insn=133
mems_found = 0, cannot_delete = true

**scanning insn=134
mems_found = 0, cannot_delete = true

**scanning insn=136
mems_found = 0, cannot_delete = true

**scanning insn=141
mems_found = 0, cannot_delete = true

**scanning insn=144
mems_found = 0, cannot_delete = true

**scanning insn=145
mems_found = 0, cannot_delete = true

**scanning insn=146
mems_found = 0, cannot_delete = true

**scanning insn=148
mems_found = 0, cannot_delete = true

**scanning insn=149
mems_found = 0, cannot_delete = true

**scanning insn=150
mems_found = 0, cannot_delete = true

**scanning insn=151
mems_found = 0, cannot_delete = true

**scanning insn=152
mems_found = 0, cannot_delete = true

**scanning insn=155
mems_found = 0, cannot_delete = true

**scanning insn=156
mems_found = 0, cannot_delete = true

**scanning insn=157
mems_found = 0, cannot_delete = true

**scanning insn=159
mems_found = 0, cannot_delete = true

**scanning insn=162
mems_found = 0, cannot_delete = true

**scanning insn=163
mems_found = 0, cannot_delete = true

**scanning insn=165
mems_found = 0, cannot_delete = true

**scanning insn=166
mems_found = 0, cannot_delete = true

**scanning insn=167
mems_found = 0, cannot_delete = true

**scanning insn=171
  mem: (reg/v/f:SI 150 [ vs ])

   after canon_rtx address: (reg/v/f:SI 150 [ vs ])
expanding: r150 into: NULL

   after cselib_expand address: (reg/v/f:SI 150 [ vs ])

   after canon_rtx address: (reg/v/f:SI 150 [ vs ])
  varying cselib base=1 offset = 0
 processing cselib store [0..2)
mems_found = 1, cannot_delete = false

**scanning insn=172
mems_found = 0, cannot_delete = true

**scanning insn=173
  mem: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 4 [0x4]))
expanding: r150 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
    trying store in insn=171 gid=-1[0..2)
mems_found = 1, cannot_delete = false

**scanning insn=180
  mem: (reg/v/f:SI 150 [ vs ])

   after canon_rtx address: (reg/v/f:SI 150 [ vs ])
expanding: r150 into: NULL

   after cselib_expand address: (reg/v/f:SI 150 [ vs ])

   after canon_rtx address: (reg/v/f:SI 150 [ vs ])
  varying cselib base=1 offset = 0
 processing cselib store [0..2)
mems_found = 1, cannot_delete = false

**scanning insn=181
mems_found = 0, cannot_delete = true

**scanning insn=182
  mem: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 4 [0x4]))
expanding: r150 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
    trying store in insn=180 gid=-1[0..2)
mems_found = 1, cannot_delete = false

**scanning insn=187
mems_found = 0, cannot_delete = true

**scanning insn=188
mems_found = 0, cannot_delete = true

**scanning insn=245
mems_found = 0, cannot_delete = true

**scanning insn=246
mems_found = 0, cannot_delete = true

**scanning insn=195
mems_found = 0, cannot_delete = true

**scanning insn=196
mems_found = 0, cannot_delete = true

**scanning insn=198
mems_found = 0, cannot_delete = true

**scanning insn=199
mems_found = 0, cannot_delete = true

**scanning insn=201
mems_found = 0, cannot_delete = true

**scanning insn=202
mems_found = 0, cannot_delete = true

**scanning insn=203
mems_found = 0, cannot_delete = true

**scanning insn=204
mems_found = 0, cannot_delete = true

**scanning insn=205
mems_found = 0, cannot_delete = true

**scanning insn=207
mems_found = 0, cannot_delete = true

**scanning insn=208
mems_found = 0, cannot_delete = true

**scanning insn=210
mems_found = 0, cannot_delete = true

**scanning insn=213
  mem: (reg/v/f:SI 150 [ vs ])

   after canon_rtx address: (reg/v/f:SI 150 [ vs ])
expanding: r150 into: NULL

   after cselib_expand address: (reg/v/f:SI 150 [ vs ])

   after canon_rtx address: (reg/v/f:SI 150 [ vs ])
  varying cselib base=1 offset = 0
 processing cselib store [0..2)
mems_found = 1, cannot_delete = false

**scanning insn=214
mems_found = 0, cannot_delete = true

**scanning insn=215
  mem: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 4 [0x4]))
expanding: r150 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
expanding: r202 into: (lshiftrt:SI (value:SI)
    (const_int 1 [0x1]))
expanding value SI into: r133
expanding: r133 into: NULL
    trying store in insn=213 gid=-1[0..2)
mems_found = 1, cannot_delete = false

**scanning insn=218
  mem: (reg/v/f:SI 150 [ vs ])

   after canon_rtx address: (reg/v/f:SI 150 [ vs ])
expanding: r150 into: NULL

   after cselib_expand address: (reg/v/f:SI 150 [ vs ])

   after canon_rtx address: (reg/v/f:SI 150 [ vs ])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 150 [ vs ]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=219
mems_found = 0, cannot_delete = true

**scanning insn=220
  mem: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 2 [0x2]))
expanding: r150 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 2 [0x2]))
  varying cselib base=1 offset = 2
 processing cselib load mem:(mem/s/j:HI (plus:SI (reg/v/f:SI 150 [ vs ])
        (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=221
mems_found = 0, cannot_delete = true

**scanning insn=222
mems_found = 0, cannot_delete = true

**scanning insn=223
  mem: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 4 [0x4]))
expanding: r150 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vs ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vs ])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=224
mems_found = 0, cannot_delete = true

**scanning insn=225
mems_found = 0, cannot_delete = true

**scanning insn=226
mems_found = 0, cannot_delete = true

**scanning insn=227
mems_found = 0, cannot_delete = true

**scanning insn=228
  mem: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=233
mems_found = 0, cannot_delete = true

**scanning insn=239
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


__vfp_single_normaliseround

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={2d,1u} r3={2d,1u} r11={1d,34u} r12={2d} r13={1d,35u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={29d,28u} r25={1d,34u} r26={1d,33u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,3u} r134={1d,1u} r136={1d,1u} r137={3d,2u} r138={1d,4u} r139={6d,8u} r140={1d,3u} r141={4d,4u} r142={5d,15u} r143={1d,1u} r144={1d,1u} r146={1d,3u} r147={1d,2u} r149={1d,1u} r150={1d,14u} r151={1d,1u} r152={4d,5u} r153={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r176={1d,2u} r177={1d,1u} r179={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r190={1d,1u} r193={1d,1u} r194={1d,2u} r196={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} 
;;    total ref usage 522{235d,287u,0e} in 133{132 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 147 149 150 151 152 153
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 147 149 150 151 152 153
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:74 (set (reg/v:SI 149 [ sd ])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:74 (set (reg/v/f:SI 150 [ vs ])
        (reg:SI 1 r1 [ vs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ vs ])
        (nil)))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:74 (set (reg/v:SI 151 [ fpscr ])
        (reg:SI 2 r2 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ fpscr ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:74 (set (reg/v:SI 152 [ exceptions ])
        (reg:SI 3 r3 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ exceptions ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpsingle.c:83 (set (reg:SI 147 [ D.4099 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vs ]) [0 <variable>.exponent+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:83 (set (reg:SI 153 [ D.4099 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 147 [ D.4099 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpsingle.c:83 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153 [ D.4099 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 153 [ D.4099 ])
        (nil)))

(jump_insn 12 11 13 2 arch/arm/vfp/vfpsingle.c:83 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 26)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 149 150 151 152


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  4 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 152
;; lr  def 	 24 [cc] 155 157 158 159 160 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 149 150 151 152
;; live  gen 	 24 [cc] 155 157 158 159 160 161
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 15 3 arch/arm/vfp/vfpsingle.c:83 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 152 [ exceptions ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 15 14 17 3 arch/arm/vfp/vfpsingle.c:83 discrim 1 (set (reg:SI 155)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 17 15 18 3 arch/arm/vfp/vfpsingle.c:83 (set (reg:SI 157 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 3 arch/arm/vfp/vfpsingle.c:83 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 157 [ <variable>.significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 157 [ <variable>.significand ])
        (nil)))

(insn 19 18 21 3 arch/arm/vfp/vfpsingle.c:83 (set (reg:SI 158)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 21 19 22 3 arch/arm/vfp/vfpsingle.c:83 (set (reg:SI 159)
        (ior:SI (reg:SI 155)
            (reg:SI 158))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_DEAD (reg:SI 155)
            (nil))))

(insn 22 21 23 3 arch/arm/vfp/vfpsingle.c:83 (set (reg:QI 160)
        (subreg:QI (reg:SI 159) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 159)
        (nil)))

(insn 23 22 24 3 arch/arm/vfp/vfpsingle.c:83 (set (reg:SI 161)
        (zero_extend:SI (reg:QI 160))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 160)
        (nil)))

(insn 24 23 25 3 arch/arm/vfp/vfpsingle.c:83 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 161)
        (nil)))

(jump_insn 25 24 26 3 arch/arm/vfp/vfpsingle.c:83 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 216)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 3 -> ( 34 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 149 150 151 152


;; Succ edge  34 [39.0%] 
;; Succ edge  4 [61.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 24 [cc] 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 149 150 151 152
;; live  gen 	 24 [cc] 142
;; live  kill	

;; Pred edge  2 [72.0%] 
;; Pred edge  3 [61.0%]  (fallthru)
(code_label 26 25 27 4 145 "" [1 uses])

(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 29 4 arch/arm/vfp/vfpsingle.c:89 (set (reg/v:SI 142 [ significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 4 arch/arm/vfp/vfpsingle.c:89 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 30 29 31 4 arch/arm/vfp/vfpsingle.c:89 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 147 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 147 149 150 151 152


;; Succ edge  5 [39.0%]  (fallthru)
;; Succ edge  6 [61.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u36(11){ }u37(13){ }u38(25){ }u39(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 149 150 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 150
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 149 150 152
;; live  gen 	
;; live  kill	

;; Pred edge  4 [39.0%]  (fallthru)
(note 31 30 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 34 31 37 5 arch/arm/vfp/vfpsingle.c:90 (set (mem/s/j:HI (reg/v/f:SI 150 [ vs ]) [0 <variable>.exponent+0 S2 A32])
        (subreg:HI (reg/v:SI 142 [ significand ]) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg/v:SI 142 [ significand ])
        (nil)))
;; End of basic block 5 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u44(11){ }u45(13){ }u46(25){ }u47(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 147 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 147
;; lr  def 	 24 [cc] 136 138 139 164 166 168 169 170 171
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 147 149 150 151 152
;; live  gen 	 24 [cc] 136 138 139 164 166 168 169 170 171
;; live  kill	

;; Pred edge  4 [61.0%] 
(code_label 37 34 38 6 147 "" [1 uses])

(note 38 37 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 6 arch/arm/vfp/vfpsingle.c:94 (set (reg/v:SI 139 [ exponent ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 147 [ D.4099 ]) 0))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 147 [ D.4099 ])
        (nil)))

(insn 40 39 41 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 136 [ ret ])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (reg/v:SI 142 [ significand ])
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (nil))

(insn 41 40 42 6 arch/arm/vfp/vfpsingle.c:102 (set (reg:SI 164)
        (minus:SI (const_int 32 [0x20])
            (reg/v:SI 136 [ ret ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ ret ])
        (nil)))

(insn 42 41 43 6 arch/arm/vfp/vfpsingle.c:102 (set (reg/v:SI 138 [ shift ])
        (minus:SI (const_int 32 [0x20])
            (reg:SI 164))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 164)
        (nil)))

(insn 43 42 44 6 arch/arm/vfp/vfpsingle.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ shift ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 44 43 46 6 arch/arm/vfp/vfpsingle.c:103 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 46 44 47 6 arch/arm/vfp/vfpsingle.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ shift ])
            (const_int 31 [0x1f]))) 219 {*arm_cmpsi_insn} (nil))

(insn 47 46 49 6 arch/arm/vfp/vfpsingle.c:103 (set (reg:SI 168)
        (le:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 49 47 50 6 arch/arm/vfp/vfpsingle.c:103 (set (reg:SI 169)
        (and:SI (reg:SI 166)
            (reg:SI 168))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg:SI 166)
            (nil))))

(insn 50 49 51 6 arch/arm/vfp/vfpsingle.c:103 (set (reg:QI 170)
        (subreg:QI (reg:SI 169) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 169)
        (nil)))

(insn 51 50 52 6 arch/arm/vfp/vfpsingle.c:103 (set (reg:SI 171)
        (zero_extend:SI (reg:QI 170))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 170)
        (nil)))

(insn 52 51 53 6 arch/arm/vfp/vfpsingle.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 171)
        (nil)))

(jump_insn 53 52 54 6 arch/arm/vfp/vfpsingle.c:103 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 57)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 142 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 142 149 150 151 152


;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u64(11){ }u65(13){ }u66(25){ }u67(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 142 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 142
;; lr  def 	 139 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 142 149 150 151 152
;; live  gen 	 139 142
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 54 53 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 7 arch/arm/vfp/vfpsingle.c:104 (set (reg/v:SI 139 [ exponent ])
        (minus:SI (reg/v:SI 139 [ exponent ])
            (reg/v:SI 138 [ shift ]))) 28 {*arm_subsi3_insn} (nil))

(insn 56 55 57 7 arch/arm/vfp/vfpsingle.c:105 (set (reg/v:SI 142 [ significand ])
        (ashift:SI (reg/v:SI 142 [ significand ])
            (reg/v:SI 138 [ shift ]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 138 [ shift ])
        (nil)))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142 149 150 151 152


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u72(11){ }u73(13){ }u74(25){ }u75(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142 149 150 151 152
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  6 [50.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 57 56 58 8 148 "" [1 uses])

(note 58 57 59 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 60 8 arch/arm/vfp/vfpsingle.c:118 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ exponent ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 60 59 61 8 arch/arm/vfp/vfpsingle.c:118 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 65)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 10 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142 149 150 151 152


;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u78(11){ }u79(13){ }u80(25){ }u81(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142 149 150 151 152
;; live  gen 	 137
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 61 60 62 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 62 61 65 9 arch/arm/vfp/vfpsingle.c:118 (set (reg/v:SI 137 [ underflow ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 149 150 151 152


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u82(11){ }u83(13){ }u84(25){ }u85(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc] 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142 149 150 151 152
;; live  gen 	 24 [cc] 146
;; live  kill	

;; Pred edge  8 [50.0%] 
(code_label 65 62 66 10 149 "" [1 uses])

(note 66 65 67 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 69 10 arch/arm/vfp/vfpsingle.c:119 (set (reg:SI 146 [ D.4118 ])
        (neg:SI (reg/v:SI 139 [ exponent ]))) 127 {*arm_negsi2} (expr_list:REG_DEAD (reg/v:SI 139 [ exponent ])
        (nil)))

(insn 69 67 70 10 arch/arm/vfp/vfp.h:15 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 146 [ D.4118 ])
            (const_int 31 [0x1f]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 70 69 71 10 arch/arm/vfp/vfp.h:15 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 149 150 151 152


;; Succ edge  11 [50.0%]  (fallthru)
;; Succ edge  12 [50.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u90(11){ }u91(13){ }u92(25){ }u93(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146
;; lr  def 	 24 [cc] 134 142 172 173 174
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 149 150 151 152
;; live  gen 	 24 [cc] 134 142 172 173 174
;; live  kill	

;; Pred edge  10 [50.0%]  (fallthru)
(note 71 70 72 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 73 11 arch/arm/vfp/vfp.h:16 (set (reg:SI 134 [ D.5705 ])
        (lshiftrt:SI (reg/v:SI 142 [ significand ])
            (reg:SI 146 [ D.4118 ]))) 117 {*arm_shiftsi3} (nil))

(insn 73 72 74 11 arch/arm/vfp/vfp.h:16 (set (reg:SI 172)
        (minus:SI (const_int 32 [0x20])
            (reg:SI 146 [ D.4118 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 146 [ D.4118 ])
        (nil)))

(insn 74 73 75 11 arch/arm/vfp/vfp.h:16 (set (reg:SI 173)
        (ashift:SI (reg/v:SI 142 [ significand ])
            (reg:SI 172))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_DEAD (reg/v:SI 142 [ significand ])
            (nil))))

(insn 75 74 76 11 arch/arm/vfp/vfp.h:16 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 173)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 173)
        (nil)))

(insn 76 75 78 11 arch/arm/vfp/vfp.h:16 (set (reg:SI 174)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 78 76 81 11 arch/arm/vfp/vfp.h:16 (set (reg/v:SI 142 [ significand ])
        (ior:SI (reg:SI 174)
            (reg:SI 134 [ D.5705 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 174)
        (expr_list:REG_DEAD (reg:SI 134 [ D.5705 ])
            (nil))))
;; End of basic block 11 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 149 150 151 152


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u104(11){ }u105(13){ }u106(25){ }u107(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 149 150 151 152
;; live  gen 	 24 [cc] 142
;; live  kill	

;; Pred edge  10 [50.0%] 
(code_label 81 78 82 12 151 "" [1 uses])

(note 82 81 83 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 12 arch/arm/vfp/vfp.h:18 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 142 [ significand ])
        (nil)))

(insn 84 83 86 12 arch/arm/vfp/vfp.h:18 (set (reg/v:SI 142 [ significand ])
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 149 150 151 152


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 12 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u111(11){ }u112(13){ }u113(25){ }u114(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 176
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 149 150 151 152
;; live  gen 	 24 [cc] 176
;; live  kill	

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 86 84 87 13 152 "" [0 uses])

(note 87 86 88 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 13 arch/arm/vfp/vfpsingle.c:126 (set (reg:SI 176)
        (and:SI (reg/v:SI 142 [ significand ])
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (nil))

(insn 89 88 90 13 arch/arm/vfp/vfpsingle.c:126 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 90 89 91 13 arch/arm/vfp/vfpsingle.c:126 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 96)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 149 150 151 152 176
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 149 150 151 152 176


;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  15 [50.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u118(11){ }u119(13){ }u120(25){ }u121(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 149 150 151 152 176
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176
;; lr  def 	 137 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 149 150 151 152 176
;; live  gen 	 137 139
;; live  kill	

;; Pred edge  13 [50.0%]  (fallthru)
(note 91 90 92 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 14 arch/arm/vfp/vfpsingle.c:127 (set (reg/v:SI 137 [ underflow ])
        (reg:SI 176)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 93 92 96 14 arch/arm/vfp/vfpsingle.c:120 (set (reg/v:SI 139 [ exponent ])
        (reg/v:SI 137 [ underflow ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 14 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 149 150 151 152


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u124(11){ }u125(13){ }u126(25){ }u127(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 149 150 151 152
;; live  gen 	 137 139
;; live  kill	

;; Pred edge  13 [50.0%] 
(code_label 96 93 97 15 153 "" [1 uses])

(note 97 96 98 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 98 97 99 15 arch/arm/vfp/vfpsingle.c:120 (set (reg/v:SI 137 [ underflow ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 99 98 100 15 arch/arm/vfp/vfpsingle.c:120 (set (reg/v:SI 139 [ exponent ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 149 150 151 152


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 9 15 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u128(11){ }u129(13){ }u130(25){ }u131(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 24 [cc] 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 149 150 151 152
;; live  gen 	 24 [cc] 140
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 100 99 101 16 150 "" [0 uses])

(note 101 100 102 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 102 101 103 16 arch/arm/vfp/vfpsingle.c:134 (set (reg/v:SI 140 [ rmode ])
        (and:SI (reg/v:SI 151 [ fpscr ])
            (const_int 12582912 [0xc00000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 151 [ fpscr ])
        (nil)))

(insn 103 102 104 16 arch/arm/vfp/vfpsingle.c:136 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 104 103 105 16 arch/arm/vfp/vfpsingle.c:136 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 118)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 140 142 149 150 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 140 142 149 150 152


;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  18 [50.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u135(11){ }u136(13){ }u137(25){ }u138(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 149 150 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 141 177
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 149 150 152
;; live  gen 	 24 [cc] 141 177
;; live  kill	

;; Pred edge  16 [50.0%]  (fallthru)
(note 105 104 106 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 243 17 arch/arm/vfp/vfpsingle.c:138 (set (reg:SI 177)
        (and:SI (reg/v:SI 142 [ significand ])
            (const_int 256 [0x100]))) 67 {*arm_andsi3_insn} (nil))

(insn 243 106 244 17 arch/arm/vfp/vfpsingle.c:139 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 177)
        (nil)))

(insn 244 243 118 17 arch/arm/vfp/vfpsingle.c:139 (set (reg/v:SI 141 [ incr ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 128 [0x80])
            (const_int 127 [0x7f]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 17 -> ( 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u150(11){ }u151(13){ }u152(25){ }u153(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 140 142 149 150 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 140 142 149 150 152
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  16 [50.0%] 
(code_label 118 244 119 18 154 "" [1 uses])

(note 119 118 120 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 120 119 121 18 arch/arm/vfp/vfpsingle.c:140 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 12582912 [0xc00000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 121 120 122 18 arch/arm/vfp/vfpsingle.c:140 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 139)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 18 -> ( 21 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 140 142 149 150 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 140 142 149 150 152


;; Succ edge  21 [28.0%] 
;; Succ edge  19 [72.0%]  (fallthru)

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u156(11){ }u157(13){ }u158(25){ }u159(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 140 142 149 150 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 150
;; lr  def 	 24 [cc] 179 181 182 183 184 185
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 140 142 149 150 152
;; live  gen 	 24 [cc] 179 181 182 183 184 185
;; live  kill	

;; Pred edge  18 [72.0%]  (fallthru)
(note 122 121 123 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 19 arch/arm/vfp/vfpsingle.c:142 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 4194304 [0x400000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ rmode ])
        (nil)))

(insn 124 123 126 19 arch/arm/vfp/vfpsingle.c:142 (set (reg:SI 179)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 126 124 127 19 arch/arm/vfp/vfpsingle.c:142 (set (reg:SI 181 [ <variable>.sign ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 150 [ vs ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 127 126 128 19 arch/arm/vfp/vfpsingle.c:142 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 181 [ <variable>.sign ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 181 [ <variable>.sign ])
        (nil)))

(insn 128 127 130 19 arch/arm/vfp/vfpsingle.c:142 (set (reg:SI 182)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 130 128 131 19 arch/arm/vfp/vfpsingle.c:142 (set (reg:SI 183)
        (xor:SI (reg:SI 179)
            (reg:SI 182))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 182)
        (expr_list:REG_DEAD (reg:SI 179)
            (nil))))

(insn 131 130 132 19 arch/arm/vfp/vfpsingle.c:142 (set (reg:QI 184)
        (subreg:QI (reg:SI 183) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 183)
        (nil)))

(insn 132 131 133 19 arch/arm/vfp/vfpsingle.c:142 (set (reg:SI 185)
        (zero_extend:SI (reg:QI 184))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 184)
        (nil)))

(insn 133 132 134 19 arch/arm/vfp/vfpsingle.c:142 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 185)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 185)
        (nil)))

(jump_insn 134 133 135 19 arch/arm/vfp/vfpsingle.c:142 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 139)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 19 -> ( 20 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 149 150 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 149 150 152


;; Succ edge  20 [50.0%]  (fallthru)
;; Succ edge  21 [50.0%] 

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u173(11){ }u174(13){ }u175(25){ }u176(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 149 150 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 149 150 152
;; live  gen 	 141
;; live  kill	

;; Pred edge  19 [50.0%]  (fallthru)
(note 135 134 136 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 136 135 139 20 arch/arm/vfp/vfpsingle.c:143 (set (reg/v:SI 141 [ incr ])
        (const_int 255 [0xff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 19 18) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u177(11){ }u178(13){ }u179(25){ }u180(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 149 150 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 149 150 152
;; live  gen 	 141
;; live  kill	

;; Pred edge  19 [50.0%] 
;; Pred edge  18 [28.0%] 
(code_label 139 136 140 21 157 "" [2 uses])

(note 140 139 141 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 141 140 142 21 arch/arm/vfp/vfpsingle.c:141 (set (reg/v:SI 141 [ incr ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21 20 17) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u181(11){ }u182(13){ }u183(25){ }u184(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142
;; lr  def 	 24 [cc] 186
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152
;; live  gen 	 24 [cc] 186
;; live  kill	

;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 142 141 143 22 156 "" [0 uses])

(note 143 142 144 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 22 arch/arm/vfp/vfpsingle.c:150 (set (reg:SI 186)
        (plus:SI (reg/v:SI 141 [ incr ])
            (reg/v:SI 142 [ significand ]))) 4 {*arm_addsi3} (nil))

(insn 145 144 146 22 arch/arm/vfp/vfpsingle.c:150 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (reg/v:SI 142 [ significand ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 186)
        (nil)))

(jump_insn 146 145 147 22 arch/arm/vfp/vfpsingle.c:150 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 153)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 22 -> ( 23 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152


;; Succ edge  23 [50.0%]  (fallthru)
;; Succ edge  24 [50.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u190(11){ }u191(13){ }u192(25){ }u193(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142
;; lr  def 	 139 141 142 143 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152
;; live  gen 	 139 141 142 143 144
;; live  kill	

;; Pred edge  22 [50.0%]  (fallthru)
(note 147 146 148 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 148 147 149 23 arch/arm/vfp/vfpsingle.c:151 (set (reg/v:SI 139 [ exponent ])
        (plus:SI (reg/v:SI 139 [ exponent ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 149 148 150 23 arch/arm/vfp/vfpsingle.c:152 (set (reg:SI 144 [ D.4142 ])
        (lshiftrt:SI (reg/v:SI 142 [ significand ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 150 149 151 23 arch/arm/vfp/vfpsingle.c:152 (set (reg:SI 143 [ D.4143 ])
        (and:SI (reg/v:SI 142 [ significand ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 142 [ significand ])
        (nil)))

(insn 151 150 152 23 arch/arm/vfp/vfpsingle.c:152 (set (reg/v:SI 142 [ significand ])
        (ior:SI (reg:SI 143 [ D.4143 ])
            (reg:SI 144 [ D.4142 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 144 [ D.4142 ])
        (expr_list:REG_DEAD (reg:SI 143 [ D.4143 ])
            (nil))))

(insn 152 151 153 23 arch/arm/vfp/vfpsingle.c:153 (set (reg/v:SI 141 [ incr ])
        (lshiftrt:SI (reg/v:SI 141 [ incr ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))
;; End of basic block 23 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 22 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u200(11){ }u201(13){ }u202(25){ }u203(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 187
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152
;; live  gen 	 24 [cc] 187
;; live  kill	

;; Pred edge  22 [50.0%] 
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 153 152 154 24 158 "" [1 uses])

(note 154 153 155 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 155 154 156 24 arch/arm/vfp/vfpsingle.c:165 (set (reg:SI 187)
        (and:SI (reg/v:SI 142 [ significand ])
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (nil))

(insn 156 155 157 24 arch/arm/vfp/vfpsingle.c:165 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 187)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 187)
        (nil)))

(jump_insn 157 156 158 24 arch/arm/vfp/vfpsingle.c:165 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 160)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 24 -> ( 25 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152


;; Succ edge  25 [50.0%]  (fallthru)
;; Succ edge  26 [50.0%] 

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u207(11){ }u208(13){ }u209(25){ }u210(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152
;; live  gen 	 152
;; live  kill	

;; Pred edge  24 [50.0%]  (fallthru)
(note 158 157 159 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 159 158 160 25 arch/arm/vfp/vfpsingle.c:166 (set (reg/v:SI 152 [ exceptions ])
        (ior:SI (reg/v:SI 152 [ exceptions ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 25 -> ( 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 24 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u212(11){ }u213(13){ }u214(25){ }u215(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  24 [50.0%] 
;; Pred edge  25 [100.0%]  (fallthru)
(code_label 160 159 161 26 159 "" [1 uses])

(note 161 160 162 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 162 161 163 26 arch/arm/vfp/vfpsingle.c:176 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ exponent ])
            (const_int 253 [0xfd]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 163 162 164 26 arch/arm/vfp/vfpsingle.c:176 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 185)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 26 -> ( 27 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152


;; Succ edge  27 [50.0%]  (fallthru)
;; Succ edge  30 [50.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u218(11){ }u219(13){ }u220(25){ }u221(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 149 150 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 152
;; lr  def 	 24 [cc] 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 149 150 152
;; live  gen 	 24 [cc] 152
;; live  kill	

;; Pred edge  26 [50.0%]  (fallthru)
(note 164 163 165 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 165 164 166 27 arch/arm/vfp/vfpsingle.c:177 (set (reg/v:SI 152 [ exceptions ])
        (ior:SI (reg/v:SI 152 [ exceptions ])
            (const_int 20 [0x14]))) 89 {*arm_iorsi3} (nil))

(insn 166 165 167 27 arch/arm/vfp/vfpsingle.c:178 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ incr ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 141 [ incr ])
        (nil)))

(jump_insn 167 166 168 27 arch/arm/vfp/vfpsingle.c:178 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 176)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 27 -> ( 28 29)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152


;; Succ edge  28 [50.0%]  (fallthru)
;; Succ edge  29 [50.0%] 

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u225(11){ }u226(13){ }u227(25){ }u228(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 190
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152
;; live  gen 	 190
;; live  kill	

;; Pred edge  27 [50.0%]  (fallthru)
(note 168 167 171 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 171 168 172 28 arch/arm/vfp/vfpsingle.c:179 (set (mem/s/j:HI (reg/v/f:SI 150 [ vs ]) [0 <variable>.exponent+0 S2 A32])
        (const_int 253 [0xfd])) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 253 [0xfd])
        (nil)))

(insn 172 171 173 28 arch/arm/vfp/vfpsingle.c:180 (set (reg:SI 190)
        (const_int 2147483647 [0x7fffffff])) 167 {*arm_movsi_insn} (nil))

(insn 173 172 176 28 arch/arm/vfp/vfpsingle.c:180 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 190)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 190)
        (expr_list:REG_EQUAL (const_int 2147483647 [0x7fffffff])
            (nil))))
;; End of basic block 28 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 27) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u234(11){ }u235(13){ }u236(25){ }u237(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 193
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152
;; live  gen 	 193
;; live  kill	

;; Pred edge  27 [50.0%] 
(code_label 176 173 177 29 161 "" [1 uses])

(note 177 176 180 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 180 177 181 29 arch/arm/vfp/vfpsingle.c:182 (set (mem/s/j:HI (reg/v/f:SI 150 [ vs ]) [0 <variable>.exponent+0 S2 A32])
        (const_int 255 [0xff])) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))

(insn 181 180 182 29 arch/arm/vfp/vfpsingle.c:183 (set (reg:SI 193)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 182 181 185 29 arch/arm/vfp/vfpsingle.c:183 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 193)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 193)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 29 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 26) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u243(11){ }u244(13){ }u245(25){ }u246(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 142
;; lr  def 	 24 [cc] 133 139 194 196 198 199 200 201
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 149 150 152
;; live  gen 	 24 [cc] 133 139 194 196 198 199 200 201
;; live  kill	

;; Pred edge  26 [50.0%] 
(code_label 185 182 186 30 160 "" [1 uses])

(note 186 185 187 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 187 186 188 30 arch/arm/vfp/vfpsingle.c:171 (set (reg/v:SI 133 [ significand.624 ])
        (plus:SI (reg/v:SI 141 [ incr ])
            (reg/v:SI 142 [ significand ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 142 [ significand ])
        (expr_list:REG_DEAD (reg/v:SI 141 [ incr ])
            (nil))))

(insn 188 187 245 30 arch/arm/vfp/vfpsingle.c:186 (set (reg:SI 194)
        (lshiftrt:SI (reg/v:SI 133 [ significand.624 ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (nil))

(insn 245 188 246 30 arch/arm/vfp/vfpsingle.c:187 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 194)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 246 245 195 30 arch/arm/vfp/vfpsingle.c:187 (set (reg/v:SI 139 [ exponent ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg/v:SI 139 [ exponent ])
            (reg:SI 194))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:SI 194)
        (expr_list:REG_DEAD (reg:CC 24 cc)
            (nil))))

(insn 195 246 196 30 arch/arm/vfp/vfpsingle.c:188 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ exponent ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 196 195 198 30 arch/arm/vfp/vfpsingle.c:188 (set (reg:SI 196)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 198 196 199 30 arch/arm/vfp/vfpsingle.c:188 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ significand.624 ])
            (const_int -2147483648 [0xffffffff80000000]))) 219 {*arm_cmpsi_insn} (nil))

(insn 199 198 201 30 arch/arm/vfp/vfpsingle.c:188 (set (reg:SI 198)
        (gtu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 201 199 202 30 arch/arm/vfp/vfpsingle.c:188 (set (reg:SI 199)
        (ior:SI (reg:SI 196)
            (reg:SI 198))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 198)
        (expr_list:REG_DEAD (reg:SI 196)
            (nil))))

(insn 202 201 203 30 arch/arm/vfp/vfpsingle.c:188 (set (reg:QI 200)
        (subreg:QI (reg:SI 199) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 199)
        (nil)))

(insn 203 202 204 30 arch/arm/vfp/vfpsingle.c:188 (set (reg:SI 201)
        (zero_extend:SI (reg:QI 200))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 200)
        (nil)))

(insn 204 203 205 30 arch/arm/vfp/vfpsingle.c:188 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 201)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 201)
        (nil)))

(jump_insn 205 204 206 30 arch/arm/vfp/vfpsingle.c:188 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 30 -> ( 33 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 139 149 150 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 139 149 150 152


;; Succ edge  33 [50.0%] 
;; Succ edge  31 [50.0%]  (fallthru)

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u273(11){ }u274(13){ }u275(25){ }u276(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 139 149 150 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 139 149 150 152
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  30 [50.0%]  (fallthru)
(note 206 205 207 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 207 206 208 31 arch/arm/vfp/vfpsingle.c:190 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ underflow ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ underflow ])
        (nil)))

(jump_insn 208 207 209 31 arch/arm/vfp/vfpsingle.c:190 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 31 -> ( 32 33)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 149 150 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 149 150 152


;; Succ edge  32 [100.0%]  (fallthru)
;; Succ edge  33 [0.0%] 

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u279(11){ }u280(13){ }u281(25){ }u282(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 149 150 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 149 150 152
;; live  gen 	 152
;; live  kill	

;; Pred edge  31 [100.0%]  (fallthru)
(note 209 208 210 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 210 209 211 32 arch/arm/vfp/vfpsingle.c:191 (set (reg/v:SI 152 [ exceptions ])
        (ior:SI (reg/v:SI 152 [ exceptions ])
            (const_int 8 [0x8]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 32 -> ( 33)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 149 150 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 149 150 152


;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 31 32 30) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u284(11){ }u285(13){ }u286(25){ }u287(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 149 150 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 150
;; lr  def 	 202
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 149 150 152
;; live  gen 	 202
;; live  kill	

;; Pred edge  31 [0.0%] 
;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  30 [50.0%] 
(code_label 211 210 212 33 163 "" [2 uses])

(note 212 211 213 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 213 212 214 33 arch/arm/vfp/vfpsingle.c:192 (set (mem/s/j:HI (reg/v/f:SI 150 [ vs ]) [0 <variable>.exponent+0 S2 A32])
        (subreg:HI (reg/v:SI 139 [ exponent ]) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg/v:SI 139 [ exponent ])
        (nil)))

(insn 214 213 215 33 arch/arm/vfp/vfpsingle.c:193 (set (reg:SI 202)
        (lshiftrt:SI (reg/v:SI 133 [ significand.624 ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 133 [ significand.624 ])
        (nil)))

(insn 215 214 216 33 arch/arm/vfp/vfpsingle.c:193 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 202)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 202)
        (nil)))
;; End of basic block 33 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 3 5 29 33 28) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u293(11){ }u294(13){ }u295(25){ }u296(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 203 204 205 206 207 208 209 210
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152
;; live  gen 	 0 [r0] 1 [r1] 203 204 205 206 207 208 209 210
;; live  kill	 14 [lr]

;; Pred edge  3 [39.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
;; Pred edge  28 [100.0%]  (fallthru)
(code_label 216 215 217 34 146 ("pack") [1 uses])

(note 217 216 218 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 218 217 219 34 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 203 [ <variable>.exponent ])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vs ]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 219 218 220 34 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 204)
        (ashift:SI (reg:SI 203 [ <variable>.exponent ])
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 203 [ <variable>.exponent ])
        (nil)))

(insn 220 219 221 34 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 205 [ <variable>.sign ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 150 [ vs ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 221 220 222 34 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 206)
        (ashift:SI (reg:SI 205 [ <variable>.sign ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 205 [ <variable>.sign ])
        (nil)))

(insn 222 221 223 34 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 207)
        (plus:SI (reg:SI 204)
            (reg:SI 206))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 206)
        (expr_list:REG_DEAD (reg:SI 204)
            (nil))))

(insn 223 222 224 34 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 209 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vs ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ vs ])
        (nil)))

(insn 224 223 225 34 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 208)
        (lshiftrt:SI (reg:SI 209 [ <variable>.significand ])
            (const_int 7 [0x7]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 209 [ <variable>.significand ])
        (nil)))

(insn 225 224 226 34 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 210)
        (plus:SI (reg:SI 207)
            (reg:SI 208))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 208)
        (expr_list:REG_DEAD (reg:SI 207)
            (nil))))

(insn 226 225 227 34 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 0 r0)
        (reg:SI 210)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 210)
        (nil)))

(insn 227 226 228 34 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 1 r1)
        (reg/v:SI 149 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 149 [ sd ])
        (nil)))

(call_insn 228 227 233 34 arch/arm/vfp/vfpsingle.c:204 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 233 228 239 34 arch/arm/vfp/vfpsingle.c:208 (set (reg/i:SI 0 r0)
        (reg/v:SI 152 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 152 [ exceptions ])
        (nil)))

(insn 239 233 0 34 arch/arm/vfp/vfpsingle.c:208 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 34 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fnmul (vfp_single_fnmul)[0:181]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=3
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=10
  mem: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=13
mems_found = 0, cannot_delete = true

**scanning insn=14
mems_found = 0, cannot_delete = true

**scanning insn=15
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -14 [0xfffffffffffffff2]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -14 [0xfffffffffffffff2]))
  gid=1 offset=-14 
 processing const base store gid=1[-14..-12)
mems_found = 1, cannot_delete = false

**scanning insn=16
mems_found = 0, cannot_delete = true

**scanning insn=17
mems_found = 0, cannot_delete = true

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=19
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -16 [0xfffffffffffffff0]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -16 [0xfffffffffffffff0]))
  gid=1 offset=-16 
 processing const base store gid=1[-16..-14)
    trying store in insn=15 gid=1[-14..-12)
mems_found = 1, cannot_delete = false

**scanning insn=20
mems_found = 0, cannot_delete = true

**scanning insn=21
mems_found = 0, cannot_delete = true

**scanning insn=22
mems_found = 0, cannot_delete = true

**scanning insn=23
mems_found = 0, cannot_delete = true

**scanning insn=24
mems_found = 0, cannot_delete = true

**scanning insn=27
mems_found = 0, cannot_delete = true

**scanning insn=28
mems_found = 0, cannot_delete = true

**scanning insn=30
mems_found = 0, cannot_delete = true

**scanning insn=31
mems_found = 0, cannot_delete = true

**scanning insn=32
mems_found = 0, cannot_delete = true

**scanning insn=33
mems_found = 0, cannot_delete = true

**scanning insn=34
mems_found = 0, cannot_delete = true

**scanning insn=36
mems_found = 0, cannot_delete = true

**scanning insn=39
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))
  gid=1 offset=-12 
 processing const base store gid=1[-12..-8)
mems_found = 1, cannot_delete = false

**scanning insn=40
mems_found = 0, cannot_delete = true

**scanning insn=41
mems_found = 0, cannot_delete = true

**scanning insn=43
mems_found = 0, cannot_delete = true

**scanning insn=44
mems_found = 0, cannot_delete = true

**scanning insn=46
mems_found = 0, cannot_delete = true

**scanning insn=47
mems_found = 0, cannot_delete = true

**scanning insn=48
  mem: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)
  gid=2 offset=0 
 processing const load gid=2[0..4)

**scanning insn=52
mems_found = 0, cannot_delete = true

**scanning insn=53
mems_found = 0, cannot_delete = true

**scanning insn=54
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -22 [0xffffffffffffffea]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -22 [0xffffffffffffffea]))
  gid=1 offset=-22 
 processing const base store gid=1[-22..-20)
mems_found = 1, cannot_delete = false

**scanning insn=55
mems_found = 0, cannot_delete = true

**scanning insn=56
mems_found = 0, cannot_delete = true

**scanning insn=57
mems_found = 0, cannot_delete = true

**scanning insn=58
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -24 [0xffffffffffffffe8]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -24 [0xffffffffffffffe8]))
  gid=1 offset=-24 
 processing const base store gid=1[-24..-22)
    trying store in insn=54 gid=1[-22..-20)
mems_found = 1, cannot_delete = false

**scanning insn=59
mems_found = 0, cannot_delete = true

**scanning insn=60
mems_found = 0, cannot_delete = true

**scanning insn=61
mems_found = 0, cannot_delete = true

**scanning insn=62
mems_found = 0, cannot_delete = true

**scanning insn=63
mems_found = 0, cannot_delete = true

**scanning insn=66
mems_found = 0, cannot_delete = true

**scanning insn=67
mems_found = 0, cannot_delete = true

**scanning insn=69
mems_found = 0, cannot_delete = true

**scanning insn=70
mems_found = 0, cannot_delete = true

**scanning insn=71
mems_found = 0, cannot_delete = true

**scanning insn=72
mems_found = 0, cannot_delete = true

**scanning insn=73
mems_found = 0, cannot_delete = true

**scanning insn=75
mems_found = 0, cannot_delete = true

**scanning insn=78
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -20 [0xffffffffffffffec]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -20 [0xffffffffffffffec]))
  gid=1 offset=-20 
 processing const base store gid=1[-20..-16)
mems_found = 1, cannot_delete = false

**scanning insn=79
mems_found = 0, cannot_delete = true

**scanning insn=80
mems_found = 0, cannot_delete = true

**scanning insn=82
mems_found = 0, cannot_delete = true

**scanning insn=83
mems_found = 0, cannot_delete = true

**scanning insn=85
mems_found = 0, cannot_delete = true

**scanning insn=86
mems_found = 0, cannot_delete = true

**scanning insn=87
  mem: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)
  gid=2 offset=0 
 processing const load gid=2[0..4)

**scanning insn=90
mems_found = 0, cannot_delete = true

**scanning insn=91
mems_found = 0, cannot_delete = true

**scanning insn=92
mems_found = 0, cannot_delete = true

**scanning insn=93
mems_found = 0, cannot_delete = true

**scanning insn=94
mems_found = 0, cannot_delete = true

**scanning insn=95
mems_found = 0, cannot_delete = true

**scanning insn=96
mems_found = 0, cannot_delete = true

**scanning insn=97
  mem: (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>)
  gid=3 offset=0 
 processing const load gid=3[0..4)

**scanning insn=98
mems_found = 0, cannot_delete = true

**scanning insn=99
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -6 [0xfffffffffffffffa]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -6 [0xfffffffffffffffa]))
  gid=1 offset=-6 
 processing const load gid=1[-6..-4)
mems_found = 0, cannot_delete = true

**scanning insn=101
mems_found = 0, cannot_delete = true

**scanning insn=102
mems_found = 0, cannot_delete = true

**scanning insn=103
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -6 [0xfffffffffffffffa]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -6 [0xfffffffffffffffa]))
  gid=1 offset=-6 
 processing const base store gid=1[-6..-4)
mems_found = 1, cannot_delete = false

**scanning insn=105
mems_found = 0, cannot_delete = true

**scanning insn=106
mems_found = 0, cannot_delete = true

**scanning insn=107
mems_found = 0, cannot_delete = true

**scanning insn=108
mems_found = 0, cannot_delete = true

**scanning insn=109
  mem: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)

   after canon_rtx address: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)
  gid=4 offset=0 
 processing const load gid=4[0..4)

**scanning insn=121
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
group 1 is frame related group 1(18+0): n 5, 6, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 p 
group 2(0+0): n  p 
group 3(0+0): n  p 
group 4(0+0): n  p 
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
doing global processing
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 18 count 25 (  1.9)


*** Global dataflow info after analysis.

( )->[0]->( 2 )
  in:   
  gen:  
  kill: *MISSING*
  out:  

( 0 )->[2]->( 3 4 )
  in:   
  gen:  
  kill: *MISSING*
  out:  3, 4, 5, 6

( 2 )->[3]->( 4 )
  in:   3, 4, 5, 6
  gen:  
  kill: 
  out:  3, 4, 5, 6

( 2 3 )->[4]->( 5 7 )
  in:   3, 4, 5, 6
  gen:  3, 4, 5, 6
  kill: 
  out:  

( 4 )->[5]->( 6 7 )
  in:   
  gen:  
  kill: 
  out:  

( 5 )->[6]->( 7 )
  in:   
  gen:  
  kill: *MISSING*
  out:  11, 12, 13, 14, 15, 16, 17, 18

( 5 4 6 )->[7]->( 8 9 )
  in:   11, 12, 13, 14, 15, 16, 17, 18
  gen:  15, 16, 17, 18
  kill: 
  out:  11, 12, 13, 14

( 7 )->[8]->( 9 )
  in:   11, 12, 13, 14
  gen:  
  kill: 
  out:  11, 12, 13, 14

( 7 8 )->[9]->( 10 12 )
  in:   11, 12, 13, 14
  gen:  11, 12, 13, 14
  kill: 
  out:  

( 9 )->[10]->( 11 12 )
  in:   
  gen:  
  kill: 
  out:  

( 10 )->[11]->( 12 )
  in:   
  gen:  
  kill: *MISSING*
  out:  

( 9 10 11 )->[12]->( 1 )
  in:   
  gen:  
  kill: *MISSING*
  out:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18

( 12 )->[1]->( )
  in:   1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18
  gen:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18
  kill: *MISSING*
  out:  *MISSING*

starting to process insn 34
  v:  3, 4, 5, 6
starting to process insn 33
  v:  3, 4, 5, 6
starting to process insn 32
  v:  3, 4, 5, 6
starting to process insn 31
  v:  3, 4, 5, 6
starting to process insn 30
  v:  3, 4, 5, 6
starting to process insn 28
  v:  3, 4, 5, 6
starting to process insn 27
  v:  3, 4, 5, 6
starting to process insn 24
  v:  3, 4, 5, 6
starting to process insn 23
  v:  3, 4, 5, 6
starting to process insn 22
  v:  3, 4, 5, 6
starting to process insn 21
  v:  3, 4, 5, 6
starting to process insn 20
  v:  3, 4, 5, 6
starting to process insn 19
  v:  3, 4, 5, 6
i = -16, index = 10
failing at i = -16
starting to process insn 18
  v:  3, 4, 5, 6, 9, 10
starting to process insn 17
  v:  3, 4, 5, 6, 9, 10
starting to process insn 16
  v:  3, 4, 5, 6, 9, 10
starting to process insn 15
  v:  3, 4, 5, 6, 9, 10
i = -14, index = 8
failing at i = -14
starting to process insn 14
  v:  3, 4, 5, 6, 7, 8, 9, 10
starting to process insn 13
  v:  3, 4, 5, 6, 7, 8, 9, 10
starting to process insn 11
  v:  3, 4, 5, 6, 7, 8, 9, 10
starting to process insn 10
  v:  3, 4, 5, 6, 7, 8, 9, 10
wild read
starting to process insn 9
  v:  
starting to process insn 5
  v:  
starting to process insn 4
  v:  
starting to process insn 3
  v:  
starting to process insn 2
  v:  
starting to process insn 36
  v:  3, 4, 5, 6
starting to process insn 41
  v:  
starting to process insn 40
  v:  
starting to process insn 39
  v:  
starting to process insn 44
  v:  
starting to process insn 43
  v:  
starting to process insn 48
  v:  11, 12, 13, 14, 15, 16, 17, 18
wild read
starting to process insn 47
  v:  
starting to process insn 46
  v:  
starting to process insn 73
  v:  11, 12, 13, 14
starting to process insn 72
  v:  11, 12, 13, 14
starting to process insn 71
  v:  11, 12, 13, 14
starting to process insn 70
  v:  11, 12, 13, 14
starting to process insn 69
  v:  11, 12, 13, 14
starting to process insn 67
  v:  11, 12, 13, 14
starting to process insn 66
  v:  11, 12, 13, 14
starting to process insn 63
  v:  11, 12, 13, 14
starting to process insn 62
  v:  11, 12, 13, 14
starting to process insn 61
  v:  11, 12, 13, 14
starting to process insn 60
  v:  11, 12, 13, 14
starting to process insn 59
  v:  11, 12, 13, 14
starting to process insn 58
  v:  11, 12, 13, 14
i = -24, index = 18
failing at i = -24
starting to process insn 57
  v:  11, 12, 13, 14, 17, 18
starting to process insn 56
  v:  11, 12, 13, 14, 17, 18
starting to process insn 55
  v:  11, 12, 13, 14, 17, 18
starting to process insn 54
  v:  11, 12, 13, 14, 17, 18
i = -22, index = 16
failing at i = -22
starting to process insn 53
  v:  11, 12, 13, 14, 15, 16, 17, 18
starting to process insn 52
  v:  11, 12, 13, 14, 15, 16, 17, 18
starting to process insn 75
  v:  11, 12, 13, 14
starting to process insn 80
  v:  
starting to process insn 79
  v:  
starting to process insn 78
  v:  
starting to process insn 83
  v:  
starting to process insn 82
  v:  
starting to process insn 87
  v:  
wild read
starting to process insn 86
  v:  
starting to process insn 85
  v:  
starting to process insn 121
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18
starting to process insn 109
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18
wild read
starting to process insn 108
  v:  
starting to process insn 107
  v:  
starting to process insn 106
  v:  
starting to process insn 105
  v:  
starting to process insn 103
  v:  
starting to process insn 102
  v:  1, 2
starting to process insn 101
  v:  1, 2
starting to process insn 99
  v:  1, 2
regular read
starting to process insn 98
  v:  
starting to process insn 97
  v:  
wild read
starting to process insn 96
  v:  
starting to process insn 95
  v:  
starting to process insn 94
  v:  
starting to process insn 93
  v:  
starting to process insn 92
  v:  
starting to process insn 91
  v:  
starting to process insn 90
  v:  
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fnmul

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={11d,10u} r1={8d,3u} r2={8d,3u} r3={8d,3u} r11={1d,12u} r12={6d} r13={1d,17u} r14={6d,1u} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={15d,10u} r25={1d,25u,6d} r26={1d,11u} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={5d} r101={5d} r102={5d} r103={5d} r104={5d} r105={5d} r106={5d} r107={5d} r108={5d} r109={5d} r110={5d} r111={5d} r112={5d} r113={5d} r114={5d} r115={5d} r116={5d} r117={5d} r118={5d} r119={5d} r120={5d} r121={5d} r122={5d} r123={5d} r124={5d} r125={5d} r126={5d} r127={5d} r134={1d,3u} r135={2d,3u} r137={1d,3u} r138={2d,3u} r139={1d,3u} r140={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,3u} r146={1d,2u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,2u} r154={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r168={1d,2u} r169={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,2u} r178={1d,1u} r179={1d,1u} r181={1d,1u,1d} r182={1d,1u} r183={1d,1u} 
;;    total ref usage 816{658d,151u,7e} in 82{77 regular + 5 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 138 139 143 144 145 146 147 148 149 150 151 153 154 157 158 159 160
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 137 138 139 143 144 145 146 147 148 149 150 151 153 154 157 158 159 160
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:989 (set (reg/v:SI 143 [ sd ])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:989 (set (reg/v:SI 144 [ sn ])
        (reg:SI 1 r1 [ sn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ sn ])
        (nil)))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:989 (set (reg/v:SI 145 [ m ])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:989 (set (reg/v:SI 146 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpsingle.c:992 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ sn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 144 [ sn ])
        (nil)))

(call_insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:992 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 13 2 arch/arm/vfp/vfpsingle.c:992 (set (reg/v:SI 139 [ n ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 13 11 14 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 147)
        (and:SI (reg/v:SI 139 [ n ])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 148)
        (lshiftrt:SI (reg:SI 147)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 147)
        (nil)))

(insn 15 14 16 2 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -14 [0xfffffffffffffff2])) [0 vsn.sign+0 S2 A16])
        (subreg:HI (reg:SI 148) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 148)
        (nil)))

(insn 16 15 17 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 149)
        (ashiftrt:SI (reg/v:SI 139 [ n ])
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (nil))

(insn 17 16 18 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 150)
        (zero_extend:SI (subreg:HI (reg:SI 149) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 149)
        (nil)))

(insn 18 17 19 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 137 [ D.5814 ])
        (and:SI (reg:SI 150)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 150)
        (nil)))

(insn 19 18 20 2 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vsn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 137 [ D.5814 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 20 19 21 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 151)
        (ashift:SI (reg/v:SI 139 [ n ])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 139 [ n ])
        (nil)))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 138 [ significand ])
        (lshiftrt:SI (reg:SI 151)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 151)
        (nil)))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 153 [ D.5814 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 137 [ D.5814 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153 [ D.5814 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(insn 24 23 27 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 154)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 27 24 28 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153 [ D.5814 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 153 [ D.5814 ])
        (nil)))

(insn 28 27 30 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 157)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 30 28 31 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 158)
        (and:SI (reg:SI 154)
            (reg:SI 157))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 154)
            (nil))))

(insn 31 30 32 2 arch/arm/vfp/vfp.h:200 (set (reg:QI 159)
        (subreg:QI (reg:SI 158) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 158)
        (nil)))

(insn 32 31 33 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 160)
        (zero_extend:SI (reg:QI 159))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 159)
        (nil)))

(insn 33 32 34 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 160)
        (nil)))

(jump_insn 34 33 35 2 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 143 145 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 143 145 146


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u38(11){ }u39(13){ }u40(25){ }u41(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 143 145 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 143 145 146
;; live  gen 	 138
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 35 34 36 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 3 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 138 [ significand ])
        (ior:SI (reg/v:SI 138 [ significand ])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 143 145 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 143 145 146


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 143 145 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 143 145 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 37 36 38 4 167 "" [1 uses])

(note 38 37 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 4 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 138 [ significand ])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 4 arch/arm/vfp/vfpsingle.c:997 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ D.5814 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ D.5814 ])
        (nil)))

(jump_insn 41 40 42 4 arch/arm/vfp/vfpsingle.c:997 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 143 145 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 143 145 146


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u51(11){ }u52(13){ }u53(25){ }u54(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 143 145 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 143 145 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 42 41 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 5 arch/arm/vfp/vfpsingle.c:997 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 138 [ significand ])
        (nil)))

(jump_insn 44 43 45 5 arch/arm/vfp/vfpsingle.c:997 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146


;; Succ edge  6 [29.0%]  (fallthru)
;; Succ edge  7 [71.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u57(11){ }u58(13){ }u59(25){ }u60(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146
;; live  gen 	 0 [r0] 161
;; live  kill	 14 [lr]

;; Pred edge  5 [29.0%]  (fallthru)
(note 45 44 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 6 arch/arm/vfp/vfpsingle.c:998 (set (reg/f:SI 161)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 47 46 48 6 arch/arm/vfp/vfpsingle.c:998 (set (reg:SI 0 r0)
        (reg/f:SI 161)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 161)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(call_insn 48 47 49 6 arch/arm/vfp/vfpsingle.c:998 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 4 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u66(11){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 24 [cc] 134 135 162 163 164 165 166 168 169 172 173 174 175
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146
;; live  gen 	 24 [cc] 134 135 162 163 164 165 166 168 169 172 173 174 175
;; live  kill	

;; Pred edge  5 [71.0%] 
;; Pred edge  4 [50.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 49 48 50 7 168 "" [2 uses])

(note 50 49 52 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 52 50 53 7 arch/arm/vfp/vfp.h:195 (set (reg:SI 162)
        (and:SI (reg/v:SI 145 [ m ])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 53 52 54 7 arch/arm/vfp/vfp.h:195 (set (reg:SI 163)
        (lshiftrt:SI (reg:SI 162)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 162)
        (nil)))

(insn 54 53 55 7 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -22 [0xffffffffffffffea])) [0 vsm.sign+0 S2 A16])
        (subreg:HI (reg:SI 163) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 163)
        (nil)))

(insn 55 54 56 7 arch/arm/vfp/vfp.h:196 (set (reg:SI 164)
        (ashiftrt:SI (reg/v:SI 145 [ m ])
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (nil))

(insn 56 55 57 7 arch/arm/vfp/vfp.h:196 (set (reg:SI 165)
        (zero_extend:SI (subreg:HI (reg:SI 164) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 164)
        (nil)))

(insn 57 56 58 7 arch/arm/vfp/vfp.h:196 (set (reg:SI 134 [ D.5829 ])
        (and:SI (reg:SI 165)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 165)
        (nil)))

(insn 58 57 59 7 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vsm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 134 [ D.5829 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 59 58 60 7 arch/arm/vfp/vfp.h:199 (set (reg:SI 166)
        (ashift:SI (reg/v:SI 145 [ m ])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 145 [ m ])
        (nil)))

(insn 60 59 61 7 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 135 [ significand ])
        (lshiftrt:SI (reg:SI 166)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 166)
        (nil)))

(insn 61 60 62 7 arch/arm/vfp/vfp.h:200 (set (reg:SI 168 [ D.5829 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.5829 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 62 61 63 7 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ D.5829 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(insn 63 62 66 7 arch/arm/vfp/vfp.h:200 (set (reg:SI 169)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 66 63 67 7 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ D.5829 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 168 [ D.5829 ])
        (nil)))

(insn 67 66 69 7 arch/arm/vfp/vfp.h:200 (set (reg:SI 172)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 69 67 70 7 arch/arm/vfp/vfp.h:200 (set (reg:SI 173)
        (and:SI (reg:SI 169)
            (reg:SI 172))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_DEAD (reg:SI 169)
            (nil))))

(insn 70 69 71 7 arch/arm/vfp/vfp.h:200 (set (reg:QI 174)
        (subreg:QI (reg:SI 173) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 173)
        (nil)))

(insn 71 70 72 7 arch/arm/vfp/vfp.h:200 (set (reg:SI 175)
        (zero_extend:SI (reg:QI 174))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 174)
        (nil)))

(insn 72 71 73 7 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 175)
        (nil)))

(jump_insn 73 72 74 7 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 76)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 146


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u96(11){ }u97(13){ }u98(25){ }u99(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 146
;; live  gen 	 135
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 74 73 75 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 76 8 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 135 [ significand ])
        (ior:SI (reg/v:SI 135 [ significand ])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 146


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u101(11){ }u102(13){ }u103(25){ }u104(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 76 75 77 9 169 "" [1 uses])

(note 77 76 78 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 79 9 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 135 [ significand ])) 167 {*arm_movsi_insn} (nil))

(insn 79 78 80 9 arch/arm/vfp/vfpsingle.c:1001 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.5829 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ D.5829 ])
        (nil)))

(jump_insn 80 79 81 9 arch/arm/vfp/vfpsingle.c:1001 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 9 -> ( 10 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 146


;; Succ edge  10 [61.0%]  (fallthru)
;; Succ edge  12 [39.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u109(11){ }u110(13){ }u111(25){ }u112(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  9 [61.0%]  (fallthru)
(note 81 80 82 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 82 81 83 10 arch/arm/vfp/vfpsingle.c:1001 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ significand ])
        (nil)))

(jump_insn 83 82 84 10 arch/arm/vfp/vfpsingle.c:1001 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146


;; Succ edge  11 [39.0%]  (fallthru)
;; Succ edge  12 [61.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u115(11){ }u116(13){ }u117(25){ }u118(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 176
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146
;; live  gen 	 0 [r0] 176
;; live  kill	 14 [lr]

;; Pred edge  10 [39.0%]  (fallthru)
(note 84 83 85 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 86 11 arch/arm/vfp/vfpsingle.c:1002 (set (reg/f:SI 176)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -24 [0xffffffffffffffe8]))) 4 {*arm_addsi3} (nil))

(insn 86 85 87 11 arch/arm/vfp/vfpsingle.c:1002 (set (reg:SI 0 r0)
        (reg/f:SI 176)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 176)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))

(call_insn 87 86 88 11 arch/arm/vfp/vfpsingle.c:1002 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 9 10 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u124(11){ }u125(13){ }u126(25){ }u127(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 177 178 179 181 182 183
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 140 177 178 179 181 182 183
;; live  kill	 14 [lr]

;; Pred edge  9 [39.0%] 
;; Pred edge  10 [61.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 88 87 89 12 170 "" [2 uses])

(note 89 88 90 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 90 89 91 12 arch/arm/vfp/vfpsingle.c:1004 (set (reg/f:SI 177)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 91 90 92 12 arch/arm/vfp/vfpsingle.c:1004 (set (reg/f:SI 178)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 92 91 93 12 arch/arm/vfp/vfpsingle.c:1004 (set (reg/f:SI 179)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -24 [0xffffffffffffffe8]))) 4 {*arm_addsi3} (nil))

(insn 93 92 94 12 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 0 r0)
        (reg/f:SI 177)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))

(insn 94 93 95 12 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 1 r1)
        (reg/f:SI 178)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 178)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(insn 95 94 96 12 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 2 r2)
        (reg/f:SI 179)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 179)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))

(insn 96 95 97 12 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 3 r3)
        (reg/v:SI 146 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 97 96 98 12 arch/arm/vfp/vfpsingle.c:1004 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 98 97 99 12 arch/arm/vfp/vfpsingle.c:1004 (set (reg/v:SI 140 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 99 98 101 12 arch/arm/vfp/vfpsingle.c:1005 (set (reg:SI 181 [ vsd.sign ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -6 [0xfffffffffffffffa])) [0 vsd.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 101 99 102 12 arch/arm/vfp/vfpsingle.c:1005 (set (reg:SI 183)
        (const_int -32768 [0xffffffffffff8000])) 167 {*arm_movsi_insn} (nil))

(insn 102 101 103 12 arch/arm/vfp/vfpsingle.c:1005 (set (reg:SI 182)
        (xor:SI (reg:SI 181 [ vsd.sign ])
            (reg:SI 183))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 183)
        (expr_list:REG_DEAD (reg:SI 181 [ vsd.sign ])
            (expr_list:REG_EQUAL (xor:SI (reg:SI 181 [ vsd.sign ])
                    (const_int -32768 [0xffffffffffff8000]))
                (nil)))))

(insn 103 102 105 12 arch/arm/vfp/vfpsingle.c:1005 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -6 [0xfffffffffffffffa])) [0 vsd.sign+0 S2 A16])
        (subreg:HI (reg:SI 182) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 182)
        (nil)))

(insn 105 103 106 12 arch/arm/vfp/vfpsingle.c:1006 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 143 [ sd ])
        (nil)))

(insn 106 105 107 12 arch/arm/vfp/vfpsingle.c:1006 (set (reg:SI 1 r1)
        (reg/f:SI 177)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 177)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8]))
            (nil))))

(insn 107 106 108 12 arch/arm/vfp/vfpsingle.c:1006 (set (reg:SI 2 r2)
        (reg/v:SI 146 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ fpscr ])
        (nil)))

(insn 108 107 109 12 arch/arm/vfp/vfpsingle.c:1006 (set (reg:SI 3 r3)
        (reg/v:SI 140 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ exceptions ])
        (nil)))

(call_insn 109 108 121 12 arch/arm/vfp/vfpsingle.c:1006 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 121 109 0 12 arch/arm/vfp/vfpsingle.c:1007 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 12 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fmul (vfp_single_fmul)[0:180]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=3
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=10
  mem: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=13
mems_found = 0, cannot_delete = true

**scanning insn=14
mems_found = 0, cannot_delete = true

**scanning insn=15
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -14 [0xfffffffffffffff2]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -14 [0xfffffffffffffff2]))
  gid=1 offset=-14 
 processing const base store gid=1[-14..-12)
mems_found = 1, cannot_delete = false

**scanning insn=16
mems_found = 0, cannot_delete = true

**scanning insn=17
mems_found = 0, cannot_delete = true

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=19
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -16 [0xfffffffffffffff0]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -16 [0xfffffffffffffff0]))
  gid=1 offset=-16 
 processing const base store gid=1[-16..-14)
    trying store in insn=15 gid=1[-14..-12)
mems_found = 1, cannot_delete = false

**scanning insn=20
mems_found = 0, cannot_delete = true

**scanning insn=21
mems_found = 0, cannot_delete = true

**scanning insn=22
mems_found = 0, cannot_delete = true

**scanning insn=23
mems_found = 0, cannot_delete = true

**scanning insn=24
mems_found = 0, cannot_delete = true

**scanning insn=27
mems_found = 0, cannot_delete = true

**scanning insn=28
mems_found = 0, cannot_delete = true

**scanning insn=30
mems_found = 0, cannot_delete = true

**scanning insn=31
mems_found = 0, cannot_delete = true

**scanning insn=32
mems_found = 0, cannot_delete = true

**scanning insn=33
mems_found = 0, cannot_delete = true

**scanning insn=34
mems_found = 0, cannot_delete = true

**scanning insn=36
mems_found = 0, cannot_delete = true

**scanning insn=39
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))
  gid=1 offset=-12 
 processing const base store gid=1[-12..-8)
mems_found = 1, cannot_delete = false

**scanning insn=40
mems_found = 0, cannot_delete = true

**scanning insn=41
mems_found = 0, cannot_delete = true

**scanning insn=43
mems_found = 0, cannot_delete = true

**scanning insn=44
mems_found = 0, cannot_delete = true

**scanning insn=46
mems_found = 0, cannot_delete = true

**scanning insn=47
mems_found = 0, cannot_delete = true

**scanning insn=48
  mem: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)
  gid=2 offset=0 
 processing const load gid=2[0..4)

**scanning insn=52
mems_found = 0, cannot_delete = true

**scanning insn=53
mems_found = 0, cannot_delete = true

**scanning insn=54
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -22 [0xffffffffffffffea]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -22 [0xffffffffffffffea]))
  gid=1 offset=-22 
 processing const base store gid=1[-22..-20)
mems_found = 1, cannot_delete = false

**scanning insn=55
mems_found = 0, cannot_delete = true

**scanning insn=56
mems_found = 0, cannot_delete = true

**scanning insn=57
mems_found = 0, cannot_delete = true

**scanning insn=58
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -24 [0xffffffffffffffe8]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -24 [0xffffffffffffffe8]))
  gid=1 offset=-24 
 processing const base store gid=1[-24..-22)
    trying store in insn=54 gid=1[-22..-20)
mems_found = 1, cannot_delete = false

**scanning insn=59
mems_found = 0, cannot_delete = true

**scanning insn=60
mems_found = 0, cannot_delete = true

**scanning insn=61
mems_found = 0, cannot_delete = true

**scanning insn=62
mems_found = 0, cannot_delete = true

**scanning insn=63
mems_found = 0, cannot_delete = true

**scanning insn=66
mems_found = 0, cannot_delete = true

**scanning insn=67
mems_found = 0, cannot_delete = true

**scanning insn=69
mems_found = 0, cannot_delete = true

**scanning insn=70
mems_found = 0, cannot_delete = true

**scanning insn=71
mems_found = 0, cannot_delete = true

**scanning insn=72
mems_found = 0, cannot_delete = true

**scanning insn=73
mems_found = 0, cannot_delete = true

**scanning insn=75
mems_found = 0, cannot_delete = true

**scanning insn=78
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -20 [0xffffffffffffffec]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -20 [0xffffffffffffffec]))
  gid=1 offset=-20 
 processing const base store gid=1[-20..-16)
mems_found = 1, cannot_delete = false

**scanning insn=79
mems_found = 0, cannot_delete = true

**scanning insn=80
mems_found = 0, cannot_delete = true

**scanning insn=82
mems_found = 0, cannot_delete = true

**scanning insn=83
mems_found = 0, cannot_delete = true

**scanning insn=85
mems_found = 0, cannot_delete = true

**scanning insn=86
mems_found = 0, cannot_delete = true

**scanning insn=87
  mem: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)
  gid=2 offset=0 
 processing const load gid=2[0..4)

**scanning insn=90
mems_found = 0, cannot_delete = true

**scanning insn=91
mems_found = 0, cannot_delete = true

**scanning insn=92
mems_found = 0, cannot_delete = true

**scanning insn=93
mems_found = 0, cannot_delete = true

**scanning insn=94
mems_found = 0, cannot_delete = true

**scanning insn=95
mems_found = 0, cannot_delete = true

**scanning insn=96
mems_found = 0, cannot_delete = true

**scanning insn=97
  mem: (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>)
  gid=3 offset=0 
 processing const load gid=3[0..4)

**scanning insn=98
mems_found = 0, cannot_delete = true

**scanning insn=100
mems_found = 0, cannot_delete = true

**scanning insn=101
mems_found = 0, cannot_delete = true

**scanning insn=102
mems_found = 0, cannot_delete = true

**scanning insn=103
mems_found = 0, cannot_delete = true

**scanning insn=104
  mem: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)

   after canon_rtx address: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)
  gid=4 offset=0 
 processing const load gid=4[0..4)

**scanning insn=116
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
group 1 is frame related group 1(16+0): n 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 p 
group 2(0+0): n  p 
group 3(0+0): n  p 
group 4(0+0): n  p 
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
doing global processing
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 18 count 25 (  1.9)


*** Global dataflow info after analysis.

( )->[0]->( 2 )
  in:   
  gen:  
  kill: *MISSING*
  out:  

( 0 )->[2]->( 3 4 )
  in:   
  gen:  
  kill: *MISSING*
  out:  1, 2, 3, 4

( 2 )->[3]->( 4 )
  in:   1, 2, 3, 4
  gen:  
  kill: 
  out:  1, 2, 3, 4

( 2 3 )->[4]->( 5 7 )
  in:   1, 2, 3, 4
  gen:  1, 2, 3, 4
  kill: 
  out:  

( 4 )->[5]->( 6 7 )
  in:   
  gen:  
  kill: 
  out:  

( 5 )->[6]->( 7 )
  in:   
  gen:  
  kill: *MISSING*
  out:  9, 10, 11, 12, 13, 14, 15, 16

( 5 4 6 )->[7]->( 8 9 )
  in:   9, 10, 11, 12, 13, 14, 15, 16
  gen:  13, 14, 15, 16
  kill: 
  out:  9, 10, 11, 12

( 7 )->[8]->( 9 )
  in:   9, 10, 11, 12
  gen:  
  kill: 
  out:  9, 10, 11, 12

( 7 8 )->[9]->( 10 12 )
  in:   9, 10, 11, 12
  gen:  9, 10, 11, 12
  kill: 
  out:  

( 9 )->[10]->( 11 12 )
  in:   
  gen:  
  kill: 
  out:  

( 10 )->[11]->( 12 )
  in:   
  gen:  
  kill: *MISSING*
  out:  

( 9 10 11 )->[12]->( 1 )
  in:   
  gen:  
  kill: *MISSING*
  out:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16

( 12 )->[1]->( )
  in:   1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16
  gen:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16
  kill: *MISSING*
  out:  *MISSING*

starting to process insn 34
  v:  1, 2, 3, 4
starting to process insn 33
  v:  1, 2, 3, 4
starting to process insn 32
  v:  1, 2, 3, 4
starting to process insn 31
  v:  1, 2, 3, 4
starting to process insn 30
  v:  1, 2, 3, 4
starting to process insn 28
  v:  1, 2, 3, 4
starting to process insn 27
  v:  1, 2, 3, 4
starting to process insn 24
  v:  1, 2, 3, 4
starting to process insn 23
  v:  1, 2, 3, 4
starting to process insn 22
  v:  1, 2, 3, 4
starting to process insn 21
  v:  1, 2, 3, 4
starting to process insn 20
  v:  1, 2, 3, 4
starting to process insn 19
  v:  1, 2, 3, 4
i = -16, index = 8
failing at i = -16
starting to process insn 18
  v:  1, 2, 3, 4, 7, 8
starting to process insn 17
  v:  1, 2, 3, 4, 7, 8
starting to process insn 16
  v:  1, 2, 3, 4, 7, 8
starting to process insn 15
  v:  1, 2, 3, 4, 7, 8
i = -14, index = 6
failing at i = -14
starting to process insn 14
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 13
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 11
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 10
  v:  1, 2, 3, 4, 5, 6, 7, 8
wild read
starting to process insn 9
  v:  
starting to process insn 5
  v:  
starting to process insn 4
  v:  
starting to process insn 3
  v:  
starting to process insn 2
  v:  
starting to process insn 36
  v:  1, 2, 3, 4
starting to process insn 41
  v:  
starting to process insn 40
  v:  
starting to process insn 39
  v:  
starting to process insn 44
  v:  
starting to process insn 43
  v:  
starting to process insn 48
  v:  9, 10, 11, 12, 13, 14, 15, 16
wild read
starting to process insn 47
  v:  
starting to process insn 46
  v:  
starting to process insn 73
  v:  9, 10, 11, 12
starting to process insn 72
  v:  9, 10, 11, 12
starting to process insn 71
  v:  9, 10, 11, 12
starting to process insn 70
  v:  9, 10, 11, 12
starting to process insn 69
  v:  9, 10, 11, 12
starting to process insn 67
  v:  9, 10, 11, 12
starting to process insn 66
  v:  9, 10, 11, 12
starting to process insn 63
  v:  9, 10, 11, 12
starting to process insn 62
  v:  9, 10, 11, 12
starting to process insn 61
  v:  9, 10, 11, 12
starting to process insn 60
  v:  9, 10, 11, 12
starting to process insn 59
  v:  9, 10, 11, 12
starting to process insn 58
  v:  9, 10, 11, 12
i = -24, index = 16
failing at i = -24
starting to process insn 57
  v:  9, 10, 11, 12, 15, 16
starting to process insn 56
  v:  9, 10, 11, 12, 15, 16
starting to process insn 55
  v:  9, 10, 11, 12, 15, 16
starting to process insn 54
  v:  9, 10, 11, 12, 15, 16
i = -22, index = 14
failing at i = -22
starting to process insn 53
  v:  9, 10, 11, 12, 13, 14, 15, 16
starting to process insn 52
  v:  9, 10, 11, 12, 13, 14, 15, 16
starting to process insn 75
  v:  9, 10, 11, 12
starting to process insn 80
  v:  
starting to process insn 79
  v:  
starting to process insn 78
  v:  
starting to process insn 83
  v:  
starting to process insn 82
  v:  
starting to process insn 87
  v:  
wild read
starting to process insn 86
  v:  
starting to process insn 85
  v:  
starting to process insn 116
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16
starting to process insn 104
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16
wild read
starting to process insn 103
  v:  
starting to process insn 102
  v:  
starting to process insn 101
  v:  
starting to process insn 100
  v:  
starting to process insn 98
  v:  
starting to process insn 97
  v:  
wild read
starting to process insn 96
  v:  
starting to process insn 95
  v:  
starting to process insn 94
  v:  
starting to process insn 93
  v:  
starting to process insn 92
  v:  
starting to process insn 91
  v:  
starting to process insn 90
  v:  
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fmul

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={11d,10u} r1={8d,3u} r2={8d,3u} r3={8d,3u} r11={1d,12u} r12={6d} r13={1d,17u} r14={6d,1u} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={15d,10u} r25={1d,23u,6d} r26={1d,11u} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={5d} r101={5d} r102={5d} r103={5d} r104={5d} r105={5d} r106={5d} r107={5d} r108={5d} r109={5d} r110={5d} r111={5d} r112={5d} r113={5d} r114={5d} r115={5d} r116={5d} r117={5d} r118={5d} r119={5d} r120={5d} r121={5d} r122={5d} r123={5d} r124={5d} r125={5d} r126={5d} r127={5d} r134={1d,3u} r135={2d,3u} r137={1d,3u} r138={2d,3u} r139={1d,3u} r140={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,3u} r146={1d,2u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,2u} r154={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r168={1d,2u} r169={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,2u} r178={1d,1u} r179={1d,1u} 
;;    total ref usage 807{655d,146u,6e} in 78{73 regular + 5 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 138 139 143 144 145 146 147 148 149 150 151 153 154 157 158 159 160
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 137 138 139 143 144 145 146 147 148 149 150 151 153 154 157 158 159 160
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:966 (set (reg/v:SI 143 [ sd ])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:966 (set (reg/v:SI 144 [ sn ])
        (reg:SI 1 r1 [ sn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ sn ])
        (nil)))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:966 (set (reg/v:SI 145 [ m ])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:966 (set (reg/v:SI 146 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpsingle.c:969 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ sn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 144 [ sn ])
        (nil)))

(call_insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:969 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 13 2 arch/arm/vfp/vfpsingle.c:969 (set (reg/v:SI 139 [ n ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 13 11 14 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 147)
        (and:SI (reg/v:SI 139 [ n ])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 148)
        (lshiftrt:SI (reg:SI 147)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 147)
        (nil)))

(insn 15 14 16 2 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -14 [0xfffffffffffffff2])) [0 vsn.sign+0 S2 A16])
        (subreg:HI (reg:SI 148) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 148)
        (nil)))

(insn 16 15 17 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 149)
        (ashiftrt:SI (reg/v:SI 139 [ n ])
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (nil))

(insn 17 16 18 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 150)
        (zero_extend:SI (subreg:HI (reg:SI 149) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 149)
        (nil)))

(insn 18 17 19 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 137 [ D.5846 ])
        (and:SI (reg:SI 150)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 150)
        (nil)))

(insn 19 18 20 2 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vsn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 137 [ D.5846 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 20 19 21 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 151)
        (ashift:SI (reg/v:SI 139 [ n ])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 139 [ n ])
        (nil)))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 138 [ significand ])
        (lshiftrt:SI (reg:SI 151)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 151)
        (nil)))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 153 [ D.5846 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 137 [ D.5846 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153 [ D.5846 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(insn 24 23 27 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 154)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 27 24 28 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153 [ D.5846 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 153 [ D.5846 ])
        (nil)))

(insn 28 27 30 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 157)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 30 28 31 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 158)
        (and:SI (reg:SI 154)
            (reg:SI 157))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 154)
            (nil))))

(insn 31 30 32 2 arch/arm/vfp/vfp.h:200 (set (reg:QI 159)
        (subreg:QI (reg:SI 158) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 158)
        (nil)))

(insn 32 31 33 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 160)
        (zero_extend:SI (reg:QI 159))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 159)
        (nil)))

(insn 33 32 34 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 160)
        (nil)))

(jump_insn 34 33 35 2 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 143 145 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 143 145 146


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u38(11){ }u39(13){ }u40(25){ }u41(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 143 145 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 143 145 146
;; live  gen 	 138
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 35 34 36 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 3 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 138 [ significand ])
        (ior:SI (reg/v:SI 138 [ significand ])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 143 145 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 143 145 146


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 143 145 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 143 145 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 37 36 38 4 175 "" [1 uses])

(note 38 37 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 4 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 138 [ significand ])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 4 arch/arm/vfp/vfpsingle.c:974 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ D.5846 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ D.5846 ])
        (nil)))

(jump_insn 41 40 42 4 arch/arm/vfp/vfpsingle.c:974 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 143 145 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 143 145 146


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u51(11){ }u52(13){ }u53(25){ }u54(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 143 145 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 143 145 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 42 41 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 5 arch/arm/vfp/vfpsingle.c:974 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 138 [ significand ])
        (nil)))

(jump_insn 44 43 45 5 arch/arm/vfp/vfpsingle.c:974 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146


;; Succ edge  6 [29.0%]  (fallthru)
;; Succ edge  7 [71.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u57(11){ }u58(13){ }u59(25){ }u60(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146
;; live  gen 	 0 [r0] 161
;; live  kill	 14 [lr]

;; Pred edge  5 [29.0%]  (fallthru)
(note 45 44 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 6 arch/arm/vfp/vfpsingle.c:975 (set (reg/f:SI 161)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 47 46 48 6 arch/arm/vfp/vfpsingle.c:975 (set (reg:SI 0 r0)
        (reg/f:SI 161)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 161)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(call_insn 48 47 49 6 arch/arm/vfp/vfpsingle.c:975 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 4 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u66(11){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 24 [cc] 134 135 162 163 164 165 166 168 169 172 173 174 175
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146
;; live  gen 	 24 [cc] 134 135 162 163 164 165 166 168 169 172 173 174 175
;; live  kill	

;; Pred edge  5 [71.0%] 
;; Pred edge  4 [50.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 49 48 50 7 176 "" [2 uses])

(note 50 49 52 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 52 50 53 7 arch/arm/vfp/vfp.h:195 (set (reg:SI 162)
        (and:SI (reg/v:SI 145 [ m ])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 53 52 54 7 arch/arm/vfp/vfp.h:195 (set (reg:SI 163)
        (lshiftrt:SI (reg:SI 162)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 162)
        (nil)))

(insn 54 53 55 7 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -22 [0xffffffffffffffea])) [0 vsm.sign+0 S2 A16])
        (subreg:HI (reg:SI 163) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 163)
        (nil)))

(insn 55 54 56 7 arch/arm/vfp/vfp.h:196 (set (reg:SI 164)
        (ashiftrt:SI (reg/v:SI 145 [ m ])
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (nil))

(insn 56 55 57 7 arch/arm/vfp/vfp.h:196 (set (reg:SI 165)
        (zero_extend:SI (subreg:HI (reg:SI 164) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 164)
        (nil)))

(insn 57 56 58 7 arch/arm/vfp/vfp.h:196 (set (reg:SI 134 [ D.5861 ])
        (and:SI (reg:SI 165)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 165)
        (nil)))

(insn 58 57 59 7 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vsm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 134 [ D.5861 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 59 58 60 7 arch/arm/vfp/vfp.h:199 (set (reg:SI 166)
        (ashift:SI (reg/v:SI 145 [ m ])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 145 [ m ])
        (nil)))

(insn 60 59 61 7 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 135 [ significand ])
        (lshiftrt:SI (reg:SI 166)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 166)
        (nil)))

(insn 61 60 62 7 arch/arm/vfp/vfp.h:200 (set (reg:SI 168 [ D.5861 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.5861 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 62 61 63 7 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ D.5861 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(insn 63 62 66 7 arch/arm/vfp/vfp.h:200 (set (reg:SI 169)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 66 63 67 7 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ D.5861 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 168 [ D.5861 ])
        (nil)))

(insn 67 66 69 7 arch/arm/vfp/vfp.h:200 (set (reg:SI 172)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 69 67 70 7 arch/arm/vfp/vfp.h:200 (set (reg:SI 173)
        (and:SI (reg:SI 169)
            (reg:SI 172))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_DEAD (reg:SI 169)
            (nil))))

(insn 70 69 71 7 arch/arm/vfp/vfp.h:200 (set (reg:QI 174)
        (subreg:QI (reg:SI 173) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 173)
        (nil)))

(insn 71 70 72 7 arch/arm/vfp/vfp.h:200 (set (reg:SI 175)
        (zero_extend:SI (reg:QI 174))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 174)
        (nil)))

(insn 72 71 73 7 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 175)
        (nil)))

(jump_insn 73 72 74 7 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 76)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 146


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u96(11){ }u97(13){ }u98(25){ }u99(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 146
;; live  gen 	 135
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 74 73 75 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 76 8 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 135 [ significand ])
        (ior:SI (reg/v:SI 135 [ significand ])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 146


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u101(11){ }u102(13){ }u103(25){ }u104(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 76 75 77 9 177 "" [1 uses])

(note 77 76 78 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 79 9 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 135 [ significand ])) 167 {*arm_movsi_insn} (nil))

(insn 79 78 80 9 arch/arm/vfp/vfpsingle.c:978 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.5861 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ D.5861 ])
        (nil)))

(jump_insn 80 79 81 9 arch/arm/vfp/vfpsingle.c:978 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 9 -> ( 10 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 146


;; Succ edge  10 [61.0%]  (fallthru)
;; Succ edge  12 [39.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u109(11){ }u110(13){ }u111(25){ }u112(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  9 [61.0%]  (fallthru)
(note 81 80 82 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 82 81 83 10 arch/arm/vfp/vfpsingle.c:978 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ significand ])
        (nil)))

(jump_insn 83 82 84 10 arch/arm/vfp/vfpsingle.c:978 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146


;; Succ edge  11 [39.0%]  (fallthru)
;; Succ edge  12 [61.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u115(11){ }u116(13){ }u117(25){ }u118(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 176
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146
;; live  gen 	 0 [r0] 176
;; live  kill	 14 [lr]

;; Pred edge  10 [39.0%]  (fallthru)
(note 84 83 85 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 86 11 arch/arm/vfp/vfpsingle.c:979 (set (reg/f:SI 176)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -24 [0xffffffffffffffe8]))) 4 {*arm_addsi3} (nil))

(insn 86 85 87 11 arch/arm/vfp/vfpsingle.c:979 (set (reg:SI 0 r0)
        (reg/f:SI 176)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 176)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))

(call_insn 87 86 88 11 arch/arm/vfp/vfpsingle.c:979 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 9 10 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u124(11){ }u125(13){ }u126(25){ }u127(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 177 178 179
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 140 177 178 179
;; live  kill	 14 [lr]

;; Pred edge  9 [39.0%] 
;; Pred edge  10 [61.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 88 87 89 12 178 "" [2 uses])

(note 89 88 90 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 90 89 91 12 arch/arm/vfp/vfpsingle.c:981 (set (reg/f:SI 177)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 91 90 92 12 arch/arm/vfp/vfpsingle.c:981 (set (reg/f:SI 178)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 92 91 93 12 arch/arm/vfp/vfpsingle.c:981 (set (reg/f:SI 179)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -24 [0xffffffffffffffe8]))) 4 {*arm_addsi3} (nil))

(insn 93 92 94 12 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 0 r0)
        (reg/f:SI 177)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))

(insn 94 93 95 12 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 1 r1)
        (reg/f:SI 178)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 178)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(insn 95 94 96 12 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 2 r2)
        (reg/f:SI 179)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 179)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))

(insn 96 95 97 12 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 3 r3)
        (reg/v:SI 146 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 97 96 98 12 arch/arm/vfp/vfpsingle.c:981 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 98 97 100 12 arch/arm/vfp/vfpsingle.c:981 (set (reg/v:SI 140 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 100 98 101 12 arch/arm/vfp/vfpsingle.c:982 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 143 [ sd ])
        (nil)))

(insn 101 100 102 12 arch/arm/vfp/vfpsingle.c:982 (set (reg:SI 1 r1)
        (reg/f:SI 177)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 177)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8]))
            (nil))))

(insn 102 101 103 12 arch/arm/vfp/vfpsingle.c:982 (set (reg:SI 2 r2)
        (reg/v:SI 146 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ fpscr ])
        (nil)))

(insn 103 102 104 12 arch/arm/vfp/vfpsingle.c:982 (set (reg:SI 3 r3)
        (reg/v:SI 140 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ exceptions ])
        (nil)))

(call_insn 104 103 116 12 arch/arm/vfp/vfpsingle.c:982 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 116 104 0 12 arch/arm/vfp/vfpsingle.c:983 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 12 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fsito (vfp_single_fsito)[0:167]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 6 (  1.2)
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=13
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -6 [0xfffffffffffffffa]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -6 [0xfffffffffffffffa]))
  gid=0 offset=-6 
 processing const base store gid=0[-6..-4)
mems_found = 1, cannot_delete = false

**scanning insn=16
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -8 [0xfffffffffffffff8]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -8 [0xfffffffffffffff8]))
  gid=0 offset=-8 
 processing const base store gid=0[-8..-6)
    trying store in insn=13 gid=0[-6..-4)
mems_found = 1, cannot_delete = false

**scanning insn=17
mems_found = 0, cannot_delete = true

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=20
mems_found = 0, cannot_delete = true

**scanning insn=23
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))
  gid=0 offset=-4 
 processing const base store gid=0[-4..0)
mems_found = 1, cannot_delete = false

**scanning insn=24
mems_found = 0, cannot_delete = true

**scanning insn=25
mems_found = 0, cannot_delete = true

**scanning insn=26
mems_found = 0, cannot_delete = true

**scanning insn=27
mems_found = 0, cannot_delete = true

**scanning insn=28
mems_found = 0, cannot_delete = true

**scanning insn=29
  mem: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)

   after canon_rtx address: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)
  gid=1 offset=0 
 processing const load gid=1[0..4)

**scanning insn=41
mems_found = 0, cannot_delete = false
group 0 is frame related group 0(8+0): n 1, 2, 3, 4, 5, 6, 7, 8 p 
group 1(0+0): n  p 
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
doing global processing
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 9 (  1.8)


*** Global dataflow info after analysis.

( )->[0]->( 2 )
  in:   
  gen:  
  kill: *MISSING*
  out:  1, 2, 3, 4, 5, 6, 7, 8

( 0 )->[2]->( 3 4 )
  in:   1, 2, 3, 4, 5, 6, 7, 8
  gen:  5, 6, 7, 8
  kill: 
  out:  1, 2, 3, 4

( 2 )->[3]->( 4 )
  in:   1, 2, 3, 4
  gen:  
  kill: 
  out:  1, 2, 3, 4

( 3 2 )->[4]->( 1 )
  in:   1, 2, 3, 4
  gen:  1, 2, 3, 4
  kill: *MISSING*
  out:  1, 2, 3, 4, 5, 6, 7, 8

( 4 )->[1]->( )
  in:   1, 2, 3, 4, 5, 6, 7, 8
  gen:  1, 2, 3, 4, 5, 6, 7, 8
  kill: *MISSING*
  out:  *MISSING*

starting to process insn 18
  v:  1, 2, 3, 4
starting to process insn 17
  v:  1, 2, 3, 4
starting to process insn 16
  v:  1, 2, 3, 4
i = -8, index = 8
failing at i = -8
starting to process insn 13
  v:  1, 2, 3, 4, 7, 8
i = -6, index = 6
failing at i = -6
starting to process insn 12
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 11
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 10
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 9
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 5
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 4
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 2
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 20
  v:  1, 2, 3, 4
starting to process insn 41
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 29
  v:  1, 2, 3, 4, 5, 6, 7, 8
wild read
starting to process insn 28
  v:  
starting to process insn 27
  v:  
starting to process insn 26
  v:  
starting to process insn 25
  v:  
starting to process insn 24
  v:  
starting to process insn 23
  v:  
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fsito

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,4u} r1={3d,1u} r2={3d,2u} r3={3d,2u} r11={1d,4u} r12={2d} r13={1d,5u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={2d,1u} r25={1d,8u,1d} r26={1d,3u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r134={2d,3u} r135={1d,2u} r137={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r145={1d,1u} 
;;    total ref usage 184{141d,42u,1e} in 20{19 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135 137 139 140 141 142
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135 137 139 140 141 142
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 4 2 arch/arm/vfp/vfpsingle.c:537 (set (reg/v:SI 137 [ sd ])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 4 2 5 2 arch/arm/vfp/vfpsingle.c:537 (set (reg/v:SI 139 [ m ])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:537 (set (reg/v:SI 140 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpsingle.c:540 (set (reg:SI 134 [ iftmp.126 ])
        (reg/v:SI 139 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 139 [ m ])
        (nil)))

(insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:540 (set (reg:SI 141)
        (and:SI (reg:SI 134 [ iftmp.126 ])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpsingle.c:540 (set (reg:SI 142)
        (lshiftrt:SI (reg:SI 141)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 141)
        (nil)))

(insn 12 11 13 2 arch/arm/vfp/vfpsingle.c:540 (set (reg:SI 135 [ D.4648 ])
        (zero_extend:SI (subreg:HI (reg:SI 142) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 142)
        (nil)))

(insn 13 12 16 2 arch/arm/vfp/vfpsingle.c:540 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -6 [0xfffffffffffffffa])) [0 vs.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.4648 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 16 13 17 2 arch/arm/vfp/vfpsingle.c:541 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vs.exponent+0 S2 A64])
        (const_int 157 [0x9d])) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 157 [0x9d])
        (nil)))

(insn 17 16 18 2 arch/arm/vfp/vfpsingle.c:542 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.4648 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.4648 ])
        (nil)))

(jump_insn 18 17 19 2 arch/arm/vfp/vfpsingle.c:542 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 21)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 140


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 140
;; live  gen 	 134
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 3 arch/arm/vfp/vfpsingle.c:542 discrim 1 (set (reg:SI 134 [ iftmp.126 ])
        (neg:SI (reg:SI 134 [ iftmp.126 ]))) 127 {*arm_negsi2} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 140


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(11){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 145
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 140
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 145
;; live  kill	 14 [lr]

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [61.0%] 
(code_label 21 20 22 4 181 "" [1 uses])

(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 4 arch/arm/vfp/vfpsingle.c:542 discrim 3 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vs.significand+0 S4 A32])
        (reg:SI 134 [ iftmp.126 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ iftmp.126 ])
        (nil)))

(insn 24 23 25 4 arch/arm/vfp/vfpsingle.c:544 (set (reg/f:SI 145)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 25 24 26 4 arch/arm/vfp/vfpsingle.c:544 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ sd ])
        (nil)))

(insn 26 25 27 4 arch/arm/vfp/vfpsingle.c:544 (set (reg:SI 1 r1)
        (reg/f:SI 145)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 145)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8]))
            (nil))))

(insn 27 26 28 4 arch/arm/vfp/vfpsingle.c:544 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ fpscr ])
        (nil)))

(insn 28 27 29 4 arch/arm/vfp/vfpsingle.c:544 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 29 28 41 4 arch/arm/vfp/vfpsingle.c:544 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 41 29 0 4 arch/arm/vfp/vfpsingle.c:545 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 4 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fuito (vfp_single_fuito)[0:166]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=11
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -6 [0xfffffffffffffffa]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -6 [0xfffffffffffffffa]))
  gid=0 offset=-6 
 processing const base store gid=0[-6..-4)
mems_found = 1, cannot_delete = false

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=14
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -8 [0xfffffffffffffff8]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -8 [0xfffffffffffffff8]))
  gid=0 offset=-8 
 processing const base store gid=0[-8..-6)
    trying store in insn=11 gid=0[-6..-4)
mems_found = 1, cannot_delete = false

**scanning insn=15
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))
  gid=0 offset=-4 
 processing const base store gid=0[-4..0)
expanding: r137 into: r2
expanding: r2 into: NULL
    trying store in insn=14 gid=0[-8..-6)
    trying store in insn=11 gid=0[-6..-4)
mems_found = 1, cannot_delete = false

**scanning insn=16
mems_found = 0, cannot_delete = true

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=19
mems_found = 0, cannot_delete = true

**scanning insn=20
mems_found = 0, cannot_delete = true

**scanning insn=21
  mem: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)

   after canon_rtx address: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)
  gid=1 offset=0 
 processing const load gid=1[0..4)

**scanning insn=33
mems_found = 0, cannot_delete = false
group 0 is frame related group 0(8+0): n 1, 2, 3, 4, 5, 6, 7, 8 p 
group 1(0+0): n  p 
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
doing global processing
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 5 (  1.7)


*** Global dataflow info after analysis.

( )->[0]->( 2 )
  in:   
  gen:  
  kill: *MISSING*
  out:  1, 2, 3, 4, 5, 6, 7, 8

( 0 )->[2]->( 1 )
  in:   1, 2, 3, 4, 5, 6, 7, 8
  gen:  1, 2, 3, 4, 5, 6, 7, 8
  kill: *MISSING*
  out:  1, 2, 3, 4, 5, 6, 7, 8

( 2 )->[1]->( )
  in:   1, 2, 3, 4, 5, 6, 7, 8
  gen:  1, 2, 3, 4, 5, 6, 7, 8
  kill: *MISSING*
  out:  *MISSING*

starting to process insn 33
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 21
  v:  1, 2, 3, 4, 5, 6, 7, 8
wild read
starting to process insn 20
  v:  
starting to process insn 19
  v:  
starting to process insn 18
  v:  
starting to process insn 16
  v:  
starting to process insn 15
  v:  
starting to process insn 14
  v:  1, 2, 3, 4
i = -8, index = 8
failing at i = -8
starting to process insn 12
  v:  1, 2, 3, 4, 7, 8
starting to process insn 11
  v:  1, 2, 3, 4, 7, 8
i = -6, index = 6
failing at i = -6
starting to process insn 9
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 5
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 4
  v:  1, 2, 3, 4, 5, 6, 7, 8
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fuito

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={2d,3u} r1={3d,1u} r2={3d,2u} r3={3d,2u} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,6u,1d} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r137={1d,1u} r138={1d,1u} r140={1d,2u} r142={1d,1u} r143={1d,1u} 
;;    total ref usage 163{135d,27u,1e} in 13{12 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 138 140 142 143
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 137 138 140 142 143
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 4 7 5 2 arch/arm/vfp/vfpsingle.c:526 (set (reg/v:SI 137 [ m ])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:526 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 11 2 arch/arm/vfp/vfpsingle.c:529 (set (reg:SI 140)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 11 9 12 2 arch/arm/vfp/vfpsingle.c:529 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -6 [0xfffffffffffffffa])) [0 vs.sign+0 S2 A16])
        (subreg:HI (reg:SI 140) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 12 11 14 2 arch/arm/vfp/vfpsingle.c:530 (set (reg:SI 142)
        (const_int 157 [0x9d])) 167 {*arm_movsi_insn} (nil))

(insn 14 12 15 2 arch/arm/vfp/vfpsingle.c:530 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vs.exponent+0 S2 A64])
        (subreg:HI (reg:SI 142) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_EQUAL (const_int 157 [0x9d])
            (nil))))

(insn 15 14 16 2 arch/arm/vfp/vfpsingle.c:531 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vs.significand+0 S4 A32])
        (reg/v:SI 137 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ m ])
        (nil)))

(insn 16 15 18 2 arch/arm/vfp/vfpsingle.c:533 (set (reg/f:SI 143)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 18 16 19 2 arch/arm/vfp/vfpsingle.c:533 (set (reg:SI 1 r1)
        (reg/f:SI 143)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8]))
            (nil))))

(insn 19 18 20 2 arch/arm/vfp/vfpsingle.c:533 (set (reg:SI 2 r2)
        (reg/v:SI 138 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 138 [ fpscr ])
        (nil)))

(insn 20 19 21 2 arch/arm/vfp/vfpsingle.c:533 (set (reg:SI 3 r3)
        (reg:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(call_insn 21 20 33 2 arch/arm/vfp/vfpsingle.c:533 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 33 21 0 2 arch/arm/vfp/vfpsingle.c:534 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fdiv (vfp_single_fdiv)[0:184]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 48 n_edges 68 count 92 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 48 n_edges 68 count 94 (    2)

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=3
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=10
  mem: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=13
mems_found = 0, cannot_delete = true

**scanning insn=14
mems_found = 0, cannot_delete = true

**scanning insn=15
mems_found = 0, cannot_delete = true

**scanning insn=16
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -14 [0xfffffffffffffff2]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -14 [0xfffffffffffffff2]))
  gid=1 offset=-14 
 processing const base store gid=1[-14..-12)
mems_found = 1, cannot_delete = false

**scanning insn=17
mems_found = 0, cannot_delete = true

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=19
mems_found = 0, cannot_delete = true

**scanning insn=20
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -16 [0xfffffffffffffff0]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -16 [0xfffffffffffffff0]))
  gid=1 offset=-16 
 processing const base store gid=1[-16..-14)
    trying store in insn=16 gid=1[-14..-12)
mems_found = 1, cannot_delete = false

**scanning insn=21
mems_found = 0, cannot_delete = true

**scanning insn=22
mems_found = 0, cannot_delete = true

**scanning insn=23
mems_found = 0, cannot_delete = true

**scanning insn=24
mems_found = 0, cannot_delete = true

**scanning insn=25
mems_found = 0, cannot_delete = true

**scanning insn=28
mems_found = 0, cannot_delete = true

**scanning insn=29
mems_found = 0, cannot_delete = true

**scanning insn=31
mems_found = 0, cannot_delete = true

**scanning insn=32
mems_found = 0, cannot_delete = true

**scanning insn=33
mems_found = 0, cannot_delete = true

**scanning insn=34
mems_found = 0, cannot_delete = true

**scanning insn=35
mems_found = 0, cannot_delete = true

**scanning insn=37
mems_found = 0, cannot_delete = true

**scanning insn=40
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))
  gid=1 offset=-12 
 processing const base store gid=1[-12..-8)
mems_found = 1, cannot_delete = false

**scanning insn=42
mems_found = 0, cannot_delete = true

**scanning insn=43
mems_found = 0, cannot_delete = true

**scanning insn=44
mems_found = 0, cannot_delete = true

**scanning insn=45
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -22 [0xffffffffffffffea]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -22 [0xffffffffffffffea]))
  gid=1 offset=-22 
 processing const base store gid=1[-22..-20)
    trying store in insn=40 gid=1[-12..-8)
mems_found = 1, cannot_delete = false

**scanning insn=46
mems_found = 0, cannot_delete = true

**scanning insn=47
mems_found = 0, cannot_delete = true

**scanning insn=48
mems_found = 0, cannot_delete = true

**scanning insn=49
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -24 [0xffffffffffffffe8]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -24 [0xffffffffffffffe8]))
  gid=1 offset=-24 
 processing const base store gid=1[-24..-22)
    trying store in insn=45 gid=1[-22..-20)
    trying store in insn=40 gid=1[-12..-8)
mems_found = 1, cannot_delete = false

**scanning insn=50
mems_found = 0, cannot_delete = true

**scanning insn=51
mems_found = 0, cannot_delete = true

**scanning insn=52
mems_found = 0, cannot_delete = true

**scanning insn=53
mems_found = 0, cannot_delete = true

**scanning insn=54
mems_found = 0, cannot_delete = true

**scanning insn=57
mems_found = 0, cannot_delete = true

**scanning insn=58
mems_found = 0, cannot_delete = true

**scanning insn=60
mems_found = 0, cannot_delete = true

**scanning insn=61
mems_found = 0, cannot_delete = true

**scanning insn=62
mems_found = 0, cannot_delete = true

**scanning insn=63
mems_found = 0, cannot_delete = true

**scanning insn=64
mems_found = 0, cannot_delete = true

**scanning insn=66
mems_found = 0, cannot_delete = true

**scanning insn=69
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -20 [0xffffffffffffffec]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -20 [0xffffffffffffffec]))
  gid=1 offset=-20 
 processing const base store gid=1[-20..-16)
mems_found = 1, cannot_delete = false

**scanning insn=70
mems_found = 0, cannot_delete = true

**scanning insn=71
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -6 [0xfffffffffffffffa]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -6 [0xfffffffffffffffa]))
  gid=1 offset=-6 
 processing const base store gid=1[-6..-4)
    trying store in insn=69 gid=1[-20..-16)
mems_found = 1, cannot_delete = false

**scanning insn=72
mems_found = 0, cannot_delete = true

**scanning insn=73
mems_found = 0, cannot_delete = true

**scanning insn=74
mems_found = 0, cannot_delete = true

**scanning insn=76
mems_found = 0, cannot_delete = true

**scanning insn=77
mems_found = 0, cannot_delete = true

**scanning insn=79
mems_found = 0, cannot_delete = true

**scanning insn=84
mems_found = 0, cannot_delete = true

**scanning insn=380
mems_found = 0, cannot_delete = true

**scanning insn=381
mems_found = 0, cannot_delete = true

**scanning insn=98
mems_found = 0, cannot_delete = true

**scanning insn=99
mems_found = 0, cannot_delete = true

**scanning insn=101
mems_found = 0, cannot_delete = true

**scanning insn=382
mems_found = 0, cannot_delete = true

**scanning insn=383
mems_found = 0, cannot_delete = true

**scanning insn=117
mems_found = 0, cannot_delete = true

**scanning insn=118
mems_found = 0, cannot_delete = true

**scanning insn=119
mems_found = 0, cannot_delete = true

**scanning insn=121
mems_found = 0, cannot_delete = true

**scanning insn=122
mems_found = 0, cannot_delete = true

**scanning insn=124
mems_found = 0, cannot_delete = true

**scanning insn=129
mems_found = 0, cannot_delete = true

**scanning insn=384
mems_found = 0, cannot_delete = true

**scanning insn=385
mems_found = 0, cannot_delete = true

**scanning insn=143
mems_found = 0, cannot_delete = true

**scanning insn=144
mems_found = 0, cannot_delete = true

**scanning insn=146
mems_found = 0, cannot_delete = true

**scanning insn=386
mems_found = 0, cannot_delete = true

**scanning insn=387
mems_found = 0, cannot_delete = true

**scanning insn=162
mems_found = 0, cannot_delete = true

**scanning insn=163
mems_found = 0, cannot_delete = true

**scanning insn=164
mems_found = 0, cannot_delete = true

**scanning insn=166
mems_found = 0, cannot_delete = true

**scanning insn=167
mems_found = 0, cannot_delete = true

**scanning insn=168
mems_found = 0, cannot_delete = true

**scanning insn=170
mems_found = 0, cannot_delete = true

**scanning insn=171
mems_found = 0, cannot_delete = true

**scanning insn=172
mems_found = 0, cannot_delete = true

**scanning insn=173
mems_found = 0, cannot_delete = true

**scanning insn=175
mems_found = 0, cannot_delete = true

**scanning insn=176
mems_found = 0, cannot_delete = true

**scanning insn=177
mems_found = 0, cannot_delete = true

**scanning insn=179
mems_found = 0, cannot_delete = true

**scanning insn=180
mems_found = 0, cannot_delete = true

**scanning insn=181
mems_found = 0, cannot_delete = true

**scanning insn=183
mems_found = 0, cannot_delete = true

**scanning insn=188
mems_found = 0, cannot_delete = true

**scanning insn=189
mems_found = 0, cannot_delete = true

**scanning insn=190
mems_found = 0, cannot_delete = true

**scanning insn=192
mems_found = 0, cannot_delete = true

**scanning insn=193
mems_found = 0, cannot_delete = true

**scanning insn=194
mems_found = 0, cannot_delete = true

**scanning insn=196
mems_found = 0, cannot_delete = true

**scanning insn=197
mems_found = 0, cannot_delete = true

**scanning insn=198
mems_found = 0, cannot_delete = true

**scanning insn=200
mems_found = 0, cannot_delete = true

**scanning insn=201
mems_found = 0, cannot_delete = true

**scanning insn=202
  mem: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)
  gid=2 offset=0 
 processing const load gid=2[0..4)

**scanning insn=205
mems_found = 0, cannot_delete = true

**scanning insn=206
mems_found = 0, cannot_delete = true

**scanning insn=207
mems_found = 0, cannot_delete = true

**scanning insn=209
mems_found = 0, cannot_delete = true

**scanning insn=210
mems_found = 0, cannot_delete = true

**scanning insn=211
  mem: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)
  gid=2 offset=0 
 processing const load gid=2[0..4)

**scanning insn=214
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -16 [0xfffffffffffffff0]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -16 [0xfffffffffffffff0]))
  gid=1 offset=-16 
 processing const load gid=1[-16..-14)
mems_found = 0, cannot_delete = true

**scanning insn=216
mems_found = 0, cannot_delete = true

**scanning insn=218
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -24 [0xffffffffffffffe8]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -24 [0xffffffffffffffe8]))
  gid=1 offset=-24 
 processing const load gid=1[-24..-22)
mems_found = 0, cannot_delete = true

**scanning insn=220
mems_found = 0, cannot_delete = true

**scanning insn=221
mems_found = 0, cannot_delete = true

**scanning insn=222
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -8 [0xfffffffffffffff8]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -8 [0xfffffffffffffff8]))
  gid=1 offset=-8 
 processing const base store gid=1[-8..-6)
mems_found = 1, cannot_delete = false

**scanning insn=223
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -20 [0xffffffffffffffec]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -20 [0xffffffffffffffec]))
  gid=1 offset=-20 
 processing const load gid=1[-20..-16)
mems_found = 0, cannot_delete = true

**scanning insn=224
mems_found = 0, cannot_delete = true

**scanning insn=225
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -20 [0xffffffffffffffec]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -20 [0xffffffffffffffec]))
  gid=1 offset=-20 
 processing const base store gid=1[-20..-16)
expanding: r142 into: (ashift:SI (value:SI)
    (const_int 1 [0x1]))
expanding value SI into: r208
expanding: r208 into: NULL
    trying store in insn=222 gid=1[-8..-6)
mems_found = 1, cannot_delete = false

**scanning insn=226
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))
  gid=1 offset=-12 
 processing const load gid=1[-12..-8)
mems_found = 0, cannot_delete = true

**scanning insn=227
mems_found = 0, cannot_delete = true

**scanning insn=228
mems_found = 0, cannot_delete = true

**scanning insn=229
mems_found = 0, cannot_delete = true

**scanning insn=231
mems_found = 0, cannot_delete = true

**scanning insn=232
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))
  gid=1 offset=-12 
 processing const base store gid=1[-12..-8)
expanding: r210 into: (lshiftrt:SI (value:SI)
    (const_int 1 [0x1]))
expanding value SI into: r149
expanding: r149 into: NULL
mems_found = 1, cannot_delete = false

**scanning insn=234
mems_found = 0, cannot_delete = true

**scanning insn=235
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -8 [0xfffffffffffffff8]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -8 [0xfffffffffffffff8]))
  gid=1 offset=-8 
 processing const base store gid=1[-8..-6)
    trying store in insn=232 gid=1[-12..-8)
mems_found = 1, cannot_delete = false

**scanning insn=238
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))
  gid=1 offset=-12 
 processing const load gid=1[-12..-8)
mems_found = 0, cannot_delete = true

**scanning insn=242
mems_found = 0, cannot_delete = true

**scanning insn=376
mems_found = 0, cannot_delete = true

**scanning insn=377
mems_found = 0, cannot_delete = true

**scanning insn=244
mems_found = 0, cannot_delete = true

**scanning insn=378
mems_found = 0, cannot_delete = true

**scanning insn=247
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))
  gid=1 offset=-4 
 processing const base store gid=1[-4..0)
expanding: r148 into: r2
expanding: r2 into: NULL
mems_found = 1, cannot_delete = false

**scanning insn=248
mems_found = 0, cannot_delete = true

**scanning insn=249
mems_found = 0, cannot_delete = true

**scanning insn=250
mems_found = 0, cannot_delete = true

**scanning insn=252
mems_found = 0, cannot_delete = true

**scanning insn=253
mems_found = 0, cannot_delete = true

**scanning insn=254
mems_found = 0, cannot_delete = true

**scanning insn=255
mems_found = 0, cannot_delete = true

**scanning insn=256
mems_found = 0, cannot_delete = true

**scanning insn=257
mems_found = 0, cannot_delete = true

**scanning insn=261
mems_found = 0, cannot_delete = true

**scanning insn=263
mems_found = 0, cannot_delete = true

**scanning insn=264
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))
  gid=1 offset=-4 
 processing const base store gid=1[-4..0)
expanding: r218 into: (ior:SI (value:SI)
    (value:SI))
expanding value SI into: r216
expanding: r216 into: NULL
expanding value SI into: r148
expanding: r148 into: NULL
mems_found = 1, cannot_delete = false

**scanning insn=267
mems_found = 0, cannot_delete = true

**scanning insn=268
mems_found = 0, cannot_delete = true

**scanning insn=269
mems_found = 0, cannot_delete = true

**scanning insn=270
mems_found = 0, cannot_delete = true

**scanning insn=271
mems_found = 0, cannot_delete = true

**scanning insn=272
  mem: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)

   after canon_rtx address: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)
  gid=3 offset=0 
 processing const load gid=3[0..4)

**scanning insn=273
mems_found = 0, cannot_delete = true

**scanning insn=278
mems_found = 0, cannot_delete = true

**scanning insn=279
mems_found = 0, cannot_delete = true

**scanning insn=280
mems_found = 0, cannot_delete = true

**scanning insn=281
mems_found = 0, cannot_delete = true

**scanning insn=282
mems_found = 0, cannot_delete = true

**scanning insn=283
mems_found = 0, cannot_delete = true

**scanning insn=284
mems_found = 0, cannot_delete = true

**scanning insn=285
  mem: (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>)

   after canon_rtx address: (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>)
  gid=4 offset=0 
 processing const load gid=4[0..4)

**scanning insn=286
mems_found = 0, cannot_delete = true

**scanning insn=289
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -8 [0xfffffffffffffff8]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -8 [0xfffffffffffffff8]))
  gid=1 offset=-8 
 processing const load gid=1[-8..-6)
mems_found = 0, cannot_delete = true

**scanning insn=290
mems_found = 0, cannot_delete = true

**scanning insn=291
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -6 [0xfffffffffffffffa]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -6 [0xfffffffffffffffa]))
  gid=1 offset=-6 
 processing const load gid=1[-6..-4)
mems_found = 0, cannot_delete = true

**scanning insn=292
mems_found = 0, cannot_delete = true

**scanning insn=293
mems_found = 0, cannot_delete = true

**scanning insn=294
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))
  gid=1 offset=-4 
 processing const load gid=1[-4..0)
mems_found = 0, cannot_delete = true

**scanning insn=295
mems_found = 0, cannot_delete = true

**scanning insn=296
mems_found = 0, cannot_delete = true

**scanning insn=297
mems_found = 0, cannot_delete = true

**scanning insn=298
mems_found = 0, cannot_delete = true

**scanning insn=299
  mem: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)
  gid=5 offset=0 
 processing const load gid=5[0..4)

**scanning insn=304
mems_found = 0, cannot_delete = true

**scanning insn=305
mems_found = 0, cannot_delete = true

**scanning insn=306
mems_found = 0, cannot_delete = true

**scanning insn=307
mems_found = 0, cannot_delete = true

**scanning insn=308
mems_found = 0, cannot_delete = true

**scanning insn=309
mems_found = 0, cannot_delete = true

**scanning insn=310
mems_found = 0, cannot_delete = true

**scanning insn=311
  mem: (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>)

   after canon_rtx address: (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>)
  gid=4 offset=0 
 processing const load gid=4[0..4)

**scanning insn=312
mems_found = 0, cannot_delete = true

**scanning insn=317
mems_found = 0, cannot_delete = true

**scanning insn=319
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -8 [0xfffffffffffffff8]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -8 [0xfffffffffffffff8]))
  gid=1 offset=-8 
 processing const base store gid=1[-8..-6)
mems_found = 1, cannot_delete = false

**scanning insn=321
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))
  gid=1 offset=-4 
 processing const base store gid=1[-4..0)
    trying store in insn=319 gid=1[-8..-6)
mems_found = 1, cannot_delete = false

**scanning insn=322
mems_found = 0, cannot_delete = true

**scanning insn=327
mems_found = 0, cannot_delete = true

**scanning insn=332
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -8 [0xfffffffffffffff8]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -8 [0xfffffffffffffff8]))
  gid=1 offset=-8 
 processing const base store gid=1[-8..-6)
mems_found = 1, cannot_delete = false

**scanning insn=333
mems_found = 0, cannot_delete = true

**scanning insn=334
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))
  gid=1 offset=-4 
 processing const base store gid=1[-4..0)
    trying store in insn=332 gid=1[-8..-6)
mems_found = 1, cannot_delete = false

**scanning insn=339
mems_found = 0, cannot_delete = true

**scanning insn=340
  mem: (reg/f:SI 240)

   after canon_rtx address: (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
  gid=6 offset=0 
 processing const load gid=6[0..2)
mems_found = 0, cannot_delete = true

**scanning insn=341
mems_found = 0, cannot_delete = true

**scanning insn=343
  mem: (plus:SI (reg/f:SI 240)
    (const_int 2 [0x2]))

   after canon_rtx address: (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (const_int 2 [0x2])))
  gid=6 offset=2 
 processing const load gid=6[2..4)
mems_found = 0, cannot_delete = true

**scanning insn=344
mems_found = 0, cannot_delete = true

**scanning insn=345
mems_found = 0, cannot_delete = true

**scanning insn=347
  mem: (plus:SI (reg/f:SI 240)
    (const_int 4 [0x4]))

   after canon_rtx address: (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (const_int 4 [0x4])))
  gid=6 offset=4 
 processing const load gid=6[4..8)
mems_found = 0, cannot_delete = true

**scanning insn=348
mems_found = 0, cannot_delete = true

**scanning insn=349
mems_found = 0, cannot_delete = true

**scanning insn=350
mems_found = 0, cannot_delete = true

**scanning insn=351
mems_found = 0, cannot_delete = true

**scanning insn=352
  mem: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)
  gid=5 offset=0 
 processing const load gid=5[0..4)

**scanning insn=353
mems_found = 0, cannot_delete = true

**scanning insn=360
mems_found = 0, cannot_delete = true

**scanning insn=366
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
group 1 is frame related group 1(24+0): n 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 p 
group 2(0+0): n  p 
group 3(0+0): n  p 
group 4(0+0): n  p 
group 5(0+0): n  p 
group 6(0+0): n  p 
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
doing global processing
df_worklist_dataflow_doublequeue:n_basic_blocks 48 n_edges 68 count 95 (    2)


*** Global dataflow info after analysis.

( )->[0]->( 2 )
  in:   
  gen:  
  kill: *MISSING*
  out:  

( 0 )->[2]->( 3 4 )
  in:   
  gen:  
  kill: *MISSING*
  out:  5, 6, 9, 10, 11, 12, 17, 18, 19, 20, 21, 22, 23, 24

( 2 )->[3]->( 4 )
  in:   5, 6, 9, 10, 11, 12, 17, 18, 19, 20, 21, 22, 23, 24
  gen:  
  kill: 
  out:  5, 6, 9, 10, 11, 12, 17, 18, 19, 20, 21, 22, 23, 24

( 2 3 )->[4]->( 5 6 )
  in:   5, 6, 9, 10, 11, 12, 17, 18, 19, 20, 21, 22, 23, 24
  gen:  9, 10, 11, 12, 21, 22, 23, 24
  kill: 
  out:  5, 6, 17, 18, 19, 20

( 4 )->[5]->( 6 )
  in:   5, 6, 17, 18, 19, 20
  gen:  
  kill: 
  out:  5, 6, 17, 18, 19, 20

( 4 5 )->[6]->( 7 10 )
  in:   5, 6, 17, 18, 19, 20
  gen:  5, 6, 17, 18, 19, 20
  kill: 
  out:  

( 6 )->[7]->( 8 9 )
  in:   
  gen:  
  kill: 
  out:  

( 7 )->[8]->( 13 )
  in:   
  gen:  
  kill: 
  out:  

( 7 )->[9]->( 13 )
  in:   
  gen:  
  kill: 
  out:  

( 6 )->[10]->( 12 11 )
  in:   
  gen:  
  kill: 
  out:  

( 10 )->[11]->( 13 )
  in:   
  gen:  
  kill: 
  out:  

( 10 )->[12]->( 13 )
  in:   
  gen:  
  kill: 
  out:  

( 8 11 9 12 )->[13]->( 14 17 )
  in:   
  gen:  
  kill: 
  out:  

( 13 )->[14]->( 15 16 )
  in:   
  gen:  
  kill: 
  out:  

( 14 )->[15]->( 20 )
  in:   
  gen:  
  kill: 
  out:  

( 14 )->[16]->( 20 )
  in:   
  gen:  
  kill: 
  out:  

( 13 )->[17]->( 19 18 )
  in:   
  gen:  
  kill: 
  out:  

( 17 )->[18]->( 20 )
  in:   
  gen:  
  kill: 
  out:  

( 17 )->[19]->( 20 )
  in:   
  gen:  
  kill: 
  out:  

( 15 18 16 19 )->[20]->( 40 21 )
  in:   
  gen:  
  kill: 
  out:  

( 20 )->[21]->( 42 22 )
  in:   
  gen:  
  kill: 
  out:  

( 21 )->[22]->( 46 23 )
  in:   
  gen:  
  kill: 
  out:  

( 22 )->[23]->( 44 24 )
  in:   
  gen:  
  kill: 
  out:  

( 23 )->[24]->( 25 26 )
  in:   
  gen:  
  kill: 
  out:  

( 24 )->[25]->( 45 )
  in:   1, 2, 3, 4, 7, 8
  gen:  
  kill: 
  out:  1, 2, 3, 4, 7, 8

( 24 )->[26]->( 43 27 )
  in:   
  gen:  
  kill: 
  out:  

( 26 )->[27]->( 43 28 )
  in:   
  gen:  
  kill: 
  out:  

( 27 )->[28]->( 29 30 )
  in:   
  gen:  
  kill: 
  out:  

( 28 )->[29]->( 30 )
  in:   
  gen:  
  kill: *MISSING*
  out:  

( 28 29 )->[30]->( 31 32 )
  in:   
  gen:  
  kill: 
  out:  

( 30 )->[31]->( 32 )
  in:   
  gen:  
  kill: *MISSING*
  out:  1, 2, 3, 4, 7, 8

( 30 31 )->[32]->( 33 34 )
  in:   1, 2, 3, 4, 7, 8
  gen:  7, 8
  kill: 9, 10, 11, 12, 15, 16, 17, 18, 19, 20, 23, 24
  out:  1, 2, 3, 4

( 32 )->[33]->( 34 )
  in:   1, 2, 3, 4, 7, 8, 9, 10, 11, 12
  gen:  7, 8, 9, 10, 11, 12
  kill: 
  out:  1, 2, 3, 4

( 32 33 )->[34]->( 35 39 )
  in:   1, 2, 3, 4
  gen:  1, 2, 3, 4
  kill: 9, 10, 11, 12
  out:  

( 34 )->[35]->( 37 36 )
  in:   1, 2, 3, 4
  gen:  
  kill: 
  out:  1, 2, 3, 4

( 35 )->[36]->( 37 38 )
  in:   1, 2, 3, 4
  gen:  
  kill: 
  out:  1, 2, 3, 4

( 35 36 )->[37]->( 38 )
  in:   1, 2, 3, 4
  gen:  
  kill: 
  out:  1, 2, 3, 4

( 36 37 )->[38]->( 39 )
  in:   1, 2, 3, 4
  gen:  1, 2, 3, 4
  kill: 
  out:  

( 34 38 )->[39]->( 47 )
  in:   
  gen:  
  kill: *MISSING*
  out:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24

( 20 )->[40]->( 41 )
  in:   
  gen:  
  kill: *MISSING*
  out:  

( 40 42 43 45 )->[41]->( 47 )
  in:   
  gen:  
  kill: *MISSING*
  out:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24

( 21 )->[42]->( 41 )
  in:   
  gen:  
  kill: *MISSING*
  out:  

( 26 27 )->[43]->( 41 )
  in:   1, 2, 3, 4, 7, 8
  gen:  1, 2, 3, 4, 7, 8
  kill: 
  out:  

( 23 )->[44]->( 45 )
  in:   1, 2, 3, 4, 7, 8
  gen:  
  kill: 
  out:  1, 2, 3, 4, 7, 8

( 44 25 )->[45]->( 41 )
  in:   1, 2, 3, 4, 7, 8
  gen:  1, 2, 3, 4, 7, 8
  kill: 
  out:  

( 22 )->[46]->( 47 )
  in:   
  gen:  
  kill: *MISSING*
  out:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24

( 39 41 46 )->[47]->( 1 )
  in:   1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
  gen:  
  kill: 
  out:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24

( 47 )->[1]->( )
  in:   1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
  gen:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
  kill: *MISSING*
  out:  *MISSING*

starting to process insn 35
  v:  5, 6, 9, 10, 11, 12, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 34
  v:  5, 6, 9, 10, 11, 12, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 33
  v:  5, 6, 9, 10, 11, 12, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 32
  v:  5, 6, 9, 10, 11, 12, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 31
  v:  5, 6, 9, 10, 11, 12, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 29
  v:  5, 6, 9, 10, 11, 12, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 28
  v:  5, 6, 9, 10, 11, 12, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 25
  v:  5, 6, 9, 10, 11, 12, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 24
  v:  5, 6, 9, 10, 11, 12, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 23
  v:  5, 6, 9, 10, 11, 12, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 22
  v:  5, 6, 9, 10, 11, 12, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 21
  v:  5, 6, 9, 10, 11, 12, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 20
  v:  5, 6, 9, 10, 11, 12, 17, 18, 19, 20, 21, 22, 23, 24
i = -16, index = 16
failing at i = -16
starting to process insn 19
  v:  5, 6, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 18
  v:  5, 6, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 17
  v:  5, 6, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 16
  v:  5, 6, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
i = -14, index = 14
failing at i = -14
starting to process insn 15
  v:  5, 6, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 14
  v:  5, 6, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 13
  v:  5, 6, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 11
  v:  5, 6, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 10
  v:  5, 6, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
wild read
starting to process insn 9
  v:  
starting to process insn 5
  v:  
starting to process insn 4
  v:  
starting to process insn 3
  v:  
starting to process insn 2
  v:  
starting to process insn 37
  v:  5, 6, 9, 10, 11, 12, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 64
  v:  5, 6, 17, 18, 19, 20
starting to process insn 63
  v:  5, 6, 17, 18, 19, 20
starting to process insn 62
  v:  5, 6, 17, 18, 19, 20
starting to process insn 61
  v:  5, 6, 17, 18, 19, 20
starting to process insn 60
  v:  5, 6, 17, 18, 19, 20
starting to process insn 58
  v:  5, 6, 17, 18, 19, 20
starting to process insn 57
  v:  5, 6, 17, 18, 19, 20
starting to process insn 54
  v:  5, 6, 17, 18, 19, 20
starting to process insn 53
  v:  5, 6, 17, 18, 19, 20
starting to process insn 52
  v:  5, 6, 17, 18, 19, 20
starting to process insn 51
  v:  5, 6, 17, 18, 19, 20
starting to process insn 50
  v:  5, 6, 17, 18, 19, 20
starting to process insn 49
  v:  5, 6, 17, 18, 19, 20
i = -24, index = 24
failing at i = -24
starting to process insn 48
  v:  5, 6, 17, 18, 19, 20, 23, 24
starting to process insn 47
  v:  5, 6, 17, 18, 19, 20, 23, 24
starting to process insn 46
  v:  5, 6, 17, 18, 19, 20, 23, 24
starting to process insn 45
  v:  5, 6, 17, 18, 19, 20, 23, 24
i = -22, index = 22
failing at i = -22
starting to process insn 44
  v:  5, 6, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 43
  v:  5, 6, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 42
  v:  5, 6, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 40
  v:  5, 6, 17, 18, 19, 20, 21, 22, 23, 24
i = -12, index = 12
failing at i = -12
starting to process insn 66
  v:  5, 6, 17, 18, 19, 20
starting to process insn 74
  v:  
starting to process insn 73
  v:  
starting to process insn 72
  v:  
starting to process insn 71
  v:  
starting to process insn 70
  v:  5, 6
starting to process insn 69
  v:  5, 6
i = -20, index = 20
failing at i = -20
starting to process insn 77
  v:  
starting to process insn 76
  v:  
starting to process insn 79
  v:  
starting to process insn 381
  v:  
starting to process insn 380
  v:  
starting to process insn 84
  v:  
starting to process insn 99
  v:  
starting to process insn 98
  v:  
starting to process insn 101
  v:  
starting to process insn 383
  v:  
starting to process insn 382
  v:  
starting to process insn 119
  v:  
starting to process insn 118
  v:  
starting to process insn 117
  v:  
starting to process insn 122
  v:  
starting to process insn 121
  v:  
starting to process insn 124
  v:  
starting to process insn 385
  v:  
starting to process insn 384
  v:  
starting to process insn 129
  v:  
starting to process insn 144
  v:  
starting to process insn 143
  v:  
starting to process insn 146
  v:  
starting to process insn 387
  v:  
starting to process insn 386
  v:  
starting to process insn 164
  v:  
starting to process insn 163
  v:  
starting to process insn 162
  v:  
starting to process insn 168
  v:  
starting to process insn 167
  v:  
starting to process insn 166
  v:  
starting to process insn 173
  v:  
starting to process insn 172
  v:  
starting to process insn 171
  v:  
starting to process insn 170
  v:  
starting to process insn 177
  v:  
starting to process insn 176
  v:  
starting to process insn 175
  v:  
starting to process insn 181
  v:  
starting to process insn 180
  v:  
starting to process insn 179
  v:  
starting to process insn 183
  v:  1, 2, 3, 4, 7, 8
starting to process insn 190
  v:  
starting to process insn 189
  v:  
starting to process insn 188
  v:  
starting to process insn 194
  v:  
starting to process insn 193
  v:  
starting to process insn 192
  v:  
starting to process insn 198
  v:  
starting to process insn 197
  v:  
starting to process insn 196
  v:  
starting to process insn 202
  v:  
wild read
starting to process insn 201
  v:  
starting to process insn 200
  v:  
starting to process insn 207
  v:  
starting to process insn 206
  v:  
starting to process insn 205
  v:  
starting to process insn 211
  v:  1, 2, 3, 4, 7, 8
wild read
starting to process insn 210
  v:  
starting to process insn 209
  v:  
starting to process insn 229
  v:  1, 2, 3, 4
starting to process insn 228
  v:  1, 2, 3, 4
starting to process insn 227
  v:  1, 2, 3, 4
starting to process insn 226
  v:  1, 2, 3, 4
regular read
starting to process insn 225
  v:  1, 2, 3, 4
i = -20, index = 20
failing at i = -20
starting to process insn 224
  v:  1, 2, 3, 4, 17, 18, 19, 20
starting to process insn 223
  v:  1, 2, 3, 4, 17, 18, 19, 20
regular read
starting to process insn 222
  v:  1, 2, 3, 4
i = -8, index = 8
failing at i = -8
starting to process insn 221
  v:  1, 2, 3, 4, 7, 8
starting to process insn 220
  v:  1, 2, 3, 4, 7, 8
starting to process insn 218
  v:  1, 2, 3, 4, 7, 8
regular read
starting to process insn 216
  v:  1, 2, 3, 4, 7, 8
starting to process insn 214
  v:  1, 2, 3, 4, 7, 8
regular read
starting to process insn 235
  v:  1, 2, 3, 4
i = -8, index = 8
failing at i = -8
starting to process insn 234
  v:  1, 2, 3, 4, 7, 8
starting to process insn 232
  v:  1, 2, 3, 4, 7, 8
i = -12, index = 12
failing at i = -12
starting to process insn 231
  v:  1, 2, 3, 4, 7, 8, 9, 10, 11, 12
starting to process insn 250
  v:  
starting to process insn 249
  v:  
starting to process insn 248
  v:  
starting to process insn 247
  v:  
starting to process insn 378
  v:  1, 2, 3, 4
starting to process insn 244
  v:  1, 2, 3, 4
starting to process insn 377
  v:  1, 2, 3, 4
starting to process insn 376
  v:  1, 2, 3, 4
starting to process insn 242
  v:  1, 2, 3, 4
starting to process insn 238
  v:  1, 2, 3, 4
regular read
starting to process insn 255
  v:  1, 2, 3, 4
starting to process insn 254
  v:  1, 2, 3, 4
starting to process insn 253
  v:  1, 2, 3, 4
starting to process insn 252
  v:  1, 2, 3, 4
starting to process insn 257
  v:  1, 2, 3, 4
starting to process insn 256
  v:  1, 2, 3, 4
starting to process insn 261
  v:  1, 2, 3, 4
starting to process insn 264
  v:  
starting to process insn 263
  v:  1, 2, 3, 4
starting to process insn 273
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 272
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
wild read
starting to process insn 271
  v:  
starting to process insn 270
  v:  
starting to process insn 269
  v:  
starting to process insn 268
  v:  
starting to process insn 267
  v:  
starting to process insn 286
  v:  
starting to process insn 285
  v:  
wild read
starting to process insn 284
  v:  
starting to process insn 283
  v:  
starting to process insn 282
  v:  
starting to process insn 281
  v:  
starting to process insn 280
  v:  
starting to process insn 279
  v:  
starting to process insn 278
  v:  
starting to process insn 299
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
wild read
starting to process insn 298
  v:  
starting to process insn 297
  v:  
starting to process insn 296
  v:  
starting to process insn 295
  v:  
starting to process insn 294
  v:  
regular read
starting to process insn 293
  v:  
starting to process insn 292
  v:  
starting to process insn 291
  v:  
regular read
starting to process insn 290
  v:  
starting to process insn 289
  v:  
regular read
starting to process insn 312
  v:  
starting to process insn 311
  v:  
wild read
starting to process insn 310
  v:  
starting to process insn 309
  v:  
starting to process insn 308
  v:  
starting to process insn 307
  v:  
starting to process insn 306
  v:  
starting to process insn 305
  v:  
starting to process insn 304
  v:  
starting to process insn 322
  v:  
starting to process insn 321
  v:  
starting to process insn 319
  v:  1, 2, 3, 4
i = -8, index = 8
failing at i = -8
starting to process insn 317
  v:  1, 2, 3, 4, 7, 8
starting to process insn 327
  v:  1, 2, 3, 4, 7, 8
starting to process insn 334
  v:  
starting to process insn 333
  v:  1, 2, 3, 4
starting to process insn 332
  v:  1, 2, 3, 4
i = -8, index = 8
failing at i = -8
starting to process insn 353
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 352
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
wild read
starting to process insn 351
  v:  
starting to process insn 350
  v:  
starting to process insn 349
  v:  
starting to process insn 348
  v:  
starting to process insn 347
  v:  
regular read
starting to process insn 345
  v:  
starting to process insn 344
  v:  
starting to process insn 343
  v:  
regular read
starting to process insn 341
  v:  
starting to process insn 340
  v:  
regular read
starting to process insn 339
  v:  
starting to process insn 366
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
starting to process insn 360
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fdiv

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={19d,16u} r1={16d,7u} r2={13d,5u} r3={13d,4u} r4={1d,1u} r11={1d,47u} r12={10d} r13={1d,55u} r14={10d,1u} r15={8d} r16={8d} r17={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={38d,29u} r25={1d,81u,9d} r26={1d,46u} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r36={8d} r37={8d} r38={8d} r39={8d} r40={8d} r41={8d} r42={8d} r43={8d} r44={8d} r45={8d} r46={8d} r47={8d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={8d} r101={8d} r102={8d} r103={8d} r104={8d} r105={8d} r106={8d} r107={8d} r108={8d} r109={8d} r110={8d} r111={8d} r112={8d} r113={8d} r114={8d} r115={8d} r116={8d} r117={8d} r118={8d} r119={8d} r120={8d} r121={8d} r122={8d} r123={8d} r124={8d} r125={8d} r126={8d} r127={8d} r135={1d,2u} r136={1d,4u} r137={2d,5u} r139={1d,2u} r140={1d,4u} r141={2d,5u} r142={1d,4u} r144={4d,5u} r145={4d,5u} r146={1d,3u} r147={7d,1u} r148={1d,4u} r149={1d,2u} r150={1d,2u} r152={1d,3u} r153={1d,1u} r154={1d,3u} r155={1d,3u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r162={1d,2u} r163={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r176={1d,2u} r177={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,2u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r202={1d,1u} r203={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r212={1d,1u} r214={1d,2u} r215={1d,2u} r216={2d,1u} r217={1d,2u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r235={1d,3u} r239={1d,1u} r240={1d,3u} r241={1d,1u} r242={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} 
;;    total ref usage 1562{1115d,438u,9e} in 211{203 regular + 8 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 140 141 146 152 153 154 155 156 157 158 159 160 162 163 166 167 168 169
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 139 140 141 146 152 153 154 155 156 157 158 159 160 162 163 166 167 168 169
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:1051 (set (reg/v:SI 152 [ sd ])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:1051 (set (reg/v:SI 153 [ sn ])
        (reg:SI 1 r1 [ sn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ sn ])
        (nil)))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:1051 (set (reg/v:SI 154 [ m ])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:1051 (set (reg/v:SI 155 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpsingle.c:1054 (set (reg:SI 0 r0)
        (reg/v:SI 153 [ sn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 153 [ sn ])
        (nil)))

(call_insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:1054 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 13 2 arch/arm/vfp/vfpsingle.c:1054 (set (reg/v:SI 146 [ n ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 13 11 14 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 156)
        (and:SI (reg/v:SI 146 [ n ])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 157)
        (lshiftrt:SI (reg:SI 156)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 156)
        (nil)))

(insn 15 14 16 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 139 [ D.5745 ])
        (zero_extend:SI (subreg:HI (reg:SI 157) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 157)
        (nil)))

(insn 16 15 17 2 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -14 [0xfffffffffffffff2])) [0 vsn.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 139 [ D.5745 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 17 16 18 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 158)
        (ashiftrt:SI (reg/v:SI 146 [ n ])
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (nil))

(insn 18 17 19 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 159)
        (zero_extend:SI (subreg:HI (reg:SI 158) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 158)
        (nil)))

(insn 19 18 20 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 140 [ D.5742 ])
        (and:SI (reg:SI 159)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 159)
        (nil)))

(insn 20 19 21 2 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vsn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 140 [ D.5742 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 160)
        (ashift:SI (reg/v:SI 146 [ n ])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 146 [ n ])
        (nil)))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 141 [ significand ])
        (lshiftrt:SI (reg:SI 160)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 160)
        (nil)))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 162 [ D.5742 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 140 [ D.5742 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 24 23 25 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162 [ D.5742 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(insn 25 24 28 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 163)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 28 25 29 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162 [ D.5742 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 162 [ D.5742 ])
        (nil)))

(insn 29 28 31 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 31 29 32 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 167)
        (and:SI (reg:SI 163)
            (reg:SI 166))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg:SI 163)
            (nil))))

(insn 32 31 33 2 arch/arm/vfp/vfp.h:200 (set (reg:QI 168)
        (subreg:QI (reg:SI 167) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 167)
        (nil)))

(insn 33 32 34 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 169)
        (zero_extend:SI (reg:QI 168))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 168)
        (nil)))

(insn 34 33 35 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 169)
        (nil)))

(jump_insn 35 34 36 2 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 38)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 152 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 152 154 155


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 152 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 152 154 155
;; live  gen 	 141
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 36 35 37 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 37 36 38 3 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 141 [ significand ])
        (ior:SI (reg/v:SI 141 [ significand ])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 152 154 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 152 154 155


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u44(11){ }u45(13){ }u46(25){ }u47(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 152 154 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 154
;; lr  def 	 24 [cc] 135 136 137 170 171 172 173 174 176 177 180 181 182 183
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141 152 154 155
;; live  gen 	 24 [cc] 135 136 137 170 171 172 173 174 176 177 180 181 182 183
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 38 37 39 4 186 "" [1 uses])

(note 39 38 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 42 4 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 141 [ significand ])) 167 {*arm_movsi_insn} (nil))

(insn 42 40 43 4 arch/arm/vfp/vfp.h:195 (set (reg:SI 170)
        (and:SI (reg/v:SI 154 [ m ])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 43 42 44 4 arch/arm/vfp/vfp.h:195 (set (reg:SI 171)
        (lshiftrt:SI (reg:SI 170)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 170)
        (nil)))

(insn 44 43 45 4 arch/arm/vfp/vfp.h:195 (set (reg:SI 135 [ D.5760 ])
        (zero_extend:SI (subreg:HI (reg:SI 171) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 171)
        (nil)))

(insn 45 44 46 4 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -22 [0xffffffffffffffea])) [0 vsm.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.5760 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 46 45 47 4 arch/arm/vfp/vfp.h:196 (set (reg:SI 172)
        (ashiftrt:SI (reg/v:SI 154 [ m ])
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (nil))

(insn 47 46 48 4 arch/arm/vfp/vfp.h:196 (set (reg:SI 173)
        (zero_extend:SI (subreg:HI (reg:SI 172) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 172)
        (nil)))

(insn 48 47 49 4 arch/arm/vfp/vfp.h:196 (set (reg:SI 136 [ D.5757 ])
        (and:SI (reg:SI 173)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 173)
        (nil)))

(insn 49 48 50 4 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vsm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 136 [ D.5757 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 50 49 51 4 arch/arm/vfp/vfp.h:199 (set (reg:SI 174)
        (ashift:SI (reg/v:SI 154 [ m ])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 154 [ m ])
        (nil)))

(insn 51 50 52 4 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 137 [ significand ])
        (lshiftrt:SI (reg:SI 174)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 174)
        (nil)))

(insn 52 51 53 4 arch/arm/vfp/vfp.h:200 (set (reg:SI 176 [ D.5757 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5757 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 53 52 54 4 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176 [ D.5757 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(insn 54 53 57 4 arch/arm/vfp/vfp.h:200 (set (reg:SI 177)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 57 54 58 4 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176 [ D.5757 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 176 [ D.5757 ])
        (nil)))

(insn 58 57 60 4 arch/arm/vfp/vfp.h:200 (set (reg:SI 180)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 60 58 61 4 arch/arm/vfp/vfp.h:200 (set (reg:SI 181)
        (and:SI (reg:SI 177)
            (reg:SI 180))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 180)
        (expr_list:REG_DEAD (reg:SI 177)
            (nil))))

(insn 61 60 62 4 arch/arm/vfp/vfp.h:200 (set (reg:QI 182)
        (subreg:QI (reg:SI 181) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 181)
        (nil)))

(insn 62 61 63 4 arch/arm/vfp/vfp.h:200 (set (reg:SI 183)
        (zero_extend:SI (reg:QI 182))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 182)
        (nil)))

(insn 63 62 64 4 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 183)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 183)
        (nil)))

(jump_insn 64 63 65 4 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 67)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 139 140 141 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 139 140 141 152 155


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u77(11){ }u78(13){ }u79(25){ }u80(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 139 140 141 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 139 140 141 152 155
;; live  gen 	 137
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 65 64 66 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 5 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 137 [ significand ])
        (ior:SI (reg/v:SI 137 [ significand ])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 139 140 141 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 139 140 141 152 155


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u82(11){ }u83(13){ }u84(25){ }u85(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 139 140 141 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 140
;; lr  def 	 24 [cc] 184 185
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 139 140 141 152 155
;; live  gen 	 24 [cc] 184 185
;; live  kill	

;; Pred edge  4 [50.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 67 66 68 6 187 "" [1 uses])

(note 68 67 69 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 69 68 70 6 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 137 [ significand ])) 167 {*arm_movsi_insn} (nil))

(insn 70 69 71 6 arch/arm/vfp/vfpsingle.c:1062 (set (reg:SI 184)
        (xor:SI (reg:SI 139 [ D.5745 ])
            (reg:SI 135 [ D.5760 ]))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 139 [ D.5745 ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.5760 ])
            (nil))))

(insn 71 70 72 6 arch/arm/vfp/vfpsingle.c:1062 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -6 [0xfffffffffffffffa])) [0 vsd.sign+0 S2 A16])
        (subreg:HI (reg:SI 184) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 184)
        (nil)))

(insn 72 71 73 6 arch/arm/vfp/vfp.h:231 (set (reg:SI 185 [ D.5742 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 140 [ D.5742 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 73 72 74 6 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 185 [ D.5742 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 185 [ D.5742 ])
        (nil)))

(jump_insn 74 73 75 6 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 96)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 6 -> ( 7 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 140 141 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 140 141 152 155


;; Succ edge  7 [28.0%]  (fallthru)
;; Succ edge  10 [72.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u95(11){ }u96(13){ }u97(25){ }u98(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 152 155
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  6 [28.0%]  (fallthru)
(note 75 74 76 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 77 7 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 77 76 78 7 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 82)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 152 155


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u101(11){ }u102(13){ }u103(25){ }u104(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 152 155
;; live  gen 	 144
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 78 77 79 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 79 78 82 8 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 144 [ tn ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 152 155


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u105(11){ }u106(13){ }u107(25){ }u108(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 144 186
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 152 155
;; live  gen 	 24 [cc] 144 186
;; live  kill	

;; Pred edge  7 [50.0%] 
(code_label 82 79 83 9 189 "" [1 uses])

(note 83 82 84 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 84 83 380 9 arch/arm/vfp/vfp.h:234 (set (reg:SI 186)
        (and:SI (reg/v:SI 141 [ significand ])
            (const_int 536870912 [0x20000000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 141 [ significand ])
        (nil)))

(insn 380 84 381 9 arch/arm/vfp/vfp.h:237 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 186)
        (nil)))

(insn 381 380 96 9 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 144 [ tn ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 9 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 152 155


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u120(11){ }u121(13){ }u122(25){ }u123(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 140 141 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 140 141 152 155
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  6 [72.0%] 
(code_label 96 381 97 10 188 "" [1 uses])

(note 97 96 98 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 98 97 99 10 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.5742 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ D.5742 ])
        (nil)))

(jump_insn 99 98 100 10 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 104)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10 -> ( 12 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 152 155


;; Succ edge  12 [50.0%] 
;; Succ edge  11 [50.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u126(11){ }u127(13){ }u128(25){ }u129(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 152 155
;; live  gen 	 144
;; live  kill	

;; Pred edge  10 [50.0%]  (fallthru)
(note 100 99 101 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 101 100 104 11 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 144 [ tn ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 152 155


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u130(11){ }u131(13){ }u132(25){ }u133(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 152 155
;; live  gen 	 24 [cc] 144
;; live  kill	

;; Pred edge  10 [50.0%] 
(code_label 104 101 105 12 192 "" [1 uses])

(note 105 104 382 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 382 105 383 12 arch/arm/vfp/vfp.h:242 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 141 [ significand ])
        (nil)))

(insn 383 382 115 12 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 144 [ tn ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 152 155


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 8 11 9 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u144(11){ }u145(13){ }u146(25){ }u147(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 187
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 152 155
;; live  gen 	 24 [cc] 187
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 115 383 116 13 190 "" [0 uses])

(note 116 115 117 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 117 116 118 13 arch/arm/vfp/vfp.h:231 (set (reg:SI 187 [ D.5757 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5757 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 118 117 119 13 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 187 [ D.5757 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 187 [ D.5757 ])
        (nil)))

(jump_insn 119 118 120 13 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 141)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 13 -> ( 14 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 152 155


;; Succ edge  14 [28.0%]  (fallthru)
;; Succ edge  17 [72.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u151(11){ }u152(13){ }u153(25){ }u154(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 152 155
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  13 [28.0%]  (fallthru)
(note 120 119 121 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 121 120 122 14 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 122 121 123 14 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 127)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 152 155


;; Succ edge  15 [50.0%]  (fallthru)
;; Succ edge  16 [50.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u157(11){ }u158(13){ }u159(25){ }u160(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 145
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152 155
;; live  gen 	 145
;; live  kill	

;; Pred edge  14 [50.0%]  (fallthru)
(note 123 122 124 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 124 123 127 15 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 145 [ tm ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 15 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u161(11){ }u162(13){ }u163(25){ }u164(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 145 188
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 152 155
;; live  gen 	 24 [cc] 145 188
;; live  kill	

;; Pred edge  14 [50.0%] 
(code_label 127 124 128 16 195 "" [1 uses])

(note 128 127 129 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 129 128 384 16 arch/arm/vfp/vfp.h:234 (set (reg:SI 188)
        (and:SI (reg/v:SI 137 [ significand ])
            (const_int 536870912 [0x20000000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ significand ])
        (nil)))

(insn 384 129 385 16 arch/arm/vfp/vfp.h:237 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 188)
        (nil)))

(insn 385 384 141 16 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 145 [ tm ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 16 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u176(11){ }u177(13){ }u178(25){ }u179(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 144 152 155
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  13 [72.0%] 
(code_label 141 385 142 17 194 "" [1 uses])

(note 142 141 143 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 143 142 144 17 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.5757 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 136 [ D.5757 ])
        (nil)))

(jump_insn 144 143 145 17 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 149)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 17 -> ( 19 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 152 155


;; Succ edge  19 [50.0%] 
;; Succ edge  18 [50.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u182(11){ }u183(13){ }u184(25){ }u185(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 145
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152 155
;; live  gen 	 145
;; live  kill	

;; Pred edge  17 [50.0%]  (fallthru)
(note 145 144 146 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 146 145 149 18 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 145 [ tm ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 18 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 17) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u186(11){ }u187(13){ }u188(25){ }u189(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 145
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 152 155
;; live  gen 	 24 [cc] 145
;; live  kill	

;; Pred edge  17 [50.0%] 
(code_label 149 146 150 19 198 "" [1 uses])

(note 150 149 386 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 386 150 387 19 arch/arm/vfp/vfp.h:242 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ significand ])
        (nil)))

(insn 387 386 160 19 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 145 [ tm ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 19 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 15 18 16 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u200(11){ }u201(13){ }u202(25){ }u203(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc] 189
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155
;; live  gen 	 24 [cc] 189
;; live  kill	

;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 160 387 161 20 196 "" [0 uses])

(note 161 160 162 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 162 161 163 20 arch/arm/vfp/vfpsingle.c:1070 (set (reg:SI 189)
        (and:SI (reg/v:SI 144 [ tn ])
            (const_int 16 [0x10]))) 67 {*arm_andsi3_insn} (nil))

(insn 163 162 164 20 arch/arm/vfp/vfpsingle.c:1070 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 189)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 189)
        (nil)))

(jump_insn 164 163 165 20 arch/arm/vfp/vfpsingle.c:1070 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 276)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 20 -> ( 40 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155


;; Succ edge  40 [29.0%] 
;; Succ edge  21 [71.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u207(11){ }u208(13){ }u209(25){ }u210(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 24 [cc] 190
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155
;; live  gen 	 24 [cc] 190
;; live  kill	

;; Pred edge  20 [71.0%]  (fallthru)
(note 165 164 166 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 166 165 167 21 arch/arm/vfp/vfpsingle.c:1076 (set (reg:SI 190)
        (and:SI (reg/v:SI 145 [ tm ])
            (const_int 16 [0x10]))) 67 {*arm_andsi3_insn} (nil))

(insn 167 166 168 21 arch/arm/vfp/vfpsingle.c:1076 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 190)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 190)
        (nil)))

(jump_insn 168 167 169 21 arch/arm/vfp/vfpsingle.c:1076 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 302)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 21 -> ( 42 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155


;; Succ edge  42 [29.0%] 
;; Succ edge  22 [71.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u214(11){ }u215(13){ }u216(25){ }u217(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145
;; lr  def 	 24 [cc] 191 192
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155
;; live  gen 	 24 [cc] 191 192
;; live  kill	

;; Pred edge  21 [71.0%]  (fallthru)
(note 169 168 170 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 170 169 171 22 arch/arm/vfp/vfpsingle.c:1083 (set (reg:SI 191)
        (and:SI (reg/v:SI 144 [ tn ])
            (const_int 10 [0xa]))) 67 {*arm_andsi3_insn} (nil))

(insn 171 170 172 22 arch/arm/vfp/vfpsingle.c:1083 (set (reg:SI 192)
        (and:SI (reg:SI 191)
            (reg/v:SI 145 [ tm ]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 191)
        (nil)))

(insn 172 171 173 22 arch/arm/vfp/vfpsingle.c:1083 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 173 172 174 22 arch/arm/vfp/vfpsingle.c:1083 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 337)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 22 -> ( 46 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155 192
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155 192


;; Succ edge  46 [29.0%] 
;; Succ edge  23 [71.0%]  (fallthru)

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u223(11){ }u224(13){ }u225(25){ }u226(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155 192
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc] 193
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155 192
;; live  gen 	 24 [cc] 193
;; live  kill	

;; Pred edge  22 [71.0%]  (fallthru)
(note 174 173 175 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 175 174 176 23 arch/arm/vfp/vfpsingle.c:1089 (set (reg:SI 193)
        (and:SI (reg/v:SI 144 [ tn ])
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (nil))

(insn 176 175 177 23 arch/arm/vfp/vfpsingle.c:1089 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 193)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 193)
        (nil)))

(jump_insn 177 176 178 23 arch/arm/vfp/vfpsingle.c:1089 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 325)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 23 -> ( 44 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155 192
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155 192


;; Succ edge  44 [50.0%] 
;; Succ edge  24 [50.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u230(11){ }u231(13){ }u232(25){ }u233(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 24 [cc] 194
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155
;; live  gen 	 24 [cc] 194
;; live  kill	

;; Pred edge  23 [50.0%]  (fallthru)
(note 178 177 179 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 24 arch/arm/vfp/vfpsingle.c:1095 (set (reg:SI 194)
        (and:SI (reg/v:SI 145 [ tm ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 180 179 181 24 arch/arm/vfp/vfpsingle.c:1095 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 194)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 194)
        (nil)))

(jump_insn 181 180 182 24 arch/arm/vfp/vfpsingle.c:1095 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 186)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 24 -> ( 25 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155


;; Succ edge  25 [50.0%]  (fallthru)
;; Succ edge  26 [50.0%] 

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u237(11){ }u238(13){ }u239(25){ }u240(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; live  gen 	 147
;; live  kill	

;; Pred edge  24 [50.0%]  (fallthru)
(note 182 181 183 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 183 182 186 25 arch/arm/vfp/vfpsingle.c:1144 (set (reg/v:SI 147 [ exceptions ])
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 152


;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 24) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u241(11){ }u242(13){ }u243(25){ }u244(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 24 [cc] 195
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155
;; live  gen 	 24 [cc] 195
;; live  kill	

;; Pred edge  24 [50.0%] 
(code_label 186 183 187 26 204 "" [1 uses])

(note 187 186 188 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 188 187 189 26 arch/arm/vfp/vfpsingle.c:1101 (set (reg:SI 195)
        (and:SI (reg/v:SI 145 [ tm ])
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (nil))

(insn 189 188 190 26 arch/arm/vfp/vfpsingle.c:1101 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 195)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 195)
        (nil)))

(jump_insn 190 189 191 26 arch/arm/vfp/vfpsingle.c:1101 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 315)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 26 -> ( 43 27)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155


;; Succ edge  43 [50.0%] 
;; Succ edge  27 [50.0%]  (fallthru)

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u248(11){ }u249(13){ }u250(25){ }u251(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc] 196
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155
;; live  gen 	 24 [cc] 196
;; live  kill	

;; Pred edge  26 [50.0%]  (fallthru)
(note 191 190 192 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 192 191 193 27 arch/arm/vfp/vfpsingle.c:1101 discrim 1 (set (reg:SI 196)
        (and:SI (reg/v:SI 144 [ tn ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 193 192 194 27 arch/arm/vfp/vfpsingle.c:1101 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 196)
        (nil)))

(jump_insn 194 193 195 27 arch/arm/vfp/vfpsingle.c:1101 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 315)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 27 -> ( 43 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155


;; Succ edge  43 [50.0%] 
;; Succ edge  28 [50.0%]  (fallthru)

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u255(11){ }u256(13){ }u257(25){ }u258(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc] 197
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 152 155
;; live  gen 	 24 [cc] 197
;; live  kill	

;; Pred edge  27 [50.0%]  (fallthru)
(note 195 194 196 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 197 28 arch/arm/vfp/vfpsingle.c:1104 (set (reg:SI 197)
        (and:SI (reg/v:SI 144 [ tn ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 144 [ tn ])
        (nil)))

(insn 197 196 198 28 arch/arm/vfp/vfpsingle.c:1104 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 197)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 197)
        (nil)))

(jump_insn 198 197 199 28 arch/arm/vfp/vfpsingle.c:1104 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 203)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 152 155


;; Succ edge  29 [29.0%]  (fallthru)
;; Succ edge  30 [71.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u262(11){ }u263(13){ }u264(25){ }u265(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 198
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 152 155
;; live  gen 	 0 [r0] 198
;; live  kill	 14 [lr]

;; Pred edge  28 [29.0%]  (fallthru)
(note 199 198 200 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 200 199 201 29 arch/arm/vfp/vfpsingle.c:1105 (set (reg/f:SI 198)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 201 200 202 29 arch/arm/vfp/vfpsingle.c:1105 (set (reg:SI 0 r0)
        (reg/f:SI 198)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 198)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(call_insn 202 201 203 29 arch/arm/vfp/vfpsingle.c:1105 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 29 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 152 155


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 28 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u271(11){ }u272(13){ }u273(25){ }u274(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 24 [cc] 199
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 152 155
;; live  gen 	 24 [cc] 199
;; live  kill	

;; Pred edge  28 [71.0%] 
;; Pred edge  29 [100.0%]  (fallthru)
(code_label 203 202 204 30 207 "" [1 uses])

(note 204 203 205 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 205 204 206 30 arch/arm/vfp/vfpsingle.c:1106 (set (reg:SI 199)
        (and:SI (reg/v:SI 145 [ tm ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 145 [ tm ])
        (nil)))

(insn 206 205 207 30 arch/arm/vfp/vfpsingle.c:1106 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 199)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 199)
        (nil)))

(jump_insn 207 206 208 30 arch/arm/vfp/vfpsingle.c:1106 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 212)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 30 -> ( 31 32)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 155


;; Succ edge  31 [29.0%]  (fallthru)
;; Succ edge  32 [71.0%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u278(11){ }u279(13){ }u280(25){ }u281(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 200
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 155
;; live  gen 	 0 [r0] 200
;; live  kill	 14 [lr]

;; Pred edge  30 [29.0%]  (fallthru)
(note 208 207 209 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 209 208 210 31 arch/arm/vfp/vfpsingle.c:1107 (set (reg/f:SI 200)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -24 [0xffffffffffffffe8]))) 4 {*arm_addsi3} (nil))

(insn 210 209 211 31 arch/arm/vfp/vfpsingle.c:1107 (set (reg:SI 0 r0)
        (reg/f:SI 200)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 200)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))

(call_insn 211 210 212 31 arch/arm/vfp/vfpsingle.c:1107 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 31 -> ( 32)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 155


;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 30 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u287(11){ }u288(13){ }u289(25){ }u290(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 142 149 150 202 203 206 207 208 209
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 155
;; live  gen 	 24 [cc] 142 149 150 202 203 206 207 208 209
;; live  kill	

;; Pred edge  30 [71.0%] 
;; Pred edge  31 [100.0%]  (fallthru)
(code_label 212 211 213 32 208 "" [1 uses])

(note 213 212 214 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 214 213 216 32 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 202 [ vsn.exponent ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -16 [0xfffffffffffffff0])) [0 vsn.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 216 214 218 32 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 203)
        (plus:SI (reg:SI 202 [ vsn.exponent ])
            (const_int 126 [0x7e]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 202 [ vsn.exponent ])
        (nil)))

(insn 218 216 220 32 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 206 [ vsm.exponent ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -24 [0xffffffffffffffe8])) [0 vsm.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 220 218 221 32 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 207)
        (minus:SI (reg:SI 203)
            (reg:SI 206 [ vsm.exponent ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 206 [ vsm.exponent ])
        (expr_list:REG_DEAD (reg:SI 203)
            (nil))))

(insn 221 220 222 32 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 150 [ D.5216 ])
        (zero_extend:SI (subreg:HI (reg:SI 207) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 207)
        (nil)))

(insn 222 221 223 32 arch/arm/vfp/vfpsingle.c:1112 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 150 [ D.5216 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 223 222 224 32 arch/arm/vfp/vfpsingle.c:1113 (set (reg:SI 208 [ vsm.significand ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 vsm.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 224 223 225 32 arch/arm/vfp/vfpsingle.c:1113 (set (reg/v:SI 142 [ __left ])
        (ashift:SI (reg:SI 208 [ vsm.significand ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 208 [ vsm.significand ])
        (nil)))

(insn 225 224 226 32 arch/arm/vfp/vfpsingle.c:1113 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 142 [ __left ])) 167 {*arm_movsi_insn} (nil))

(insn 226 225 227 32 arch/arm/vfp/vfpsingle.c:1114 (set (reg:SI 149 [ D.5219 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 vsn.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 227 226 228 32 arch/arm/vfp/vfpsingle.c:1114 (set (reg:SI 209)
        (ashift:SI (reg:SI 149 [ D.5219 ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 228 227 229 32 arch/arm/vfp/vfpsingle.c:1114 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ __left ])
            (reg:SI 209))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 209)
        (nil)))

(jump_insn 229 228 230 32 arch/arm/vfp/vfpsingle.c:1114 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 236)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 32 -> ( 33 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 149 150 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 149 150 152 155


;; Succ edge  33 [50.0%]  (fallthru)
;; Succ edge  34 [50.0%] 

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u311(11){ }u312(13){ }u313(25){ }u314(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 149 150 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150
;; lr  def 	 210 212
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 149 150 152 155
;; live  gen 	 210 212
;; live  kill	

;; Pred edge  32 [50.0%]  (fallthru)
(note 230 229 231 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 231 230 232 33 arch/arm/vfp/vfpsingle.c:1115 (set (reg:SI 210)
        (lshiftrt:SI (reg:SI 149 [ D.5219 ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 149 [ D.5219 ])
        (nil)))

(insn 232 231 234 33 arch/arm/vfp/vfpsingle.c:1115 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 vsn.significand+0 S4 A32])
        (reg:SI 210)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 210)
        (nil)))

(insn 234 232 235 33 arch/arm/vfp/vfpsingle.c:1116 (set (reg:SI 212)
        (plus:SI (reg:SI 150 [ D.5216 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 150 [ D.5216 ])
        (nil)))

(insn 235 234 236 33 arch/arm/vfp/vfpsingle.c:1116 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 212) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 212)
        (nil)))
;; End of basic block 33 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152 155


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 32 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u322(11){ }u323(13){ }u324(25){ }u325(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 24 [cc] 148 214 215
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152 155
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 24 [cc] 148 214 215
;; live  kill	 12 [ip] 14 [lr] 24 [cc]

;; Pred edge  32 [50.0%] 
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 236 235 237 34 209 "" [1 uses])

(note 237 236 238 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 238 237 242 34 arch/arm/vfp/vfpsingle.c:1119 (set (reg:SI 214 [ vsn.significand ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 vsn.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 242 238 376 34 arch/arm/vfp/vfpsingle.c:1120 discrim 1 (set (reg/v:SI 4 r4 [ __base ])
        (reg/v:SI 142 [ __left ])) 167 {*arm_movsi_insn} (nil))

(insn 376 242 377 34 arch/arm/vfp/vfpsingle.c:1120 discrim 1 (set (reg:SI 0 r0 [ __n ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 377 376 244 34 arch/arm/vfp/vfpsingle.c:1120 discrim 1 (set (reg:SI 1 r1 [ __n+4 ])
        (reg:SI 214 [ vsn.significand ])) 167 {*arm_movsi_insn} (nil))

(insn 244 377 378 34 arch/arm/vfp/vfpsingle.c:1120 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1784521))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1784521))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (expr_list:REG_DEAD (reg/v:SI 4 r4 [ __base ])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (expr_list:REG_UNUSED (reg:QI 14 lr)
                (expr_list:REG_UNUSED (reg:QI 12 ip)
                    (expr_list:REG_UNUSED (reg/v:SI 1 r1 [ __rem ])
                        (expr_list:REG_UNUSED (reg:SI 3 r3)
                            (nil))))))))

(insn 378 244 247 34 arch/arm/vfp/vfpsingle.c:1120 discrim 1 (set (reg:SI 148 [ D.5347 ])
        (reg:SI 2 r2 [ __res ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ __res ])
        (nil)))

(insn 247 378 248 34 arch/arm/vfp/vfpsingle.c:1121 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])
        (reg:SI 148 [ D.5347 ])) 167 {*arm_movsi_insn} (nil))

(insn 248 247 249 34 arch/arm/vfp/vfpsingle.c:1123 (set (reg:SI 215)
        (and:SI (reg:SI 148 [ D.5347 ])
            (const_int 63 [0x3f]))) 67 {*arm_andsi3_insn} (nil))

(insn 249 248 250 34 arch/arm/vfp/vfpsingle.c:1123 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 215)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 250 249 251 34 arch/arm/vfp/vfpsingle.c:1123 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 265)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 34 -> ( 35 39)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 148 152 155 214 215
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 148 152 155 214 215


;; Succ edge  35 [61.0%]  (fallthru)
;; Succ edge  39 [39.0%] 

;; Start of basic block ( 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u342(11){ }u343(13){ }u344(25){ }u345(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 148 152 155 214 215
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 148 215
;; lr  def 	 24 [cc] 216 217
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 148 152 155 214 215
;; live  gen 	 24 [cc] 216 217
;; live  kill	

;; Pred edge  34 [61.0%]  (fallthru)
(note 251 250 252 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 252 251 253 35 arch/arm/vfp/vfpsingle.c:1124 (set (reg:SI 216)
        (reg:SI 215)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 215)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 253 252 254 35 arch/arm/vfp/vfpsingle.c:1124 (set (reg:DI 217)
        (mult:DI (zero_extend:DI (reg:SI 148 [ D.5347 ]))
            (zero_extend:DI (reg/v:SI 142 [ __left ])))) 51 {*umulsidi3_v6} (expr_list:REG_DEAD (reg/v:SI 142 [ __left ])
        (nil)))

(insn 254 253 255 35 arch/arm/vfp/vfpsingle.c:1124 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 217) 0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 255 254 368 35 arch/arm/vfp/vfpsingle.c:1124 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 260)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 35 -> ( 37 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 152 155 214 216 217
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 152 155 214 216 217


;; Succ edge  37 [71.0%] 
;; Succ edge  36 [29.0%]  (fallthru)

;; Start of basic block ( 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u351(11){ }u352(13){ }u353(25){ }u354(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 152 155 214 216 217
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 214 217
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 152 155 214 216 217
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  35 [29.0%]  (fallthru)
(note 368 255 256 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 256 368 257 36 arch/arm/vfp/vfpsingle.c:1124 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 217) 4)
            (reg:SI 214 [ vsn.significand ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:DI 217)
        (expr_list:REG_DEAD (reg:SI 214 [ vsn.significand ])
            (nil))))

(jump_insn 257 256 260 36 arch/arm/vfp/vfpsingle.c:1124 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 260)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 36 -> ( 37 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 152 155 216
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 152 155 216


;; Succ edge  37 [71.0%] 
;; Succ edge  38 [29.0%]  (fallthru)

;; Start of basic block ( 35 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u358(11){ }u359(13){ }u360(25){ }u361(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 216
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 152 155
;; live  gen 	 216
;; live  kill	

;; Pred edge  35 [71.0%] 
;; Pred edge  36 [71.0%] 
(code_label 260 257 370 37 212 "" [2 uses])

(note 370 260 261 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 261 370 262 37 arch/arm/vfp/vfpsingle.c:1124 (set (reg:SI 216)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 37 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 152 155 216
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 152 155 216


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 36 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u362(11){ }u363(13){ }u364(25){ }u365(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 152 155 216
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 216
;; lr  def 	 218
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 152 155 216
;; live  gen 	 218
;; live  kill	

;; Pred edge  36 [29.0%]  (fallthru)
;; Pred edge  37 [100.0%]  (fallthru)
(code_label 262 261 371 38 211 "" [0 uses])

(note 371 262 263 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 263 371 264 38 arch/arm/vfp/vfpsingle.c:1124 (set (reg:SI 218)
        (ior:SI (reg:SI 216)
            (reg:SI 148 [ D.5347 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 216)
        (expr_list:REG_DEAD (reg:SI 148 [ D.5347 ])
            (nil))))

(insn 264 263 265 38 arch/arm/vfp/vfpsingle.c:1124 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])
        (reg:SI 218)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 218)
        (nil)))
;; End of basic block 38 -> ( 39)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 155
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 155


;; Succ edge  39 [100.0%]  (fallthru)

;; Start of basic block ( 34 38) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u370(11){ }u371(13){ }u372(25){ }u373(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 155
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 147 219
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 155
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 147 219
;; live  kill	 14 [lr]

;; Pred edge  34 [39.0%] 
;; Pred edge  38 [100.0%]  (fallthru)
(code_label 265 264 266 39 210 "" [1 uses])

(note 266 265 267 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 267 266 268 39 arch/arm/vfp/vfpsingle.c:1126 (set (reg/f:SI 219)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 268 267 269 39 arch/arm/vfp/vfpsingle.c:1126 (set (reg:SI 0 r0)
        (reg/v:SI 152 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 152 [ sd ])
        (nil)))

(insn 269 268 270 39 arch/arm/vfp/vfpsingle.c:1126 (set (reg:SI 1 r1)
        (reg/f:SI 219)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 219)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8]))
            (nil))))

(insn 270 269 271 39 arch/arm/vfp/vfpsingle.c:1126 (set (reg:SI 2 r2)
        (reg/v:SI 155 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 155 [ fpscr ])
        (nil)))

(insn 271 270 272 39 arch/arm/vfp/vfpsingle.c:1126 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 272 271 273 39 arch/arm/vfp/vfpsingle.c:1126 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 273 272 276 39 arch/arm/vfp/vfpsingle.c:1126 (set (reg/v:SI 147 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 39 -> ( 47)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147


;; Succ edge  47 [100.0%]  (fallthru)

;; Start of basic block ( 20) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u385(11){ }u386(13){ }u387(25){ }u388(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 147 220 221 222
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 155
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 147 220 221 222
;; live  kill	 14 [lr]

;; Pred edge  20 [29.0%] 
(code_label 276 273 277 40 200 ("vsn_nan") [1 uses])

(note 277 276 278 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 278 277 279 40 arch/arm/vfp/vfpsingle.c:1129 (set (reg/f:SI 220)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 279 278 280 40 arch/arm/vfp/vfpsingle.c:1129 (set (reg/f:SI 221)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 280 279 281 40 arch/arm/vfp/vfpsingle.c:1129 (set (reg/f:SI 222)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -24 [0xffffffffffffffe8]))) 4 {*arm_addsi3} (nil))

(insn 281 280 282 40 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 0 r0)
        (reg/f:SI 220)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 220)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8]))
            (nil))))

(insn 282 281 283 40 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 1 r1)
        (reg/f:SI 221)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 221)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(insn 283 282 284 40 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 2 r2)
        (reg/f:SI 222)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 222)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))

(insn 284 283 285 40 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 3 r3)
        (reg/v:SI 155 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 155 [ fpscr ])
        (nil)))

(call_insn 285 284 286 40 arch/arm/vfp/vfpsingle.c:1129 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 286 285 287 40 arch/arm/vfp/vfpsingle.c:1129 (set (reg/v:SI 147 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 40 -> ( 41)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 152


;; Succ edge  41 [100.0%]  (fallthru)

;; Start of basic block ( 40 42 43 45) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u405(11){ }u406(13){ }u407(25){ }u408(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 223 224 225 226 227 228 229 230
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 152
;; live  gen 	 0 [r0] 1 [r1] 223 224 225 226 227 228 229 230
;; live  kill	 14 [lr]

;; Pred edge  40 [100.0%]  (fallthru)
;; Pred edge  42 [100.0%]  (fallthru)
;; Pred edge  43 [100.0%]  (fallthru)
;; Pred edge  45 [100.0%]  (fallthru)
(code_label 287 286 288 41 214 ("pack") [0 uses])

(note 288 287 289 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 289 288 290 41 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 223 [ vsd.exponent ])
        (sign_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 290 289 291 41 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 224)
        (ashift:SI (reg:SI 223 [ vsd.exponent ])
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 223 [ vsd.exponent ])
        (nil)))

(insn 291 290 292 41 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 225 [ vsd.sign ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -6 [0xfffffffffffffffa])) [0 vsd.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 292 291 293 41 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 226)
        (ashift:SI (reg:SI 225 [ vsd.sign ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 225 [ vsd.sign ])
        (nil)))

(insn 293 292 294 41 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 227)
        (plus:SI (reg:SI 224)
            (reg:SI 226))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 226)
        (expr_list:REG_DEAD (reg:SI 224)
            (nil))))

(insn 294 293 295 41 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 229 [ vsd.significand ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 295 294 296 41 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 228)
        (lshiftrt:SI (reg:SI 229 [ vsd.significand ])
            (const_int 7 [0x7]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 229 [ vsd.significand ])
        (nil)))

(insn 296 295 297 41 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 230)
        (plus:SI (reg:SI 227)
            (reg:SI 228))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 228)
        (expr_list:REG_DEAD (reg:SI 227)
            (nil))))

(insn 297 296 298 41 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 0 r0)
        (reg:SI 230)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 230)
        (nil)))

(insn 298 297 299 41 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 1 r1)
        (reg/v:SI 152 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 152 [ sd ])
        (nil)))

(call_insn 299 298 302 41 arch/arm/vfp/vfpsingle.c:1131 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 41 -> ( 47)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147


;; Succ edge  47 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u424(11){ }u425(13){ }u426(25){ }u427(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 155
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 147 231 232 233
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 155
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 147 231 232 233
;; live  kill	 14 [lr]

;; Pred edge  21 [29.0%] 
(code_label 302 299 303 42 201 ("vsm_nan") [1 uses])

(note 303 302 304 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 304 303 305 42 arch/arm/vfp/vfpsingle.c:1135 (set (reg/f:SI 231)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 305 304 306 42 arch/arm/vfp/vfpsingle.c:1135 (set (reg/f:SI 232)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -24 [0xffffffffffffffe8]))) 4 {*arm_addsi3} (nil))

(insn 306 305 307 42 arch/arm/vfp/vfpsingle.c:1135 (set (reg/f:SI 233)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 307 306 308 42 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 0 r0)
        (reg/f:SI 231)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 231)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8]))
            (nil))))

(insn 308 307 309 42 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 1 r1)
        (reg/f:SI 232)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 232)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))

(insn 309 308 310 42 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 2 r2)
        (reg/f:SI 233)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 233)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(insn 310 309 311 42 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 3 r3)
        (reg/v:SI 155 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 155 [ fpscr ])
        (nil)))

(call_insn 311 310 312 42 arch/arm/vfp/vfpsingle.c:1135 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 312 311 315 42 arch/arm/vfp/vfpsingle.c:1135 (set (reg/v:SI 147 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 42 -> ( 41)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 152


;; Succ edge  41 [100.0%]  (fallthru)

;; Start of basic block ( 26 27) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u444(11){ }u445(13){ }u446(25){ }u447(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 147 235
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; live  gen 	 147 235
;; live  kill	

;; Pred edge  26 [50.0%] 
;; Pred edge  27 [50.0%] 
(code_label 315 312 316 43 206 ("zero") [2 uses])

(note 316 315 317 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 317 316 319 43 arch/arm/vfp/vfpsingle.c:1139 (set (reg:SI 235)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 319 317 321 43 arch/arm/vfp/vfpsingle.c:1139 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 235) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 321 319 322 43 arch/arm/vfp/vfpsingle.c:1140 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])
        (reg:SI 235)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 322 321 325 43 arch/arm/vfp/vfpsingle.c:1053 (set (reg/v:SI 147 [ exceptions ])
        (reg:SI 235)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 235)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 43 -> ( 41)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 152


;; Succ edge  41 [100.0%]  (fallthru)

;; Start of basic block ( 23) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u455(11){ }u456(13){ }u457(25){ }u458(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 192
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 192
;; lr  def 	 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 192
;; live  gen 	 147
;; live  kill	

;; Pred edge  23 [50.0%] 
(code_label 325 322 326 44 203 "" [1 uses])

(note 326 325 327 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 327 326 328 44 arch/arm/vfp/vfpsingle.c:1053 (set (reg/v:SI 147 [ exceptions ])
        (reg:SI 192)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 192)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 44 -> ( 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 152


;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 44 25) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u460(11){ }u461(13){ }u462(25){ }u463(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 239
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 152
;; live  gen 	 239
;; live  kill	

;; Pred edge  44 [100.0%]  (fallthru)
;; Pred edge  25 [100.0%]  (fallthru)
(code_label 328 327 329 45 205 ("infinity") [0 uses])

(note 329 328 332 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 332 329 333 45 arch/arm/vfp/vfpsingle.c:1146 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64])
        (const_int 255 [0xff])) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))

(insn 333 332 334 45 arch/arm/vfp/vfpsingle.c:1147 (set (reg:SI 239)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 334 333 337 45 arch/arm/vfp/vfpsingle.c:1147 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])
        (reg:SI 239)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 239)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 45 -> ( 41)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 152


;; Succ edge  41 [100.0%]  (fallthru)

;; Start of basic block ( 22) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u469(11){ }u470(13){ }u471(25){ }u472(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 147 240 241 242 244 245 246 248 249 250
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; live  gen 	 0 [r0] 1 [r1] 147 240 241 242 244 245 246 248 249 250
;; live  kill	 14 [lr]

;; Pred edge  22 [29.0%] 
(code_label 337 334 338 46 202 "" [1 uses])

(note 338 337 339 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 339 338 340 46 arch/arm/vfp/vfpsingle.c:1151 (set (reg/f:SI 240)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 340 339 341 46 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 241 [ vfp_single_default_qnan.exponent ])
        (sign_extend:SI (mem/s/j/c:HI (reg/f:SI 240) [0 vfp_single_default_qnan.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (expr_list:REG_EQUAL (sign_extend:SI (mem/s/j/c:HI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 vfp_single_default_qnan.exponent+0 S2 A32]))
        (nil)))

(insn 341 340 343 46 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 242)
        (ashift:SI (reg:SI 241 [ vfp_single_default_qnan.exponent ])
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 241 [ vfp_single_default_qnan.exponent ])
        (nil)))

(insn 343 341 344 46 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 244 [ vfp_single_default_qnan.sign ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 240)
                    (const_int 2 [0x2])) [0 vfp_single_default_qnan.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_EQUAL (zero_extend:SI (mem/s/j/c:HI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 2 [0x2]))) [0 vfp_single_default_qnan.sign+0 S2 A16]))
        (nil)))

(insn 344 343 345 46 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 245)
        (ashift:SI (reg:SI 244 [ vfp_single_default_qnan.sign ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 244 [ vfp_single_default_qnan.sign ])
        (nil)))

(insn 345 344 347 46 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 246)
        (plus:SI (reg:SI 242)
            (reg:SI 245))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 245)
        (expr_list:REG_DEAD (reg:SI 242)
            (nil))))

(insn 347 345 348 46 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 249 [ vfp_single_default_qnan.significand ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 240)
                (const_int 4 [0x4])) [0 vfp_single_default_qnan.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 240)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 4 [0x4]))) [0 vfp_single_default_qnan.significand+0 S4 A32])
            (nil))))

(insn 348 347 349 46 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 248)
        (lshiftrt:SI (reg:SI 249 [ vfp_single_default_qnan.significand ])
            (const_int 7 [0x7]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 249 [ vfp_single_default_qnan.significand ])
        (nil)))

(insn 349 348 350 46 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 250)
        (plus:SI (reg:SI 246)
            (reg:SI 248))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 248)
        (expr_list:REG_DEAD (reg:SI 246)
            (nil))))

(insn 350 349 351 46 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 0 r0)
        (reg:SI 250)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 250)
        (nil)))

(insn 351 350 352 46 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 1 r1)
        (reg/v:SI 152 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 152 [ sd ])
        (nil)))

(call_insn 352 351 353 46 arch/arm/vfp/vfpsingle.c:1151 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 353 352 354 46 arch/arm/vfp/vfpsingle.c:1152 (set (reg/v:SI 147 [ exceptions ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 46 -> ( 47)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147


;; Succ edge  47 [100.0%]  (fallthru)

;; Start of basic block ( 39 41 46) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u490(11){ }u491(13){ }u492(25){ }u493(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  39 [100.0%]  (fallthru)
;; Pred edge  41 [100.0%]  (fallthru)
;; Pred edge  46 [100.0%]  (fallthru)
(code_label 354 353 355 47 213 "" [0 uses])

(note 355 354 360 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 360 355 366 47 arch/arm/vfp/vfpsingle.c:1153 (set (reg/i:SI 0 r0)
        (reg/v:SI 147 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 147 [ exceptions ])
        (nil)))

(insn 366 360 0 47 arch/arm/vfp/vfpsingle.c:1153 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 47 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_add (vfp_single_add)[0:173]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 38 n_edges 54 count 73 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 38 n_edges 54 count 74 (  1.9)

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=3
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=9
  mem: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 4 [0x4]))
expanding: r150 into: r1
expanding: r1 into: NULL

   after cselib_expand address: (plus:SI (reg:SI 1 r1 [ vsn ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg:SI 1 r1 [ vsn ])
    (const_int 4 [0x4]))
  varying cselib base=2 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vsn ])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=13
  mem: (plus:SI (reg/v/f:SI 151 [ vsm ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 151 [ vsm ])
    (const_int 4 [0x4]))
expanding: r151 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 151 [ vsm ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 151 [ vsm ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vsm ])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=14
mems_found = 0, cannot_delete = true

**scanning insn=15
mems_found = 0, cannot_delete = true

**scanning insn=20
mems_found = 0, cannot_delete = true

**scanning insn=21
mems_found = 0, cannot_delete = true

**scanning insn=22
  mem: (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>)

   after canon_rtx address: (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=25
  mem: (reg/v/f:SI 150 [ vsn ])

   after canon_rtx address: (reg/v/f:SI 150 [ vsn ])
expanding: r150 into: NULL

   after cselib_expand address: (reg/v/f:SI 150 [ vsn ])

   after canon_rtx address: (reg/v/f:SI 150 [ vsn ])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 150 [ vsn ]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=26
  mem: (reg/v/f:SI 151 [ vsm ])

   after canon_rtx address: (reg/v/f:SI 151 [ vsm ])
expanding: r151 into: NULL

   after cselib_expand address: (reg/v/f:SI 151 [ vsm ])

   after canon_rtx address: (reg/v/f:SI 151 [ vsm ])
  varying cselib base=2 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 151 [ vsm ]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=27
mems_found = 0, cannot_delete = true

**scanning insn=28
mems_found = 0, cannot_delete = true

**scanning insn=30
mems_found = 0, cannot_delete = true

**scanning insn=31
mems_found = 0, cannot_delete = true

**scanning insn=32
mems_found = 0, cannot_delete = true

**scanning insn=35
  mem: (reg/v/f:SI 150 [ vsn ])

   after canon_rtx address: (reg/v/f:SI 150 [ vsn ])
expanding: r150 into: NULL

   after cselib_expand address: (reg/v/f:SI 150 [ vsn ])

   after canon_rtx address: (reg/v/f:SI 150 [ vsn ])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 150 [ vsn ]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=36
mems_found = 0, cannot_delete = true

**scanning insn=37
mems_found = 0, cannot_delete = true

**scanning insn=39
  mem: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 4 [0x4]))
expanding: r150 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vsn ])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=40
mems_found = 0, cannot_delete = true

**scanning insn=41
mems_found = 0, cannot_delete = true

**scanning insn=43
mems_found = 0, cannot_delete = true

**scanning insn=48
mems_found = 0, cannot_delete = true

**scanning insn=49
mems_found = 0, cannot_delete = true

**scanning insn=254
mems_found = 0, cannot_delete = true

**scanning insn=60
  mem: (reg/v/f:SI 151 [ vsm ])

   after canon_rtx address: (reg/v/f:SI 151 [ vsm ])
expanding: r151 into: NULL

   after cselib_expand address: (reg/v/f:SI 151 [ vsm ])

   after canon_rtx address: (reg/v/f:SI 151 [ vsm ])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 151 [ vsm ]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=61
mems_found = 0, cannot_delete = true

**scanning insn=62
mems_found = 0, cannot_delete = true

**scanning insn=63
mems_found = 0, cannot_delete = true

**scanning insn=65
  mem: (plus:SI (reg/v/f:SI 151 [ vsm ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 151 [ vsm ])
    (const_int 4 [0x4]))
expanding: r151 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 151 [ vsm ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 151 [ vsm ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vsm ])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=66
mems_found = 0, cannot_delete = true

**scanning insn=67
mems_found = 0, cannot_delete = true

**scanning insn=69
mems_found = 0, cannot_delete = true

**scanning insn=74
mems_found = 0, cannot_delete = true

**scanning insn=75
mems_found = 0, cannot_delete = true

**scanning insn=256
mems_found = 0, cannot_delete = true

**scanning insn=88
mems_found = 0, cannot_delete = true

**scanning insn=89
mems_found = 0, cannot_delete = true

**scanning insn=91
mems_found = 0, cannot_delete = true

**scanning insn=96
  mem: (plus:SI (reg/v/f:SI 151 [ vsm ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 151 [ vsm ])
    (const_int 4 [0x4]))
expanding: r151 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 151 [ vsm ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 151 [ vsm ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vsm ])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=97
mems_found = 0, cannot_delete = true

**scanning insn=258
mems_found = 0, cannot_delete = true

**scanning insn=108
mems_found = 0, cannot_delete = true

**scanning insn=109
mems_found = 0, cannot_delete = true

**scanning insn=110
mems_found = 0, cannot_delete = true

**scanning insn=111
mems_found = 0, cannot_delete = true

**scanning insn=113
  mem: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 2 [0x2]))
expanding: r150 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 2 [0x2]))
  varying cselib base=1 offset = 2
 processing cselib load mem:(mem/s/j:HI (plus:SI (reg/v/f:SI 150 [ vsn ])
        (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=114
  mem: (plus:SI (reg/v/f:SI 151 [ vsm ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 151 [ vsm ])
    (const_int 2 [0x2]))
expanding: r151 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 151 [ vsm ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 151 [ vsm ])
    (const_int 2 [0x2]))
  varying cselib base=2 offset = 2
 processing cselib load mem:(mem/s/j:HI (plus:SI (reg/v/f:SI 151 [ vsm ])
        (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=115
mems_found = 0, cannot_delete = true

**scanning insn=116
mems_found = 0, cannot_delete = true

**scanning insn=122
mems_found = 0, cannot_delete = true

**scanning insn=123
mems_found = 0, cannot_delete = true

**scanning insn=125
mems_found = 0, cannot_delete = true

**scanning insn=126
mems_found = 0, cannot_delete = true

**scanning insn=127
mems_found = 0, cannot_delete = true

**scanning insn=130
mems_found = 0, cannot_delete = true

**scanning insn=131
mems_found = 0, cannot_delete = true

**scanning insn=132
mems_found = 0, cannot_delete = true

**scanning insn=133
mems_found = 0, cannot_delete = true

**scanning insn=134
  mem: (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>)

   after canon_rtx address: (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>)
  gid=1 offset=0 
 processing const load gid=1[0..4)

**scanning insn=139
mems_found = 0, cannot_delete = true

**scanning insn=140
mems_found = 0, cannot_delete = true

**scanning insn=146
mems_found = 0, cannot_delete = true

**scanning insn=151
  mem: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 4 [0x4]))
expanding: r150 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s:SI (plus:SI (reg/v/f:SI 150 [ vsn ])
        (const_int 4 [0x4])) [0 S4 A32])
  mem: (reg/v/f:SI 150 [ vsn ])

   after canon_rtx address: (reg/v/f:SI 150 [ vsn ])
expanding: r150 into: NULL

   after cselib_expand address: (reg/v/f:SI 150 [ vsn ])

   after canon_rtx address: (reg/v/f:SI 150 [ vsn ])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s:SI (reg/v/f:SI 150 [ vsn ]) [0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=152
  mem: (reg/v/f:SI 149 [ vsd ])

   after canon_rtx address: (reg/v/f:SI 149 [ vsd ])
expanding: r149 into: NULL

   after cselib_expand address: (reg/v/f:SI 149 [ vsd ])

   after canon_rtx address: (reg/v/f:SI 149 [ vsd ])
  varying cselib base=2 offset = 0
 processing cselib store [0..4)
  mem: (plus:SI (reg/v/f:SI 149 [ vsd ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 149 [ vsd ])
    (const_int 4 [0x4]))
expanding: r149 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 149 [ vsd ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 149 [ vsd ])
    (const_int 4 [0x4]))
  varying cselib base=2 offset = 4
 processing cselib store [4..8)
mems_found = 2, cannot_delete = false

**scanning insn=159
  mem: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 4 [0x4]))
expanding: r150 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s:SI (plus:SI (reg/v/f:SI 150 [ vsn ])
        (const_int 4 [0x4])) [0 S4 A32])
  mem: (reg/v/f:SI 150 [ vsn ])

   after canon_rtx address: (reg/v/f:SI 150 [ vsn ])
expanding: r150 into: NULL

   after cselib_expand address: (reg/v/f:SI 150 [ vsn ])

   after canon_rtx address: (reg/v/f:SI 150 [ vsn ])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s:SI (reg/v/f:SI 150 [ vsn ]) [0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=160
  mem: (reg/v/f:SI 149 [ vsd ])

   after canon_rtx address: (reg/v/f:SI 149 [ vsd ])
expanding: r149 into: NULL

   after cselib_expand address: (reg/v/f:SI 149 [ vsd ])

   after canon_rtx address: (reg/v/f:SI 149 [ vsd ])
  varying cselib base=2 offset = 0
 processing cselib store [0..4)
  mem: (plus:SI (reg/v/f:SI 149 [ vsd ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 149 [ vsd ])
    (const_int 4 [0x4]))
expanding: r149 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 149 [ vsd ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 149 [ vsd ])
    (const_int 4 [0x4]))
  varying cselib base=2 offset = 4
 processing cselib store [4..8)
mems_found = 2, cannot_delete = false

**scanning insn=161
  mem: (reg/v/f:SI 150 [ vsn ])

   after canon_rtx address: (reg/v/f:SI 150 [ vsn ])
expanding: r150 into: NULL

   after cselib_expand address: (reg/v/f:SI 150 [ vsn ])

   after canon_rtx address: (reg/v/f:SI 150 [ vsn ])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 150 [ vsn ]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=162
  mem: (reg/v/f:SI 151 [ vsm ])

   after canon_rtx address: (reg/v/f:SI 151 [ vsm ])
expanding: r151 into: NULL

   after cselib_expand address: (reg/v/f:SI 151 [ vsm ])

   after canon_rtx address: (reg/v/f:SI 151 [ vsm ])
  varying cselib base=3 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 151 [ vsm ]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=163
mems_found = 0, cannot_delete = true

**scanning insn=165
  mem: (plus:SI (reg/v/f:SI 151 [ vsm ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 151 [ vsm ])
    (const_int 4 [0x4]))
expanding: r151 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 151 [ vsm ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 151 [ vsm ])
    (const_int 4 [0x4]))
  varying cselib base=3 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vsm ])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=166
mems_found = 0, cannot_delete = true

**scanning insn=167
mems_found = 0, cannot_delete = true

**scanning insn=169
mems_found = 0, cannot_delete = true

**scanning insn=170
mems_found = 0, cannot_delete = true

**scanning insn=172
mems_found = 0, cannot_delete = true

**scanning insn=173
mems_found = 0, cannot_delete = true

**scanning insn=174
mems_found = 0, cannot_delete = true

**scanning insn=175
mems_found = 0, cannot_delete = true

**scanning insn=176
mems_found = 0, cannot_delete = true

**scanning insn=178
mems_found = 0, cannot_delete = true

**scanning insn=183
mems_found = 0, cannot_delete = true

**scanning insn=184
mems_found = 0, cannot_delete = true

**scanning insn=188
  mem: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 2 [0x2]))
expanding: r150 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 2 [0x2]))
  varying cselib base=1 offset = 2
 processing cselib load mem:(mem/s/j:HI (plus:SI (reg/v/f:SI 150 [ vsn ])
        (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=189
  mem: (plus:SI (reg/v/f:SI 151 [ vsm ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 151 [ vsm ])
    (const_int 2 [0x2]))
expanding: r151 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 151 [ vsm ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 151 [ vsm ])
    (const_int 2 [0x2]))
  varying cselib base=2 offset = 2
 processing cselib load mem:(mem/s/j:HI (plus:SI (reg/v/f:SI 151 [ vsm ])
        (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=190
mems_found = 0, cannot_delete = true

**scanning insn=251
  mem: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 4 [0x4]))
expanding: r150 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 150 [ vsn ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vsn ])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=191
mems_found = 0, cannot_delete = true

**scanning insn=194
mems_found = 0, cannot_delete = true

**scanning insn=195
mems_found = 0, cannot_delete = true

**scanning insn=196
mems_found = 0, cannot_delete = true

**scanning insn=198
  mem: (plus:SI (reg/v/f:SI 149 [ vsd ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 149 [ vsd ])
    (const_int 2 [0x2]))
expanding: r149 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 149 [ vsd ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 149 [ vsd ])
    (const_int 2 [0x2]))
  varying cselib base=1 offset = 2
 processing cselib load mem:(mem/s/j:HI (plus:SI (reg/v/f:SI 149 [ vsd ])
        (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=200
mems_found = 0, cannot_delete = true

**scanning insn=201
mems_found = 0, cannot_delete = true

**scanning insn=202
  mem: (plus:SI (reg/v/f:SI 149 [ vsd ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 149 [ vsd ])
    (const_int 2 [0x2]))
expanding: r149 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 149 [ vsd ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 149 [ vsd ])
    (const_int 2 [0x2]))
  varying cselib base=1 offset = 2
 processing cselib store [2..4)
mems_found = 1, cannot_delete = false

**scanning insn=203
mems_found = 0, cannot_delete = true

**scanning insn=209
mems_found = 0, cannot_delete = true

**scanning insn=211
mems_found = 0, cannot_delete = true

**scanning insn=212
mems_found = 0, cannot_delete = true

**scanning insn=260
mems_found = 0, cannot_delete = true

**scanning insn=223
  mem: (plus:SI (reg/v/f:SI 149 [ vsd ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 149 [ vsd ])
    (const_int 2 [0x2]))
expanding: r149 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 149 [ vsd ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 149 [ vsd ])
    (const_int 2 [0x2]))
  varying cselib base=2 offset = 2
 processing cselib store [2..4)
mems_found = 1, cannot_delete = false

**scanning insn=229
mems_found = 0, cannot_delete = true

**scanning insn=232
  mem: (plus:SI (reg/v/f:SI 149 [ vsd ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 149 [ vsd ])
    (const_int 4 [0x4]))
expanding: r149 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 149 [ vsd ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 149 [ vsd ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
mems_found = 1, cannot_delete = false

**scanning insn=233
mems_found = 0, cannot_delete = true

**scanning insn=240
mems_found = 0, cannot_delete = true

**scanning insn=246
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
group 1(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_add

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={8d,7u} r1={7d,5u} r2={4d,2u} r3={4d,2u} r11={1d,37u} r12={3d} r13={1d,39u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={24d,23u} r25={1d,37u} r26={1d,36u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u} r134={3d,5u} r135={1d,1u} r137={1d,2u} r138={3d,1u} r139={2d,1u} r140={4d,2u} r141={1d,2u} r142={1d,2u} r143={1d,2u} r144={3d,3u} r146={1d,1u} r147={1d,4u} r149={1d,9u} r150={3d,14u} r151={2d,11u} r152={1d,2u} r153={1d,1u} r154={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r179={1d,1u} r180={1d,1u} r183={1d,1u,1d} r184={1d,1u} r185={1d,1u} r186={1d,1u} r189={1d,2u} 
;;    total ref usage 610{331d,278u,1e} in 111{109 regular + 2 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 149 150 151 152 153
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 149 150 151 152 153
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:773 (set (reg/v/f:SI 149 [ vsd ])
        (reg:SI 0 r0 [ vsd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ vsd ])
        (nil)))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:773 (set (reg/v/f:SI 150 [ vsn ])
        (reg:SI 1 r1 [ vsn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ vsn ])
        (nil)))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:773 (set (reg/v/f:SI 151 [ vsm ])
        (reg:SI 2 r2 [ vsm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ vsm ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:773 (set (reg/v:SI 152 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpsingle.c:776 (set (reg:SI 153 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vsn ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:776 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153 [ <variable>.significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 153 [ <variable>.significand ])
        (nil)))

(jump_insn 11 10 12 2 arch/arm/vfp/vfpsingle.c:776 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 16)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152


;; Succ edge  4 [0.0%] 
;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 24 [cc] 154
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  gen 	 24 [cc] 154
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 14 3 arch/arm/vfp/vfpsingle.c:777 (set (reg:SI 154 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 3 arch/arm/vfp/vfpsingle.c:777 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 154 [ <variable>.significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 154 [ <variable>.significand ])
        (nil)))

(jump_insn 15 14 16 3 arch/arm/vfp/vfpsingle.c:777 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 23)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152


;; Succ edge  4 [0.0%]  (fallthru)
;; Succ edge  5 [100.0%] 

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 151 152
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%] 
;; Pred edge  3 [0.0%]  (fallthru)
(code_label 16 15 17 4 221 "" [1 uses])

(note 17 16 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 17 21 4 arch/arm/vfp/vfpsingle.c:778 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10d38bc0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10d38bc0>)
        (nil)))

(insn 21 20 22 4 arch/arm/vfp/vfpsingle.c:778 (set (reg:SI 1 r1)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(call_insn 22 21 23 4 arch/arm/vfp/vfpsingle.c:778 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 151 152


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(11){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151
;; lr  def 	 24 [cc] 157 158
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  gen 	 24 [cc] 157 158
;; live  kill	

;; Pred edge  3 [100.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 23 22 24 5 222 "" [1 uses])

(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 5 arch/arm/vfp/vfpsingle.c:788 (set (reg:SI 157 [ <variable>.exponent ])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vsn ]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 26 25 27 5 arch/arm/vfp/vfpsingle.c:788 (set (reg:SI 158 [ <variable>.exponent ])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vsm ]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 27 26 28 5 arch/arm/vfp/vfpsingle.c:788 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 157 [ <variable>.exponent ])
            (reg:SI 158 [ <variable>.exponent ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 158 [ <variable>.exponent ])
        (expr_list:REG_DEAD (reg:SI 157 [ <variable>.exponent ])
            (nil))))

(jump_insn 28 27 29 5 arch/arm/vfp/vfpsingle.c:788 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 33)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(11){ }u37(13){ }u38(25){ }u39(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151
;; lr  def 	 133 150 151
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  gen 	 133 150 151
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 29 28 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 30 29 31 6 arch/arm/vfp/vfpsingle.c:788 (set (reg/v/f:SI 133 [ vsn.817 ])
        (reg/v/f:SI 150 [ vsn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ vsn ])
        (nil)))

(insn 31 30 32 6 arch/arm/vfp/vfpsingle.c:790 (set (reg/v/f:SI 150 [ vsn ])
        (reg/v/f:SI 151 [ vsm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 151 [ vsm ])
        (nil)))

(insn 32 31 33 6 arch/arm/vfp/vfpsingle.c:791 (set (reg/v/f:SI 151 [ vsm ])
        (reg/v/f:SI 133 [ vsn.817 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ vsn.817 ])
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 24 [cc] 159
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  gen 	 24 [cc] 159
;; live  kill	

;; Pred edge  5 [50.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 33 32 34 7 223 "" [1 uses])

(note 34 33 35 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 36 7 arch/arm/vfp/vfpsingle.c:798 (set (reg:SI 159 [ <variable>.exponent ])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vsn ]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 36 35 37 7 arch/arm/vfp/vfpsingle.c:798 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 159 [ <variable>.exponent ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 159 [ <variable>.exponent ])
        (nil)))

(jump_insn 37 36 38 7 arch/arm/vfp/vfpsingle.c:798 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 155)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 7 -> ( 8 26)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152


;; Succ edge  8 [28.0%]  (fallthru)
;; Succ edge  26 [72.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u50(11){ }u51(13){ }u52(25){ }u53(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 24 [cc] 141
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  gen 	 24 [cc] 141
;; live  kill	

;; Pred edge  7 [28.0%]  (fallthru)
(note 38 37 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 8 arch/arm/vfp/vfp.h:232 (set (reg:SI 141 [ D.5899 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vsn ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 8 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.5899 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 41 40 42 8 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 46)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 149 150 151 152


;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u57(11){ }u58(13){ }u59(25){ }u60(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  gen 	 139
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 42 41 43 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 46 9 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 139 [ tn ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u61(11){ }u62(13){ }u63(25){ }u64(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 139 160
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 149 150 151 152
;; live  gen 	 24 [cc] 139 160
;; live  kill	

;; Pred edge  8 [50.0%] 
(code_label 46 43 47 10 225 "" [1 uses])

(note 47 46 48 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 10 arch/arm/vfp/vfp.h:234 (set (reg:SI 160)
        (and:SI (reg:SI 141 [ D.5899 ])
            (const_int 536870912 [0x20000000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 141 [ D.5899 ])
        (nil)))

(insn 49 48 254 10 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 160)
        (nil)))

(insn 254 49 58 10 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 139 [ tn ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u76(11){ }u77(13){ }u78(25){ }u79(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 24 [cc] 143 161
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; live  gen 	 24 [cc] 143 161
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 58 254 59 11 226 "" [0 uses])

(note 59 58 60 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 11 arch/arm/vfp/vfp.h:231 (set (reg:SI 143 [ D.5895 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vsm ]) [0 <variable>.exponent+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 61 60 62 11 arch/arm/vfp/vfp.h:231 (set (reg:SI 161 [ D.5895 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 143 [ D.5895 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 62 61 63 11 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161 [ D.5895 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 161 [ D.5895 ])
        (nil)))

(jump_insn 63 62 64 11 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 11 -> ( 12 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 143 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 143 149 150 151 152


;; Succ edge  12 [28.0%]  (fallthru)
;; Succ edge  15 [72.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u84(11){ }u85(13){ }u86(25){ }u87(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 24 [cc] 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; live  gen 	 24 [cc] 142
;; live  kill	

;; Pred edge  11 [28.0%]  (fallthru)
(note 64 63 65 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 12 arch/arm/vfp/vfp.h:232 (set (reg:SI 142 [ D.5896 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 66 65 67 12 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.5896 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 67 66 68 12 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 72)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142 149 150 151 152


;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  14 [50.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u91(11){ }u92(13){ }u93(25){ }u94(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; live  gen 	 140
;; live  kill	

;; Pred edge  12 [50.0%]  (fallthru)
(note 68 67 69 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 69 68 72 13 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 140 [ tm ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 13 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 149 150 151 152


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u95(11){ }u96(13){ }u97(25){ }u98(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 140 162
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142 149 150 151 152
;; live  gen 	 24 [cc] 140 162
;; live  kill	

;; Pred edge  12 [50.0%] 
(code_label 72 69 73 14 229 "" [1 uses])

(note 73 72 74 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 14 arch/arm/vfp/vfp.h:234 (set (reg:SI 162)
        (and:SI (reg:SI 142 [ D.5896 ])
            (const_int 536870912 [0x20000000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 142 [ D.5896 ])
        (nil)))

(insn 75 74 256 14 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 162)
        (nil)))

(insn 256 75 86 14 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 140 [ tm ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 14 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 149 150 151 152


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u110(11){ }u111(13){ }u112(25){ }u113(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 143 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 143 149 150 151 152
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  11 [72.0%] 
(code_label 86 256 87 15 228 "" [1 uses])

(note 87 86 88 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 15 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143 [ D.5895 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 143 [ D.5895 ])
        (nil)))

(jump_insn 89 88 90 15 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 94)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 15 -> ( 17 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152


;; Succ edge  17 [50.0%] 
;; Succ edge  16 [50.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u116(11){ }u117(13){ }u118(25){ }u119(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; live  gen 	 140
;; live  kill	

;; Pred edge  15 [50.0%]  (fallthru)
(note 90 89 91 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 91 90 94 16 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 140 [ tm ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 149 150 151 152


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 15) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u120(11){ }u121(13){ }u122(25){ }u123(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 24 [cc] 140 163
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 149 150 151 152
;; live  gen 	 24 [cc] 140 163
;; live  kill	

;; Pred edge  15 [50.0%] 
(code_label 94 91 95 17 232 "" [1 uses])

(note 95 94 96 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 17 arch/arm/vfp/vfp.h:239 (set (reg:SI 163 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 97 96 258 17 arch/arm/vfp/vfp.h:239 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163 [ <variable>.significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 163 [ <variable>.significand ])
        (nil)))

(insn 258 97 106 17 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 140 [ tm ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 17 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 149 150 151 152


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 13 16 14 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u135(11){ }u136(13){ }u137(25){ }u138(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; lr  def 	 24 [cc] 137 164
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 149 150 151 152
;; live  gen 	 24 [cc] 137 164
;; live  kill	

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 106 258 107 18 230 "" [0 uses])

(note 107 106 108 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 108 107 109 18 arch/arm/vfp/vfpsingle.c:739 (set (reg:SI 137 [ D.5906 ])
        (and:SI (reg/v:SI 139 [ tn ])
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 139 [ tn ])
        (nil)))

(insn 109 108 110 18 arch/arm/vfp/vfpsingle.c:739 (set (reg:SI 164)
        (and:SI (reg/v:SI 140 [ tm ])
            (reg:SI 137 [ D.5906 ]))) 67 {*arm_andsi3_insn} (nil))

(insn 110 109 111 18 arch/arm/vfp/vfpsingle.c:739 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 164)
        (nil)))

(jump_insn 111 110 112 18 arch/arm/vfp/vfpsingle.c:739 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 140 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 140 149 150 151 152


;; Succ edge  19 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u144(11){ }u145(13){ }u146(25){ }u147(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151
;; lr  def 	 24 [cc] 165 166
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151
;; live  gen 	 24 [cc] 165 166
;; live  kill	

;; Pred edge  18 [50.0%]  (fallthru)
(note 112 111 113 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 19 arch/arm/vfp/vfpsingle.c:743 (set (reg:SI 165 [ <variable>.sign ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 150 [ vsn ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 114 113 115 19 arch/arm/vfp/vfpsingle.c:743 (set (reg:SI 166 [ <variable>.sign ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 151 [ vsm ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg/v/f:SI 151 [ vsm ])
        (nil)))

(insn 115 114 116 19 arch/arm/vfp/vfpsingle.c:743 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165 [ <variable>.sign ])
            (reg:SI 166 [ <variable>.sign ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 166 [ <variable>.sign ])
        (expr_list:REG_DEAD (reg:SI 165 [ <variable>.sign ])
            (nil))))

(jump_insn 116 115 120 19 arch/arm/vfp/vfpsingle.c:743 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 137)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 19 -> ( 23 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150


;; Succ edge  23 [72.0%] 
;; Succ edge  24 [28.0%]  (fallthru)

;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u153(11){ }u154(13){ }u155(25){ }u156(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 140 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 140 149 150 151 152
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  18 [50.0%] 
(code_label 120 116 121 20 234 "" [1 uses])

(note 121 120 122 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 122 121 123 20 arch/arm/vfp/vfpsingle.c:755 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ D.5906 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ D.5906 ])
        (nil)))

(jump_insn 123 122 124 20 arch/arm/vfp/vfpsingle.c:755 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 128)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 20 -> ( 21 22)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 149 150 151 152


;; Succ edge  21 [71.0%]  (fallthru)
;; Succ edge  22 [29.0%] 

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u159(11){ }u160(13){ }u161(25){ }u162(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc] 167
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 149 150 151 152
;; live  gen 	 24 [cc] 167
;; live  kill	

;; Pred edge  20 [71.0%]  (fallthru)
(note 124 123 125 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 125 124 126 21 arch/arm/vfp/vfpsingle.c:755 discrim 1 (set (reg:SI 167)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ tm ])
        (nil)))

(insn 126 125 127 21 arch/arm/vfp/vfpsingle.c:755 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 167)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 167)
        (nil)))

(jump_insn 127 126 128 21 arch/arm/vfp/vfpsingle.c:755 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 144)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 21 -> ( 24 22)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152


;; Succ edge  24 [50.0%] 
;; Succ edge  22 [50.0%]  (fallthru)

;; Start of basic block ( 20 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u166(11){ }u167(13){ }u168(25){ }u169(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 151 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  20 [29.0%] 
;; Pred edge  21 [50.0%]  (fallthru)
(code_label 128 127 129 22 237 "" [1 uses])

(note 129 128 130 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 22 arch/arm/vfp/vfpsingle.c:764 (set (reg:SI 0 r0)
        (reg/v/f:SI 149 [ vsd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 149 [ vsd ])
        (nil)))

(insn 131 130 132 22 arch/arm/vfp/vfpsingle.c:764 (set (reg:SI 1 r1)
        (reg/v/f:SI 150 [ vsn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ vsn ])
        (nil)))

(insn 132 131 133 22 arch/arm/vfp/vfpsingle.c:764 (set (reg:SI 2 r2)
        (reg/v/f:SI 151 [ vsm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 151 [ vsm ])
        (nil)))

(insn 133 132 134 22 arch/arm/vfp/vfpsingle.c:764 (set (reg:SI 3 r3)
        (reg/v:SI 152 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 152 [ fpscr ])
        (nil)))

(call_insn/j 134 133 137 22 arch/arm/vfp/vfpsingle.c:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 22 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 19) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u179(11){ }u180(13){ }u181(25){ }u182(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138 150
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149
;; live  gen 	 138 150
;; live  kill	

;; Pred edge  19 [72.0%] 
(code_label 137 134 138 23 235 "" [1 uses])

(note 138 137 139 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 139 138 140 23 arch/arm/vfp/vfpsingle.c:747 (set (reg/v:SI 138 [ exceptions ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 140 139 144 23 arch/arm/vfp/vfpsingle.c:748 (set (reg/v/f:SI 150 [ vsn ])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 23 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 149 150


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 21 19) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u184(11){ }u185(13){ }u186(25){ }u187(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150
;; live  gen 	 138
;; live  kill	

;; Pred edge  21 [50.0%] 
;; Pred edge  19 [28.0%]  (fallthru)
(code_label 144 140 145 24 236 "" [1 uses])

(note 145 144 146 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 146 145 147 24 arch/arm/vfp/vfpsingle.c:733 (set (reg/v:SI 138 [ exceptions ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 24 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 149 150


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 24 23) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u188(11){ }u189(13){ }u190(25){ }u191(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150
;; lr  def 	 0 [r0] 1 [r1]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 149 150
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	

;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 147 146 148 25 238 "" [0 uses])

(note 148 147 151 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 151 148 152 25 arch/arm/vfp/vfpsingle.c:766 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/v/f:SI 150 [ vsn ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/v/f:SI 150 [ vsn ])
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) 190 {*ldmsi2} (expr_list:REG_DEAD (reg/v/f:SI 150 [ vsn ])
        (nil)))

(insn 152 151 155 25 arch/arm/vfp/vfpsingle.c:766 (parallel [
            (set (mem/s:SI (reg/v/f:SI 149 [ vsd ]) [0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg/v/f:SI 149 [ vsd ])
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg/v/f:SI 149 [ vsd ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil)))))
;; End of basic block 25 -> ( 37)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  37 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u200(11){ }u201(13){ }u202(25){ }u203(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 151
;; lr  def 	 0 [r0] 1 [r1] 24 [cc] 134 147 173 174
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150 151 152
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 134 147 173 174
;; live  kill	

;; Pred edge  7 [72.0%] 
(code_label 155 152 156 26 224 "" [1 uses])

(note 156 155 159 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 159 156 160 26 arch/arm/vfp/vfpsingle.c:806 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/v/f:SI 150 [ vsn ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/v/f:SI 150 [ vsn ])
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) 190 {*ldmsi2} (nil))

(insn 160 159 161 26 arch/arm/vfp/vfpsingle.c:806 (parallel [
            (set (mem/s:SI (reg/v/f:SI 149 [ vsd ]) [0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg/v/f:SI 149 [ vsd ])
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil))))

(insn 161 160 162 26 arch/arm/vfp/vfpsingle.c:811 (set (reg:SI 173 [ <variable>.exponent ])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vsn ]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 162 161 163 26 arch/arm/vfp/vfpsingle.c:811 (set (reg:SI 174 [ <variable>.exponent ])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vsm ]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 163 162 165 26 arch/arm/vfp/vfpsingle.c:811 (set (reg:SI 147 [ D.4899 ])
        (minus:SI (reg:SI 173 [ <variable>.exponent ])
            (reg:SI 174 [ <variable>.exponent ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 174 [ <variable>.exponent ])
        (expr_list:REG_DEAD (reg:SI 173 [ <variable>.exponent ])
            (nil))))

(insn 165 163 166 26 arch/arm/vfp/vfpsingle.c:812 (set (reg/v:SI 134 [ m_sig.813 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vsm ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 166 165 167 26 arch/arm/vfp/vfp.h:14 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147 [ D.4899 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 167 166 168 26 arch/arm/vfp/vfp.h:14 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 186)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 26 -> ( 27 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 147 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 147 149 150 151 152


;; Succ edge  27 [50.0%]  (fallthru)
;; Succ edge  30 [50.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u220(11){ }u221(13){ }u222(25){ }u223(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 147 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 147 149 150 151 152
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  26 [50.0%]  (fallthru)
(note 168 167 169 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 169 168 170 27 arch/arm/vfp/vfp.h:15 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147 [ D.4899 ])
            (const_int 31 [0x1f]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 170 169 171 27 arch/arm/vfp/vfp.h:15 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 181)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 27 -> ( 28 29)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 147 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 147 149 150 151 152


;; Succ edge  28 [50.0%]  (fallthru)
;; Succ edge  29 [50.0%] 

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u226(11){ }u227(13){ }u228(25){ }u229(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 147 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 147
;; lr  def 	 24 [cc] 134 135 175 176 177
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 147 149 150 151 152
;; live  gen 	 24 [cc] 134 135 175 176 177
;; live  kill	

;; Pred edge  27 [50.0%]  (fallthru)
(note 171 170 172 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 172 171 173 28 arch/arm/vfp/vfp.h:16 (set (reg:SI 135 [ D.5914 ])
        (lshiftrt:SI (reg/v:SI 134 [ m_sig.813 ])
            (reg:SI 147 [ D.4899 ]))) 117 {*arm_shiftsi3} (nil))

(insn 173 172 174 28 arch/arm/vfp/vfp.h:16 (set (reg:SI 175)
        (minus:SI (const_int 32 [0x20])
            (reg:SI 147 [ D.4899 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 147 [ D.4899 ])
        (nil)))

(insn 174 173 175 28 arch/arm/vfp/vfp.h:16 (set (reg:SI 176)
        (ashift:SI (reg/v:SI 134 [ m_sig.813 ])
            (reg:SI 175))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 175)
        (expr_list:REG_DEAD (reg/v:SI 134 [ m_sig.813 ])
            (nil))))

(insn 175 174 176 28 arch/arm/vfp/vfp.h:16 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 176)
        (nil)))

(insn 176 175 178 28 arch/arm/vfp/vfp.h:16 (set (reg:SI 177)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 178 176 181 28 arch/arm/vfp/vfp.h:16 (set (reg/v:SI 134 [ m_sig.813 ])
        (ior:SI (reg:SI 177)
            (reg:SI 135 [ D.5914 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_DEAD (reg:SI 135 [ D.5914 ])
            (nil))))
;; End of basic block 28 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 150 151 152


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 27) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u240(11){ }u241(13){ }u242(25){ }u243(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 150 151 152
;; live  gen 	 24 [cc] 134
;; live  kill	

;; Pred edge  27 [50.0%] 
(code_label 181 178 182 29 241 "" [1 uses])

(note 182 181 183 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 183 182 184 29 arch/arm/vfp/vfp.h:18 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ m_sig.813 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ m_sig.813 ])
        (nil)))

(insn 184 183 186 29 arch/arm/vfp/vfp.h:18 (set (reg/v:SI 134 [ m_sig.813 ])
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 29 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 150 151 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 150 151 152


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 26 28 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u247(11){ }u248(13){ }u249(25){ }u250(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 150 151 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151
;; lr  def 	 24 [cc] 179 180 189
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 150 151 152
;; live  gen 	 24 [cc] 179 180 189
;; live  kill	

;; Pred edge  26 [50.0%] 
;; Pred edge  28 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%]  (fallthru)
(code_label 186 184 187 30 240 "" [1 uses])

(note 187 186 188 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 188 187 189 30 arch/arm/vfp/vfpsingle.c:817 (set (reg:SI 179 [ <variable>.sign ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 150 [ vsn ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 189 188 190 30 arch/arm/vfp/vfpsingle.c:817 (set (reg:SI 180 [ <variable>.sign ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 151 [ vsm ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg/v/f:SI 151 [ vsm ])
        (nil)))

(insn 190 189 251 30 arch/arm/vfp/vfpsingle.c:817 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179 [ <variable>.sign ])
            (reg:SI 180 [ <variable>.sign ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 180 [ <variable>.sign ])
        (expr_list:REG_DEAD (reg:SI 179 [ <variable>.sign ])
            (nil))))

(insn 251 190 191 30 (set (reg:SI 189 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vsn ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) -1 (expr_list:REG_DEAD (reg/v/f:SI 150 [ vsn ])
        (nil)))

(jump_insn 191 251 192 30 arch/arm/vfp/vfpsingle.c:817 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 226)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 30 -> ( 31 35)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 152 189
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 152 189


;; Succ edge  31 [72.0%]  (fallthru)
;; Succ edge  35 [28.0%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u256(11){ }u257(13){ }u258(25){ }u259(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 152 189
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 189
;; lr  def 	 24 [cc] 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 152 189
;; live  gen 	 24 [cc] 144
;; live  kill	

;; Pred edge  30 [72.0%]  (fallthru)
(note 192 191 194 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 194 192 195 31 arch/arm/vfp/vfpsingle.c:818 (set (reg/v:SI 144 [ m_sig ])
        (minus:SI (reg:SI 189 [ <variable>.significand ])
            (reg/v:SI 134 [ m_sig.813 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 189 [ <variable>.significand ])
        (expr_list:REG_DEAD (reg/v:SI 134 [ m_sig.813 ])
            (nil))))

(insn 195 194 196 31 arch/arm/vfp/vfpsingle.c:819 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ m_sig ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 196 195 197 31 arch/arm/vfp/vfpsingle.c:819 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 206)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
        (nil)))
;; End of basic block 31 -> ( 32 33)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 144 149 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 144 149 152


;; Succ edge  32 [27.0%]  (fallthru)
;; Succ edge  33 [73.0%] 

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u265(11){ }u266(13){ }u267(25){ }u268(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 149
;; lr  def 	 144 183 184 185
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149
;; live  gen 	 144 183 184 185
;; live  kill	

;; Pred edge  31 [27.0%]  (fallthru)
(note 197 196 198 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 198 197 200 32 arch/arm/vfp/vfpsingle.c:820 (set (reg:SI 183 [ <variable>.sign ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 149 [ vsd ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 200 198 201 32 arch/arm/vfp/vfpsingle.c:820 (set (reg:SI 185)
        (const_int -32768 [0xffffffffffff8000])) 167 {*arm_movsi_insn} (nil))

(insn 201 200 202 32 arch/arm/vfp/vfpsingle.c:820 (set (reg:SI 184)
        (xor:SI (reg:SI 183 [ <variable>.sign ])
            (reg:SI 185))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 185)
        (expr_list:REG_DEAD (reg:SI 183 [ <variable>.sign ])
            (expr_list:REG_EQUAL (xor:SI (reg:SI 183 [ <variable>.sign ])
                    (const_int -32768 [0xffffffffffff8000]))
                (nil)))))

(insn 202 201 203 32 arch/arm/vfp/vfpsingle.c:820 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 149 [ vsd ])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (subreg:HI (reg:SI 184) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 184)
        (nil)))

(insn 203 202 206 32 arch/arm/vfp/vfpsingle.c:821 (set (reg/v:SI 144 [ m_sig ])
        (neg:SI (reg/v:SI 144 [ m_sig ]))) 127 {*arm_negsi2} (nil))
;; End of basic block 32 -> ( 36)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149


;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 31) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u276(11){ }u277(13){ }u278(25){ }u279(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 144 149 152
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 144 149 152
;; live  gen 	
;; live  kill	

;; Pred edge  31 [73.0%] 
(code_label 206 203 207 33 243 "" [1 uses])

(note 207 206 209 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(jump_insn 209 207 210 33 arch/arm/vfp/vfpsingle.c:822 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 230)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 33 -> ( 34 36)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149 152
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149 152


;; Succ edge  34 [50.0%]  (fallthru)
;; Succ edge  36 [50.0%] 

;; Start of basic block ( 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u282(11){ }u283(13){ }u284(25){ }u285(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 152
;; lr  def 	 24 [cc] 146 186
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149 152
;; live  gen 	 24 [cc] 146 186
;; live  kill	

;; Pred edge  33 [50.0%]  (fallthru)
(note 210 209 211 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 211 210 212 34 arch/arm/vfp/vfpsingle.c:823 (set (reg:SI 186)
        (and:SI (reg/v:SI 152 [ fpscr ])
            (const_int 12582912 [0xc00000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 152 [ fpscr ])
        (nil)))

(insn 212 211 260 34 arch/arm/vfp/vfpsingle.c:823 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (const_int 8388608 [0x800000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 186)
        (nil)))

(insn 260 212 223 34 arch/arm/vfp/vfpsingle.c:823 discrim 2 (set (reg:SI 146 [ iftmp.142 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 0 [0x0])
            (const_int 32768 [0x8000]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 223 260 226 34 arch/arm/vfp/vfpsingle.c:823 discrim 3 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 149 [ vsd ])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 146 [ iftmp.142 ]) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 146 [ iftmp.142 ])
        (nil)))
;; End of basic block 34 -> ( 36)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149


;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 30) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u304(11){ }u305(13){ }u306(25){ }u307(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 189
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 189
;; lr  def 	 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 149 189
;; live  gen 	 144
;; live  kill	

;; Pred edge  30 [28.0%] 
(code_label 226 223 227 35 242 "" [1 uses])

(note 227 226 229 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 229 227 230 35 arch/arm/vfp/vfpsingle.c:827 (set (reg/v:SI 144 [ m_sig ])
        (plus:SI (reg/v:SI 134 [ m_sig.813 ])
            (reg:SI 189 [ <variable>.significand ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 189 [ <variable>.significand ])
        (expr_list:REG_DEAD (reg/v:SI 134 [ m_sig.813 ])
            (nil))))
;; End of basic block 35 -> ( 36)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149


;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 33 35 32 34) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u311(11){ }u312(13){ }u313(25){ }u314(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 149
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 149
;; live  gen 	 138
;; live  kill	

;; Pred edge  33 [50.0%] 
;; Pred edge  35 [100.0%]  (fallthru)
;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  34 [100.0%]  (fallthru)
(code_label 230 229 231 36 244 "" [1 uses])

(note 231 230 232 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 232 231 233 36 arch/arm/vfp/vfpsingle.c:829 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ vsd ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg/v:SI 144 [ m_sig ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 149 [ vsd ])
        (expr_list:REG_DEAD (reg/v:SI 144 [ m_sig ])
            (nil))))

(insn 233 232 234 36 arch/arm/vfp/vfpsingle.c:831 (set (reg/v:SI 138 [ exceptions ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 36 -> ( 37)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  37 [100.0%]  (fallthru)

;; Start of basic block ( 25 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u317(11){ }u318(13){ }u319(25){ }u320(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  36 [100.0%]  (fallthru)
(code_label 234 233 235 37 239 "" [0 uses])

(note 235 234 240 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 240 235 246 37 arch/arm/vfp/vfpsingle.c:832 (set (reg/i:SI 0 r0)
        (reg/v:SI 138 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 138 [ exceptions ])
        (nil)))

(insn 246 240 0 37 arch/arm/vfp/vfpsingle.c:832 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 37 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_multiply_accumulate (vfp_single_multiply_accumulate)[0:175]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=3
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=6
  mem: (plus:SI (reg/f:SI 26 afp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 26 afp)
    (const_int 4 [0x4]))
  gid=0 offset=4 
 processing const load gid=0[4..8)
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=12
  mem: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)
  gid=1 offset=0 
 processing const load gid=1[0..4)

**scanning insn=13
mems_found = 0, cannot_delete = true

**scanning insn=15
mems_found = 0, cannot_delete = true

**scanning insn=16
mems_found = 0, cannot_delete = true

**scanning insn=17
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -22 [0xffffffffffffffea]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -22 [0xffffffffffffffea]))
  gid=2 offset=-22 
 processing const base store gid=2[-22..-20)
mems_found = 1, cannot_delete = false

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=19
mems_found = 0, cannot_delete = true

**scanning insn=20
mems_found = 0, cannot_delete = true

**scanning insn=21
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -24 [0xffffffffffffffe8]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -24 [0xffffffffffffffe8]))
  gid=2 offset=-24 
 processing const base store gid=2[-24..-22)
    trying store in insn=17 gid=2[-22..-20)
mems_found = 1, cannot_delete = false

**scanning insn=22
mems_found = 0, cannot_delete = true

**scanning insn=23
mems_found = 0, cannot_delete = true

**scanning insn=24
mems_found = 0, cannot_delete = true

**scanning insn=25
mems_found = 0, cannot_delete = true

**scanning insn=26
mems_found = 0, cannot_delete = true

**scanning insn=29
mems_found = 0, cannot_delete = true

**scanning insn=30
mems_found = 0, cannot_delete = true

**scanning insn=32
mems_found = 0, cannot_delete = true

**scanning insn=33
mems_found = 0, cannot_delete = true

**scanning insn=34
mems_found = 0, cannot_delete = true

**scanning insn=35
mems_found = 0, cannot_delete = true

**scanning insn=36
mems_found = 0, cannot_delete = true

**scanning insn=38
mems_found = 0, cannot_delete = true

**scanning insn=41
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -20 [0xffffffffffffffec]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -20 [0xffffffffffffffec]))
  gid=2 offset=-20 
 processing const base store gid=2[-20..-16)
mems_found = 1, cannot_delete = false

**scanning insn=42
mems_found = 0, cannot_delete = true

**scanning insn=43
mems_found = 0, cannot_delete = true

**scanning insn=45
mems_found = 0, cannot_delete = true

**scanning insn=46
mems_found = 0, cannot_delete = true

**scanning insn=48
mems_found = 0, cannot_delete = true

**scanning insn=49
mems_found = 0, cannot_delete = true

**scanning insn=50
  mem: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)
  gid=3 offset=0 
 processing const load gid=3[0..4)

**scanning insn=54
mems_found = 0, cannot_delete = true

**scanning insn=55
mems_found = 0, cannot_delete = true

**scanning insn=56
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -30 [0xffffffffffffffe2]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -30 [0xffffffffffffffe2]))
  gid=2 offset=-30 
 processing const base store gid=2[-30..-28)
mems_found = 1, cannot_delete = false

**scanning insn=57
mems_found = 0, cannot_delete = true

**scanning insn=58
mems_found = 0, cannot_delete = true

**scanning insn=59
mems_found = 0, cannot_delete = true

**scanning insn=60
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -32 [0xffffffffffffffe0]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -32 [0xffffffffffffffe0]))
  gid=2 offset=-32 
 processing const base store gid=2[-32..-30)
    trying store in insn=56 gid=2[-30..-28)
mems_found = 1, cannot_delete = false

**scanning insn=61
mems_found = 0, cannot_delete = true

**scanning insn=62
mems_found = 0, cannot_delete = true

**scanning insn=63
mems_found = 0, cannot_delete = true

**scanning insn=64
mems_found = 0, cannot_delete = true

**scanning insn=65
mems_found = 0, cannot_delete = true

**scanning insn=68
mems_found = 0, cannot_delete = true

**scanning insn=69
mems_found = 0, cannot_delete = true

**scanning insn=71
mems_found = 0, cannot_delete = true

**scanning insn=72
mems_found = 0, cannot_delete = true

**scanning insn=73
mems_found = 0, cannot_delete = true

**scanning insn=74
mems_found = 0, cannot_delete = true

**scanning insn=75
mems_found = 0, cannot_delete = true

**scanning insn=77
mems_found = 0, cannot_delete = true

**scanning insn=80
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -28 [0xffffffffffffffe4]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -28 [0xffffffffffffffe4]))
  gid=2 offset=-28 
 processing const base store gid=2[-28..-24)
mems_found = 1, cannot_delete = false

**scanning insn=81
mems_found = 0, cannot_delete = true

**scanning insn=82
mems_found = 0, cannot_delete = true

**scanning insn=84
mems_found = 0, cannot_delete = true

**scanning insn=85
mems_found = 0, cannot_delete = true

**scanning insn=87
mems_found = 0, cannot_delete = true

**scanning insn=88
mems_found = 0, cannot_delete = true

**scanning insn=89
  mem: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)
  gid=3 offset=0 
 processing const load gid=3[0..4)

**scanning insn=92
mems_found = 0, cannot_delete = true

**scanning insn=93
mems_found = 0, cannot_delete = true

**scanning insn=94
mems_found = 0, cannot_delete = true

**scanning insn=95
mems_found = 0, cannot_delete = true

**scanning insn=96
mems_found = 0, cannot_delete = true

**scanning insn=97
mems_found = 0, cannot_delete = true

**scanning insn=98
mems_found = 0, cannot_delete = true

**scanning insn=99
  mem: (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>)
  gid=4 offset=0 
 processing const load gid=4[0..4)

**scanning insn=100
mems_found = 0, cannot_delete = true

**scanning insn=101
mems_found = 0, cannot_delete = true

**scanning insn=102
mems_found = 0, cannot_delete = true

**scanning insn=103
mems_found = 0, cannot_delete = true

**scanning insn=105
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -14 [0xfffffffffffffff2]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -14 [0xfffffffffffffff2]))
  gid=2 offset=-14 
 processing const load gid=2[-14..-12)
mems_found = 0, cannot_delete = true

**scanning insn=107
mems_found = 0, cannot_delete = true

**scanning insn=108
mems_found = 0, cannot_delete = true

**scanning insn=109
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -14 [0xfffffffffffffff2]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -14 [0xfffffffffffffff2]))
  gid=2 offset=-14 
 processing const base store gid=2[-14..-12)
mems_found = 1, cannot_delete = false

**scanning insn=112
mems_found = 0, cannot_delete = true

**scanning insn=113
  mem: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)
  gid=1 offset=0 
 processing const load gid=1[0..4)

**scanning insn=114
mems_found = 0, cannot_delete = true

**scanning insn=116
mems_found = 0, cannot_delete = true

**scanning insn=117
mems_found = 0, cannot_delete = true

**scanning insn=118
mems_found = 0, cannot_delete = true

**scanning insn=119
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -22 [0xffffffffffffffea]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -22 [0xffffffffffffffea]))
  gid=2 offset=-22 
 processing const base store gid=2[-22..-20)
mems_found = 1, cannot_delete = false

**scanning insn=120
mems_found = 0, cannot_delete = true

**scanning insn=121
mems_found = 0, cannot_delete = true

**scanning insn=122
mems_found = 0, cannot_delete = true

**scanning insn=123
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -24 [0xffffffffffffffe8]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -24 [0xffffffffffffffe8]))
  gid=2 offset=-24 
 processing const base store gid=2[-24..-22)
    trying store in insn=119 gid=2[-22..-20)
mems_found = 1, cannot_delete = false

**scanning insn=124
mems_found = 0, cannot_delete = true

**scanning insn=125
mems_found = 0, cannot_delete = true

**scanning insn=126
mems_found = 0, cannot_delete = true

**scanning insn=127
mems_found = 0, cannot_delete = true

**scanning insn=128
mems_found = 0, cannot_delete = true

**scanning insn=131
mems_found = 0, cannot_delete = true

**scanning insn=132
mems_found = 0, cannot_delete = true

**scanning insn=134
mems_found = 0, cannot_delete = true

**scanning insn=135
mems_found = 0, cannot_delete = true

**scanning insn=136
mems_found = 0, cannot_delete = true

**scanning insn=137
mems_found = 0, cannot_delete = true

**scanning insn=138
mems_found = 0, cannot_delete = true

**scanning insn=140
mems_found = 0, cannot_delete = true

**scanning insn=143
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -20 [0xffffffffffffffec]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -20 [0xffffffffffffffec]))
  gid=2 offset=-20 
 processing const base store gid=2[-20..-16)
mems_found = 1, cannot_delete = false

**scanning insn=144
mems_found = 0, cannot_delete = true

**scanning insn=145
mems_found = 0, cannot_delete = true

**scanning insn=146
mems_found = 0, cannot_delete = true

**scanning insn=148
mems_found = 0, cannot_delete = true

**scanning insn=149
mems_found = 0, cannot_delete = true

**scanning insn=150
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -22 [0xffffffffffffffea]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -22 [0xffffffffffffffea]))
  gid=2 offset=-22 
 processing const base store gid=2[-22..-20)
mems_found = 1, cannot_delete = false

**scanning insn=153
mems_found = 0, cannot_delete = true

**scanning insn=154
mems_found = 0, cannot_delete = true

**scanning insn=155
mems_found = 0, cannot_delete = true

**scanning insn=156
mems_found = 0, cannot_delete = true

**scanning insn=157
mems_found = 0, cannot_delete = true

**scanning insn=158
mems_found = 0, cannot_delete = true

**scanning insn=159
mems_found = 0, cannot_delete = true

**scanning insn=160
  mem: (symbol_ref:SI ("vfp_single_add") [flags 0x3] <function_decl 0x10b12280 vfp_single_add>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_add") [flags 0x3] <function_decl 0x10b12280 vfp_single_add>)
  gid=5 offset=0 
 processing const load gid=5[0..4)

**scanning insn=161
mems_found = 0, cannot_delete = true

**scanning insn=163
mems_found = 0, cannot_delete = true

**scanning insn=164
mems_found = 0, cannot_delete = true

**scanning insn=165
mems_found = 0, cannot_delete = true

**scanning insn=166
mems_found = 0, cannot_delete = true

**scanning insn=167
mems_found = 0, cannot_delete = true

**scanning insn=168
  mem: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)

   after canon_rtx address: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)
  gid=6 offset=0 
 processing const load gid=6[0..4)

**scanning insn=180
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
group 1(0+0): n  p 
group 2 is frame related group 2(18+0): n 13, 14, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32 p 
group 3(0+0): n  p 
group 4(0+0): n  p 
group 5(0+0): n  p 
group 6(0+0): n  p 
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
doing global processing
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 27 count 37 (  1.9)


*** Global dataflow info after analysis.

( )->[0]->( 2 )
  in:   
  gen:  
  kill: *MISSING*
  out:  

( 0 )->[2]->( 3 4 )
  in:   
  gen:  
  kill: *MISSING*
  out:  3, 4, 5, 6

( 2 )->[3]->( 4 )
  in:   3, 4, 5, 6
  gen:  
  kill: 
  out:  3, 4, 5, 6

( 2 3 )->[4]->( 5 7 )
  in:   3, 4, 5, 6
  gen:  3, 4, 5, 6
  kill: 
  out:  

( 4 )->[5]->( 6 7 )
  in:   
  gen:  
  kill: 
  out:  

( 5 )->[6]->( 7 )
  in:   
  gen:  
  kill: *MISSING*
  out:  11, 12, 13, 14, 15, 16, 17, 18

( 5 4 6 )->[7]->( 8 9 )
  in:   11, 12, 13, 14, 15, 16, 17, 18
  gen:  15, 16, 17, 18
  kill: 
  out:  11, 12, 13, 14

( 7 )->[8]->( 9 )
  in:   11, 12, 13, 14
  gen:  
  kill: 
  out:  11, 12, 13, 14

( 7 8 )->[9]->( 10 12 )
  in:   11, 12, 13, 14
  gen:  11, 12, 13, 14
  kill: 
  out:  

( 9 )->[10]->( 11 12 )
  in:   
  gen:  
  kill: 
  out:  

( 10 )->[11]->( 12 )
  in:   
  gen:  
  kill: *MISSING*
  out:  

( 9 10 11 )->[12]->( 13 14 )
  in:   
  gen:  
  kill: *MISSING*
  out:  

( 12 )->[13]->( 14 )
  in:   
  gen:  
  kill: 1, 2
  out:  

( 12 13 )->[14]->( 15 16 )
  in:   
  gen:  
  kill: *MISSING*
  out:  3, 4, 5, 6

( 14 )->[15]->( 16 )
  in:   3, 4, 5, 6
  gen:  
  kill: 
  out:  3, 4, 5, 6

( 14 15 )->[16]->( 17 18 )
  in:   3, 4, 5, 6
  gen:  3, 4, 5, 6
  kill: 
  out:  

( 16 )->[17]->( 18 )
  in:   7, 8
  gen:  7, 8
  kill: 
  out:  

( 16 17 )->[18]->( 1 )
  in:   
  gen:  
  kill: *MISSING*
  out:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18

( 18 )->[1]->( )
  in:   1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18
  gen:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18
  kill: *MISSING*
  out:  *MISSING*

starting to process insn 36
  v:  3, 4, 5, 6
starting to process insn 35
  v:  3, 4, 5, 6
starting to process insn 34
  v:  3, 4, 5, 6
starting to process insn 33
  v:  3, 4, 5, 6
starting to process insn 32
  v:  3, 4, 5, 6
starting to process insn 30
  v:  3, 4, 5, 6
starting to process insn 29
  v:  3, 4, 5, 6
starting to process insn 26
  v:  3, 4, 5, 6
starting to process insn 25
  v:  3, 4, 5, 6
starting to process insn 24
  v:  3, 4, 5, 6
starting to process insn 23
  v:  3, 4, 5, 6
starting to process insn 22
  v:  3, 4, 5, 6
starting to process insn 21
  v:  3, 4, 5, 6
i = -24, index = 10
failing at i = -24
starting to process insn 20
  v:  3, 4, 5, 6, 9, 10
starting to process insn 19
  v:  3, 4, 5, 6, 9, 10
starting to process insn 18
  v:  3, 4, 5, 6, 9, 10
starting to process insn 17
  v:  3, 4, 5, 6, 9, 10
i = -22, index = 8
failing at i = -22
starting to process insn 16
  v:  3, 4, 5, 6, 7, 8, 9, 10
starting to process insn 15
  v:  3, 4, 5, 6, 7, 8, 9, 10
starting to process insn 13
  v:  3, 4, 5, 6, 7, 8, 9, 10
starting to process insn 12
  v:  3, 4, 5, 6, 7, 8, 9, 10
wild read
starting to process insn 11
  v:  
starting to process insn 6
  v:  
regular read
starting to process insn 5
  v:  
starting to process insn 4
  v:  
starting to process insn 3
  v:  
starting to process insn 2
  v:  
starting to process insn 38
  v:  3, 4, 5, 6
starting to process insn 43
  v:  
starting to process insn 42
  v:  
starting to process insn 41
  v:  
starting to process insn 46
  v:  
starting to process insn 45
  v:  
starting to process insn 50
  v:  11, 12, 13, 14, 15, 16, 17, 18
wild read
starting to process insn 49
  v:  
starting to process insn 48
  v:  
starting to process insn 75
  v:  11, 12, 13, 14
starting to process insn 74
  v:  11, 12, 13, 14
starting to process insn 73
  v:  11, 12, 13, 14
starting to process insn 72
  v:  11, 12, 13, 14
starting to process insn 71
  v:  11, 12, 13, 14
starting to process insn 69
  v:  11, 12, 13, 14
starting to process insn 68
  v:  11, 12, 13, 14
starting to process insn 65
  v:  11, 12, 13, 14
starting to process insn 64
  v:  11, 12, 13, 14
starting to process insn 63
  v:  11, 12, 13, 14
starting to process insn 62
  v:  11, 12, 13, 14
starting to process insn 61
  v:  11, 12, 13, 14
starting to process insn 60
  v:  11, 12, 13, 14
i = -32, index = 18
failing at i = -32
starting to process insn 59
  v:  11, 12, 13, 14, 17, 18
starting to process insn 58
  v:  11, 12, 13, 14, 17, 18
starting to process insn 57
  v:  11, 12, 13, 14, 17, 18
starting to process insn 56
  v:  11, 12, 13, 14, 17, 18
i = -30, index = 16
failing at i = -30
starting to process insn 55
  v:  11, 12, 13, 14, 15, 16, 17, 18
starting to process insn 54
  v:  11, 12, 13, 14, 15, 16, 17, 18
starting to process insn 77
  v:  11, 12, 13, 14
starting to process insn 82
  v:  
starting to process insn 81
  v:  
starting to process insn 80
  v:  
starting to process insn 85
  v:  
starting to process insn 84
  v:  
starting to process insn 89
  v:  
wild read
starting to process insn 88
  v:  
starting to process insn 87
  v:  
starting to process insn 103
  v:  
starting to process insn 102
  v:  
starting to process insn 101
  v:  
starting to process insn 100
  v:  
starting to process insn 99
  v:  
wild read
starting to process insn 98
  v:  
starting to process insn 97
  v:  
starting to process insn 96
  v:  
starting to process insn 95
  v:  
starting to process insn 94
  v:  
starting to process insn 93
  v:  
starting to process insn 92
  v:  
starting to process insn 109
  v:  
starting to process insn 108
  v:  1, 2
starting to process insn 107
  v:  1, 2
starting to process insn 105
  v:  1, 2
regular read
starting to process insn 138
  v:  3, 4, 5, 6
starting to process insn 137
  v:  3, 4, 5, 6
starting to process insn 136
  v:  3, 4, 5, 6
starting to process insn 135
  v:  3, 4, 5, 6
starting to process insn 134
  v:  3, 4, 5, 6
starting to process insn 132
  v:  3, 4, 5, 6
starting to process insn 131
  v:  3, 4, 5, 6
starting to process insn 128
  v:  3, 4, 5, 6
starting to process insn 127
  v:  3, 4, 5, 6
starting to process insn 126
  v:  3, 4, 5, 6
starting to process insn 125
  v:  3, 4, 5, 6
starting to process insn 124
  v:  3, 4, 5, 6
starting to process insn 123
  v:  3, 4, 5, 6
i = -24, index = 10
failing at i = -24
starting to process insn 122
  v:  3, 4, 5, 6, 9, 10
starting to process insn 121
  v:  3, 4, 5, 6, 9, 10
starting to process insn 120
  v:  3, 4, 5, 6, 9, 10
starting to process insn 119
  v:  3, 4, 5, 6, 9, 10
i = -22, index = 8
failing at i = -22
starting to process insn 118
  v:  3, 4, 5, 6, 7, 8, 9, 10
starting to process insn 117
  v:  3, 4, 5, 6, 7, 8, 9, 10
starting to process insn 116
  v:  3, 4, 5, 6, 7, 8, 9, 10
starting to process insn 114
  v:  3, 4, 5, 6, 7, 8, 9, 10
starting to process insn 113
  v:  3, 4, 5, 6, 7, 8, 9, 10
wild read
starting to process insn 112
  v:  
starting to process insn 140
  v:  3, 4, 5, 6
starting to process insn 146
  v:  
starting to process insn 145
  v:  
starting to process insn 144
  v:  
starting to process insn 143
  v:  
starting to process insn 150
  v:  
starting to process insn 149
  v:  7, 8
starting to process insn 148
  v:  7, 8
starting to process insn 180
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18
starting to process insn 168
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18
wild read
starting to process insn 167
  v:  
starting to process insn 166
  v:  
starting to process insn 165
  v:  
starting to process insn 164
  v:  
starting to process insn 163
  v:  
starting to process insn 161
  v:  
starting to process insn 160
  v:  
wild read
starting to process insn 159
  v:  
starting to process insn 158
  v:  
starting to process insn 157
  v:  
starting to process insn 156
  v:  
starting to process insn 155
  v:  
starting to process insn 154
  v:  
starting to process insn 153
  v:  
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_multiply_accumulate

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={15d,14u} r1={11d,4u} r2={11d,4u} r3={11d,4u} r11={1d,18u} r12={8d} r13={1d,25u} r14={8d,1u} r15={7d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={22d,15u} r25={1d,38u,9d} r26={1d,18u,1d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={7d} r37={7d} r38={7d} r39={7d} r40={7d} r41={7d} r42={7d} r43={7d} r44={7d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={7d} r101={7d} r102={7d} r103={7d} r104={7d} r105={7d} r106={7d} r107={7d} r108={7d} r109={7d} r110={7d} r111={7d} r112={7d} r113={7d} r114={7d} r115={7d} r116={7d} r117={7d} r118={7d} r119={7d} r120={7d} r121={7d} r122={7d} r123={7d} r124={7d} r125={7d} r126={7d} r127={7d} r133={1d,3u} r135={1d,2u,1d} r136={1d,2u} r137={2d,2u} r139={1d,3u} r140={2d,3u} r142={1d,3u} r143={2d,3u} r144={1d,3u} r145={1d,1u} r147={1d,1u} r149={1d,2u} r150={1d,1u} r151={1d,3u} r152={1d,3u} r153={1d,2u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r161={1d,2u} r162={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r176={1d,2u} r177={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u,1d} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r199={1d,2u} r200={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,2u} r211={1d,1u} r212={1d,1u} r214={1d,1u} 
;;    total ref usage 1171{928d,231u,12e} in 127{120 regular + 7 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 142 143 144 149 150 151 152 153 155 156 157 158 159 161 162 165 166 167 168
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 142 143 144 149 150 151 152 153 155 156 157 158 159 161 162 165 166 167 168
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 9 3 2 arch/arm/vfp/vfpsingle.c:896 (set (reg/v:SI 149 [ sd ])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:896 (set (reg/v:SI 150 [ sn ])
        (reg:SI 1 r1 [ sn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ sn ])
        (nil)))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:896 (set (reg/v:SI 151 [ m ])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:896 (set (reg/v:SI 152 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(insn 6 5 8 2 arch/arm/vfp/vfpsingle.c:896 (set (reg/v:SI 153 [ negate ])
        (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 negate+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 negate+0 S4 A32])
        (nil)))

(note 8 6 11 2 NOTE_INSN_FUNCTION_BEG)

(insn 11 8 12 2 arch/arm/vfp/vfpsingle.c:901 (set (reg:SI 0 r0)
        (reg/v:SI 150 [ sn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 150 [ sn ])
        (nil)))

(call_insn 12 11 13 2 arch/arm/vfp/vfpsingle.c:901 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 13 12 15 2 arch/arm/vfp/vfpsingle.c:901 (set (reg/v:SI 144 [ v ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 15 13 16 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 155)
        (and:SI (reg/v:SI 144 [ v ])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 16 15 17 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 156)
        (lshiftrt:SI (reg:SI 155)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 155)
        (nil)))

(insn 17 16 18 2 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -22 [0xffffffffffffffea])) [0 vsn.sign+0 S2 A16])
        (subreg:HI (reg:SI 156) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 156)
        (nil)))

(insn 18 17 19 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 157)
        (ashiftrt:SI (reg/v:SI 144 [ v ])
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (nil))

(insn 19 18 20 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 158)
        (zero_extend:SI (subreg:HI (reg:SI 157) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 157)
        (nil)))

(insn 20 19 21 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 142 [ D.5926 ])
        (and:SI (reg:SI 158)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 158)
        (nil)))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vsn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 142 [ D.5926 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 159)
        (ashift:SI (reg/v:SI 144 [ v ])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 144 [ v ])
        (nil)))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 143 [ significand ])
        (lshiftrt:SI (reg:SI 159)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 159)
        (nil)))

(insn 24 23 25 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 161 [ D.5926 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 142 [ D.5926 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 25 24 26 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161 [ D.5926 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(insn 26 25 29 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 162)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 29 26 30 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161 [ D.5926 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 161 [ D.5926 ])
        (nil)))

(insn 30 29 32 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 165)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 32 30 33 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 166)
        (and:SI (reg:SI 162)
            (reg:SI 165))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg:SI 162)
            (nil))))

(insn 33 32 34 2 arch/arm/vfp/vfp.h:200 (set (reg:QI 167)
        (subreg:QI (reg:SI 166) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 166)
        (nil)))

(insn 34 33 35 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 168)
        (zero_extend:SI (reg:QI 167))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 167)
        (nil)))

(insn 35 34 36 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 168)
        (nil)))

(jump_insn 36 35 37 2 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 39)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 149 151 152 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 149 151 152 153


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u40(11){ }u41(13){ }u42(25){ }u43(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 149 151 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 149 151 152 153
;; live  gen 	 143
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 37 36 38 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 3 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 143 [ significand ])
        (ior:SI (reg/v:SI 143 [ significand ])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 149 151 152 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 149 151 152 153


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u45(11){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 149 151 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 149 151 152 153
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 39 38 40 4 251 "" [1 uses])

(note 40 39 41 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 41 40 42 4 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 143 [ significand ])) 167 {*arm_movsi_insn} (nil))

(insn 42 41 43 4 arch/arm/vfp/vfpsingle.c:904 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.5926 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 142 [ D.5926 ])
        (nil)))

(jump_insn 43 42 44 4 arch/arm/vfp/vfpsingle.c:904 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 149 151 152 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 149 151 152 153


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 149 151 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 149 151 152 153
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 44 43 45 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 5 arch/arm/vfp/vfpsingle.c:904 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 143 [ significand ])
        (nil)))

(jump_insn 46 45 47 5 arch/arm/vfp/vfpsingle.c:904 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 151 152 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 151 152 153


;; Succ edge  6 [29.0%]  (fallthru)
;; Succ edge  7 [71.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u59(11){ }u60(13){ }u61(25){ }u62(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 151 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 169
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 151 152 153
;; live  gen 	 0 [r0] 169
;; live  kill	 14 [lr]

;; Pred edge  5 [29.0%]  (fallthru)
(note 47 46 48 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 6 arch/arm/vfp/vfpsingle.c:905 (set (reg/f:SI 169)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -24 [0xffffffffffffffe8]))) 4 {*arm_addsi3} (nil))

(insn 49 48 50 6 arch/arm/vfp/vfpsingle.c:905 (set (reg:SI 0 r0)
        (reg/f:SI 169)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 169)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))

(call_insn 50 49 51 6 arch/arm/vfp/vfpsingle.c:905 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 151 152 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 151 152 153


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 4 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u68(11){ }u69(13){ }u70(25){ }u71(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 151 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 24 [cc] 139 140 170 171 172 173 174 176 177 180 181 182 183
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 151 152 153
;; live  gen 	 24 [cc] 139 140 170 171 172 173 174 176 177 180 181 182 183
;; live  kill	

;; Pred edge  5 [71.0%] 
;; Pred edge  4 [50.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 51 50 52 7 252 "" [2 uses])

(note 52 51 54 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 54 52 55 7 arch/arm/vfp/vfp.h:195 (set (reg:SI 170)
        (and:SI (reg/v:SI 151 [ m ])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 55 54 56 7 arch/arm/vfp/vfp.h:195 (set (reg:SI 171)
        (lshiftrt:SI (reg:SI 170)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 170)
        (nil)))

(insn 56 55 57 7 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -30 [0xffffffffffffffe2])) [0 vsm.sign+0 S2 A16])
        (subreg:HI (reg:SI 171) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 171)
        (nil)))

(insn 57 56 58 7 arch/arm/vfp/vfp.h:196 (set (reg:SI 172)
        (ashiftrt:SI (reg/v:SI 151 [ m ])
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (nil))

(insn 58 57 59 7 arch/arm/vfp/vfp.h:196 (set (reg:SI 173)
        (zero_extend:SI (subreg:HI (reg:SI 172) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 172)
        (nil)))

(insn 59 58 60 7 arch/arm/vfp/vfp.h:196 (set (reg:SI 139 [ D.5941 ])
        (and:SI (reg:SI 173)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 173)
        (nil)))

(insn 60 59 61 7 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 vsm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 139 [ D.5941 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 61 60 62 7 arch/arm/vfp/vfp.h:199 (set (reg:SI 174)
        (ashift:SI (reg/v:SI 151 [ m ])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 151 [ m ])
        (nil)))

(insn 62 61 63 7 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 140 [ significand ])
        (lshiftrt:SI (reg:SI 174)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 174)
        (nil)))

(insn 63 62 64 7 arch/arm/vfp/vfp.h:200 (set (reg:SI 176 [ D.5941 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 139 [ D.5941 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 64 63 65 7 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176 [ D.5941 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(insn 65 64 68 7 arch/arm/vfp/vfp.h:200 (set (reg:SI 177)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 68 65 69 7 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176 [ D.5941 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 176 [ D.5941 ])
        (nil)))

(insn 69 68 71 7 arch/arm/vfp/vfp.h:200 (set (reg:SI 180)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 71 69 72 7 arch/arm/vfp/vfp.h:200 (set (reg:SI 181)
        (and:SI (reg:SI 177)
            (reg:SI 180))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 180)
        (expr_list:REG_DEAD (reg:SI 177)
            (nil))))

(insn 72 71 73 7 arch/arm/vfp/vfp.h:200 (set (reg:QI 182)
        (subreg:QI (reg:SI 181) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 181)
        (nil)))

(insn 73 72 74 7 arch/arm/vfp/vfp.h:200 (set (reg:SI 183)
        (zero_extend:SI (reg:QI 182))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 182)
        (nil)))

(insn 74 73 75 7 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 183)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 183)
        (nil)))

(jump_insn 75 74 76 7 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 78)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 149 152 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 149 152 153


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u98(11){ }u99(13){ }u100(25){ }u101(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 149 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 149 152 153
;; live  gen 	 140
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 76 75 77 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 8 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 140 [ significand ])
        (ior:SI (reg/v:SI 140 [ significand ])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 149 152 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 149 152 153


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u103(11){ }u104(13){ }u105(25){ }u106(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 149 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 149 152 153
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 78 77 79 9 253 "" [1 uses])

(note 79 78 80 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 80 79 81 9 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -28 [0xffffffffffffffe4])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 140 [ significand ])) 167 {*arm_movsi_insn} (nil))

(insn 81 80 82 9 arch/arm/vfp/vfpsingle.c:908 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139 [ D.5941 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 139 [ D.5941 ])
        (nil)))

(jump_insn 82 81 83 9 arch/arm/vfp/vfpsingle.c:908 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 90)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 10 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 149 152 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 149 152 153


;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  12 [50.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u111(11){ }u112(13){ }u113(25){ }u114(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 149 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 149 152 153
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  9 [50.0%]  (fallthru)
(note 83 82 84 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 84 83 85 10 arch/arm/vfp/vfpsingle.c:908 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ significand ])
        (nil)))

(jump_insn 85 84 86 10 arch/arm/vfp/vfpsingle.c:908 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 90)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 152 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 152 153


;; Succ edge  11 [29.0%]  (fallthru)
;; Succ edge  12 [71.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u117(11){ }u118(13){ }u119(25){ }u120(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 184
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 152 153
;; live  gen 	 0 [r0] 184
;; live  kill	 14 [lr]

;; Pred edge  10 [29.0%]  (fallthru)
(note 86 85 87 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 87 86 88 11 arch/arm/vfp/vfpsingle.c:909 (set (reg/f:SI 184)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 88 87 89 11 arch/arm/vfp/vfpsingle.c:909 (set (reg:SI 0 r0)
        (reg/f:SI 184)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 184)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))

(call_insn 89 88 90 11 arch/arm/vfp/vfpsingle.c:909 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 152 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 152 153


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 9 10 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u126(11){ }u127(13){ }u128(25){ }u129(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 145 185 186 187 188
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 152 153
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 145 185 186 187 188
;; live  kill	 14 [lr]

;; Pred edge  9 [50.0%] 
;; Pred edge  10 [71.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 90 89 91 12 254 "" [2 uses])

(note 91 90 92 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 12 arch/arm/vfp/vfpsingle.c:911 (set (reg/f:SI 185)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 93 92 94 12 arch/arm/vfp/vfpsingle.c:911 (set (reg/f:SI 186)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -24 [0xffffffffffffffe8]))) 4 {*arm_addsi3} (nil))

(insn 94 93 95 12 arch/arm/vfp/vfpsingle.c:911 (set (reg/f:SI 187)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 95 94 96 12 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 0 r0)
        (reg/f:SI 185)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 185)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(insn 96 95 97 12 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 1 r1)
        (reg/f:SI 186)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 186)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))

(insn 97 96 98 12 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 2 r2)
        (reg/f:SI 187)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 187)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))

(insn 98 97 99 12 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 3 r3)
        (reg/v:SI 152 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 99 98 100 12 arch/arm/vfp/vfpsingle.c:911 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 100 99 101 12 arch/arm/vfp/vfpsingle.c:911 (set (reg/v:SI 145 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 101 100 102 12 arch/arm/vfp/vfpsingle.c:912 (set (reg:SI 188)
        (and:SI (reg/v:SI 153 [ negate ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 102 101 103 12 arch/arm/vfp/vfpsingle.c:912 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 188)
        (nil)))

(jump_insn 103 102 104 12 arch/arm/vfp/vfpsingle.c:912 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 152 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 152 153


;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  14 [50.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u149(11){ }u150(13){ }u151(25){ }u152(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 190 191 192
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 152 153
;; live  gen 	 190 191 192
;; live  kill	

;; Pred edge  12 [50.0%]  (fallthru)
(note 104 103 105 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 107 13 arch/arm/vfp/vfpsingle.c:913 (set (reg:SI 190 [ vsp.sign ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -14 [0xfffffffffffffff2])) [0 vsp.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 107 105 108 13 arch/arm/vfp/vfpsingle.c:913 (set (reg:SI 192)
        (const_int -32768 [0xffffffffffff8000])) 167 {*arm_movsi_insn} (nil))

(insn 108 107 109 13 arch/arm/vfp/vfpsingle.c:913 (set (reg:SI 191)
        (xor:SI (reg:SI 190 [ vsp.sign ])
            (reg:SI 192))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 192)
        (expr_list:REG_DEAD (reg:SI 190 [ vsp.sign ])
            (expr_list:REG_EQUAL (xor:SI (reg:SI 190 [ vsp.sign ])
                    (const_int -32768 [0xffffffffffff8000]))
                (nil)))))

(insn 109 108 110 13 arch/arm/vfp/vfpsingle.c:913 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -14 [0xfffffffffffffff2])) [0 vsp.sign+0 S2 A16])
        (subreg:HI (reg:SI 191) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 191)
        (nil)))
;; End of basic block 13 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 152 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 152 153


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 12 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u159(11){ }u160(13){ }u161(25){ }u162(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 135 136 137 193 194 195 196 197 199 200 203 204 205 206
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 152 153
;; live  gen 	 0 [r0] 24 [cc] 133 135 136 137 193 194 195 196 197 199 200 203 204 205 206
;; live  kill	 14 [lr]

;; Pred edge  12 [50.0%] 
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 110 109 111 14 255 "" [1 uses])

(note 111 110 112 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 14 arch/arm/vfp/vfpsingle.c:915 (set (reg:SI 0 r0)
        (reg/v:SI 149 [ sd ])) 167 {*arm_movsi_insn} (nil))

(call_insn 113 112 114 14 arch/arm/vfp/vfpsingle.c:915 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 114 113 116 14 arch/arm/vfp/vfpsingle.c:915 (set (reg/v:SI 133 [ v.840 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 116 114 117 14 arch/arm/vfp/vfp.h:195 (set (reg:SI 193)
        (and:SI (reg/v:SI 133 [ v.840 ])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 117 116 118 14 arch/arm/vfp/vfp.h:195 (set (reg:SI 194)
        (lshiftrt:SI (reg:SI 193)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 193)
        (nil)))

(insn 118 117 119 14 arch/arm/vfp/vfp.h:195 (set (reg:SI 135 [ D.5961 ])
        (zero_extend:SI (subreg:HI (reg:SI 194) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 194)
        (nil)))

(insn 119 118 120 14 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -22 [0xffffffffffffffea])) [0 vsn.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.5961 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 120 119 121 14 arch/arm/vfp/vfp.h:196 (set (reg:SI 195)
        (ashiftrt:SI (reg/v:SI 133 [ v.840 ])
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (nil))

(insn 121 120 122 14 arch/arm/vfp/vfp.h:196 (set (reg:SI 196)
        (zero_extend:SI (subreg:HI (reg:SI 195) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 195)
        (nil)))

(insn 122 121 123 14 arch/arm/vfp/vfp.h:196 (set (reg:SI 136 [ D.5958 ])
        (and:SI (reg:SI 196)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 196)
        (nil)))

(insn 123 122 124 14 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vsn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 136 [ D.5958 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 124 123 125 14 arch/arm/vfp/vfp.h:199 (set (reg:SI 197)
        (ashift:SI (reg/v:SI 133 [ v.840 ])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 133 [ v.840 ])
        (nil)))

(insn 125 124 126 14 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 137 [ significand ])
        (lshiftrt:SI (reg:SI 197)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 197)
        (nil)))

(insn 126 125 127 14 arch/arm/vfp/vfp.h:200 (set (reg:SI 199 [ D.5958 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5958 ]) 0))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 136 [ D.5958 ])
        (nil)))

(insn 127 126 128 14 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 199 [ D.5958 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(insn 128 127 131 14 arch/arm/vfp/vfp.h:200 (set (reg:SI 200)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 131 128 132 14 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 199 [ D.5958 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 199 [ D.5958 ])
        (nil)))

(insn 132 131 134 14 arch/arm/vfp/vfp.h:200 (set (reg:SI 203)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 134 132 135 14 arch/arm/vfp/vfp.h:200 (set (reg:SI 204)
        (and:SI (reg:SI 200)
            (reg:SI 203))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 203)
        (expr_list:REG_DEAD (reg:SI 200)
            (nil))))

(insn 135 134 136 14 arch/arm/vfp/vfp.h:200 (set (reg:QI 205)
        (subreg:QI (reg:SI 204) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 204)
        (nil)))

(insn 136 135 137 14 arch/arm/vfp/vfp.h:200 (set (reg:SI 206)
        (zero_extend:SI (reg:QI 205))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 205)
        (nil)))

(insn 137 136 138 14 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 206)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 206)
        (nil)))

(jump_insn 138 137 139 14 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 141)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 145 149 152 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 145 149 152 153


;; Succ edge  15 [50.0%]  (fallthru)
;; Succ edge  16 [50.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u194(11){ }u195(13){ }u196(25){ }u197(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 145 149 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 145 149 152 153
;; live  gen 	 137
;; live  kill	

;; Pred edge  14 [50.0%]  (fallthru)
(note 139 138 140 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 140 139 141 15 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 137 [ significand ])
        (ior:SI (reg/v:SI 137 [ significand ])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 145 149 152 153
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 145 149 152 153


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u199(11){ }u200(13){ }u201(25){ }u202(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 145 149 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 153
;; lr  def 	 24 [cc] 207
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 145 149 152 153
;; live  gen 	 24 [cc] 207
;; live  kill	

;; Pred edge  14 [50.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 141 140 142 16 256 "" [1 uses])

(note 142 141 143 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 143 142 144 16 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 137 [ significand ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ significand ])
        (nil)))

(insn 144 143 145 16 arch/arm/vfp/vfpsingle.c:918 (set (reg:SI 207)
        (and:SI (reg/v:SI 153 [ negate ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 153 [ negate ])
        (nil)))

(insn 145 144 146 16 arch/arm/vfp/vfpsingle.c:918 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 207)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 207)
        (nil)))

(jump_insn 146 145 147 16 arch/arm/vfp/vfpsingle.c:918 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 151)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 145 149 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 145 149 152


;; Succ edge  17 [61.0%]  (fallthru)
;; Succ edge  18 [39.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u208(11){ }u209(13){ }u210(25){ }u211(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 145 149 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 208 209
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 145 149 152
;; live  gen 	 208 209
;; live  kill	

;; Pred edge  16 [61.0%]  (fallthru)
(note 147 146 148 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 148 147 149 17 arch/arm/vfp/vfpsingle.c:919 (set (reg:SI 209)
        (const_int -32768 [0xffffffffffff8000])) 167 {*arm_movsi_insn} (nil))

(insn 149 148 150 17 arch/arm/vfp/vfpsingle.c:919 (set (reg:SI 208)
        (xor:SI (reg:SI 135 [ D.5961 ])
            (reg:SI 209))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 209)
        (expr_list:REG_DEAD (reg:SI 135 [ D.5961 ])
            (expr_list:REG_EQUAL (xor:SI (reg:SI 135 [ D.5961 ])
                    (const_int -32768 [0xffffffffffff8000]))
                (nil)))))

(insn 150 149 151 17 arch/arm/vfp/vfpsingle.c:919 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -22 [0xffffffffffffffea])) [0 vsn.sign+0 S2 A16])
        (subreg:HI (reg:SI 208) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 208)
        (nil)))
;; End of basic block 17 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 152


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 16 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u216(11){ }u217(13){ }u218(25){ }u219(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 147 210 211 212 214
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 152
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 147 210 211 212 214
;; live  kill	 14 [lr]

;; Pred edge  16 [39.0%] 
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 151 150 152 18 257 "" [1 uses])

(note 152 151 153 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 154 18 arch/arm/vfp/vfpsingle.c:921 (set (reg/f:SI 210)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 154 153 155 18 arch/arm/vfp/vfpsingle.c:921 (set (reg/f:SI 211)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -24 [0xffffffffffffffe8]))) 4 {*arm_addsi3} (nil))

(insn 155 154 156 18 arch/arm/vfp/vfpsingle.c:921 (set (reg/f:SI 212)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 156 155 157 18 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 0 r0)
        (reg/f:SI 210)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))

(insn 157 156 158 18 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 1 r1)
        (reg/f:SI 211)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 211)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))

(insn 158 157 159 18 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 2 r2)
        (reg/f:SI 212)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 212)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(insn 159 158 160 18 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 3 r3)
        (reg/v:SI 152 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 160 159 161 18 arch/arm/vfp/vfpsingle.c:921 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_add") [flags 0x3] <function_decl 0x10b12280 vfp_single_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 161 160 163 18 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 147 [ D.5001 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 163 161 164 18 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 214)
        (ior:SI (reg:SI 147 [ D.5001 ])
            (reg/v:SI 145 [ exceptions ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 147 [ D.5001 ])
        (expr_list:REG_DEAD (reg/v:SI 145 [ exceptions ])
            (nil))))

(insn 164 163 165 18 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 0 r0)
        (reg/v:SI 149 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 149 [ sd ])
        (nil)))

(insn 165 164 166 18 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 1 r1)
        (reg/f:SI 210)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 210)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8]))
            (nil))))

(insn 166 165 167 18 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 2 r2)
        (reg/v:SI 152 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 152 [ fpscr ])
        (nil)))

(insn 167 166 168 18 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 3 r3)
        (reg:SI 214)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 214)
        (nil)))

(call_insn 168 167 180 18 arch/arm/vfp/vfpsingle.c:923 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 180 168 0 18 arch/arm/vfp/vfpsingle.c:924 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 18 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fnmsc (vfp_single_fnmsc)[0:179]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=10
  mem: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)

   after cselib_expand address: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)
  varying cselib base=1 offset = 0
 processing cselib store [0..4)
mems_found = 1, cannot_delete = false

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=12
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
    trying store in insn=10 gid=-1[0..4)
mems_found = 1, cannot_delete = false

**scanning insn=17
  mem: (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=29
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fnmsc

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={2d,3u} r1={2d,1u} r2={2d,1u} r3={2d,1u} r11={1d,2u} r12={2d} r13={1d,5u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 148{129d,19u,0e} in 6{5 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 140
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 139 140
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpsingle.c:959 (set (reg:SI 139)
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:959 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (const_int 3 [0x3])
            (nil))))

(insn 11 10 12 2 arch/arm/vfp/vfpsingle.c:959 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10d847e0>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 17 2 arch/arm/vfp/vfpsingle.c:959 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10d847e0>)
            (nil))))

(call_insn 17 12 29 2 arch/arm/vfp/vfpsingle.c:959 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 29 17 0 2 arch/arm/vfp/vfpsingle.c:960 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fnmac (vfp_single_fnmac)[0:177]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=10
  mem: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)

   after cselib_expand address: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)
  varying cselib base=1 offset = 0
 processing cselib store [0..4)
mems_found = 1, cannot_delete = false

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=12
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
    trying store in insn=10 gid=-1[0..4)
mems_found = 1, cannot_delete = false

**scanning insn=17
  mem: (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=29
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fnmac

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={2d,3u} r1={2d,1u} r2={2d,1u} r3={2d,1u} r11={1d,2u} r12={2d} r13={1d,5u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 148{129d,19u,0e} in 6{5 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 140
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 139 140
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpsingle.c:943 (set (reg:SI 139)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:943 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))

(insn 11 10 12 2 arch/arm/vfp/vfpsingle.c:943 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10d89740>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 17 2 arch/arm/vfp/vfpsingle.c:943 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10d89740>)
            (nil))))

(call_insn 17 12 29 2 arch/arm/vfp/vfpsingle.c:943 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 29 17 0 2 arch/arm/vfp/vfpsingle.c:944 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fmsc (vfp_single_fmsc)[0:178]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=10
  mem: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)

   after cselib_expand address: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)
  varying cselib base=1 offset = 0
 processing cselib store [0..4)
mems_found = 1, cannot_delete = false

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=12
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
    trying store in insn=10 gid=-1[0..4)
mems_found = 1, cannot_delete = false

**scanning insn=17
  mem: (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=29
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fmsc

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={2d,3u} r1={2d,1u} r2={2d,1u} r3={2d,1u} r11={1d,2u} r12={2d} r13={1d,5u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 148{129d,19u,0e} in 6{5 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 140
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 139 140
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpsingle.c:951 (set (reg:SI 139)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:951 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))

(insn 11 10 12 2 arch/arm/vfp/vfpsingle.c:951 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10d896c0>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 17 2 arch/arm/vfp/vfpsingle.c:951 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10d896c0>)
            (nil))))

(call_insn 17 12 29 2 arch/arm/vfp/vfpsingle.c:951 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 29 17 0 2 arch/arm/vfp/vfpsingle.c:952 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fmac (vfp_single_fmac)[0:176]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=10
  mem: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)

   after cselib_expand address: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)
  varying cselib base=1 offset = 0
 processing cselib store [0..4)
mems_found = 1, cannot_delete = false

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=12
  mem: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after cselib_expand address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/f:SI 13 sp)
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib store [4..8)
    trying store in insn=10 gid=-1[0..4)
mems_found = 1, cannot_delete = false

**scanning insn=17
  mem: (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=29
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fmac

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={2d,3u} r1={2d,1u} r2={2d,1u} r3={2d,1u} r11={1d,2u} r12={2d} r13={1d,5u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 148{129d,19u,0e} in 6{5 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 140
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 139 140
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpsingle.c:935 (set (reg:SI 139)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:935 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 11 10 12 2 arch/arm/vfp/vfpsingle.c:935 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10d906e0>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 17 2 arch/arm/vfp/vfpsingle.c:935 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10d906e0>)
            (nil))))

(call_insn 17 12 29 2 arch/arm/vfp/vfpsingle.c:935 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 29 17 0 2 arch/arm/vfp/vfpsingle.c:936 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fadd (vfp_single_fadd)[0:182]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=3
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=10
  mem: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=13
mems_found = 0, cannot_delete = true

**scanning insn=14
mems_found = 0, cannot_delete = true

**scanning insn=15
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -14 [0xfffffffffffffff2]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -14 [0xfffffffffffffff2]))
  gid=1 offset=-14 
 processing const base store gid=1[-14..-12)
mems_found = 1, cannot_delete = false

**scanning insn=16
mems_found = 0, cannot_delete = true

**scanning insn=17
mems_found = 0, cannot_delete = true

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=19
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -16 [0xfffffffffffffff0]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -16 [0xfffffffffffffff0]))
  gid=1 offset=-16 
 processing const base store gid=1[-16..-14)
    trying store in insn=15 gid=1[-14..-12)
mems_found = 1, cannot_delete = false

**scanning insn=20
mems_found = 0, cannot_delete = true

**scanning insn=21
mems_found = 0, cannot_delete = true

**scanning insn=22
mems_found = 0, cannot_delete = true

**scanning insn=23
mems_found = 0, cannot_delete = true

**scanning insn=24
mems_found = 0, cannot_delete = true

**scanning insn=27
mems_found = 0, cannot_delete = true

**scanning insn=28
mems_found = 0, cannot_delete = true

**scanning insn=30
mems_found = 0, cannot_delete = true

**scanning insn=31
mems_found = 0, cannot_delete = true

**scanning insn=32
mems_found = 0, cannot_delete = true

**scanning insn=33
mems_found = 0, cannot_delete = true

**scanning insn=34
mems_found = 0, cannot_delete = true

**scanning insn=36
mems_found = 0, cannot_delete = true

**scanning insn=39
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))
  gid=1 offset=-12 
 processing const base store gid=1[-12..-8)
mems_found = 1, cannot_delete = false

**scanning insn=40
mems_found = 0, cannot_delete = true

**scanning insn=41
mems_found = 0, cannot_delete = true

**scanning insn=43
mems_found = 0, cannot_delete = true

**scanning insn=44
mems_found = 0, cannot_delete = true

**scanning insn=46
mems_found = 0, cannot_delete = true

**scanning insn=47
mems_found = 0, cannot_delete = true

**scanning insn=48
  mem: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)
  gid=2 offset=0 
 processing const load gid=2[0..4)

**scanning insn=52
mems_found = 0, cannot_delete = true

**scanning insn=53
mems_found = 0, cannot_delete = true

**scanning insn=54
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -22 [0xffffffffffffffea]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -22 [0xffffffffffffffea]))
  gid=1 offset=-22 
 processing const base store gid=1[-22..-20)
mems_found = 1, cannot_delete = false

**scanning insn=55
mems_found = 0, cannot_delete = true

**scanning insn=56
mems_found = 0, cannot_delete = true

**scanning insn=57
mems_found = 0, cannot_delete = true

**scanning insn=58
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -24 [0xffffffffffffffe8]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -24 [0xffffffffffffffe8]))
  gid=1 offset=-24 
 processing const base store gid=1[-24..-22)
    trying store in insn=54 gid=1[-22..-20)
mems_found = 1, cannot_delete = false

**scanning insn=59
mems_found = 0, cannot_delete = true

**scanning insn=60
mems_found = 0, cannot_delete = true

**scanning insn=61
mems_found = 0, cannot_delete = true

**scanning insn=62
mems_found = 0, cannot_delete = true

**scanning insn=63
mems_found = 0, cannot_delete = true

**scanning insn=66
mems_found = 0, cannot_delete = true

**scanning insn=67
mems_found = 0, cannot_delete = true

**scanning insn=69
mems_found = 0, cannot_delete = true

**scanning insn=70
mems_found = 0, cannot_delete = true

**scanning insn=71
mems_found = 0, cannot_delete = true

**scanning insn=72
mems_found = 0, cannot_delete = true

**scanning insn=73
mems_found = 0, cannot_delete = true

**scanning insn=75
mems_found = 0, cannot_delete = true

**scanning insn=78
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -20 [0xffffffffffffffec]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -20 [0xffffffffffffffec]))
  gid=1 offset=-20 
 processing const base store gid=1[-20..-16)
mems_found = 1, cannot_delete = false

**scanning insn=79
mems_found = 0, cannot_delete = true

**scanning insn=80
mems_found = 0, cannot_delete = true

**scanning insn=82
mems_found = 0, cannot_delete = true

**scanning insn=83
mems_found = 0, cannot_delete = true

**scanning insn=85
mems_found = 0, cannot_delete = true

**scanning insn=86
mems_found = 0, cannot_delete = true

**scanning insn=87
  mem: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)
  gid=2 offset=0 
 processing const load gid=2[0..4)

**scanning insn=90
mems_found = 0, cannot_delete = true

**scanning insn=91
mems_found = 0, cannot_delete = true

**scanning insn=92
mems_found = 0, cannot_delete = true

**scanning insn=93
mems_found = 0, cannot_delete = true

**scanning insn=94
mems_found = 0, cannot_delete = true

**scanning insn=95
mems_found = 0, cannot_delete = true

**scanning insn=96
mems_found = 0, cannot_delete = true

**scanning insn=97
  mem: (symbol_ref:SI ("vfp_single_add") [flags 0x3] <function_decl 0x10b12280 vfp_single_add>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_add") [flags 0x3] <function_decl 0x10b12280 vfp_single_add>)
  gid=3 offset=0 
 processing const load gid=3[0..4)

**scanning insn=98
mems_found = 0, cannot_delete = true

**scanning insn=100
mems_found = 0, cannot_delete = true

**scanning insn=101
mems_found = 0, cannot_delete = true

**scanning insn=102
mems_found = 0, cannot_delete = true

**scanning insn=103
mems_found = 0, cannot_delete = true

**scanning insn=104
  mem: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)

   after canon_rtx address: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)
  gid=4 offset=0 
 processing const load gid=4[0..4)

**scanning insn=116
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
group 1 is frame related group 1(16+0): n 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 p 
group 2(0+0): n  p 
group 3(0+0): n  p 
group 4(0+0): n  p 
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
doing global processing
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 18 count 25 (  1.9)


*** Global dataflow info after analysis.

( )->[0]->( 2 )
  in:   
  gen:  
  kill: *MISSING*
  out:  

( 0 )->[2]->( 3 4 )
  in:   
  gen:  
  kill: *MISSING*
  out:  1, 2, 3, 4

( 2 )->[3]->( 4 )
  in:   1, 2, 3, 4
  gen:  
  kill: 
  out:  1, 2, 3, 4

( 2 3 )->[4]->( 5 7 )
  in:   1, 2, 3, 4
  gen:  1, 2, 3, 4
  kill: 
  out:  

( 4 )->[5]->( 6 7 )
  in:   
  gen:  
  kill: 
  out:  

( 5 )->[6]->( 7 )
  in:   
  gen:  
  kill: *MISSING*
  out:  9, 10, 11, 12, 13, 14, 15, 16

( 5 4 6 )->[7]->( 8 9 )
  in:   9, 10, 11, 12, 13, 14, 15, 16
  gen:  13, 14, 15, 16
  kill: 
  out:  9, 10, 11, 12

( 7 )->[8]->( 9 )
  in:   9, 10, 11, 12
  gen:  
  kill: 
  out:  9, 10, 11, 12

( 7 8 )->[9]->( 10 12 )
  in:   9, 10, 11, 12
  gen:  9, 10, 11, 12
  kill: 
  out:  

( 9 )->[10]->( 11 12 )
  in:   
  gen:  
  kill: 
  out:  

( 10 )->[11]->( 12 )
  in:   
  gen:  
  kill: *MISSING*
  out:  

( 9 10 11 )->[12]->( 1 )
  in:   
  gen:  
  kill: *MISSING*
  out:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16

( 12 )->[1]->( )
  in:   1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16
  gen:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16
  kill: *MISSING*
  out:  *MISSING*

starting to process insn 34
  v:  1, 2, 3, 4
starting to process insn 33
  v:  1, 2, 3, 4
starting to process insn 32
  v:  1, 2, 3, 4
starting to process insn 31
  v:  1, 2, 3, 4
starting to process insn 30
  v:  1, 2, 3, 4
starting to process insn 28
  v:  1, 2, 3, 4
starting to process insn 27
  v:  1, 2, 3, 4
starting to process insn 24
  v:  1, 2, 3, 4
starting to process insn 23
  v:  1, 2, 3, 4
starting to process insn 22
  v:  1, 2, 3, 4
starting to process insn 21
  v:  1, 2, 3, 4
starting to process insn 20
  v:  1, 2, 3, 4
starting to process insn 19
  v:  1, 2, 3, 4
i = -16, index = 8
failing at i = -16
starting to process insn 18
  v:  1, 2, 3, 4, 7, 8
starting to process insn 17
  v:  1, 2, 3, 4, 7, 8
starting to process insn 16
  v:  1, 2, 3, 4, 7, 8
starting to process insn 15
  v:  1, 2, 3, 4, 7, 8
i = -14, index = 6
failing at i = -14
starting to process insn 14
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 13
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 11
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 10
  v:  1, 2, 3, 4, 5, 6, 7, 8
wild read
starting to process insn 9
  v:  
starting to process insn 5
  v:  
starting to process insn 4
  v:  
starting to process insn 3
  v:  
starting to process insn 2
  v:  
starting to process insn 36
  v:  1, 2, 3, 4
starting to process insn 41
  v:  
starting to process insn 40
  v:  
starting to process insn 39
  v:  
starting to process insn 44
  v:  
starting to process insn 43
  v:  
starting to process insn 48
  v:  9, 10, 11, 12, 13, 14, 15, 16
wild read
starting to process insn 47
  v:  
starting to process insn 46
  v:  
starting to process insn 73
  v:  9, 10, 11, 12
starting to process insn 72
  v:  9, 10, 11, 12
starting to process insn 71
  v:  9, 10, 11, 12
starting to process insn 70
  v:  9, 10, 11, 12
starting to process insn 69
  v:  9, 10, 11, 12
starting to process insn 67
  v:  9, 10, 11, 12
starting to process insn 66
  v:  9, 10, 11, 12
starting to process insn 63
  v:  9, 10, 11, 12
starting to process insn 62
  v:  9, 10, 11, 12
starting to process insn 61
  v:  9, 10, 11, 12
starting to process insn 60
  v:  9, 10, 11, 12
starting to process insn 59
  v:  9, 10, 11, 12
starting to process insn 58
  v:  9, 10, 11, 12
i = -24, index = 16
failing at i = -24
starting to process insn 57
  v:  9, 10, 11, 12, 15, 16
starting to process insn 56
  v:  9, 10, 11, 12, 15, 16
starting to process insn 55
  v:  9, 10, 11, 12, 15, 16
starting to process insn 54
  v:  9, 10, 11, 12, 15, 16
i = -22, index = 14
failing at i = -22
starting to process insn 53
  v:  9, 10, 11, 12, 13, 14, 15, 16
starting to process insn 52
  v:  9, 10, 11, 12, 13, 14, 15, 16
starting to process insn 75
  v:  9, 10, 11, 12
starting to process insn 80
  v:  
starting to process insn 79
  v:  
starting to process insn 78
  v:  
starting to process insn 83
  v:  
starting to process insn 82
  v:  
starting to process insn 87
  v:  
wild read
starting to process insn 86
  v:  
starting to process insn 85
  v:  
starting to process insn 116
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16
starting to process insn 104
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16
wild read
starting to process insn 103
  v:  
starting to process insn 102
  v:  
starting to process insn 101
  v:  
starting to process insn 100
  v:  
starting to process insn 98
  v:  
starting to process insn 97
  v:  
wild read
starting to process insn 96
  v:  
starting to process insn 95
  v:  
starting to process insn 94
  v:  
starting to process insn 93
  v:  
starting to process insn 92
  v:  
starting to process insn 91
  v:  
starting to process insn 90
  v:  
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fadd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={11d,10u} r1={8d,3u} r2={8d,3u} r3={8d,3u} r11={1d,12u} r12={6d} r13={1d,17u} r14={6d,1u} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={15d,10u} r25={1d,23u,6d} r26={1d,11u} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={5d} r101={5d} r102={5d} r103={5d} r104={5d} r105={5d} r106={5d} r107={5d} r108={5d} r109={5d} r110={5d} r111={5d} r112={5d} r113={5d} r114={5d} r115={5d} r116={5d} r117={5d} r118={5d} r119={5d} r120={5d} r121={5d} r122={5d} r123={5d} r124={5d} r125={5d} r126={5d} r127={5d} r134={1d,3u} r135={2d,3u} r137={1d,3u} r138={2d,3u} r139={1d,3u} r140={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,3u} r146={1d,2u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,2u} r154={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r168={1d,2u} r169={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,2u} r178={1d,1u} r179={1d,1u} 
;;    total ref usage 807{655d,146u,6e} in 78{73 regular + 5 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 138 139 143 144 145 146 147 148 149 150 151 153 154 157 158 159 160
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 137 138 139 143 144 145 146 147 148 149 150 151 153 154 157 158 159 160
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpsingle.c:1013 (set (reg/v:SI 143 [ sd ])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:1013 (set (reg/v:SI 144 [ sn ])
        (reg:SI 1 r1 [ sn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ sn ])
        (nil)))

(insn 4 3 5 2 arch/arm/vfp/vfpsingle.c:1013 (set (reg/v:SI 145 [ m ])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:1013 (set (reg/v:SI 146 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpsingle.c:1016 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ sn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 144 [ sn ])
        (nil)))

(call_insn 10 9 11 2 arch/arm/vfp/vfpsingle.c:1016 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 13 2 arch/arm/vfp/vfpsingle.c:1016 (set (reg/v:SI 139 [ n ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 13 11 14 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 147)
        (and:SI (reg/v:SI 139 [ n ])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 148)
        (lshiftrt:SI (reg:SI 147)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 147)
        (nil)))

(insn 15 14 16 2 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -14 [0xfffffffffffffff2])) [0 vsn.sign+0 S2 A16])
        (subreg:HI (reg:SI 148) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 148)
        (nil)))

(insn 16 15 17 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 149)
        (ashiftrt:SI (reg/v:SI 139 [ n ])
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (nil))

(insn 17 16 18 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 150)
        (zero_extend:SI (subreg:HI (reg:SI 149) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 149)
        (nil)))

(insn 18 17 19 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 137 [ D.5975 ])
        (and:SI (reg:SI 150)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 150)
        (nil)))

(insn 19 18 20 2 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vsn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 137 [ D.5975 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 20 19 21 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 151)
        (ashift:SI (reg/v:SI 139 [ n ])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 139 [ n ])
        (nil)))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 138 [ significand ])
        (lshiftrt:SI (reg:SI 151)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 151)
        (nil)))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 153 [ D.5975 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 137 [ D.5975 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153 [ D.5975 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(insn 24 23 27 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 154)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 27 24 28 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153 [ D.5975 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 153 [ D.5975 ])
        (nil)))

(insn 28 27 30 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 157)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 30 28 31 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 158)
        (and:SI (reg:SI 154)
            (reg:SI 157))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 154)
            (nil))))

(insn 31 30 32 2 arch/arm/vfp/vfp.h:200 (set (reg:QI 159)
        (subreg:QI (reg:SI 158) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 158)
        (nil)))

(insn 32 31 33 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 160)
        (zero_extend:SI (reg:QI 159))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 159)
        (nil)))

(insn 33 32 34 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 160)
        (nil)))

(jump_insn 34 33 35 2 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 143 145 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 143 145 146


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u38(11){ }u39(13){ }u40(25){ }u41(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 143 145 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 143 145 146
;; live  gen 	 138
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 35 34 36 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 3 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 138 [ significand ])
        (ior:SI (reg/v:SI 138 [ significand ])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 143 145 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 143 145 146


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 143 145 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 143 145 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 37 36 38 4 278 "" [1 uses])

(note 38 37 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 4 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 138 [ significand ])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 4 arch/arm/vfp/vfpsingle.c:1024 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ D.5975 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ D.5975 ])
        (nil)))

(jump_insn 41 40 42 4 arch/arm/vfp/vfpsingle.c:1024 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 143 145 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 143 145 146


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u51(11){ }u52(13){ }u53(25){ }u54(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 143 145 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 143 145 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 42 41 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 5 arch/arm/vfp/vfpsingle.c:1024 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 138 [ significand ])
        (nil)))

(jump_insn 44 43 45 5 arch/arm/vfp/vfpsingle.c:1024 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146


;; Succ edge  6 [29.0%]  (fallthru)
;; Succ edge  7 [71.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u57(11){ }u58(13){ }u59(25){ }u60(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146
;; live  gen 	 0 [r0] 161
;; live  kill	 14 [lr]

;; Pred edge  5 [29.0%]  (fallthru)
(note 45 44 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 6 arch/arm/vfp/vfpsingle.c:1025 (set (reg/f:SI 161)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 47 46 48 6 arch/arm/vfp/vfpsingle.c:1025 (set (reg:SI 0 r0)
        (reg/f:SI 161)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 161)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(call_insn 48 47 49 6 arch/arm/vfp/vfpsingle.c:1025 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 4 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u66(11){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 24 [cc] 134 135 162 163 164 165 166 168 169 172 173 174 175
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 145 146
;; live  gen 	 24 [cc] 134 135 162 163 164 165 166 168 169 172 173 174 175
;; live  kill	

;; Pred edge  5 [71.0%] 
;; Pred edge  4 [50.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 49 48 50 7 279 "" [2 uses])

(note 50 49 52 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 52 50 53 7 arch/arm/vfp/vfp.h:195 (set (reg:SI 162)
        (and:SI (reg/v:SI 145 [ m ])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 53 52 54 7 arch/arm/vfp/vfp.h:195 (set (reg:SI 163)
        (lshiftrt:SI (reg:SI 162)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 162)
        (nil)))

(insn 54 53 55 7 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -22 [0xffffffffffffffea])) [0 vsm.sign+0 S2 A16])
        (subreg:HI (reg:SI 163) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 163)
        (nil)))

(insn 55 54 56 7 arch/arm/vfp/vfp.h:196 (set (reg:SI 164)
        (ashiftrt:SI (reg/v:SI 145 [ m ])
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (nil))

(insn 56 55 57 7 arch/arm/vfp/vfp.h:196 (set (reg:SI 165)
        (zero_extend:SI (subreg:HI (reg:SI 164) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 164)
        (nil)))

(insn 57 56 58 7 arch/arm/vfp/vfp.h:196 (set (reg:SI 134 [ D.5990 ])
        (and:SI (reg:SI 165)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 165)
        (nil)))

(insn 58 57 59 7 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vsm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 134 [ D.5990 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 59 58 60 7 arch/arm/vfp/vfp.h:199 (set (reg:SI 166)
        (ashift:SI (reg/v:SI 145 [ m ])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 145 [ m ])
        (nil)))

(insn 60 59 61 7 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 135 [ significand ])
        (lshiftrt:SI (reg:SI 166)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 166)
        (nil)))

(insn 61 60 62 7 arch/arm/vfp/vfp.h:200 (set (reg:SI 168 [ D.5990 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.5990 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 62 61 63 7 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ D.5990 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(insn 63 62 66 7 arch/arm/vfp/vfp.h:200 (set (reg:SI 169)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 66 63 67 7 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ D.5990 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 168 [ D.5990 ])
        (nil)))

(insn 67 66 69 7 arch/arm/vfp/vfp.h:200 (set (reg:SI 172)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 69 67 70 7 arch/arm/vfp/vfp.h:200 (set (reg:SI 173)
        (and:SI (reg:SI 169)
            (reg:SI 172))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_DEAD (reg:SI 169)
            (nil))))

(insn 70 69 71 7 arch/arm/vfp/vfp.h:200 (set (reg:QI 174)
        (subreg:QI (reg:SI 173) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 173)
        (nil)))

(insn 71 70 72 7 arch/arm/vfp/vfp.h:200 (set (reg:SI 175)
        (zero_extend:SI (reg:QI 174))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 174)
        (nil)))

(insn 72 71 73 7 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 175)
        (nil)))

(jump_insn 73 72 74 7 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 76)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 146


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u96(11){ }u97(13){ }u98(25){ }u99(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 146
;; live  gen 	 135
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 74 73 75 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 76 8 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 135 [ significand ])
        (ior:SI (reg/v:SI 135 [ significand ])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 146


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u101(11){ }u102(13){ }u103(25){ }u104(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 143 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 76 75 77 9 280 "" [1 uses])

(note 77 76 78 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 79 9 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 135 [ significand ])) 167 {*arm_movsi_insn} (nil))

(insn 79 78 80 9 arch/arm/vfp/vfpsingle.c:1028 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.5990 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ D.5990 ])
        (nil)))

(jump_insn 80 79 81 9 arch/arm/vfp/vfpsingle.c:1028 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 9 -> ( 10 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 146


;; Succ edge  10 [61.0%]  (fallthru)
;; Succ edge  12 [39.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u109(11){ }u110(13){ }u111(25){ }u112(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  9 [61.0%]  (fallthru)
(note 81 80 82 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 82 81 83 10 arch/arm/vfp/vfpsingle.c:1028 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ significand ])
        (nil)))

(jump_insn 83 82 84 10 arch/arm/vfp/vfpsingle.c:1028 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146


;; Succ edge  11 [39.0%]  (fallthru)
;; Succ edge  12 [61.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u115(11){ }u116(13){ }u117(25){ }u118(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 176
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146
;; live  gen 	 0 [r0] 176
;; live  kill	 14 [lr]

;; Pred edge  10 [39.0%]  (fallthru)
(note 84 83 85 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 86 11 arch/arm/vfp/vfpsingle.c:1029 (set (reg/f:SI 176)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -24 [0xffffffffffffffe8]))) 4 {*arm_addsi3} (nil))

(insn 86 85 87 11 arch/arm/vfp/vfpsingle.c:1029 (set (reg:SI 0 r0)
        (reg/f:SI 176)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 176)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))

(call_insn 87 86 88 11 arch/arm/vfp/vfpsingle.c:1029 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 9 10 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u124(11){ }u125(13){ }u126(25){ }u127(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 177 178 179
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 146
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 140 177 178 179
;; live  kill	 14 [lr]

;; Pred edge  9 [39.0%] 
;; Pred edge  10 [61.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 88 87 89 12 281 "" [2 uses])

(note 89 88 90 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 90 89 91 12 arch/arm/vfp/vfpsingle.c:1031 (set (reg/f:SI 177)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 91 90 92 12 arch/arm/vfp/vfpsingle.c:1031 (set (reg/f:SI 178)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 92 91 93 12 arch/arm/vfp/vfpsingle.c:1031 (set (reg/f:SI 179)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -24 [0xffffffffffffffe8]))) 4 {*arm_addsi3} (nil))

(insn 93 92 94 12 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 0 r0)
        (reg/f:SI 177)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))

(insn 94 93 95 12 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 1 r1)
        (reg/f:SI 178)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 178)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(insn 95 94 96 12 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 2 r2)
        (reg/f:SI 179)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 179)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))

(insn 96 95 97 12 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 3 r3)
        (reg/v:SI 146 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 97 96 98 12 arch/arm/vfp/vfpsingle.c:1031 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_add") [flags 0x3] <function_decl 0x10b12280 vfp_single_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 98 97 100 12 arch/arm/vfp/vfpsingle.c:1031 (set (reg/v:SI 140 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 100 98 101 12 arch/arm/vfp/vfpsingle.c:1033 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 143 [ sd ])
        (nil)))

(insn 101 100 102 12 arch/arm/vfp/vfpsingle.c:1033 (set (reg:SI 1 r1)
        (reg/f:SI 177)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 177)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8]))
            (nil))))

(insn 102 101 103 12 arch/arm/vfp/vfpsingle.c:1033 (set (reg:SI 2 r2)
        (reg/v:SI 146 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ fpscr ])
        (nil)))

(insn 103 102 104 12 arch/arm/vfp/vfpsingle.c:1033 (set (reg:SI 3 r3)
        (reg/v:SI 140 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ exceptions ])
        (nil)))

(call_insn 104 103 116 12 arch/arm/vfp/vfpsingle.c:1033 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 116 104 0 12 arch/arm/vfp/vfpsingle.c:1034 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 12 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fsub (vfp_single_fsub)[0:183]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=14
  mem: (symbol_ref:SI ("vfp_single_fadd") [flags 0x3] <function_decl 0x10b12b80 vfp_single_fadd>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_fadd") [flags 0x3] <function_decl 0x10b12b80 vfp_single_fadd>)
  gid=0 offset=0 
 processing const load gid=0[0..4)
group 0(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fsub

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp]
;;  ref usage 	r0={2d,2u} r1={2d,1u} r2={3d,2u} r3={2d,1u} r11={1d,2u} r12={2d} r13={1d,3u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r137={1d,1u} r139={1d,1u} 
;;    total ref usage 146{129d,17u,0e} in 4{3 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 139
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 2 [r2] 137 139
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 4 7 6 2 arch/arm/vfp/vfpsingle.c:1040 (set (reg/v:SI 137 [ m ])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(note 6 4 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 12 2 arch/arm/vfp/vfpsingle.c:1044 (set (reg:SI 139)
        (plus:SI (reg/v:SI 137 [ m ])
            (const_int -2147483648 [0xffffffff80000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 137 [ m ])
        (nil)))

(insn 12 9 14 2 arch/arm/vfp/vfpsingle.c:1044 (set (reg:SI 2 r2)
        (reg:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (nil)))

(call_insn/j 14 12 0 2 arch/arm/vfp/vfpsingle.c:1044 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_fadd") [flags 0x3] <function_decl 0x10b12b80 vfp_single_fadd>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_estimate_sqrt_significand (vfp_estimate_sqrt_significand)[0:158]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=3
mems_found = 0, cannot_delete = true

**scanning insn=7
mems_found = 0, cannot_delete = true

**scanning insn=8
mems_found = 0, cannot_delete = true

**scanning insn=9
mems_found = 0, cannot_delete = true

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=13
  mem: (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>)

   after canon_rtx address: (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>)
  gid=0 offset=0 
 processing const load gid=0[0..4)

**scanning insn=16
mems_found = 0, cannot_delete = true

**scanning insn=17
mems_found = 0, cannot_delete = true

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=19
mems_found = 0, cannot_delete = true

**scanning insn=20
mems_found = 0, cannot_delete = true

**scanning insn=110
mems_found = 0, cannot_delete = true

**scanning insn=113
mems_found = 0, cannot_delete = true

**scanning insn=116
mems_found = 0, cannot_delete = true

**scanning insn=21
mems_found = 0, cannot_delete = true

**scanning insn=24
mems_found = 0, cannot_delete = true

**scanning insn=28
mems_found = 0, cannot_delete = true

**scanning insn=30
mems_found = 0, cannot_delete = true

**scanning insn=31
mems_found = 0, cannot_delete = true

**scanning insn=32
mems_found = 0, cannot_delete = true

**scanning insn=33
mems_found = 0, cannot_delete = true

**scanning insn=34
  mem: (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41])

   after canon_rtx address: (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41])
  gid=1 offset=0 
 processing const load gid=1[0..4)
const call 34

**scanning insn=35
mems_found = 0, cannot_delete = true

**scanning insn=36
mems_found = 0, cannot_delete = true

**scanning insn=37
mems_found = 0, cannot_delete = true

**scanning insn=38
mems_found = 0, cannot_delete = true

**scanning insn=39
mems_found = 0, cannot_delete = true

**scanning insn=45
mems_found = 0, cannot_delete = true

**scanning insn=49
mems_found = 0, cannot_delete = true

**scanning insn=51
mems_found = 0, cannot_delete = true

**scanning insn=52
mems_found = 0, cannot_delete = true

**scanning insn=53
mems_found = 0, cannot_delete = true

**scanning insn=54
mems_found = 0, cannot_delete = true

**scanning insn=55
  mem: (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41])

   after canon_rtx address: (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41])
  gid=1 offset=0 
 processing const load gid=1[0..4)
const call 55

**scanning insn=56
mems_found = 0, cannot_delete = true

**scanning insn=58
mems_found = 0, cannot_delete = true

**scanning insn=59
mems_found = 0, cannot_delete = true

**scanning insn=60
mems_found = 0, cannot_delete = true

**scanning insn=61
mems_found = 0, cannot_delete = true

**scanning insn=63
mems_found = 0, cannot_delete = true

**scanning insn=68
mems_found = 0, cannot_delete = true

**scanning insn=71
mems_found = 0, cannot_delete = true

**scanning insn=72
mems_found = 0, cannot_delete = true

**scanning insn=74
mems_found = 0, cannot_delete = true

**scanning insn=79
mems_found = 0, cannot_delete = true

**scanning insn=81
mems_found = 0, cannot_delete = true

**scanning insn=83
mems_found = 0, cannot_delete = true

**scanning insn=84
mems_found = 0, cannot_delete = true

**scanning insn=85
mems_found = 0, cannot_delete = true

**scanning insn=107
mems_found = 0, cannot_delete = true

**scanning insn=87
mems_found = 0, cannot_delete = true

**scanning insn=88
mems_found = 0, cannot_delete = true

**scanning insn=95
mems_found = 0, cannot_delete = true

**scanning insn=101
mems_found = 0, cannot_delete = false
group 0(0+0): n  p 
group 1(0+0): n  p 
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_estimate_sqrt_significand

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={9d,9u} r1={8d,4u} r2={5d,1u} r3={5d} r4={1d,1u} r11={1d,12u} r12={5d} r13={1d,15u} r14={5d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={8d,4u} r25={1d,12u} r26={1d,11u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r134={1d,2u,1d} r136={1d,2u,1d} r137={1d,2u,1d} r138={2d,9u,2d} r139={3d,3u} r140={1d,1u} r141={2d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,2u} r147={1d,1u} r149={1d,1u} r150={1d,1u} r152={1d,1u} r156={1d,1u} r158={1d,1u} r162={1d,1u} r164={1d,1u} r168={1d,1u} r170={1d,1u} r173={1d,1u} r174={1d,1u} r176={1d,1u} r177={1d,1u} r179={1d,1u} r183={1d,2u} r184={1d,2u} r185={1d,2u,2d} 
;;    total ref usage 536{413d,116u,7e} in 55{52 regular + 3 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 145 146 147
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 145 146 147
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/vfp/vfpsingle.c:288 (set (reg/v:SI 145 [ exponent ])
        (reg:SI 0 r0 [ exponent ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ exponent ])
        (nil)))

(insn 3 2 4 2 arch/arm/vfp/vfpsingle.c:288 (set (reg/v:SI 146 [ significand ])
        (reg:SI 1 r1 [ significand ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ significand ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/vfp/vfpsingle.c:292 (set (reg:SI 147)
        (and:SI (reg/v:SI 146 [ significand ])
            (const_int -1073741824 [0xffffffffc0000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 8 7 9 2 arch/arm/vfp/vfpsingle.c:292 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147)
            (const_int 1073741824 [0x40000000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 147)
        (nil)))

(jump_insn 9 8 10 2 arch/arm/vfp/vfpsingle.c:292 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 14)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%]  (fallthru)
(note 10 9 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 10 13 3 arch/arm/vfp/vfpsingle.c:293 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x10b83aa0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x10b83aa0>)
        (nil)))

(call_insn 13 12 14 3 arch/arm/vfp/vfpsingle.c:293 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146
;; lr  def 	 24 [cc] 138 140 149 150 183 184 185
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146
;; live  gen 	 24 [cc] 138 140 149 150 183 184 185
;; live  kill	

;; Pred edge  2 [100.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 14 13 15 4 286 "" [1 uses])

(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 4 arch/arm/vfp/vfpsingle.c:296 (set (reg/v:SI 138 [ a ])
        (ashift:SI (reg/v:SI 146 [ significand ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 146 [ significand ])
        (nil)))

(insn 17 16 18 4 arch/arm/vfp/vfpsingle.c:297 (set (reg:SI 149)
        (lshiftrt:SI (reg/v:SI 138 [ a ])
            (const_int 27 [0x1b]))) 117 {*arm_shiftsi3} (nil))

(insn 18 17 19 4 arch/arm/vfp/vfpsingle.c:297 (set (reg/v:SI 140 [ index ])
        (and:SI (reg:SI 149)
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 149)
        (nil)))

(insn 19 18 20 4 arch/arm/vfp/vfpsingle.c:298 (set (reg:SI 150)
        (and:SI (reg/v:SI 145 [ exponent ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 145 [ exponent ])
        (nil)))

(insn 20 19 110 4 arch/arm/vfp/vfpsingle.c:298 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 150)
        (nil)))

(insn 110 20 113 4 (set (reg:SI 183)
        (lshiftrt:SI (reg/v:SI 138 [ a ])
            (const_int 17 [0x11]))) 117 {*arm_shiftsi3} (nil))

(insn 113 110 116 4 (set (reg/f:SI 184)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 116 113 21 4 (set (reg:SI 185)
        (ashift:SI (reg/v:SI 140 [ index ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 140 [ index ])
        (nil)))

(jump_insn 21 116 22 4 arch/arm/vfp/vfpsingle.c:298 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 42)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 183 184 185
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 183 184 185


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 183 184 185
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 183 184 185
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 138 139 142 143 152 156 158 162
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 183 184 185
;; live  gen 	 0 [r0] 1 [r1] 137 138 139 142 143 152 156 158 162
;; live  kill	 14 [lr]

;; Pred edge  4 [50.0%]  (fallthru)
(note 22 21 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 24 22 28 5 arch/arm/vfp/vfpsingle.c:299 (set (reg:SI 152)
        (plus:SI (reg:SI 183)
            (const_int 16384 [0x4000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 183)
        (nil)))

(insn 28 24 30 5 arch/arm/vfp/vfpsingle.c:299 (set (reg:SI 156)
        (plus:SI (reg/f:SI 184)
            (reg:SI 185))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 185)
        (expr_list:REG_DEAD (reg/f:SI 184)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 185)
                    (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
                (nil)))))

(insn 30 28 31 5 arch/arm/vfp/vfpsingle.c:299 (set (reg:SI 158)
        (zero_extend:SI (mem/s/u/j:HI (plus:SI (reg:SI 156)
                    (const_int 16 [0x10])) [0 sqrt_oddadjust S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 156)
        (nil)))

(insn 31 30 32 5 arch/arm/vfp/vfpsingle.c:299 (set (reg/v:SI 137 [ z.1019 ])
        (minus:SI (reg:SI 152)
            (reg:SI 158))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_DEAD (reg:SI 152)
            (nil))))

(insn 32 31 33 5 arch/arm/vfp/vfpsingle.c:300 (set (reg:SI 0 r0)
        (reg/v:SI 138 [ a ])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 5 arch/arm/vfp/vfpsingle.c:300 (set (reg:SI 1 r1)
        (reg/v:SI 137 [ z.1019 ])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 34 33 35 5 arch/arm/vfp/vfpsingle.c:300 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 35 34 36 5 arch/arm/vfp/vfpsingle.c:300 (set (reg:SI 162)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 138 [ a ])
                (reg/v:SI 137 [ z.1019 ]))
            (nil))))

(insn 36 35 37 5 arch/arm/vfp/vfpsingle.c:300 (set (reg:SI 143 [ D.4282 ])
        (ashift:SI (reg:SI 162)
            (const_int 14 [0xe]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 162)
        (nil)))

(insn 37 36 38 5 arch/arm/vfp/vfpsingle.c:300 (set (reg:SI 142 [ D.4283 ])
        (ashift:SI (reg/v:SI 137 [ z.1019 ])
            (const_int 15 [0xf]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 137 [ z.1019 ])
        (nil)))

(insn 38 37 39 5 arch/arm/vfp/vfpsingle.c:300 (set (reg/v:SI 139 [ z ])
        (plus:SI (reg:SI 143 [ D.4282 ])
            (reg:SI 142 [ D.4283 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 143 [ D.4282 ])
        (expr_list:REG_DEAD (reg:SI 142 [ D.4283 ])
            (nil))))

(insn 39 38 42 5 arch/arm/vfp/vfpsingle.c:301 (set (reg/v:SI 138 [ a ])
        (lshiftrt:SI (reg/v:SI 138 [ a ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))
;; End of basic block 5 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u52(11){ }u53(13){ }u54(25){ }u55(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 183 184 185
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 183 184 185
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 136 164 168 170 173 174
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 183 184 185
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 134 136 164 168 170 173 174
;; live  kill	 14 [lr]

;; Pred edge  4 [50.0%] 
(code_label 42 39 43 6 287 "" [1 uses])

(note 43 42 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 45 43 49 6 arch/arm/vfp/vfpsingle.c:303 (set (reg:SI 164)
        (plus:SI (reg:SI 183)
            (const_int 32768 [0x8000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 183)
        (nil)))

(insn 49 45 51 6 arch/arm/vfp/vfpsingle.c:303 (set (reg:SI 168)
        (plus:SI (reg/f:SI 184)
            (reg:SI 185))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 185)
        (expr_list:REG_DEAD (reg/f:SI 184)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 185)
                    (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
                (nil)))))

(insn 51 49 52 6 arch/arm/vfp/vfpsingle.c:303 (set (reg:SI 170)
        (zero_extend:SI (mem/s/u/j:HI (plus:SI (reg:SI 168)
                    (const_int 48 [0x30])) [0 sqrt_evenadjust S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 168)
        (nil)))

(insn 52 51 53 6 arch/arm/vfp/vfpsingle.c:303 (set (reg/v:SI 136 [ z.1021 ])
        (minus:SI (reg:SI 164)
            (reg:SI 170))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 170)
        (expr_list:REG_DEAD (reg:SI 164)
            (nil))))

(insn 53 52 54 6 arch/arm/vfp/vfpsingle.c:304 (set (reg:SI 0 r0)
        (reg/v:SI 138 [ a ])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 6 arch/arm/vfp/vfpsingle.c:304 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ z.1021 ])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 55 54 56 6 arch/arm/vfp/vfpsingle.c:304 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 56 55 58 6 arch/arm/vfp/vfpsingle.c:304 (set (reg:SI 173)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 138 [ a ])
                (reg/v:SI 136 [ z.1021 ]))
            (nil))))

(insn 58 56 59 6 arch/arm/vfp/vfpsingle.c:304 (set (reg/v:SI 134 [ z.1023 ])
        (plus:SI (reg:SI 173)
            (reg/v:SI 136 [ z.1021 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_DEAD (reg/v:SI 136 [ z.1021 ])
            (nil))))

(insn 59 58 60 6 arch/arm/vfp/vfpsingle.c:305 (set (reg:SI 174)
        (const_int 131071 [0x1ffff])) 167 {*arm_movsi_insn} (nil))

(insn 60 59 61 6 arch/arm/vfp/vfpsingle.c:305 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ z.1023 ])
            (reg:SI 174))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 174)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 134 [ z.1023 ])
                (const_int 131071 [0x1ffff]))
            (nil))))

(jump_insn 61 60 62 6 arch/arm/vfp/vfpsingle.c:305 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 66)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 8 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 138
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 138


;; Succ edge  8 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u79(11){ }u80(13){ }u81(25){ }u82(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; live  gen 	 139
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 62 61 63 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 66 7 arch/arm/vfp/vfpsingle.c:305 discrim 2 (set (reg/v:SI 139 [ z ])
        (const_int -32768 [0xffffffffffff8000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u83(11){ }u84(13){ }u85(25){ }u86(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 138
;; live  gen 	 139
;; live  kill	

;; Pred edge  6 [50.0%] 
(code_label 66 63 67 8 289 "" [1 uses])

(note 67 66 68 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 68 67 69 8 arch/arm/vfp/vfpsingle.c:305 discrim 1 (set (reg/v:SI 139 [ z ])
        (ashift:SI (reg/v:SI 134 [ z.1023 ])
            (const_int 15 [0xf]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 134 [ z.1023 ])
        (nil)))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u88(11){ }u89(13){ }u90(25){ }u91(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 69 68 70 9 290 "" [0 uses])

(note 70 69 71 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 9 arch/arm/vfp/vfpsingle.c:306 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ z ])
            (reg/v:SI 138 [ a ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 72 71 73 9 arch/arm/vfp/vfpsingle.c:306 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 77)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139


;; Succ edge  10 [39.0%]  (fallthru)
;; Succ edge  11 [61.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u95(11){ }u96(13){ }u97(25){ }u98(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; live  gen 	 141
;; live  kill	

;; Pred edge  9 [39.0%]  (fallthru)
(note 73 72 74 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 77 10 arch/arm/vfp/vfpsingle.c:307 (set (reg:SI 141 [ D.4294 ])
        (ashiftrt:SI (reg/v:SI 138 [ a ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 138 [ a ])
        (nil)))
;; End of basic block 10 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 5 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u100(11){ }u101(13){ }u102(25){ }u103(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 24 [cc] 141 176 177 179
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 141 176 177 179
;; live  kill	 12 [ip] 14 [lr] 24 [cc]

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  9 [61.0%] 
(code_label 77 74 78 11 288 "" [1 uses])

(note 78 77 79 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 79 78 81 11 arch/arm/vfp/vfpsingle.c:311 discrim 1 (set (reg/v:SI 4 r4 [ __base ])
        (reg/v:SI 139 [ z ])) 167 {*arm_movsi_insn} (nil))

(insn 81 79 83 11 arch/arm/vfp/vfpsingle.c:311 discrim 1 (set (reg:SI 176)
        (lshiftrt:SI (reg/v:SI 138 [ a ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 83 81 84 11 arch/arm/vfp/vfpsingle.c:311 discrim 1 (set (reg:SI 1 r1 [ __n+4 ])
        (reg:SI 176)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 176)
        (nil)))

(insn 84 83 85 11 arch/arm/vfp/vfpsingle.c:311 discrim 1 (set (reg:SI 0 r0 [ __n ])
        (ashift:SI (reg/v:SI 138 [ a ])
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 138 [ a ])
        (nil)))

(insn 85 84 107 11 arch/arm/vfp/vfpsingle.c:311 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1784626))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1784626))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (expr_list:REG_DEAD (reg/v:SI 4 r4 [ __base ])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (expr_list:REG_UNUSED (reg:QI 14 lr)
                (expr_list:REG_UNUSED (reg:QI 12 ip)
                    (expr_list:REG_UNUSED (reg/v:SI 1 r1 [ __rem ])
                        (expr_list:REG_UNUSED (reg:SI 3 r3)
                            (nil))))))))

(insn 107 85 87 11 arch/arm/vfp/vfpsingle.c:311 discrim 1 (set (reg:SI 179 [ v.1024 ])
        (reg:SI 2 r2 [ __res ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ __res ])
        (nil)))

(insn 87 107 88 11 arch/arm/vfp/vfpsingle.c:312 (set (reg:SI 177)
        (lshiftrt:SI (reg/v:SI 139 [ z ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 139 [ z ])
        (nil)))

(insn 88 87 89 11 arch/arm/vfp/vfpsingle.c:312 (set (reg:SI 141 [ D.4294 ])
        (plus:SI (reg:SI 177)
            (reg:SI 179 [ v.1024 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 179 [ v.1024 ])
        (expr_list:REG_DEAD (reg:SI 177)
            (nil))))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 10 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u117(11){ }u118(13){ }u119(25){ }u120(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 89 88 90 12 291 "" [0 uses])

(note 90 89 95 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 95 90 101 12 arch/arm/vfp/vfpsingle.c:314 (set (reg/i:SI 0 r0)
        (reg:SI 141 [ D.4294 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 141 [ D.4294 ])
        (nil)))

(insn 101 95 0 12 arch/arm/vfp/vfpsingle.c:314 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 12 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fsqrt (vfp_single_fsqrt)[0:159]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 31 n_edges 43 count 56 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 31 n_edges 43 count 61 (    2)

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=12
mems_found = 0, cannot_delete = true

**scanning insn=13
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -6 [0xfffffffffffffffa]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -6 [0xfffffffffffffffa]))
  gid=0 offset=-6 
 processing const base store gid=0[-6..-4)
mems_found = 1, cannot_delete = false

**scanning insn=14
mems_found = 0, cannot_delete = true

**scanning insn=15
mems_found = 0, cannot_delete = true

**scanning insn=16
mems_found = 0, cannot_delete = true

**scanning insn=17
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -8 [0xfffffffffffffff8]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -8 [0xfffffffffffffff8]))
  gid=0 offset=-8 
 processing const base store gid=0[-8..-6)
    trying store in insn=13 gid=0[-6..-4)
mems_found = 1, cannot_delete = false

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=19
mems_found = 0, cannot_delete = true

**scanning insn=20
mems_found = 0, cannot_delete = true

**scanning insn=21
mems_found = 0, cannot_delete = true

**scanning insn=22
mems_found = 0, cannot_delete = true

**scanning insn=25
mems_found = 0, cannot_delete = true

**scanning insn=26
mems_found = 0, cannot_delete = true

**scanning insn=28
mems_found = 0, cannot_delete = true

**scanning insn=29
mems_found = 0, cannot_delete = true

**scanning insn=30
mems_found = 0, cannot_delete = true

**scanning insn=31
mems_found = 0, cannot_delete = true

**scanning insn=32
mems_found = 0, cannot_delete = true

**scanning insn=34
mems_found = 0, cannot_delete = true

**scanning insn=37
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))
  gid=0 offset=-4 
 processing const base store gid=0[-4..0)
mems_found = 1, cannot_delete = false

**scanning insn=38
mems_found = 0, cannot_delete = true

**scanning insn=39
mems_found = 0, cannot_delete = true

**scanning insn=40
mems_found = 0, cannot_delete = true

**scanning insn=42
mems_found = 0, cannot_delete = true

**scanning insn=43
mems_found = 0, cannot_delete = true

**scanning insn=45
mems_found = 0, cannot_delete = true

**scanning insn=50
mems_found = 0, cannot_delete = true

**scanning insn=277
mems_found = 0, cannot_delete = true

**scanning insn=278
mems_found = 0, cannot_delete = true

**scanning insn=64
mems_found = 0, cannot_delete = true

**scanning insn=65
mems_found = 0, cannot_delete = true

**scanning insn=67
mems_found = 0, cannot_delete = true

**scanning insn=279
mems_found = 0, cannot_delete = true

**scanning insn=280
mems_found = 0, cannot_delete = true

**scanning insn=83
mems_found = 0, cannot_delete = true

**scanning insn=84
mems_found = 0, cannot_delete = true

**scanning insn=85
mems_found = 0, cannot_delete = true

**scanning insn=87
mems_found = 0, cannot_delete = true

**scanning insn=88
mems_found = 0, cannot_delete = true

**scanning insn=89
mems_found = 0, cannot_delete = true

**scanning insn=91
mems_found = 0, cannot_delete = true

**scanning insn=92
mems_found = 0, cannot_delete = true

**scanning insn=93
mems_found = 0, cannot_delete = true

**scanning insn=94
mems_found = 0, cannot_delete = true

**scanning insn=95
mems_found = 0, cannot_delete = true

**scanning insn=96
mems_found = 0, cannot_delete = true

**scanning insn=97
  mem: (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>)

   after canon_rtx address: (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>)
  gid=1 offset=0 
 processing const load gid=1[0..4)

**scanning insn=98
mems_found = 0, cannot_delete = true

**scanning insn=100
mems_found = 0, cannot_delete = true

**scanning insn=105
mems_found = 0, cannot_delete = true

**scanning insn=106
mems_found = 0, cannot_delete = true

**scanning insn=108
mems_found = 0, cannot_delete = true

**scanning insn=109
mems_found = 0, cannot_delete = true

**scanning insn=114
mems_found = 0, cannot_delete = true

**scanning insn=116
mems_found = 0, cannot_delete = true

**scanning insn=119
  mem: (reg/v/f:SI 139 [ vsp ])

   after canon_rtx address: (reg/v/f:SI 139 [ vsp ])
expanding: r139 into: NULL

   after cselib_expand address: (reg/v/f:SI 139 [ vsp ])

   after canon_rtx address: (reg/v/f:SI 139 [ vsp ])
  varying cselib base=1 offset = 0
 processing cselib load mem:(mem/s/j:HI (reg/v/f:SI 139 [ vsp ]) [0 <variable>.exponent+0 S2 A32])
mems_found = 0, cannot_delete = true

**scanning insn=120
mems_found = 0, cannot_delete = true

**scanning insn=121
  mem: (plus:SI (reg/v/f:SI 139 [ vsp ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 139 [ vsp ])
    (const_int 2 [0x2]))
expanding: r139 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 139 [ vsp ])
    (const_int 2 [0x2]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 139 [ vsp ])
    (const_int 2 [0x2]))
  varying cselib base=1 offset = 2
 processing cselib load mem:(mem/s/j:HI (plus:SI (reg/v/f:SI 139 [ vsp ])
        (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
mems_found = 0, cannot_delete = true

**scanning insn=122
mems_found = 0, cannot_delete = true

**scanning insn=123
mems_found = 0, cannot_delete = true

**scanning insn=124
  mem: (plus:SI (reg/v/f:SI 139 [ vsp ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 139 [ vsp ])
    (const_int 4 [0x4]))
expanding: r139 into: NULL

   after cselib_expand address: (plus:SI (reg/v/f:SI 139 [ vsp ])
    (const_int 4 [0x4]))

   after canon_rtx address: (plus:SI (reg/v/f:SI 139 [ vsp ])
    (const_int 4 [0x4]))
  varying cselib base=1 offset = 4
 processing cselib load mem:(mem/s/j:SI (plus:SI (reg/v/f:SI 139 [ vsp ])
        (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
mems_found = 0, cannot_delete = true

**scanning insn=125
mems_found = 0, cannot_delete = true

**scanning insn=126
mems_found = 0, cannot_delete = true

**scanning insn=127
mems_found = 0, cannot_delete = true

**scanning insn=128
mems_found = 0, cannot_delete = true

**scanning insn=129
  mem: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)

   after canon_rtx address: (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>)
  gid=2 offset=0 
 processing const load gid=2[0..4)

**scanning insn=130
mems_found = 0, cannot_delete = true

**scanning insn=136
mems_found = 0, cannot_delete = true

**scanning insn=137
mems_found = 0, cannot_delete = true

**scanning insn=138
mems_found = 0, cannot_delete = true

**scanning insn=140
mems_found = 0, cannot_delete = true

**scanning insn=141
mems_found = 0, cannot_delete = true

**scanning insn=142
mems_found = 0, cannot_delete = true

**scanning insn=144
mems_found = 0, cannot_delete = true

**scanning insn=145
mems_found = 0, cannot_delete = true

**scanning insn=146
  mem: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)
  gid=3 offset=0 
 processing const load gid=3[0..4)

**scanning insn=149
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -6 [0xfffffffffffffffa]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -6 [0xfffffffffffffffa]))
  gid=0 offset=-6 
 processing const load gid=0[-6..-4)
mems_found = 0, cannot_delete = true

**scanning insn=150
mems_found = 0, cannot_delete = true

**scanning insn=151
mems_found = 0, cannot_delete = true

**scanning insn=155
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -14 [0xfffffffffffffff2]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -14 [0xfffffffffffffff2]))
  gid=0 offset=-14 
 processing const base store gid=0[-14..-12)
mems_found = 1, cannot_delete = false

**scanning insn=156
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -8 [0xfffffffffffffff8]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -8 [0xfffffffffffffff8]))
  gid=0 offset=-8 
 processing const load gid=0[-8..-6)
mems_found = 0, cannot_delete = true

**scanning insn=157
mems_found = 0, cannot_delete = true

**scanning insn=158
mems_found = 0, cannot_delete = true

**scanning insn=159
mems_found = 0, cannot_delete = true

**scanning insn=161
mems_found = 0, cannot_delete = true

**scanning insn=162
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -16 [0xfffffffffffffff0]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -16 [0xfffffffffffffff0]))
  gid=0 offset=-16 
 processing const base store gid=0[-16..-14)
    trying store in insn=155 gid=0[-14..-12)
mems_found = 1, cannot_delete = false

**scanning insn=164
mems_found = 0, cannot_delete = true

**scanning insn=165
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))
  gid=0 offset=-4 
 processing const load gid=0[-4..0)
mems_found = 0, cannot_delete = true

**scanning insn=166
  mem: (symbol_ref:SI ("vfp_estimate_sqrt_significand") [flags 0x3] <function_decl 0x10a9da80 vfp_estimate_sqrt_significand>)

   after canon_rtx address: (symbol_ref:SI ("vfp_estimate_sqrt_significand") [flags 0x3] <function_decl 0x10a9da80 vfp_estimate_sqrt_significand>)
  gid=4 offset=0 
 processing const load gid=4[0..4)

**scanning insn=167
mems_found = 0, cannot_delete = true

**scanning insn=168
mems_found = 0, cannot_delete = true

**scanning insn=169
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))
  gid=0 offset=-12 
 processing const base store gid=0[-12..-8)
expanding: r133 into: (plus:SI (value:SI)
    (const_int 2 [0x2]))
expanding value SI into: r0
expanding: r0 into: r146
expanding: r146 into: NULL
mems_found = 1, cannot_delete = false

**scanning insn=170
mems_found = 0, cannot_delete = true

**scanning insn=171
mems_found = 0, cannot_delete = true

**scanning insn=172
mems_found = 0, cannot_delete = true

**scanning insn=174
mems_found = 0, cannot_delete = true

**scanning insn=175
mems_found = 0, cannot_delete = true

**scanning insn=177
mems_found = 0, cannot_delete = true

**scanning insn=178
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))
  gid=0 offset=-12 
 processing const base store gid=0[-12..-8)
mems_found = 1, cannot_delete = false

**scanning insn=183
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -8 [0xfffffffffffffff8]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -8 [0xfffffffffffffff8]))
  gid=0 offset=-8 
 processing const load gid=0[-8..-6)
mems_found = 0, cannot_delete = true

**scanning insn=184
mems_found = 0, cannot_delete = true

**scanning insn=185
mems_found = 0, cannot_delete = true

**scanning insn=186
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))
  gid=0 offset=-4 
 processing const load gid=0[-4..0)
mems_found = 0, cannot_delete = true

**scanning insn=187
mems_found = 0, cannot_delete = true

**scanning insn=188
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))
  gid=0 offset=-4 
 processing const base store gid=0[-4..0)
expanding: r144 into: (ashift:SI (value:SI)
    (value:SI))
expanding value SI into: r201
expanding: r201 into: NULL
expanding value SI into: (xor:SI (value:SI)
    (const_int 1 [0x1]))
expanding value SI into: (and:SI (value:SI)
    (const_int 1 [0x1]))
r199
(reg:SI 199)
mems_found = 1, cannot_delete = false

**scanning insn=191
mems_found = 0, cannot_delete = true

**scanning insn=192
mems_found = 0, cannot_delete = true

**scanning insn=196
mems_found = 0, cannot_delete = true

**scanning insn=200
mems_found = 0, cannot_delete = true

**scanning insn=206
mems_found = 0, cannot_delete = true

**scanning insn=204
mems_found = 0, cannot_delete = true

**scanning insn=205
mems_found = 0, cannot_delete = true

**scanning insn=207
mems_found = 0, cannot_delete = true

**scanning insn=208
mems_found = 0, cannot_delete = true

**scanning insn=209
mems_found = 0, cannot_delete = true

**scanning insn=212
mems_found = 0, cannot_delete = true

**scanning insn=214
mems_found = 0, cannot_delete = true

**scanning insn=215
mems_found = 0, cannot_delete = true

**scanning insn=225
mems_found = 0, cannot_delete = true

**scanning insn=226
mems_found = 0, cannot_delete = true

**scanning insn=281
mems_found = 0, cannot_delete = true

**scanning insn=282
mems_found = 0, cannot_delete = true

**scanning insn=231
mems_found = 0, cannot_delete = true

**scanning insn=232
mems_found = 0, cannot_delete = true

**scanning insn=233
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))
  gid=0 offset=-12 
 processing const base store gid=0[-12..-8)
expanding: r215 into: (ior:SI (value:SI)
    (value:SI))
expanding value SI into: (ne:SI (value:CC)
    (const_int 0 [0x0]))
expanding value CC into: (compare:CC (value:SI)
    (const_int 0 [0x0]))
r24
(reg:CC 24 cc)
expanding value SI into: (plus:SI (value:SI)
    (const_int 1 [0x1]))
expanding value SI into: r133
(reg:SI 133 [ ivtmp.1072 ])
mems_found = 1, cannot_delete = false

**scanning insn=236
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))
  gid=0 offset=-12 
 processing const load gid=0[-12..-8)
mems_found = 0, cannot_delete = true

**scanning insn=237
mems_found = 0, cannot_delete = true

**scanning insn=238
mems_found = 0, cannot_delete = true

**scanning insn=239
mems_found = 0, cannot_delete = true

**scanning insn=240
mems_found = 0, cannot_delete = true

**scanning insn=241
mems_found = 0, cannot_delete = true

**scanning insn=242
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))
  gid=0 offset=-12 
 processing const base store gid=0[-12..-8)
expanding: r220 into: (ior:SI (value:SI)
    (value:SI))
expanding value SI into: (ne:SI (value:CC)
    (const_int 0 [0x0]))
expanding value CC into: (compare:CC (value:SI)
    (const_int 0 [0x0]))
r24
(reg:CC 24 cc)
expanding value SI into: (lshiftrt:SI (value:SI)
    (const_int 1 [0x1]))
expanding value SI into: r145
(reg:SI 145 [ D.4471 ])
mems_found = 1, cannot_delete = false

**scanning insn=243
mems_found = 0, cannot_delete = true

**scanning insn=244
mems_found = 0, cannot_delete = true

**scanning insn=245
mems_found = 0, cannot_delete = true

**scanning insn=246
mems_found = 0, cannot_delete = true

**scanning insn=247
mems_found = 0, cannot_delete = true

**scanning insn=248
  mem: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)

   after canon_rtx address: (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>)
  gid=5 offset=0 
 processing const load gid=5[0..4)

**scanning insn=249
mems_found = 0, cannot_delete = true

**scanning insn=256
mems_found = 0, cannot_delete = true

**scanning insn=262
mems_found = 0, cannot_delete = false
group 0 is frame related group 0(16+0): n 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16 p 
group 1(0+0): n  p 
group 2(0+0): n  p 
group 3(0+0): n  p 
group 4(0+0): n  p 
group 5(0+0): n  p 
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
doing global processing
df_worklist_dataflow_doublequeue:n_basic_blocks 31 n_edges 43 count 62 (    2)


*** Global dataflow info after analysis.

( )->[0]->( 2 )
  in:   
  gen:  
  kill: *MISSING*
  out:  1, 2, 3, 4, 5, 6, 7, 8

( 0 )->[2]->( 3 4 )
  in:   1, 2, 3, 4, 5, 6, 7, 8
  gen:  5, 6, 7, 8
  kill: 
  out:  1, 2, 3, 4

( 2 )->[3]->( 4 )
  in:   1, 2, 3, 4
  gen:  
  kill: 
  out:  1, 2, 3, 4

( 2 3 )->[4]->( 5 8 )
  in:   1, 2, 3, 4
  gen:  1, 2, 3, 4
  kill: 
  out:  

( 4 )->[5]->( 6 7 )
  in:   
  gen:  
  kill: 
  out:  

( 5 )->[6]->( 11 )
  in:   
  gen:  
  kill: 
  out:  

( 5 )->[7]->( 11 )
  in:   
  gen:  
  kill: 
  out:  

( 4 )->[8]->( 10 9 )
  in:   
  gen:  
  kill: 
  out:  

( 8 )->[9]->( 11 )
  in:   
  gen:  
  kill: 
  out:  

( 8 )->[10]->( 11 )
  in:   
  gen:  
  kill: 
  out:  

( 6 9 7 10 )->[11]->( 12 18 )
  in:   
  gen:  
  kill: 
  out:  

( 11 )->[12]->( 13 14 )
  in:   
  gen:  
  kill: 
  out:  

( 12 )->[13]->( 17 )
  in:   
  gen:  
  kill: *MISSING*
  out:  

( 12 )->[14]->( 15 16 )
  in:   
  gen:  
  kill: 
  out:  

( 14 18 )->[15]->( 17 )
  in:   
  gen:  
  kill: 
  out:  

( 21 14 )->[16]->( 17 )
  in:   
  gen:  
  kill: 
  out:  

( 16 15 13 )->[17]->( 30 )
  in:   
  gen:  
  kill: *MISSING*
  out:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16

( 11 )->[18]->( 15 19 )
  in:   
  gen:  
  kill: 
  out:  

( 18 )->[19]->( 20 21 )
  in:   
  gen:  
  kill: 
  out:  

( 19 )->[20]->( 21 )
  in:   
  gen:  
  kill: *MISSING*
  out:  

( 19 20 )->[21]->( 16 22 )
  in:   
  gen:  
  kill: 5, 6
  out:  

( 21 )->[22]->( 23 29 )
  in:   13, 14, 15, 16
  gen:  13, 14, 15, 16
  kill: *MISSING*
  out:  

( 22 )->[23]->( 24 25 )
  in:   9, 10, 11, 12
  gen:  
  kill: 
  out:  9, 10, 11, 12

( 23 )->[24]->( 29 )
  in:   9, 10, 11, 12
  gen:  9, 10, 11, 12
  kill: 
  out:  

( 23 )->[25]->( 27 )
  in:   9, 10, 11, 12
  gen:  
  kill: 1, 2, 3, 4, 7, 8
  out:  9, 10, 11, 12

( 27 )->[26]->( 27 )
  in:   9, 10, 11, 12
  gen:  
  kill: 
  out:  9, 10, 11, 12

( 25 26 )->[27]->( 26 28 )
  in:   9, 10, 11, 12
  gen:  
  kill: 
  out:  9, 10, 11, 12

( 27 )->[28]->( 29 )
  in:   9, 10, 11, 12
  gen:  9, 10, 11, 12
  kill: 
  out:  

( 22 24 28 )->[29]->( 30 )
  in:   
  gen:  
  kill: *MISSING*
  out:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16

( 17 29 )->[30]->( 1 )
  in:   1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16
  gen:  
  kill: 
  out:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16

( 30 )->[1]->( )
  in:   1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16
  gen:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16
  kill: *MISSING*
  out:  *MISSING*

starting to process insn 32
  v:  1, 2, 3, 4
starting to process insn 31
  v:  1, 2, 3, 4
starting to process insn 30
  v:  1, 2, 3, 4
starting to process insn 29
  v:  1, 2, 3, 4
starting to process insn 28
  v:  1, 2, 3, 4
starting to process insn 26
  v:  1, 2, 3, 4
starting to process insn 25
  v:  1, 2, 3, 4
starting to process insn 22
  v:  1, 2, 3, 4
starting to process insn 21
  v:  1, 2, 3, 4
starting to process insn 20
  v:  1, 2, 3, 4
starting to process insn 19
  v:  1, 2, 3, 4
starting to process insn 18
  v:  1, 2, 3, 4
starting to process insn 17
  v:  1, 2, 3, 4
i = -8, index = 8
failing at i = -8
starting to process insn 16
  v:  1, 2, 3, 4, 7, 8
starting to process insn 15
  v:  1, 2, 3, 4, 7, 8
starting to process insn 14
  v:  1, 2, 3, 4, 7, 8
starting to process insn 13
  v:  1, 2, 3, 4, 7, 8
i = -6, index = 6
failing at i = -6
starting to process insn 12
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 11
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 10
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 5
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 4
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 2
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 34
  v:  1, 2, 3, 4
starting to process insn 40
  v:  
starting to process insn 39
  v:  
starting to process insn 38
  v:  
starting to process insn 37
  v:  
starting to process insn 43
  v:  
starting to process insn 42
  v:  
starting to process insn 45
  v:  
starting to process insn 278
  v:  
starting to process insn 277
  v:  
starting to process insn 50
  v:  
starting to process insn 65
  v:  
starting to process insn 64
  v:  
starting to process insn 67
  v:  
starting to process insn 280
  v:  
starting to process insn 279
  v:  
starting to process insn 85
  v:  
starting to process insn 84
  v:  
starting to process insn 83
  v:  
starting to process insn 89
  v:  
starting to process insn 88
  v:  
starting to process insn 87
  v:  
starting to process insn 100
  v:  
starting to process insn 98
  v:  
starting to process insn 97
  v:  
wild read
starting to process insn 96
  v:  
starting to process insn 95
  v:  
starting to process insn 94
  v:  
starting to process insn 93
  v:  
starting to process insn 92
  v:  
starting to process insn 91
  v:  
starting to process insn 106
  v:  
starting to process insn 105
  v:  
starting to process insn 109
  v:  
starting to process insn 108
  v:  
starting to process insn 116
  v:  
starting to process insn 114
  v:  
starting to process insn 130
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16
starting to process insn 129
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16
wild read
starting to process insn 128
  v:  
starting to process insn 127
  v:  
starting to process insn 126
  v:  
starting to process insn 125
  v:  
starting to process insn 124
  v:  
regular read
starting to process insn 123
  v:  
starting to process insn 122
  v:  
starting to process insn 121
  v:  
regular read
starting to process insn 120
  v:  
starting to process insn 119
  v:  
regular read
starting to process insn 138
  v:  
starting to process insn 137
  v:  
starting to process insn 136
  v:  
starting to process insn 142
  v:  
starting to process insn 141
  v:  
starting to process insn 140
  v:  
starting to process insn 146
  v:  
wild read
starting to process insn 145
  v:  
starting to process insn 144
  v:  
starting to process insn 151
  v:  
starting to process insn 150
  v:  
starting to process insn 149
  v:  
regular read
starting to process insn 172
  v:  
starting to process insn 171
  v:  
starting to process insn 170
  v:  
starting to process insn 169
  v:  
starting to process insn 168
  v:  9, 10, 11, 12
starting to process insn 167
  v:  9, 10, 11, 12
starting to process insn 166
  v:  9, 10, 11, 12
wild read
starting to process insn 165
  v:  
regular read
starting to process insn 164
  v:  
starting to process insn 162
  v:  
starting to process insn 161
  v:  15, 16
starting to process insn 159
  v:  15, 16
starting to process insn 158
  v:  15, 16
starting to process insn 157
  v:  15, 16
starting to process insn 156
  v:  15, 16
regular read
starting to process insn 155
  v:  15, 16
i = -14, index = 14
failing at i = -14
starting to process insn 175
  v:  9, 10, 11, 12
starting to process insn 174
  v:  9, 10, 11, 12
starting to process insn 178
  v:  
starting to process insn 177
  v:  9, 10, 11, 12
starting to process insn 206
  v:  9, 10, 11, 12
starting to process insn 200
  v:  9, 10, 11, 12
starting to process insn 196
  v:  9, 10, 11, 12
starting to process insn 192
  v:  9, 10, 11, 12
starting to process insn 191
  v:  9, 10, 11, 12
starting to process insn 188
  v:  9, 10, 11, 12
i = -4, index = 4
failing at i = -4
starting to process insn 187
  v:  1, 2, 3, 4, 9, 10, 11, 12
starting to process insn 186
  v:  1, 2, 3, 4, 9, 10, 11, 12
regular read
starting to process insn 185
  v:  9, 10, 11, 12
starting to process insn 184
  v:  9, 10, 11, 12
starting to process insn 183
  v:  9, 10, 11, 12
regular read
starting to process insn 209
  v:  9, 10, 11, 12
starting to process insn 208
  v:  9, 10, 11, 12
starting to process insn 207
  v:  9, 10, 11, 12
starting to process insn 205
  v:  9, 10, 11, 12
starting to process insn 204
  v:  9, 10, 11, 12
starting to process insn 215
  v:  9, 10, 11, 12
starting to process insn 214
  v:  9, 10, 11, 12
starting to process insn 212
  v:  9, 10, 11, 12
starting to process insn 233
  v:  
starting to process insn 232
  v:  9, 10, 11, 12
starting to process insn 231
  v:  9, 10, 11, 12
starting to process insn 282
  v:  9, 10, 11, 12
starting to process insn 281
  v:  9, 10, 11, 12
starting to process insn 226
  v:  9, 10, 11, 12
starting to process insn 225
  v:  9, 10, 11, 12
starting to process insn 249
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16
starting to process insn 248
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16
wild read
starting to process insn 247
  v:  
starting to process insn 246
  v:  
starting to process insn 245
  v:  
starting to process insn 244
  v:  
starting to process insn 243
  v:  
starting to process insn 242
  v:  
starting to process insn 241
  v:  9, 10, 11, 12
starting to process insn 240
  v:  9, 10, 11, 12
starting to process insn 239
  v:  9, 10, 11, 12
starting to process insn 238
  v:  9, 10, 11, 12
starting to process insn 237
  v:  9, 10, 11, 12
starting to process insn 236
  v:  9, 10, 11, 12
regular read
starting to process insn 262
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16
starting to process insn 256
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fsqrt

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={12d,11u} r1={10d,4u} r2={8d,3u} r3={8d,3u} r11={1d,30u} r12={6d} r13={1d,35u} r14={6d,1u} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={27d,19u} r25={1d,51u,5d} r26={1d,29u} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={5d} r101={5d} r102={5d} r103={5d} r104={5d} r105={5d} r106={5d} r107={5d} r108={5d} r109={5d} r110={5d} r111={5d} r112={5d} r113={5d} r114={5d} r115={5d} r116={5d} r117={5d} r118={5d} r119={5d} r120={5d} r121={5d} r122={5d} r123={5d} r124={5d} r125={5d} r126={5d} r127={5d} r133={2d,8u} r135={1d,2u} r136={1d,4u} r137={2d,5u} r138={2d,4u} r139={3d,3u} r140={4d,4u} r141={3d,1u} r142={1d,1u} r144={1d,2u} r145={1d,2u} r146={1d,1u} r147={1d,1u} r148={2d,1u} r151={1d,2u} r153={1d,3u} r154={1d,2u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r161={1d,2u} r162={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,2u} r174={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,3u} r190={1d,2u} r191={1d,1u} r192={1d,1u} r194={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r204={2d,3u} r207={1d,1u} r208={1d,2u} r209={1d,1u,1d} r210={1d,1u} r212={1d,1u} r213={2d,2u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r227={1d,1u} 
;;    total ref usage 1016{715d,295u,6e} in 146{141 regular + 5 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 204
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 135 136 137 151 153 154 155 156 157 158 159 161 162 165 166 167 168
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 135 136 137 151 153 154 155 156 157 158 159 161 162 165 166 167 168
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 4 2 arch/arm/vfp/vfpsingle.c:317 (set (reg/v:SI 151 [ sd ])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 4 2 5 2 arch/arm/vfp/vfpsingle.c:317 (set (reg/v:SI 153 [ m ])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:317 (set (reg/v:SI 154 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 6 11 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 155)
        (and:SI (reg/v:SI 153 [ m ])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 156)
        (lshiftrt:SI (reg:SI 155)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 155)
        (nil)))

(insn 12 11 13 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 135 [ D.6008 ])
        (zero_extend:SI (subreg:HI (reg:SI 156) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 156)
        (nil)))

(insn 13 12 14 2 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -6 [0xfffffffffffffffa])) [0 vsm.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.6008 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 157)
        (ashiftrt:SI (reg/v:SI 153 [ m ])
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (nil))

(insn 15 14 16 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 158)
        (zero_extend:SI (subreg:HI (reg:SI 157) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 157)
        (nil)))

(insn 16 15 17 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 136 [ D.6005 ])
        (and:SI (reg:SI 158)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 158)
        (nil)))

(insn 17 16 18 2 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vsm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 136 [ D.6005 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 18 17 19 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 159)
        (ashift:SI (reg/v:SI 153 [ m ])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 153 [ m ])
        (nil)))

(insn 19 18 20 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 137 [ significand ])
        (lshiftrt:SI (reg:SI 159)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 159)
        (nil)))

(insn 20 19 21 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 161 [ D.6005 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.6005 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161 [ D.6005 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(insn 22 21 25 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 162)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 25 22 26 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161 [ D.6005 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 161 [ D.6005 ])
        (nil)))

(insn 26 25 28 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 165)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 28 26 29 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 166)
        (and:SI (reg:SI 162)
            (reg:SI 165))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg:SI 162)
            (nil))))

(insn 29 28 30 2 arch/arm/vfp/vfp.h:200 (set (reg:QI 167)
        (subreg:QI (reg:SI 166) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 166)
        (nil)))

(insn 30 29 31 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 168)
        (zero_extend:SI (reg:QI 167))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 167)
        (nil)))

(insn 31 30 32 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 168)
        (nil)))

(jump_insn 32 31 33 2 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 151 154 204
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 151 154


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u34(11){ }u35(13){ }u36(25){ }u37(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 151 154 204
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 151 154
;; live  gen 	 137
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 33 32 34 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 3 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 137 [ significand ])
        (ior:SI (reg/v:SI 137 [ significand ])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 151 154 204
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 151 154


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 151 154 204
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137
;; lr  def 	 24 [cc] 169
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 151 154
;; live  gen 	 24 [cc] 169
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 35 34 36 4 296 "" [1 uses])

(note 36 35 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 37 36 38 4 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 137 [ significand ])) 167 {*arm_movsi_insn} (nil))

(insn 38 37 39 4 arch/arm/vfp/vfp.h:231 (set (reg:SI 169 [ D.6005 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.6005 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 39 38 40 4 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169 [ D.6005 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 169 [ D.6005 ])
        (nil)))

(jump_insn 40 39 41 4 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 62)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 4 -> ( 5 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 151 154 204
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 151 154


;; Succ edge  5 [28.0%]  (fallthru)
;; Succ edge  8 [72.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u48(11){ }u49(13){ }u50(25){ }u51(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 151 154 204
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 151 154
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [28.0%]  (fallthru)
(note 41 40 42 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 5 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 43 42 44 5 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 151 154 204
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 151 154


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u54(11){ }u55(13){ }u56(25){ }u57(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 151 154 204
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 151 154
;; live  gen 	 140
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 44 43 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 48 6 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 140 [ tm ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 151 154 204
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 151 154


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 151 154 204
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 140 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 151 154
;; live  gen 	 24 [cc] 140 170
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 48 45 49 7 298 "" [1 uses])

(note 49 48 50 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 277 7 arch/arm/vfp/vfp.h:234 (set (reg:SI 170)
        (and:SI (reg/v:SI 137 [ significand ])
            (const_int 536870912 [0x20000000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ significand ])
        (nil)))

(insn 277 50 278 7 arch/arm/vfp/vfp.h:237 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 170)
        (nil)))

(insn 278 277 62 7 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 140 [ tm ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 7 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 151 154 204
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 151 154


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u73(11){ }u74(13){ }u75(25){ }u76(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 151 154 204
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 151 154
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [72.0%] 
(code_label 62 278 63 8 297 "" [1 uses])

(note 63 62 64 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 64 63 65 8 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.6005 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 136 [ D.6005 ])
        (nil)))

(jump_insn 65 64 66 8 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 70)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 10 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 151 154 204
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 151 154


;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u79(11){ }u80(13){ }u81(25){ }u82(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 151 154 204
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 151 154
;; live  gen 	 140
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 66 65 67 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 70 9 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 140 [ tm ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 151 154 204
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 151 154


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u83(11){ }u84(13){ }u85(25){ }u86(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 151 154 204
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 151 154
;; live  gen 	 24 [cc] 140
;; live  kill	

;; Pred edge  8 [50.0%] 
(code_label 70 67 71 10 301 "" [1 uses])

(note 71 70 279 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 279 71 280 10 arch/arm/vfp/vfp.h:242 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ significand ])
        (nil)))

(insn 280 279 81 10 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 140 [ tm ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 151 154 204
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 151 154


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 6 9 7 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u97(11){ }u98(13){ }u99(25){ }u100(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 151 154 204
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc] 171
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 151 154
;; live  gen 	 24 [cc] 171
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 81 280 82 11 299 "" [0 uses])

(note 82 81 83 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 11 arch/arm/vfp/vfpsingle.c:323 (set (reg:SI 171)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 24 [0x18]))) 67 {*arm_andsi3_insn} (nil))

(insn 84 83 85 11 arch/arm/vfp/vfpsingle.c:323 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 171)
        (nil)))

(jump_insn 85 84 86 11 arch/arm/vfp/vfpsingle.c:323 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 133)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11 -> ( 12 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 151 154 204
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 151 154


;; Succ edge  12 [50.0%]  (fallthru)
;; Succ edge  18 [50.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u104(11){ }u105(13){ }u106(25){ }u107(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 151 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc] 172
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 140 151 154
;; live  gen 	 24 [cc] 172
;; live  kill	

;; Pred edge  11 [50.0%]  (fallthru)
(note 86 85 87 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 87 86 88 12 arch/arm/vfp/vfpsingle.c:326 (set (reg:SI 172)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 16 [0x10]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ tm ])
        (nil)))

(insn 88 87 89 12 arch/arm/vfp/vfpsingle.c:326 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 172)
        (nil)))

(jump_insn 89 88 90 12 arch/arm/vfp/vfpsingle.c:326 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 151 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 151 154


;; Succ edge  13 [29.0%]  (fallthru)
;; Succ edge  14 [71.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u111(11){ }u112(13){ }u113(25){ }u114(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 141 173 174
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 154
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 139 141 173 174
;; live  kill	 14 [lr]

;; Pred edge  12 [29.0%]  (fallthru)
(note 90 89 91 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 91 90 92 13 arch/arm/vfp/vfpsingle.c:327 (set (reg/f:SI 173)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 92 91 93 13 arch/arm/vfp/vfpsingle.c:327 (set (reg/f:SI 174)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 93 92 94 13 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 0 r0)
        (reg/f:SI 173)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))
        (nil)))

(insn 94 93 95 13 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 1 r1)
        (reg/f:SI 174)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 174)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8]))
            (nil))))

(insn 95 94 96 13 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 96 95 97 13 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 3 r3)
        (reg/v:SI 154 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 154 [ fpscr ])
        (nil)))

(call_insn 97 96 98 13 arch/arm/vfp/vfpsingle.c:327 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 98 97 100 13 arch/arm/vfp/vfpsingle.c:327 (set (reg/v:SI 141 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 100 98 103 13 arch/arm/vfp/vfpsingle.c:324 (set (reg/v/f:SI 139 [ vsp ])
        (reg/f:SI 173)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 173)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))
;; End of basic block 13 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 151
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 151


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u131(11){ }u132(13){ }u133(25){ }u134(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 151
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 151
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  12 [71.0%] 
(code_label 103 100 104 14 304 "" [1 uses])

(note 104 103 105 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 14 arch/arm/vfp/vfpsingle.c:328 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.6008 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.6008 ])
        (nil)))

(jump_insn 106 105 135 14 arch/arm/vfp/vfpsingle.c:328 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 112)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151


;; Succ edge  15 [39.0%]  (fallthru)
;; Succ edge  16 [61.0%] 

;; Start of basic block ( 14 18) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u137(11){ }u138(13){ }u139(25){ }u140(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 139 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; live  gen 	 139 141
;; live  kill	

;; Pred edge  14 [39.0%]  (fallthru)
;; Pred edge  18 [39.0%] 
(code_label 135 106 107 15 308 "" [1 uses])

(note 107 135 108 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 108 107 109 15 arch/arm/vfp/vfpsingle.c:330 (set (reg/v/f:SI 139 [ vsp ])
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 109 108 112 15 arch/arm/vfp/vfpsingle.c:331 (set (reg/v:SI 141 [ ret ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 15 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 151
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 151


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 21 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u142(11){ }u143(13){ }u144(25){ }u145(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 139 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; live  gen 	 139 141
;; live  kill	

;; Pred edge  21 [71.0%] 
;; Pred edge  14 [61.0%] 
(code_label 112 109 113 16 306 "" [2 uses])

(note 113 112 114 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 114 113 116 16 arch/arm/vfp/vfpsingle.c:334 (set (reg/v/f:SI 139 [ vsp ])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 116 114 117 16 arch/arm/vfp/vfpsingle.c:335 (set (reg/v:SI 141 [ ret ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 151
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 151


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 16 15 13) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u147(11){ }u148(13){ }u149(25){ }u150(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 151
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 151
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 148 176 177 178 179 180 181 182 183
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 151
;; live  gen 	 0 [r0] 1 [r1] 148 176 177 178 179 180 181 182 183
;; live  kill	 14 [lr]

;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 117 116 118 17 305 "" [0 uses])

(note 118 117 119 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 119 118 120 17 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 176 [ <variable>.exponent ])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 139 [ vsp ]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 120 119 121 17 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 177)
        (ashift:SI (reg:SI 176 [ <variable>.exponent ])
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 176 [ <variable>.exponent ])
        (nil)))

(insn 121 120 122 17 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 178 [ <variable>.sign ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 139 [ vsp ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 122 121 123 17 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 179)
        (ashift:SI (reg:SI 178 [ <variable>.sign ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 178 [ <variable>.sign ])
        (nil)))

(insn 123 122 124 17 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 180)
        (plus:SI (reg:SI 177)
            (reg:SI 179))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 179)
        (expr_list:REG_DEAD (reg:SI 177)
            (nil))))

(insn 124 123 125 17 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 182 [ <variable>.significand ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 139 [ vsp ])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 139 [ vsp ])
        (nil)))

(insn 125 124 126 17 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 181)
        (lshiftrt:SI (reg:SI 182 [ <variable>.significand ])
            (const_int 7 [0x7]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 182 [ <variable>.significand ])
        (nil)))

(insn 126 125 127 17 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 183)
        (plus:SI (reg:SI 180)
            (reg:SI 181))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 181)
        (expr_list:REG_DEAD (reg:SI 180)
            (nil))))

(insn 127 126 128 17 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 0 r0)
        (reg:SI 183)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 183)
        (nil)))

(insn 128 127 129 17 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 1 r1)
        (reg/v:SI 151 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 151 [ sd ])
        (nil)))

(call_insn 129 128 130 17 arch/arm/vfp/vfpsingle.c:337 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 130 129 133 17 arch/arm/vfp/vfpsingle.c:338 (set (reg:SI 148 [ D.4453 ])
        (reg/v:SI 141 [ ret ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 141 [ ret ])
        (nil)))
;; End of basic block 17 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u167(11){ }u168(13){ }u169(25){ }u170(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 151 154 204
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc] 184
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 151 154
;; live  gen 	 24 [cc] 184
;; live  kill	

;; Pred edge  11 [50.0%] 
(code_label 133 130 134 18 303 "" [1 uses])

(note 134 133 136 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 136 134 137 18 arch/arm/vfp/vfpsingle.c:344 (set (reg:SI 184)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 137 136 138 18 arch/arm/vfp/vfpsingle.c:344 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 184)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 184)
        (nil)))

(jump_insn 138 137 139 18 arch/arm/vfp/vfpsingle.c:344 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 135)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 18 -> ( 15 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 151 154 204
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 151 154


;; Succ edge  15 [39.0%] 
;; Succ edge  19 [61.0%]  (fallthru)

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u174(11){ }u175(13){ }u176(25){ }u177(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 151 154 204
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc] 185
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 151 154
;; live  gen 	 24 [cc] 185
;; live  kill	

;; Pred edge  18 [61.0%]  (fallthru)
(note 139 138 140 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 140 139 141 19 arch/arm/vfp/vfpsingle.c:350 (set (reg:SI 185)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ tm ])
        (nil)))

(insn 141 140 142 19 arch/arm/vfp/vfpsingle.c:350 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 185)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 185)
        (nil)))

(jump_insn 142 141 143 19 arch/arm/vfp/vfpsingle.c:350 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 147)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 19 -> ( 20 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 154 204
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 154


;; Succ edge  20 [29.0%]  (fallthru)
;; Succ edge  21 [71.0%] 

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u181(11){ }u182(13){ }u183(25){ }u184(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 154 204
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 186
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 154
;; live  gen 	 0 [r0] 186
;; live  kill	 14 [lr]

;; Pred edge  19 [29.0%]  (fallthru)
(note 143 142 144 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 20 arch/arm/vfp/vfpsingle.c:351 (set (reg/f:SI 186)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 145 144 146 20 arch/arm/vfp/vfpsingle.c:351 (set (reg:SI 0 r0)
        (reg/f:SI 186)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 186)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8]))
            (nil))))

(call_insn 146 145 147 20 arch/arm/vfp/vfpsingle.c:351 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 20 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 154 204
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 154


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 19 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u190(11){ }u191(13){ }u192(25){ }u193(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 154 204
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 187
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 154
;; live  gen 	 24 [cc] 187
;; live  kill	

;; Pred edge  19 [71.0%] 
;; Pred edge  20 [100.0%]  (fallthru)
(code_label 147 146 148 21 309 "" [1 uses])

(note 148 147 149 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 149 148 150 21 arch/arm/vfp/vfpsingle.c:356 (set (reg:SI 187 [ vsm.sign ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -6 [0xfffffffffffffffa])) [0 vsm.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 150 149 151 21 arch/arm/vfp/vfpsingle.c:356 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 187 [ vsm.sign ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 151 150 152 21 arch/arm/vfp/vfpsingle.c:356 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 112)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 21 -> ( 16 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 154 187 204
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 154 187


;; Succ edge  16 [71.0%] 
;; Succ edge  22 [29.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u197(11){ }u198(13){ }u199(25){ }u200(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 154 187 204
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 187
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 146 147 190 191 192 194 196
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 154 187
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 133 146 147 190 191 192 194 196
;; live  kill	 14 [lr]

;; Pred edge  21 [29.0%]  (fallthru)
(note 152 151 155 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 155 152 156 22 arch/arm/vfp/vfpsingle.c:364 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -14 [0xfffffffffffffff2])) [0 vsd.sign+0 S2 A16])
        (subreg:HI (reg:SI 187 [ vsm.sign ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 156 155 157 22 arch/arm/vfp/vfpsingle.c:365 (set (reg:SI 147 [ D.4460 ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -8 [0xfffffffffffffff8])) [0 vsm.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 157 156 158 22 arch/arm/vfp/vfpsingle.c:365 (set (reg:SI 190 [ D.4460 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 147 [ D.4460 ]) 0))) 155 {*arm_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 147 [ D.4460 ])
        (nil)))

(insn 158 157 159 22 arch/arm/vfp/vfpsingle.c:365 (set (reg:SI 191)
        (plus:SI (reg:SI 190 [ D.4460 ])
            (const_int -127 [0xffffffffffffff81]))) 4 {*arm_addsi3} (nil))

(insn 159 158 161 22 arch/arm/vfp/vfpsingle.c:365 (set (reg:SI 192)
        (ashiftrt:SI (reg:SI 191)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 191)
        (nil)))

(insn 161 159 162 22 arch/arm/vfp/vfpsingle.c:365 (set (reg:SI 194)
        (plus:SI (reg:SI 192)
            (const_int 127 [0x7f]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 192)
        (nil)))

(insn 162 161 164 22 arch/arm/vfp/vfpsingle.c:365 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vsd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 194) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 194)
        (nil)))

(insn 164 162 165 22 arch/arm/vfp/vfpsingle.c:366 (set (reg:SI 0 r0)
        (reg:SI 190 [ D.4460 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 190 [ D.4460 ])
        (nil)))

(insn 165 164 166 22 arch/arm/vfp/vfpsingle.c:366 (set (reg:SI 1 r1)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vsm.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 166 165 167 22 arch/arm/vfp/vfpsingle.c:366 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_estimate_sqrt_significand") [flags 0x3] <function_decl 0x10a9da80 vfp_estimate_sqrt_significand>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 167 166 168 22 arch/arm/vfp/vfpsingle.c:366 (set (reg:SI 146 [ D.4469 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 168 167 169 22 arch/arm/vfp/vfpsingle.c:366 (set (reg:SI 133 [ ivtmp.1072 ])
        (plus:SI (reg:SI 146 [ D.4469 ])
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 146 [ D.4469 ])
        (nil)))

(insn 169 168 170 22 arch/arm/vfp/vfpsingle.c:366 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 vsd.significand+0 S4 A32])
        (reg:SI 133 [ ivtmp.1072 ])) 167 {*arm_movsi_insn} (nil))

(insn 170 169 171 22 arch/arm/vfp/vfpsingle.c:373 (set (reg:SI 196)
        (and:SI (reg:SI 133 [ ivtmp.1072 ])
            (const_int 127 [0x7f]))) 67 {*arm_andsi3_insn} (nil))

(insn 171 170 172 22 arch/arm/vfp/vfpsingle.c:373 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 5 [0x5]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 196)
        (nil)))

(jump_insn 172 171 173 22 arch/arm/vfp/vfpsingle.c:373 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 234)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 22 -> ( 23 29)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 151 154 187 204
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 151 154 187


;; Succ edge  23 [50.0%]  (fallthru)
;; Succ edge  29 [50.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u226(11){ }u227(13){ }u228(25){ }u229(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 151 154 187 204
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 151 154 187
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  22 [50.0%]  (fallthru)
(note 173 172 174 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 174 173 175 23 arch/arm/vfp/vfpsingle.c:374 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ ivtmp.1072 ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 175 174 176 23 arch/arm/vfp/vfpsingle.c:374 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 181)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
            (nil))))
;; End of basic block 23 -> ( 24 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 151 154 187 204
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 151 154 187


;; Succ edge  24 [27.0%]  (fallthru)
;; Succ edge  25 [73.0%] 

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u232(11){ }u233(13){ }u234(25){ }u235(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 197
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 154
;; live  gen 	 197
;; live  kill	

;; Pred edge  23 [27.0%]  (fallthru)
(note 176 175 177 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 177 176 178 24 arch/arm/vfp/vfpsingle.c:375 (set (reg:SI 197)
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))

(insn 178 177 181 24 arch/arm/vfp/vfpsingle.c:375 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 vsd.significand+0 S4 A32])
        (reg:SI 197)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 197)
        (expr_list:REG_EQUAL (const_int -1 [0xffffffffffffffff])
            (nil))))
;; End of basic block 24 -> ( 29)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 154


;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 23) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u238(11){ }u239(13){ }u240(25){ }u241(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 151 154 187 204
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 187 204
;; lr  def 	 24 [cc] 138 144 198 199 200 201 207 227
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 151 154 187
;; live  gen 	 138 144 198 199 200 201 204 207 227
;; live  kill	 24 [cc]

;; Pred edge  23 [73.0%] 
(code_label 181 178 182 25 311 "" [1 uses])

(note 182 181 183 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 183 182 184 25 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 198 [ vsm.exponent ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -8 [0xfffffffffffffff8])) [0 vsm.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 184 183 185 25 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 199)
        (and:SI (reg:SI 198 [ vsm.exponent ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 198 [ vsm.exponent ])
        (nil)))

(insn 185 184 186 25 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 200)
        (xor:SI (reg:SI 199)
            (const_int 1 [0x1]))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 199)
        (nil)))

(insn 186 185 187 25 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 201 [ vsm.significand ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vsm.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 187 186 188 25 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 144 [ D.4482 ])
        (ashift:SI (reg:SI 201 [ vsm.significand ])
            (reg:SI 200))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 201 [ vsm.significand ])
        (expr_list:REG_DEAD (reg:SI 200)
            (nil))))

(insn 188 187 191 25 arch/arm/vfp/vfpsingle.c:379 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vsm.significand+0 S4 A32])
        (reg:SI 144 [ D.4482 ])) 167 {*arm_movsi_insn} (nil))

(insn 191 188 192 25 arch/arm/vfp/vfpsingle.c:381 (set (subreg:SI (reg:DI 204 [ D.4482 ]) 4)
        (reg:SI 144 [ D.4482 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 144 [ D.4482 ])
        (nil)))

(insn 192 191 196 25 arch/arm/vfp/vfpsingle.c:381 (set (subreg:SI (reg:DI 204 [ D.4482 ]) 0)
        (reg:SI 187 [ vsm.sign ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 187 [ vsm.sign ])
        (nil)))

(insn 196 192 200 25 arch/arm/vfp/vfpsingle.c:381 (set (reg:DI 207)
        (mult:DI (zero_extend:DI (reg:SI 133 [ ivtmp.1072 ]))
            (zero_extend:DI (reg:SI 133 [ ivtmp.1072 ])))) 51 {*umulsidi3_v6} (nil))

(insn 200 196 206 25 arch/arm/vfp/vfpsingle.c:381 (parallel [
            (set (reg/v:DI 138 [ rem ])
                (minus:DI (reg:DI 204 [ D.4482 ])
                    (reg:DI 207)))
            (clobber (reg:CC 24 cc))
        ]) 20 {*arm_subdi3} (expr_list:REG_DEAD (reg:DI 207)
        (expr_list:REG_DEAD (reg:DI 204 [ D.4482 ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 206 200 213 25 arch/arm/vfp/vfpsingle.c:387 (set (reg:DI 227)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 25 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 151 154 227
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 151 154 227


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 27) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u267(11){ }u268(13){ }u269(25){ }u270(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 151 154 227
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 227
;; lr  def 	 24 [cc] 138 142 208 209 210
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 151 154 227
;; live  gen 	 138 142 208 209 210
;; live  kill	 24 [cc]

;; Pred edge  27 [21.0%] 
(code_label 213 206 203 26 313 "" [1 uses])

(note 203 213 204 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 204 203 205 26 arch/arm/vfp/vfpsingle.c:387 (set (reg:DI 208 [ ivtmp.1072 ])
        (zero_extend:DI (reg:SI 133 [ ivtmp.1072 ]))) 138 {*arm_zero_extendsidi2} (nil))

(insn 205 204 207 26 arch/arm/vfp/vfpsingle.c:387 (parallel [
            (set (reg:DI 209)
                (plus:DI (reg:DI 208 [ ivtmp.1072 ])
                    (reg:DI 208 [ ivtmp.1072 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 208 [ ivtmp.1072 ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 207 205 208 26 arch/arm/vfp/vfpsingle.c:387 (set (reg:DI 210)
        (ior:DI (reg:DI 209)
            (reg:DI 227))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 209)
        (expr_list:REG_EQUAL (ior:DI (reg:DI 209)
                (const_int 1 [0x1]))
            (nil))))

(insn 208 207 209 26 arch/arm/vfp/vfpsingle.c:387 (parallel [
            (set (reg:DI 142 [ D.4491 ])
                (plus:DI (reg:DI 210)
                    (reg/v:DI 138 [ rem ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 210)
        (expr_list:REG_DEAD (reg/v:DI 138 [ rem ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 209 208 210 26 arch/arm/vfp/vfpsingle.c:387 (set (reg/v:DI 138 [ rem ])
        (reg:DI 142 [ D.4491 ])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 142 [ D.4491 ])
        (nil)))
;; End of basic block 26 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 151 154 227
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 151 154 227


;; Succ edge  27 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 25 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u279(11){ }u280(13){ }u281(25){ }u282(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 151 154 227
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138
;; lr  def 	 24 [cc] 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 151 154 227
;; live  gen 	 24 [cc] 133
;; live  kill	

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  26 [100.0%]  (fallthru,dfs_back)
(code_label 210 209 211 27 312 "" [0 uses])

(note 211 210 212 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 212 211 214 27 arch/arm/vfp/vfpsingle.c:387 (set (reg:SI 133 [ ivtmp.1072 ])
        (plus:SI (reg:SI 133 [ ivtmp.1072 ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(insn 214 212 215 27 arch/arm/vfp/vfpsingle.c:385 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 138 [ rem ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 215 214 264 27 arch/arm/vfp/vfpsingle.c:385 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil))))
;; End of basic block 27 -> ( 26 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 151 154 227
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 151 154 227


;; Succ edge  26 [21.0%] 
;; Succ edge  28 [79.0%]  (fallthru,loop_exit)

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u286(11){ }u287(13){ }u288(25){ }u289(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 151 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138
;; lr  def 	 24 [cc] 212 213 214 215
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 151 154
;; live  gen 	 24 [cc] 212 213 214 215
;; live  kill	

;; Pred edge  27 [79.0%]  (fallthru,loop_exit)
(note 264 215 225 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 225 264 226 28 arch/arm/vfp/vfpsingle.c:389 (set (reg:SI 213 [ rem ])
        (subreg:SI (reg/v:DI 138 [ rem ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 226 225 281 28 arch/arm/vfp/vfpsingle.c:389 (set (reg:SI 213 [ rem ])
        (ior:SI (reg:SI 213 [ rem ])
            (subreg:SI (reg/v:DI 138 [ rem ]) 4))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:DI 138 [ rem ])
        (nil)))

(insn 281 226 282 28 arch/arm/vfp/vfpsingle.c:389 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 213 [ rem ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 213 [ rem ])
        (nil)))

(insn 282 281 231 28 arch/arm/vfp/vfpsingle.c:389 (set (reg:SI 212)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 231 282 232 28 arch/arm/vfp/vfpsingle.c:389 (set (reg:SI 214)
        (plus:SI (reg:SI 133 [ ivtmp.1072 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 133 [ ivtmp.1072 ])
        (nil)))

(insn 232 231 233 28 arch/arm/vfp/vfpsingle.c:389 (set (reg:SI 215)
        (ior:SI (reg:SI 212)
            (reg:SI 214))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 214)
        (expr_list:REG_DEAD (reg:SI 212)
            (nil))))

(insn 233 232 234 28 arch/arm/vfp/vfpsingle.c:389 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 vsd.significand+0 S4 A32])
        (reg:SI 215)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 215)
        (nil)))
;; End of basic block 28 -> ( 29)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 154
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 154


;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 22 24 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u309(11){ }u310(13){ }u311(25){ }u312(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 154
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 154
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 145 148 216 218 219 220 221
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 154
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 145 148 216 218 219 220 221
;; live  kill	 14 [lr]

;; Pred edge  22 [50.0%] 
;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  28 [100.0%]  (fallthru)
(code_label 234 233 235 29 310 "" [1 uses])

(note 235 234 236 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 236 235 237 29 arch/arm/vfp/vfpsingle.c:392 (set (reg:SI 145 [ D.4471 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 vsd.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 237 236 238 29 arch/arm/vfp/vfpsingle.c:392 (set (reg:SI 216)
        (ashift:SI (reg:SI 145 [ D.4471 ])
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 238 237 239 29 arch/arm/vfp/vfpsingle.c:392 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 216)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 216)
        (nil)))

(insn 239 238 240 29 arch/arm/vfp/vfpsingle.c:392 (set (reg:SI 218)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 240 239 241 29 arch/arm/vfp/vfpsingle.c:392 (set (reg:SI 219)
        (lshiftrt:SI (reg:SI 145 [ D.4471 ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 145 [ D.4471 ])
        (nil)))

(insn 241 240 242 29 arch/arm/vfp/vfpsingle.c:392 (set (reg:SI 220)
        (ior:SI (reg:SI 218)
            (reg:SI 219))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 219)
        (expr_list:REG_DEAD (reg:SI 218)
            (nil))))

(insn 242 241 243 29 arch/arm/vfp/vfpsingle.c:392 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 vsd.significand+0 S4 A32])
        (reg:SI 220)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 220)
        (nil)))

(insn 243 242 244 29 arch/arm/vfp/vfpsingle.c:394 (set (reg/f:SI 221)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 244 243 245 29 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 0 r0)
        (reg/v:SI 151 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 151 [ sd ])
        (nil)))

(insn 245 244 246 29 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 1 r1)
        (reg/f:SI 221)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 221)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(insn 246 245 247 29 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 2 r2)
        (reg/v:SI 154 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 154 [ fpscr ])
        (nil)))

(insn 247 246 248 29 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 248 247 249 29 arch/arm/vfp/vfpsingle.c:394 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 249 248 250 29 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 148 [ D.4453 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 29 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 17 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u333(11){ }u334(13){ }u335(25){ }u336(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%]  (fallthru)
(code_label 250 249 251 30 307 "" [0 uses])

(note 251 250 256 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 256 251 262 30 arch/arm/vfp/vfpsingle.c:395 (set (reg/i:SI 0 r0)
        (reg:SI 148 [ D.4453 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 148 [ D.4453 ])
        (nil)))

(insn 262 256 0 30 arch/arm/vfp/vfpsingle.c:395 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 30 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function vfp_single_fcvtd (vfp_single_fcvtd)[0:165]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 25 n_edges 33 count 46 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 25 n_edges 33 count 48 (  1.9)

**scanning insn=2
mems_found = 0, cannot_delete = true

**scanning insn=4
mems_found = 0, cannot_delete = true

**scanning insn=5
mems_found = 0, cannot_delete = true

**scanning insn=10
mems_found = 0, cannot_delete = true

**scanning insn=11
mems_found = 0, cannot_delete = true

**scanning insn=12
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -6 [0xfffffffffffffffa]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -6 [0xfffffffffffffffa]))
  gid=0 offset=-6 
 processing const base store gid=0[-6..-4)
mems_found = 1, cannot_delete = false

**scanning insn=13
mems_found = 0, cannot_delete = true

**scanning insn=14
mems_found = 0, cannot_delete = true

**scanning insn=15
mems_found = 0, cannot_delete = true

**scanning insn=16
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -8 [0xfffffffffffffff8]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -8 [0xfffffffffffffff8]))
  gid=0 offset=-8 
 processing const base store gid=0[-8..-6)
    trying store in insn=12 gid=0[-6..-4)
mems_found = 1, cannot_delete = false

**scanning insn=17
mems_found = 0, cannot_delete = true

**scanning insn=18
mems_found = 0, cannot_delete = true

**scanning insn=19
mems_found = 0, cannot_delete = true

**scanning insn=20
mems_found = 0, cannot_delete = true

**scanning insn=21
mems_found = 0, cannot_delete = true

**scanning insn=24
mems_found = 0, cannot_delete = true

**scanning insn=25
mems_found = 0, cannot_delete = true

**scanning insn=27
mems_found = 0, cannot_delete = true

**scanning insn=28
mems_found = 0, cannot_delete = true

**scanning insn=29
mems_found = 0, cannot_delete = true

**scanning insn=30
mems_found = 0, cannot_delete = true

**scanning insn=31
mems_found = 0, cannot_delete = true

**scanning insn=33
mems_found = 0, cannot_delete = true

**scanning insn=36
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))
  gid=0 offset=-4 
 processing const base store gid=0[-4..0)
mems_found = 1, cannot_delete = false

**scanning insn=37
mems_found = 0, cannot_delete = true

**scanning insn=38
mems_found = 0, cannot_delete = true

**scanning insn=39
mems_found = 0, cannot_delete = true

**scanning insn=41
mems_found = 0, cannot_delete = true

**scanning insn=42
mems_found = 0, cannot_delete = true

**scanning insn=44
mems_found = 0, cannot_delete = true

**scanning insn=49
mems_found = 0, cannot_delete = true

**scanning insn=50
mems_found = 0, cannot_delete = true

**scanning insn=51
mems_found = 0, cannot_delete = true

**scanning insn=53
mems_found = 0, cannot_delete = true

**scanning insn=54
mems_found = 0, cannot_delete = true

**scanning insn=59
mems_found = 0, cannot_delete = true

**scanning insn=64
mems_found = 0, cannot_delete = true

**scanning insn=65
mems_found = 0, cannot_delete = true

**scanning insn=67
mems_found = 0, cannot_delete = true

**scanning insn=72
mems_found = 0, cannot_delete = true

**scanning insn=190
mems_found = 0, cannot_delete = true

**scanning insn=83
mems_found = 0, cannot_delete = true

**scanning insn=86
mems_found = 0, cannot_delete = true

**scanning insn=87
mems_found = 0, cannot_delete = true

**scanning insn=88
mems_found = 0, cannot_delete = true

**scanning insn=90
mems_found = 0, cannot_delete = true

**scanning insn=91
mems_found = 0, cannot_delete = true

**scanning insn=92
  mem: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)

   after canon_rtx address: (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>)
  gid=1 offset=0 
 processing const load gid=1[0..4)

**scanning insn=95
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -6 [0xfffffffffffffffa]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -6 [0xfffffffffffffffa]))
  gid=0 offset=-6 
 processing const load gid=0[-6..-4)
mems_found = 0, cannot_delete = true

**scanning insn=96
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -22 [0xffffffffffffffea]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -22 [0xffffffffffffffea]))
  gid=0 offset=-22 
 processing const base store gid=0[-22..-20)
mems_found = 1, cannot_delete = false

**scanning insn=97
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -4 [0xfffffffffffffffc]))
  gid=0 offset=-4 
 processing const load gid=0[-4..0)
mems_found = 0, cannot_delete = true

**scanning insn=99
mems_found = 0, cannot_delete = true

**scanning insn=100
mems_found = 0, cannot_delete = true

**scanning insn=101
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -16 [0xfffffffffffffff0]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -16 [0xfffffffffffffff0]))
  gid=0 offset=-16 
 processing const base store gid=0[-16..-8)
    trying store in insn=96 gid=0[-22..-20)
mems_found = 1, cannot_delete = false

**scanning insn=102
mems_found = 0, cannot_delete = true

**scanning insn=103
mems_found = 0, cannot_delete = true

**scanning insn=104
mems_found = 0, cannot_delete = true

**scanning insn=106
mems_found = 0, cannot_delete = true

**scanning insn=108
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -24 [0xffffffffffffffe8]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -24 [0xffffffffffffffe8]))
  gid=0 offset=-24 
 processing const base store gid=0[-24..-22)
mems_found = 1, cannot_delete = false

**scanning insn=109
mems_found = 0, cannot_delete = true

**scanning insn=110
mems_found = 0, cannot_delete = true

**scanning insn=112
mems_found = 0, cannot_delete = true

**scanning insn=113
mems_found = 0, cannot_delete = true

**scanning insn=114
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -16 [0xfffffffffffffff0]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -16 [0xfffffffffffffff0]))
  gid=0 offset=-16 
 processing const base store gid=0[-16..-8)
expanding: r169 into: (ior:DI (value:DI)
    (value:DI))
expanding value DI into: r138
expanding: r138 into: NULL
expanding value DI into: (const_int 2305843009213693952 [0x2000000000000000])
mems_found = 1, cannot_delete = false

**scanning insn=119
mems_found = 0, cannot_delete = true

**scanning insn=120
mems_found = 0, cannot_delete = true

**scanning insn=121
mems_found = 0, cannot_delete = true

**scanning insn=125
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -24 [0xffffffffffffffe8]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -24 [0xffffffffffffffe8]))
  gid=0 offset=-24 
 processing const base store gid=0[-24..-22)
mems_found = 1, cannot_delete = false

**scanning insn=130
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -8 [0xfffffffffffffff8]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -8 [0xfffffffffffffff8]))
  gid=0 offset=-8 
 processing const load gid=0[-8..-6)
mems_found = 0, cannot_delete = true

**scanning insn=132
mems_found = 0, cannot_delete = true

**scanning insn=133
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -24 [0xffffffffffffffe8]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -24 [0xffffffffffffffe8]))
  gid=0 offset=-24 
 processing const base store gid=0[-24..-22)
mems_found = 1, cannot_delete = false

**scanning insn=136
mems_found = 0, cannot_delete = true

**scanning insn=137
mems_found = 0, cannot_delete = true

**scanning insn=138
  mem: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)

   after cselib_expand address: (reg/f:SI 13 sp)

   after canon_rtx address: (reg/f:SI 13 sp)
  varying cselib base=2 offset = 0
 processing cselib store [0..4)
mems_found = 1, cannot_delete = false

**scanning insn=139
mems_found = 0, cannot_delete = true

**scanning insn=140
mems_found = 0, cannot_delete = true

**scanning insn=141
mems_found = 0, cannot_delete = true

**scanning insn=142
mems_found = 0, cannot_delete = true

**scanning insn=143
  mem: (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x41] <function_decl 0x10a9da00 vfp_double_normaliseround>)

   after canon_rtx address: (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x41] <function_decl 0x10a9da00 vfp_double_normaliseround>)
  gid=2 offset=0 
 processing const load gid=2[0..4)

**scanning insn=144
mems_found = 0, cannot_delete = true

**scanning insn=150
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -12 [0xfffffffffffffff4]))
  gid=0 offset=-12 
 processing const load gid=0[-12..-8)
mems_found = 0, cannot_delete = true

**scanning insn=151
mems_found = 0, cannot_delete = true

**scanning insn=152
  mem: (plus:SI (reg/f:SI 25 sfp)
    (const_int -16 [0xfffffffffffffff0]))

   after canon_rtx address: (plus:SI (reg/f:SI 25 sfp)
    (const_int -16 [0xfffffffffffffff0]))
  gid=0 offset=-16 
 processing const load gid=0[-16..-12)
mems_found = 0, cannot_delete = true

**scanning insn=153
mems_found = 0, cannot_delete = true

**scanning insn=154
mems_found = 0, cannot_delete = true

**scanning insn=156
mems_found = 0, cannot_delete = true

**scanning insn=157
mems_found = 0, cannot_delete = true

**scanning insn=158
mems_found = 0, cannot_delete = true

**scanning insn=162
mems_found = 0, cannot_delete = true

**scanning insn=163
mems_found = 0, cannot_delete = true

**scanning insn=164
mems_found = 0, cannot_delete = true

**scanning insn=165
mems_found = 0, cannot_delete = true

**scanning insn=166
mems_found = 0, cannot_delete = true

**scanning insn=167
  mem: (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>)

   after canon_rtx address: (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>)
  gid=3 offset=0 
 processing const load gid=3[0..4)

**scanning insn=174
mems_found = 0, cannot_delete = true

**scanning insn=180
mems_found = 0, cannot_delete = false
group 0 is frame related group 0(20+0): n 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 21, 22, 23, 24 p 
group 1(0+0): n  p 
group 2(0+0): n  p 
group 3(0+0): n  p 
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
doing global processing
df_worklist_dataflow_doublequeue:n_basic_blocks 25 n_edges 33 count 49 (    2)


*** Global dataflow info after analysis.

( )->[0]->( 2 )
  in:   
  gen:  
  kill: *MISSING*
  out:  1, 2, 3, 4, 5, 6, 7, 8

( 0 )->[2]->( 3 4 )
  in:   1, 2, 3, 4, 5, 6, 7, 8
  gen:  5, 6, 7, 8
  kill: 
  out:  1, 2, 3, 4

( 2 )->[3]->( 4 )
  in:   1, 2, 3, 4
  gen:  
  kill: 
  out:  1, 2, 3, 4

( 2 3 )->[4]->( 5 10 )
  in:   1, 2, 3, 4
  gen:  1, 2, 3, 4
  kill: 
  out:  

( 4 )->[5]->( 6 7 )
  in:   
  gen:  
  kill: 
  out:  

( 5 )->[6]->( 13 )
  in:   
  gen:  
  kill: 
  out:  

( 5 )->[7]->( 9 8 )
  in:   
  gen:  
  kill: 
  out:  

( 7 )->[8]->( 14 )
  in:   
  gen:  
  kill: 
  out:  

( 7 )->[9]->( 13 )
  in:   
  gen:  
  kill: 
  out:  

( 4 )->[10]->( 12 11 )
  in:   
  gen:  
  kill: 
  out:  

( 10 )->[11]->( 13 )
  in:   
  gen:  
  kill: 
  out:  

( 10 )->[12]->( 13 )
  in:   
  gen:  
  kill: 
  out:  

( 6 9 11 12 )->[13]->( 14 )
  in:   
  gen:  
  kill: 
  out:  

( 13 8 )->[14]->( 15 16 )
  in:   
  gen:  
  kill: 
  out:  

( 14 )->[15]->( 16 )
  in:   
  gen:  
  kill: *MISSING*
  out:  9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20

( 14 15 )->[16]->( 17 19 )
  in:   9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20
  gen:  9, 10, 11, 12, 13, 14, 15, 16, 17, 18
  kill: 1, 2, 3, 4, 5, 6
  out:  19, 20

( 16 )->[17]->( 18 23 )
  in:   19, 20
  gen:  19, 20
  kill: 
  out:  

( 17 )->[18]->( 23 )
  in:   9, 10, 11, 12, 13, 14, 15, 16
  gen:  9, 10, 11, 12, 13, 14, 15, 16
  kill: 
  out:  

( 16 )->[19]->( 20 21 )
  in:   19, 20
  gen:  
  kill: 
  out:  19, 20

( 19 )->[20]->( 22 )
  in:   19, 20
  gen:  19, 20
  kill: 
  out:  

( 19 )->[21]->( 22 )
  in:   19, 20
  gen:  19, 20
  kill: 7, 8
  out:  

( 20 21 )->[22]->( 24 )
  in:   
  gen:  
  kill: *MISSING*
  out:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20

( 17 18 )->[23]->( 24 )
  in:   
  gen:  
  kill: *MISSING*
  out:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20

( 22 23 )->[24]->( 1 )
  in:   1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20
  gen:  
  kill: 
  out:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20

( 24 )->[1]->( )
  in:   1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20
  gen:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20
  kill: *MISSING*
  out:  *MISSING*

starting to process insn 31
  v:  1, 2, 3, 4
starting to process insn 30
  v:  1, 2, 3, 4
starting to process insn 29
  v:  1, 2, 3, 4
starting to process insn 28
  v:  1, 2, 3, 4
starting to process insn 27
  v:  1, 2, 3, 4
starting to process insn 25
  v:  1, 2, 3, 4
starting to process insn 24
  v:  1, 2, 3, 4
starting to process insn 21
  v:  1, 2, 3, 4
starting to process insn 20
  v:  1, 2, 3, 4
starting to process insn 19
  v:  1, 2, 3, 4
starting to process insn 18
  v:  1, 2, 3, 4
starting to process insn 17
  v:  1, 2, 3, 4
starting to process insn 16
  v:  1, 2, 3, 4
i = -8, index = 8
failing at i = -8
starting to process insn 15
  v:  1, 2, 3, 4, 7, 8
starting to process insn 14
  v:  1, 2, 3, 4, 7, 8
starting to process insn 13
  v:  1, 2, 3, 4, 7, 8
starting to process insn 12
  v:  1, 2, 3, 4, 7, 8
i = -6, index = 6
failing at i = -6
starting to process insn 11
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 10
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 5
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 4
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 2
  v:  1, 2, 3, 4, 5, 6, 7, 8
starting to process insn 33
  v:  1, 2, 3, 4
starting to process insn 39
  v:  
starting to process insn 38
  v:  
starting to process insn 37
  v:  
starting to process insn 36
  v:  
starting to process insn 42
  v:  
starting to process insn 41
  v:  
starting to process insn 44
  v:  
starting to process insn 51
  v:  
starting to process insn 50
  v:  
starting to process insn 49
  v:  
starting to process insn 54
  v:  
starting to process insn 53
  v:  
starting to process insn 59
  v:  
starting to process insn 65
  v:  
starting to process insn 64
  v:  
starting to process insn 67
  v:  
starting to process insn 190
  v:  
starting to process insn 72
  v:  
starting to process insn 83
  v:  
starting to process insn 88
  v:  
starting to process insn 87
  v:  
starting to process insn 86
  v:  
starting to process insn 92
  v:  9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20
wild read
starting to process insn 91
  v:  
starting to process insn 90
  v:  
starting to process insn 104
  v:  19, 20
starting to process insn 103
  v:  19, 20
starting to process insn 102
  v:  19, 20
starting to process insn 101
  v:  19, 20
i = -16, index = 16
failing at i = -16
starting to process insn 100
  v:  9, 10, 11, 12, 13, 14, 15, 16, 19, 20
starting to process insn 99
  v:  9, 10, 11, 12, 13, 14, 15, 16, 19, 20
starting to process insn 97
  v:  9, 10, 11, 12, 13, 14, 15, 16, 19, 20
regular read
starting to process insn 96
  v:  9, 10, 11, 12, 13, 14, 15, 16, 19, 20
i = -22, index = 18
failing at i = -22
starting to process insn 95
  v:  9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20
regular read
starting to process insn 110
  v:  
starting to process insn 109
  v:  
starting to process insn 108
  v:  
starting to process insn 106
  v:  19, 20
starting to process insn 114
  v:  
starting to process insn 113
  v:  9, 10, 11, 12, 13, 14, 15, 16
starting to process insn 112
  v:  9, 10, 11, 12, 13, 14, 15, 16
starting to process insn 121
  v:  19, 20
starting to process insn 120
  v:  19, 20
starting to process insn 119
  v:  19, 20
starting to process insn 125
  v:  
starting to process insn 133
  v:  
starting to process insn 132
  v:  19, 20
starting to process insn 130
  v:  19, 20
regular read
starting to process insn 144
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20
starting to process insn 143
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20
wild read
starting to process insn 142
  v:  
starting to process insn 141
  v:  
starting to process insn 140
  v:  
starting to process insn 139
  v:  
starting to process insn 138
  v:  
starting to process insn 137
  v:  
starting to process insn 136
  v:  
starting to process insn 167
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20
wild read
starting to process insn 166
  v:  
starting to process insn 165
  v:  
starting to process insn 164
  v:  
starting to process insn 163
  v:  
starting to process insn 162
  v:  
starting to process insn 158
  v:  
starting to process insn 157
  v:  
starting to process insn 156
  v:  
starting to process insn 154
  v:  
starting to process insn 153
  v:  
starting to process insn 152
  v:  
regular read
starting to process insn 151
  v:  
starting to process insn 150
  v:  
regular read
starting to process insn 180
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20
starting to process insn 174
  v:  1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20
dse: local deletions = 0, global deletions = 0, spill deletions = 0


vfp_single_fcvtd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={8d,7u} r1={6d,2u} r2={6d,3u} r3={5d,2u} r11={1d,24u} r12={4d} r13={1d,28u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={17d,12u} r25={1d,40u,2d} r26={1d,23u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r134={1d,4u} r135={2d,5u} r136={3d,2u} r137={5d,4u} r138={2d,4u,1d} r139={1d,2u} r141={1d,2u} r143={1d,3u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r151={1d,2u} r152={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r165={1d,2u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r180={3d,5u,1d} r181={1d,1u} r182={1d,2u} r183={1d,1u} r185={1d,1u} r186={1d,1u} r190={2d,3u} r191={1d,1u} 
;;    total ref usage 652{437d,211u,4e} in 96{93 regular + 3 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 180 190
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135 141 143 144 145 146 147 148 149 151 152 155 156 157 158
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135 141 143 144 145 146 147 148 149 151 152 155 156 157 158
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 4 2 arch/arm/vfp/vfpsingle.c:483 (set (reg/v:SI 141 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dd ])
        (nil)))

(insn 4 2 5 2 arch/arm/vfp/vfpsingle.c:483 (set (reg/v:SI 143 [ m ])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:483 (set (reg/v:SI 144 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 6 5 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 6 11 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 145)
        (and:SI (reg/v:SI 143 [ m ])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 146)
        (lshiftrt:SI (reg:SI 145)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 145)
        (nil)))

(insn 12 11 13 2 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -6 [0xfffffffffffffffa])) [0 vsm.sign+0 S2 A16])
        (subreg:HI (reg:SI 146) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 146)
        (nil)))

(insn 13 12 14 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 147)
        (ashiftrt:SI (reg/v:SI 143 [ m ])
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 148)
        (zero_extend:SI (subreg:HI (reg:SI 147) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 147)
        (nil)))

(insn 15 14 16 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 134 [ D.6069 ])
        (and:SI (reg:SI 148)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 148)
        (nil)))

(insn 16 15 17 2 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vsm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 134 [ D.6069 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 17 16 18 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 149)
        (ashift:SI (reg/v:SI 143 [ m ])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 143 [ m ])
        (nil)))

(insn 18 17 19 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 135 [ significand ])
        (lshiftrt:SI (reg:SI 149)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 149)
        (nil)))

(insn 19 18 20 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 151 [ D.6069 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6069 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 20 19 21 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151 [ D.6069 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(insn 21 20 24 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 152)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 24 21 25 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151 [ D.6069 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 151 [ D.6069 ])
        (nil)))

(insn 25 24 27 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 155)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 27 25 28 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 156)
        (and:SI (reg:SI 152)
            (reg:SI 155))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg:SI 152)
            (nil))))

(insn 28 27 29 2 arch/arm/vfp/vfp.h:200 (set (reg:QI 157)
        (subreg:QI (reg:SI 156) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 156)
        (nil)))

(insn 29 28 30 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 158)
        (zero_extend:SI (reg:QI 157))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 157)
        (nil)))

(insn 30 29 31 2 arch/arm/vfp/vfp.h:200 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 158)
        (nil)))

(jump_insn 31 30 32 2 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 34)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 138 141 144 180 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 144


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u33(11){ }u34(13){ }u35(25){ }u36(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 138 141 144 180 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 144
;; live  gen 	 135
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 32 31 33 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 34 3 arch/arm/vfp/vfp.h:201 (set (reg/v:SI 135 [ significand ])
        (ior:SI (reg/v:SI 135 [ significand ])
            (const_int 1073741824 [0x40000000]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 138 141 144 180 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 144


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u38(11){ }u39(13){ }u40(25){ }u41(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 138 141 144 180 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  def 	 24 [cc] 159
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 144
;; live  gen 	 24 [cc] 159
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 34 33 35 4 321 "" [1 uses])

(note 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 4 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 135 [ significand ])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 4 arch/arm/vfp/vfp.h:231 (set (reg:SI 159 [ D.6069 ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6069 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 38 37 39 4 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 159 [ D.6069 ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 159 [ D.6069 ])
        (nil)))

(jump_insn 39 38 40 4 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 62)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 4 -> ( 5 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 138 141 144 180 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 144


;; Succ edge  5 [28.0%]  (fallthru)
;; Succ edge  10 [72.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u47(11){ }u48(13){ }u49(25){ }u50(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 141 144 180 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 141 144
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [28.0%]  (fallthru)
(note 40 39 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 41 40 42 5 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 42 41 43 5 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 47)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 141 144 180 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 141 144


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 141 144 180 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144
;; live  gen 	 137
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 43 42 44 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 47 6 arch/arm/vfp/vfp.h:233 (set (reg/v:SI 137 [ tm ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 144 180 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 144


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u57(11){ }u58(13){ }u59(25){ }u60(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 141 144 180 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 141 144
;; live  gen 	 24 [cc] 160
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 47 44 48 7 323 "" [1 uses])

(note 48 47 49 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 7 arch/arm/vfp/vfp.h:234 (set (reg:SI 160)
        (and:SI (reg/v:SI 135 [ significand ])
            (const_int 536870912 [0x20000000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ significand ])
        (nil)))

(insn 50 49 51 7 arch/arm/vfp/vfp.h:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 160)
        (nil)))

(jump_insn 51 50 52 7 arch/arm/vfp/vfp.h:234 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 57)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 9 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 141 144 180 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144


;; Succ edge  9 [50.0%] 
;; Succ edge  8 [50.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u64(11){ }u65(13){ }u66(25){ }u67(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 141 144 180 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144
;; live  gen 	 136 137
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 52 51 53 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 8 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 137 [ tm ])
        (const_int 48 [0x30])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 57 8 arch/arm/vfp/vfpsingle.c:497 (set (reg/v:SI 136 [ exceptions ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 141 144 180 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u68(11){ }u69(13){ }u70(25){ }u71(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 141 144 180 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144
;; live  gen 	 137
;; live  kill	

;; Pred edge  7 [50.0%] 
(code_label 57 54 58 9 325 "" [1 uses])

(note 58 57 59 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 62 9 arch/arm/vfp/vfp.h:235 (set (reg/v:SI 137 [ tm ])
        (const_int 16 [0x10])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 144 180 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 144


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u72(11){ }u73(13){ }u74(25){ }u75(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 138 141 144 180 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 141 144
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [72.0%] 
(code_label 62 59 63 10 322 "" [1 uses])

(note 63 62 64 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 64 63 65 10 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.6069 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ D.6069 ])
        (nil)))

(jump_insn 65 64 66 10 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 70)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10 -> ( 12 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 141 144 180 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 141 144


;; Succ edge  12 [50.0%] 
;; Succ edge  11 [50.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u78(11){ }u79(13){ }u80(25){ }u81(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 141 144 180 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144
;; live  gen 	 137
;; live  kill	

;; Pred edge  10 [50.0%]  (fallthru)
(note 66 65 67 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 70 11 arch/arm/vfp/vfp.h:230 (set (reg/v:SI 137 [ tm ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 144 180 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 144


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u82(11){ }u83(13){ }u84(25){ }u85(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 141 144 180 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 141 144
;; live  gen 	 24 [cc] 137
;; live  kill	

;; Pred edge  10 [50.0%] 
(code_label 70 67 71 12 327 "" [1 uses])

(note 71 70 72 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 190 12 arch/arm/vfp/vfp.h:239 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ significand ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ significand ])
        (nil)))

(insn 190 72 81 12 arch/arm/vfp/vfp.h:242 (set (reg/v:SI 137 [ tm ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 144 180 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 144


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 6 9 11 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u96(11){ }u97(13){ }u98(25){ }u99(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 144 180 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 144
;; live  gen 	 136
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 81 190 82 13 324 "" [0 uses])

(note 82 81 83 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 13 arch/arm/vfp/vfpsingle.c:487 (set (reg/v:SI 136 [ exceptions ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 13 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 141 144 180 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 13 8) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u100(11){ }u101(13){ }u102(25){ }u103(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 141 144 180 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144
;; live  gen 	 24 [cc] 161
;; live  kill	

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 84 83 85 14 326 "" [0 uses])

(note 85 84 86 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 14 arch/arm/vfp/vfpsingle.c:499 (set (reg:SI 161)
        (and:SI (reg/v:SI 137 [ tm ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (nil))

(insn 87 86 88 14 arch/arm/vfp/vfpsingle.c:499 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 161)
        (nil)))

(jump_insn 88 87 89 14 arch/arm/vfp/vfpsingle.c:499 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 141 144 180 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144


;; Succ edge  15 [29.0%]  (fallthru)
;; Succ edge  16 [71.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u107(11){ }u108(13){ }u109(25){ }u110(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 141 144 180 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 162
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144
;; live  gen 	 0 [r0] 162
;; live  kill	 14 [lr]

;; Pred edge  14 [29.0%]  (fallthru)
(note 89 88 90 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 90 89 91 15 arch/arm/vfp/vfpsingle.c:500 (set (reg/f:SI 162)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 91 90 92 15 arch/arm/vfp/vfpsingle.c:500 (set (reg:SI 0 r0)
        (reg/f:SI 162)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 162)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8]))
            (nil))))

(call_insn 92 91 93 15 arch/arm/vfp/vfpsingle.c:500 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 141 144 180 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u116(11){ }u117(13){ }u118(25){ }u119(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 141 144 180 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138
;; lr  def 	 24 [cc] 139 164 165
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144
;; live  gen 	 24 [cc] 138 139 164 165
;; live  kill	

;; Pred edge  14 [71.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 93 92 94 16 329 "" [1 uses])

(note 94 93 95 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 16 arch/arm/vfp/vfpsingle.c:502 (set (reg:SI 139 [ D.4604 ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -6 [0xfffffffffffffffa])) [0 vsm.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 96 95 97 16 arch/arm/vfp/vfpsingle.c:502 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -22 [0xffffffffffffffea])) [0 vdd.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 139 [ D.4604 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 97 96 99 16 arch/arm/vfp/vfpsingle.c:503 (set (reg:SI 164 [ vsm.significand ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vsm.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 99 97 100 16 arch/arm/vfp/vfpsingle.c:503 (set (subreg:SI (reg:DI 138 [ D.4607 ]) 4)
        (reg:SI 164 [ vsm.significand ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 164 [ vsm.significand ])
        (nil)))

(insn 100 99 101 16 arch/arm/vfp/vfpsingle.c:503 (set (subreg:SI (reg:DI 138 [ D.4607 ]) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 101 100 102 16 arch/arm/vfp/vfpsingle.c:503 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.significand+0 S8 A64])
        (reg:DI 138 [ D.4607 ])) 163 {*arm_movdi} (nil))

(insn 102 101 103 16 arch/arm/vfp/vfpsingle.c:508 (set (reg:SI 165)
        (and:SI (reg/v:SI 137 [ tm ])
            (const_int 24 [0x18]))) 67 {*arm_andsi3_insn} (nil))

(insn 103 102 104 16 arch/arm/vfp/vfpsingle.c:508 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 104 103 105 16 arch/arm/vfp/vfpsingle.c:508 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 117)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 16 -> ( 17 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 139 141 144 165 180 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 139 141 144 165


;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  19 [50.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u133(11){ }u134(13){ }u135(25){ }u136(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 139 141 180 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 167
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 139 141
;; live  gen 	 24 [cc] 167
;; live  kill	

;; Pred edge  16 [50.0%]  (fallthru)
(note 105 104 106 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 108 17 arch/arm/vfp/vfpsingle.c:509 (set (reg:SI 167)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 108 106 109 17 arch/arm/vfp/vfpsingle.c:509 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 167) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(insn 109 108 110 17 arch/arm/vfp/vfpsingle.c:510 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ tm ])
            (const_int 16 [0x10]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ tm ])
        (nil)))

(jump_insn 110 109 111 17 arch/arm/vfp/vfpsingle.c:510 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 147)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 17 -> ( 18 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 139 141 180 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 139 141


;; Succ edge  18 [28.0%]  (fallthru)
;; Succ edge  23 [72.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u142(11){ }u143(13){ }u144(25){ }u145(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 139 141 180 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 168 169
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 139 141
;; live  gen 	 168 169
;; live  kill	

;; Pred edge  17 [28.0%]  (fallthru)
(note 111 110 112 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 18 arch/arm/vfp/vfpsingle.c:511 (set (reg:DI 168)
        (const_int 2305843009213693952 [0x2000000000000000])) 163 {*arm_movdi} (nil))

(insn 113 112 114 18 arch/arm/vfp/vfpsingle.c:511 (set (reg:DI 169)
        (ior:DI (reg:DI 138 [ D.4607 ])
            (reg:DI 168))) 86 {iordi3} (expr_list:REG_DEAD (reg:DI 168)
        (expr_list:REG_DEAD (reg:DI 138 [ D.4607 ])
            (expr_list:REG_EQUAL (ior:DI (reg:DI 138 [ D.4607 ])
                    (const_int 2305843009213693952 [0x2000000000000000]))
                (nil)))))

(insn 114 113 117 18 arch/arm/vfp/vfpsingle.c:511 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.significand+0 S8 A64])
        (reg:DI 169)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 169)
        (nil)))
;; End of basic block 18 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 139 141 180 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 139 141


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u150(11){ }u151(13){ }u152(25){ }u153(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144 165
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 144 165
;; live  gen 	 24 [cc] 170
;; live  kill	

;; Pred edge  16 [50.0%] 
(code_label 117 114 118 19 330 "" [1 uses])

(note 118 117 119 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 119 118 120 19 arch/arm/vfp/vfpsingle.c:513 (set (reg:SI 170)
        (and:SI (reg/v:SI 137 [ tm ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ tm ])
        (nil)))

(insn 120 119 121 19 arch/arm/vfp/vfpsingle.c:513 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 170)
        (nil)))

(jump_insn 121 120 122 19 arch/arm/vfp/vfpsingle.c:513 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 128)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 19 -> ( 20 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144 165
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144 165


;; Succ edge  20 [50.0%]  (fallthru)
;; Succ edge  21 [50.0%] 

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u157(11){ }u158(13){ }u159(25){ }u160(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144 165
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144 165
;; live  gen 	
;; live  kill	

;; Pred edge  19 [50.0%]  (fallthru)
(note 122 121 125 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 125 122 128 20 arch/arm/vfp/vfpsingle.c:514 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 165) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
;; End of basic block 20 -> ( 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 19) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u165(11){ }u166(13){ }u167(25){ }u168(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 174 175
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144
;; live  gen 	 174 175
;; live  kill	

;; Pred edge  19 [50.0%] 
(code_label 128 125 129 21 332 "" [1 uses])

(note 129 128 130 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 132 21 arch/arm/vfp/vfpsingle.c:516 (set (reg:SI 174 [ vsm.exponent ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -8 [0xfffffffffffffff8])) [0 vsm.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 132 130 133 21 arch/arm/vfp/vfpsingle.c:516 (set (reg:SI 175)
        (plus:SI (reg:SI 174 [ vsm.exponent ])
            (const_int 896 [0x380]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 174 [ vsm.exponent ])
        (nil)))

(insn 133 132 134 21 arch/arm/vfp/vfpsingle.c:516 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 175) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 175)
        (nil)))
;; End of basic block 21 -> ( 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 20 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u174(11){ }u175(13){ }u176(25){ }u177(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 176 177
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 141 144
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 136 176 177
;; live  kill	 14 [lr]

;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%]  (fallthru)
(code_label 134 133 135 22 333 "" [0 uses])

(note 135 134 136 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 136 135 137 22 arch/arm/vfp/vfpsingle.c:518 (set (reg/f:SI 176)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -24 [0xffffffffffffffe8]))) 4 {*arm_addsi3} (nil))

(insn 137 136 138 22 arch/arm/vfp/vfpsingle.c:518 (set (reg/f:SI 177)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x10de5620>)) 167 {*arm_movsi_insn} (nil))

(insn 138 137 139 22 arch/arm/vfp/vfpsingle.c:518 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 177)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 177)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x10de5620>)
            (nil))))

(insn 139 138 140 22 arch/arm/vfp/vfpsingle.c:518 (set (reg:SI 0 r0)
        (reg/v:SI 141 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 141 [ dd ])
        (nil)))

(insn 140 139 141 22 arch/arm/vfp/vfpsingle.c:518 (set (reg:SI 1 r1)
        (reg/f:SI 176)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 176)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))

(insn 141 140 142 22 arch/arm/vfp/vfpsingle.c:518 (set (reg:SI 2 r2)
        (reg/v:SI 144 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 144 [ fpscr ])
        (nil)))

(insn 142 141 143 22 arch/arm/vfp/vfpsingle.c:518 (set (reg:SI 3 r3)
        (reg/v:SI 136 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ exceptions ])
        (nil)))

(call_insn 143 142 144 22 arch/arm/vfp/vfpsingle.c:518 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x41] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 144 143 147 22 arch/arm/vfp/vfpsingle.c:518 (set (reg/v:SI 136 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 22 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 17 18) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u192(11){ }u193(13){ }u194(25){ }u195(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 139 141 180 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 141 180 190
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 181 182 183 185 186 191
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 139 141
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 180 181 182 183 185 186 190 191
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  17 [72.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 147 144 148 23 331 "" [1 uses])

(note 148 147 150 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 150 148 151 23 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 182 [ vdd.significand+4 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 vdd.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 151 150 152 23 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 181)
        (ashift:SI (reg:SI 182 [ vdd.significand+4 ])
            (const_int 22 [0x16]))) 117 {*arm_shiftsi3} (nil))

(insn 152 151 153 23 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 183 [ vdd.significand ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 153 152 154 23 arch/arm/vfp/vfpsingle.c:521 (set (subreg:SI (reg:DI 180) 0)
        (lshiftrt:SI (reg:SI 183 [ vdd.significand ])
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 183 [ vdd.significand ])
        (nil)))

(insn 154 153 156 23 arch/arm/vfp/vfpsingle.c:521 (set (subreg:SI (reg:DI 180) 0)
        (ior:SI (reg:SI 181)
            (subreg:SI (reg:DI 180) 0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 181)
        (nil)))

(insn 156 154 157 23 arch/arm/vfp/vfpsingle.c:521 (set (subreg:SI (reg:DI 180) 4)
        (lshiftrt:SI (reg:SI 182 [ vdd.significand+4 ])
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 182 [ vdd.significand+4 ])
        (nil)))

(insn 157 156 158 23 arch/arm/vfp/vfpsingle.c:521 (set (reg:DI 186)
        (const_int 9218868437227405312 [0x7ff0000000000000])) 163 {*arm_movdi} (nil))

(insn 158 157 162 23 arch/arm/vfp/vfpsingle.c:521 (parallel [
            (set (reg:DI 185)
                (plus:DI (reg:DI 180)
                    (reg:DI 186)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 186)
        (expr_list:REG_DEAD (reg:DI 180)
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (expr_list:REG_EQUAL (plus:DI (reg:DI 180)
                        (const_int 9218868437227405312 [0x7ff0000000000000]))
                    (nil))))))

(insn 162 158 163 23 arch/arm/vfp/vfpsingle.c:521 (set (subreg:SI (reg:DI 190) 4)
        (ashift:SI (reg:SI 139 [ D.4604 ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 139 [ D.4604 ])
        (nil)))

(insn 163 162 164 23 arch/arm/vfp/vfpsingle.c:521 (set (subreg:SI (reg:DI 190) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 164 163 165 23 arch/arm/vfp/vfpsingle.c:521 (parallel [
            (set (reg:DI 191)
                (plus:DI (reg:DI 185)
                    (reg:DI 190)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 190)
        (expr_list:REG_DEAD (reg:DI 185)
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 165 164 166 23 arch/arm/vfp/vfpsingle.c:521 (set (reg:DI 0 r0)
        (reg:DI 191)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 191)
        (nil)))

(insn 166 165 167 23 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 2 r2)
        (reg/v:SI 141 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 141 [ dd ])
        (nil)))

(call_insn 167 166 168 23 arch/arm/vfp/vfpsingle.c:521 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))
;; End of basic block 23 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 22 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u222(11){ }u223(13){ }u224(25){ }u225(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  22 [100.0%]  (fallthru)
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 168 167 169 24 334 "" [0 uses])

(note 169 168 174 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 174 169 180 24 arch/arm/vfp/vfpsingle.c:523 (set (reg/i:SI 0 r0)
        (reg/v:SI 136 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ exceptions ])
        (nil)))

(insn 180 174 0 24 arch/arm/vfp/vfpsingle.c:523 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 24 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns
