msr;name;bits-to-check
17;MSR_PLATFORM_ID;53-63,13-49,0-7
A1;MSR_SMRR_PHYSMASK;32-63,0-10
CD;MSR_FSB_FREQ;3-63
E7;IA32_MPERF;3-63
17A;IA32_MCG_STATUS;3-63
198;MSR_PERF_STATUS;47-63,45-45,32-39,16-30
19D;MSR_THERM2_CTL;16-63,0-15
1C9;MSR_LASTBRANCH_TOS;40-63
38D;IA32_FIXED_CTR_CTRL;8-63
17;MSR_PLATFORM_ID;13-63,0-7
CD;MSR_FSB_FREQ;3-63
17A;IA32_MCG_STATUS;3-63
198;MSR_PERF_STATUS;45-63,16-39
1C9;MSR_LASTBRANCH_TOS;35-63,24-33,21-21,19-19,14-15
2A;MSR_EBL_CR_POWERON;0-63
34;MSR_SMI_COUNT;32-63
E4;MSR_PMG_IO_CAPTURE_BASE;19-63
13C;MSR_FEATURE_CONFIG;2-63
17A;IA32_MCG_STATUS;3-63
187;IA32_PERFEVTSEL1;32-63,21-21
1A2;MSR_TEMPERATURE_TARGET;30-63,0-15
17;MSR_PLATFORM_ID;33-63,13-49,0-7
3A;IA32_FEATURE_CONTROL;1-1
CE;MSR_PLATFORM_INFO;16-63,0-7
11E;MSR_BBL_CR_CTL3;24-63,9-22,1-7,16-63,11-14
1C8;MSR_LBR_SELECT;9-63,39-63,35-37,24-33,19-21
606;MSR_RAPL_POWER_UNIT;20-63,13-15,4-7
610;MSR_PKG_POWER_LIMIT;24-63
1A4;MSR_MISC_FEATURE_CONTROL;3-63,1-1
606;MSR_RAPL_POWER_UNIT;20-63,13-15,4-7
CD;MSR_FSB_FREQ;5-63
E2;MSR_PKG_CST_CONFIG_CONTROL;16-63,11-14,3-9
17;MSR_PLATFORM_ID;33-63,0-49
3A;IA32_FEATURE_CONTROL;19-63
17D;MSR_SMM_MCA_CAP;60-63,0-57,16-63,11-14
1A4;MSR_MISC_FEATURE_CONTROL;3-63,1-1,39-63,35-37,24-33,19-21
1C9;MSR_LASTBRANCH_TOS;10-63
1FC;MSR_POWER_CTL;2-63,0-0
38E;IA32_PERF_GLOBAL_STATUS;56-57,35-54,4-31
391;IA32_PERF_GLOBAL_STATUS_SET;63-63,56-57,35-54,4-31
4E0;MSR_SMM_FEATURE_CONTROL;3-63,1-1
500;IA32_SGX_SVN_STATUS;24-63,1-15
571;IA32_RTIT_STATUS;49-63,6-31,3-3,40-63,28-31,23-23,18-18,12-12
572;IA32_RTIT_CR3_MATCH;0-4
606;MSR_RAPL_POWER_UNIT;20-63,13-15,4-7
60B;MSR_PKGC_IRTL1;16-63,13-14
60C;MSR_PKGC_IRTL2;16-63,13-14
614;MSR_PKG_POWER_INFO;55-63,47-47,31-31,15-15
64C;MSR_TURBO_ACTIVATION_RATIO;32-63,8-30
680;MSR_LASTBRANCH_0_FROM_IP;31-63
C8F;IA32_PQR_ASSOC;34-63,0-31
D10;IA32_L2_QOS_MASK_0;8-63
D11;IA32_L2_QOS_MASK_1;8-63
D13;IA32_L2_QOS_MASK_3;20-63,8-63
3A;IA32_FEATURE_CONTROL;19-63
3F1;MSR_PEBS_ENABLE;35-63,4-31
680;MSR_LASTBRANCH_0_FROM_IP;40-63,28-31,23-23,18-18
33;MSR_TEST_CTRL;31-31,30-30,0-28
CF;IA32_CORE_CAPABILITIES;6-63,0-4
3F1;MSR_PEBS_ENABLE;63-63
14C8;;48-63
17;MSR_PLATFORM_ID;53-63,0-49
34;MSR_SMI_COUNT;32-63
E4;MSR_PMG_IO_CAPTURE_BASE;19-63,31-63
186;IA32_PERFEVTSEL0;32-63,3-63
198;IA32_PERF_STATUS;16-63
19A;IA32_CLOCK_MODULATION;5-63,0-0
1A2;MSR_TEMPERATURE_TARGET;24-63,0-15,39-63,35-37
1A4;MSR_MISC_FEATURE_CONTROL;4-63
1AA;MSR_MISC_PWR_MGMT;2-63
1AC;MSR_TURBO_POWER_CURRENT_LIMIT;32-63
1AD;MSR_TURBO_RATIO_LIMIT;32-63
1C9;MSR_LASTBRANCH_TOS;9-63
1FC;MSR_POWER_CTL;2-63,0-0
345;IA32_PERF_CAPABILITIES;13-63
3F1;MSR_PEBS_ENABLE;36-63,4-31
3F6;MSR_PEBS_LD_LAT;36-63
301;MSR_GQ_SNOOP_MESF;8-63,32-63
13C;MSR_FEATURE_CONFIG;2-63
1AD;MSR_TURBO_RATIO_LIMIT;48-63
13C;MSR_FEATURE_CONFIG;2-63
34;MSR_SMI_COUNT;32-63
CE;MSR_PLATFORM_INFO;48-63,30-39,16-27,0-7
E4;MSR_PMG_IO_CAPTURE_BASE;19-63,29-63,16-24,11-14
13C;MSR_FEATURE_CONFIG;2-63
17A;IA32_MCG_STATUS;3-63
198;IA32_PERF_STATUS;16-63
19A;IA32_CLOCK_MODULATION;5-63
1A2;MSR_TEMPERATURE_TARGET;24-63,0-15,39-63,35-37,24-33,19-21
1A6;MSR_OFFCORE_RSP_0;4-63
1C8;MSR_LBR_SELECT;9-63
1DD;MSR_LER_FROM_LIP;15-63
38D;IA32_FIXED_CTR_CTRL;13-63
38E;IA32_PERF_GLOBAL_STATUS;35-60,8-31
390;IA32_PERF_GLOBAL_OVF_CTRL;35-60,8-31,35-63,8-31
3F6;MSR_PEBS_LD_LAT;36-63,36-62
410;IA32_MC4_CTL;2-63
60D;MSR_PKG_C2_RESIDENCY;16-63
1AD;MSR_TURBO_RATIO_LIMIT;32-63
391;MSR_UNC_PERF_GLOBAL_CTRL;32-63,5-18
392;MSR_UNC_PERF_GLOBAL_STATUS;4-63,2-2
395;MSR_UNC_PERF_FIXED_CTR;48-63,23-63,21-21
396;MSR_UNC_CBO_CONFIG;4-63
1AD;MSR_TURBO_RATIO_LIMIT;2-63
39C;MSR_PEBS_NUM_ALT;1-63
639;MSR_PP0_ENERGY_STATUS;29-63
648;MSR_CONFIG_TDP_NOMINAL;8-63
649;MSR_CONFIG_TDP_LEVEL1;63-63,47-47,24-31,15-15
64A;MSR_CONFIG_TDP_LEVEL2;63-63,47-47,24-31,15-15
64C;MSR_TURBO_ACTIVATION_RATIO;32-63,8-30,32-63,2-30
4F;MSR_PPIN;2-63
179;IA32_MCG_CAP;27-63,25-25,12-15,16-63,11-14
17F;MSR_ERROR_CONTROL;2-63,0-0
1A2;MSR_TEMPERATURE_TARGET;28-63,0-15
285;IA32_MC5_CTL2;32-63
3A;IA32_FEATURE_CONTROL;16-63
179;IA32_MCG_CAP;25-63,12-15
1AE;MSR_TURBO_RATIO_LIMIT1;56-62,4-63
41B;IA32_MC6_MISC;32-63,9-15,36-63
186;IA32_PERFEVTSEL0;56-63
1D9;IA32_DEBUGCTL;15-63,2-5,9-63
60C;MSR_PKGC_IRTL2;16-63,13-14,16-63,13-14
649;MSR_CONFIG_TDP_LEVEL1;63-63,24-31,15-15,8-63
64A;MSR_CONFIG_TDP_LEVEL2;63-63,24-31,15-15
64B;MSR_CONFIG_TDP_CONTROL;32-63,2-30
C80;IA32_DEBUG_INTERFACE;32-63,8-30
17D;MSR_SMM_MCA_CAP;60-63,0-57,29-63,16-24,11-14
1AD;MSR_TURBO_RATIO_LIMIT;32-63
392;MSR_UNC_PERF_GLOBAL_STATUS;4-63,2-2,32-63
394;MSR_UNC_PERF_FIXED_CTRL;23-63,21-21,0-19
395;MSR_UNC_PERF_FIXED_CTR;48-63
396;MSR_UNC_CBO_CONFIG;4-63
395;MSR_UNC_PERF_FIXED_CTR;48-63
4E0;MSR_SMM_FEATURE_CONTROL;3-63,1-1
606;MSR_RAPL_POWER_UNIT;20-63,13-15,4-7
700;MSR_UNC_CBO_0_PERFEVTSEL0;30-63
E2;MSR_PKG_CST_CONFIG_CONTROL;29-63,16-24,11-14,4-9
631;MSR_PKG_C9_RESIDENCY;60-63
632;MSR_PKG_C10_RESIDENCY;60-63
53;MSR_THREAD_ID_INFO;8-63,32-63
179;IA32_MCG_CAP;27-63,12-15
17D;MSR_SMM_MCA_CAP;60-63,0-57
17F;MSR_ERROR_CONTROL;2-63,0-0
606;MSR_RAPL_POWER_UNIT;20-63,13-15,4-7
619;MSR_DRAM_ENERGY_STATUS;32-63
620;MSR;7-7,15-63
C8E;IA32_QM_CTR;42-63,8-31
C8F;IA32_PQR_ASSOC;10-63
38E;IA32_PERF_GLOBAL_STATUS;56-60,35-54,4-31
560;IA32_RTIT_OUTPUT_BASE;0-6,56-60,35-54
561;IA32_RTIT_OUTPUT_MASK_PTRS;0-6
570;IA32_RTIT_CTL;14-63,13-13,12-12,9-9,4-6,1-1
572;IA32_RTIT_CR3_MATCH;0-4,6-63
620;MSR;7-7,15-63
639;MSR_PP0_ENERGY_STATUS;48-63
4E;MSR_PPIN_CTL;2-63
179;IA32_MCG_CAP;27-63,12-15,31-63
17D;MSR_SMM_MCA_CAP;60-63,0-57
1AD;MSR_TURBO_RATIO_LIMIT;28-63
618;MSR_DRAM_POWER_LIMIT;20-63
619;MSR_DRAM_ENERGY_STATUS;32-63
620;MSR;7-7,15-63
770;IA32_PM_ENABLE;32-63
774;IA32_HWP_REQUEST;24-63
777;IA32_HWP_STATUS;3-63,0-1
C8F;IA32_PQR_ASSOC;52-63,10-31,42-63
C90;IA32_L3_QOS_MASK_0;20-63
C91;IA32_L3_QOS_MASK_1;20-63
C92;IA32_L3_QOS_MASK_2;20-63
C93;IA32_L3_QOS_MASK_3;20-63
C94;IA32_L3_QOS_MASK_4;20-63
C95;IA32_L3_QOS_MASK_5;20-63
C97;IA32_L3_QOS_MASK_7;20-63,20-63
C98;IA32_L3_QOS_MASK_8;20-63
C99;IA32_L3_QOS_MASK_9;20-63
C9A;IA32_L3_QOS_MASK_10;20-63
C9B;IA32_L3_QOS_MASK_11;20-63
C9C;IA32_L3_QOS_MASK_12;20-63
C9D;IA32_L3_QOS_MASK_13;20-63
C9F;IA32_L3_QOS_MASK_15;20-63,20-63
1AC;MSR_TURBO_RATIO_LIMIT3;0-62
1AC;MSR_TURBO_RATIO_LIMIT3;0-62
1AD;MSR_TURBO_RATIO_LIMIT;32-63,32-63
300;MSR_SGXOWNEREPOCH0;21-63
390;IA32_PERF_GLOBAL_STATUS_RESET;56-57,35-54,8-31
392;IA32_PERF_GLOBAL_INUSE;63-63,56-57,35-54,8-31
3F7;MSR_PEBS_FRONTEND;23-63,5-7,3-3
500;IA32_SGX_SVN_STATUS;24-63,1-15
570;IA32_RTIT_CTL;40-63,28-31,23-23,18-18,12-12,4-6
572;IA32_RTIT_CR3_MATCH;0-4
64D;MSR_PLATFORM_ENERGY_COUNTER;32-63
652;MSR_PKG_HDC_CONFIG;3-63,30-63
690;MSR_LASTBRANCH_16_FROM_IP;49-62,24-31
6D0;MSR_LASTBRANCH_16_TO_IP;28-63,25-25
777;IA32_HWP_STATUS;43-63
394;MSR_UNC_PERF_FIXED_CTRL;23-63,21-21,0-19
395;MSR_UNC_PERF_FIXED_CTR;44-63
396;MSR_UNC_CBO_CONFIG;4-63
E01;MSR_UNC_PERF_GLOBAL_CTRL;32-63,5-18
80;MSR_TRACE_HUB_STH_ACPIBAR_BASE;1-17
1F4;MSR_PRMRR_PHYS_BASE;46-63,3-11
1F5;MSR_PRMRR_PHYS_MASK;46-63,0-9
2F4;MSR_UNCORE_PRMRR_PHYS_BASE;0-11
2F5;MSR_UNCORE_PRMRR_PHYS_MASK;39-63,0-9
3A;IA32_FEATURE_CONTROL;21-63
354;MSR_BR_DETECT_COUNTER_CONFIG_i;48-63,26-31
3F8;MSR_PKG_C3_RESIDENCY;16-63
620;MSR_RING_RATIO_LIMIT;15-63,7-7
394;MSR_UNC_PERF_FIXED_CTRL;23-63,21-21,0-19
395;MSR_UNC_PERF_FIXED_CTR;48-63
396;MSR_UNC_CBO_CONFIG;4-63
E01;MSR_UNC_PERF_GLOBAL_CTRL;32-63,5-18
33;MSR_TEST_CTRL;31-31,30-30,0-28
A0;MSR_BIOS_MCU_ERRORCODE;16-30
151;MSR_BIOS_DONE;2-31
1F1;MSR_CRASHLOG_CONTROL;1-63
2A0;MSR_PRMRR_BASE_0;52-63,4-11
3F2;MSR_PEBS_DATA_CFG;4-23,25-63
541;MSR_CORE_UARCH_CTL;1-31
65E;MSR_FAST_UNCORE_MSRS_STATUS;1-31
65F;MSR_FAST_UNCORE_MSRS_CAPABILITY;4-31
A0;MSR_BIOS_MCU_ERRORCODE;16-31
CF;IA32_CORE_CAPABILITIES;7-31,4-4,1-1,32-63
492;IA32_VMX_PROCBASED_CTLS3;1-63
981;IA32_TME_CAPABILITY;63-63,13-30
C82;IA32_L2_QOS_CFG;1-31
D91;IA32_COPY_LOCAL_TO_PLATFORM1;20-31
3A;IA32_FEATURE_CONTROL;21-63
4F;MSR_PPIN;2-63
CE;MSR_PLATFORM_INFO;48-63,31-39,24-27,16-22,0-7
17D;MSR_SMM_MCA_CAP;60-63,0-57
1A2;MSR_TEMPERATURE_TARGET;28-63,0-15,32-63,23-26
619;MSR_DRAM_ENERGY_STATUS;32-63
620;MSR;7-7,15-63
C8D;IA32_QM_EVTSEL;42-63,8-31
C90;IA32_L3_QOS_MASK_0;20-63,52-63,10-31
C91;IA32_L3_QOS_MASK_1;20-63
C92;IA32_L3_QOS_MASK_2;20-63
C93;IA32_L3_QOS_MASK_3;20-63
C94;IA32_L3_QOS_MASK_4;20-63
C95;IA32_L3_QOS_MASK_5;20-63
C96;IA32_L3_QOS_MASK_6;20-63
C98;IA32_L3_QOS_MASK_8;20-63,20-63
C99;IA32_L3_QOS_MASK_9;20-63
C9A;IA32_L3_QOS_MASK_10;20-63
C9B;IA32_L3_QOS_MASK_11;20-63
C9C;IA32_L3_QOS_MASK_12;20-63
C9D;IA32_L3_QOS_MASK_13;20-63
C9F;IA32_L3_QOS_MASK_15;20-63,20-63
619;MSR_DRAM_ENERGY_STATUS;32-63
34;MSR_SMI_COUNT;32-63
4E;MSR_PPIN_CTL;2-63
E4;MSR_PMG_IO_CAPTURE_BASE;23-63,30-63,27-27
13C;MSR_FEATURE_CONFIG;2-63
174;IA32_SYSENTER_CS;2-63
17D;MSR_SMM_MCA_CAP;60-63,32-55
187;IA32_PERFEVTSEL1;32-63
19C;IA32_THERM_STATUS;32-63,23-26,12-15
1A2;MSR_TEMPERATURE_TARGET;30-63,0-15,39-63,35-37,24-33,19-21,13-15,8-10,4-6,1-2
1A4;MSR_MISC_FEATURE_CONTROL;2-63
1C8;MSR_LBR_SELECT;9-63
1DD;MSR_LER_FROM_LIP;15-31,13-13
60D;MSR_PKG_C2_RESIDENCY;20-63,13-15,4-7
690;MSR_CORE_PERF_LIMIT_REASONS;9-63,7-7,2-5
2C;MSR_EBC_FREQUENCY_ID;24-63,0-20,25-63
18A;MSR_MCG_MISC;1-63
1D7;MSR_LER_FROM_LIP;32-63,19-63
1D8;MSR_LER_TO_LIP;32-63
3F2;MSR_PEBS_MATRIX_VERT;27-63
11E;MSR_BBL_CR_CTL3;24-63,9-22,1-7
186;IA32_PERFEVTSEL0;3-63
19D;MSR_THERM2_CTL;16-63,0-15
600;IA32_DS_AREA;12-63,0-10,32-63
40;MSR_LASTBRANCH_0;19-19,1-1,15-15
119;MSR_BBL_CR_CTL;0-63
179;IA32_MCG_CAP;9-63,24-63,9-22,6-7,1-4
198;IA32_PERF_STATUS;3-63
19D;MSR_THERM2_CTL;16-63,0-15
600;IA32_DS_AREA;32-63
17;IA32_PLATFORM_ID;61-63,57-59,0-49
1B;APIC_BASE;32-63,9-10,0-7
33;MSR_TEST_CTRL;0-29,28-63
174;SYSENTER_CS_MSR;11-11
1D9;DEBUGCTLMSR;7-31
