{"vcs1":{"timestamp_begin":1745743598.598408179, "rt":0.80, "ut":0.16, "st":0.32}}
{"vcselab":{"timestamp_begin":1745743599.502138195, "rt":0.96, "ut":0.26, "st":0.50}}
{"link":{"timestamp_begin":1745743600.545557499, "rt":3.31, "ut":0.12, "st":2.93}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745743597.826162456}
{"VCS_COMP_START_TIME": 1745743597.826162456}
{"VCS_COMP_END_TIME": 1745743604.369904887}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all +lint=noVCDE +warn=all -j64 -timescale=1ns/1ps +v2k -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/altera_primitives.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/220model.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/sgate.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/altera_mf.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/cyclonev_atoms.v -o simv i2c.sv i2c_test.sv"}
{"vcs1": {"peak_mem": 607724}}
{"stitch_vcselab": {"peak_mem": 607796}}
