

================================================================
== Vitis HLS Report for 'write_outputs'
================================================================
* Date:           Fri Jan  9 19:34:48 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.418 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- write_loop  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      30|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      81|    -|
|Register         |        -|    -|      16|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      16|     111|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_132_p2                     |         +|   0|  0|  11|          11|           1|
    |ap_condition_149                  |       and|   0|  0|   1|           1|           1|
    |icmp_ln41_fu_126_p2               |      icmp|   0|  0|  12|          11|          12|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   1|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  30|          28|          20|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1       |   9|          2|   11|         22|
    |dout_data_0_TDATA_blk_n    |   9|          2|    1|          2|
    |dout_data_1_TDATA_blk_n    |   9|          2|    1|          2|
    |dout_data_2_TDATA_blk_n    |   9|          2|    1|          2|
    |dout_data_3_TDATA_blk_n    |   9|          2|    1|          2|
    |i_fu_80                    |   9|          2|   11|         22|
    |stream_fft_to_write_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  81|         18|   29|         58|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_80                           |  11|   0|   11|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|        write_outputs|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|        write_outputs|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|        write_outputs|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|        write_outputs|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|        write_outputs|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|        write_outputs|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|        write_outputs|  return value|
|stream_fft_to_write_dout            |   in|  128|     ap_fifo|  stream_fft_to_write|       pointer|
|stream_fft_to_write_num_data_valid  |   in|   13|     ap_fifo|  stream_fft_to_write|       pointer|
|stream_fft_to_write_fifo_cap        |   in|   13|     ap_fifo|  stream_fft_to_write|       pointer|
|stream_fft_to_write_empty_n         |   in|    1|     ap_fifo|  stream_fft_to_write|       pointer|
|stream_fft_to_write_read            |  out|    1|     ap_fifo|  stream_fft_to_write|       pointer|
|dout_data_0_TREADY                  |   in|    1|        axis|          dout_data_0|       pointer|
|dout_data_0_TDATA                   |  out|   32|        axis|          dout_data_0|       pointer|
|dout_data_0_TVALID                  |  out|    1|        axis|          dout_data_0|       pointer|
|dout_data_1_TREADY                  |   in|    1|        axis|          dout_data_1|       pointer|
|dout_data_1_TDATA                   |  out|   32|        axis|          dout_data_1|       pointer|
|dout_data_1_TVALID                  |  out|    1|        axis|          dout_data_1|       pointer|
|dout_data_2_TREADY                  |   in|    1|        axis|          dout_data_2|       pointer|
|dout_data_2_TDATA                   |  out|   32|        axis|          dout_data_2|       pointer|
|dout_data_2_TVALID                  |  out|    1|        axis|          dout_data_2|       pointer|
|dout_data_3_TREADY                  |   in|    1|        axis|          dout_data_3|       pointer|
|dout_data_3_TDATA                   |  out|   32|        axis|          dout_data_3|       pointer|
|dout_data_3_TVALID                  |  out|    1|        axis|          dout_data_3|       pointer|
+------------------------------------+-----+-----+------------+---------------------+--------------+

