// Seed: 3578446019
module module_0;
endmodule
module module_1 (
    input  wand  id_0,
    input  wire  id_1,
    output wor   id_2,
    input  wand  id_3,
    output tri0  id_4,
    output uwire id_5,
    input  tri   id_6,
    output wor   id_7,
    input  tri0  id_8
    , id_11,
    output tri0  id_9
);
  integer id_12;
  xnor (id_2, id_3, id_6, id_8);
  module_0();
endmodule
module module_2;
  assign id_1 = 1 == 1;
  module_0();
  initial begin
    id_1 <= #1 1;
    id_1 = #1 id_1;
  end
endmodule
module module_3 ();
  assign id_1 = id_1;
  module_0();
endmodule
