# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Web Edition
# File: C:\Users\Steve\Desktop\4-Hochschule_Offenburg\Semestre 7\VHDL\Projekt\01_Projektaufgabe1\BcdCounter\bcdCounter.csv
# Generated on: Sat Nov 07 12:15:26 2015

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
a_seg,Output,PIN_M24,6,B6_N2,PIN_R6,,,,,,
b_seg,Output,PIN_Y22,5,B5_N0,PIN_V2,,,,,,
c_seg,Output,PIN_W21,5,B5_N1,PIN_T7,,,,,,
clk,Input,PIN_Y2,2,B2_N0,PIN_J1,,,,,,
d_seg,Output,PIN_W22,5,B5_N0,PIN_V1,,,,,,
e_seg,Output,PIN_W25,5,B5_N1,PIN_U4,,,,,,
en,Input,PIN_AB28,5,B5_N1,PIN_U3,,,,,,
f_seg,Output,PIN_U23,5,B5_N1,PIN_R5,,,,,,
g_seg,Output,PIN_U24,5,B5_N0,PIN_T3,,,,,,
rst,Input,PIN_M23,6,B6_N2,PIN_Y2,,,,,,
