#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Apr 17 06:55:36 2025
# Process ID         : 419823
# Current directory  : /home/hkchu/VerilogTest
# Command line       : vivado
# Log file           : /home/hkchu/VerilogTest/vivado.log
# Journal file       : /home/hkchu/VerilogTest/vivado.jou
# Running On         : pikespeak
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 11th Gen Intel(R) Core(TM) i9-11900K @ 3.50GHz
# CPU Frequency      : 4530.368 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 67262 MB
# Swap memory        : 2147 MB
# Total Virtual      : 69410 MB
# Available Virtual  : 65485 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/hkchu/project_3/project_3.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/hkchu/project_3/project_3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7792.656 ; gain = 169.000 ; free physical = 26975 ; free virtual = 61598
not writing pins
create_ip -name pcie4c_uscale_plus -vendor xilinx.com -library ip -version 1.0 -module_name pcie4c_uscale_plus_0
create_ip: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 7971.691 ; gain = 0.000 ; free physical = 26827 ; free virtual = 61479
set_property -dict [list \
  CONFIG.PL_LINK_CAP_MAX_LINK_SPEED {8.0_GT/s} \
  CONFIG.PL_LINK_CAP_MAX_LINK_WIDTH {X16} \
  CONFIG.mode_selection {Advanced} \
] [get_ips pcie4c_uscale_plus_0]
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2-e
generate_target {instantiation_template} [get_files /home/hkchu/project_3/project_3.srcs/sources_1/ip/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pcie4c_uscale_plus_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/hkchu/project_3/project_3.srcs/sources_1/ip/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pcie4c_uscale_plus_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pcie4c_uscale_plus_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pcie4c_uscale_plus_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pcie4c_uscale_plus_0'...
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9284.863 ; gain = 0.000 ; free physical = 25544 ; free virtual = 60211
catch { config_ip_cache -export [get_ips -all pcie4c_uscale_plus_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pcie4c_uscale_plus_0
export_ip_user_files -of_objects [get_files /home/hkchu/project_3/project_3.srcs/sources_1/ip/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/hkchu/project_3/project_3.srcs/sources_1/ip/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0.xci]
create_ip_run: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:05 . Memory (MB): peak = 9318.730 ; gain = 33.867 ; free physical = 25543 ; free virtual = 60211
launch_runs pcie4c_uscale_plus_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pcie4c_uscale_plus_0
[Thu Apr 17 07:08:16 2025] Launched pcie4c_uscale_plus_0_synth_1...
Run output will be captured here: /home/hkchu/project_3/project_3.runs/pcie4c_uscale_plus_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/hkchu/project_3/project_3.cache/compile_simlib/modelsim} {questa=/home/hkchu/project_3/project_3.cache/compile_simlib/questa} {xcelium=/home/hkchu/project_3/project_3.cache/compile_simlib/xcelium} {vcs=/home/hkchu/project_3/project_3.cache/compile_simlib/vcs} {riviera=/home/hkchu/project_3/project_3.cache/compile_simlib/riviera}] -of_objects [get_files /home/hkchu/project_3/project_3.srcs/sources_1/ip/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0.xci] -directory /home/hkchu/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir /home/hkchu/project_3/project_3.ip_user_files -ipstatic_source_dir /home/hkchu/project_3/project_3.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run pcie4c_uscale_plus_0_synth_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
reset_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 9428.785 ; gain = 0.000 ; free physical = 24791 ; free virtual = 59465
INFO: [Common 17-344] 'reset_runs' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 07:09:46 2025...
