#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Feb 20 12:04:38 2021
# Process ID: 12860
# Current directory: C:/Projects/kyber-fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10084 C:\Projects\kyber-fpga\kyber-fpga.xpr
# Log file: C:/Projects/kyber-fpga/vivado.log
# Journal file: C:/Projects/kyber-fpga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/kyber-fpga/kyber-fpga.xpr
update_compile_order -fileset sources_1
file copy -force C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/kyberBD_wrapper.sysdef C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/kyberBD_wrapper.sysdef C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf

launch_sdk -workspace C:/Projects/kyber-fpga/kyber-fpga.sdk -hwspec C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf
open_bd_design {C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd}
ipx::edit_ip_in_project -upgrade true -name polyvec_basemul_acc_montgomery_v1_0_project -directory C:/Projects/kyber-fpga/kyber-fpga.tmp/polyvec_basemul_acc_montgomery_v1_0_project c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0/src {C:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0/src/double_signal_multiplexer_v1_0.vhd C:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0/src/fqmul_v1_0.vhd C:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0/src/montgomery_reduction_v1_0.vhd}
add_files -force -norecurse -copy_to c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0/src {C:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0/src/double_signal_multiplexer_v1_0.vhd C:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0/src/fqmul_v1_0.vhd C:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0/src/montgomery_reduction_v1_0.vhd}
update_compile_order -fileset sources_1
launch_simulation
open_wave_config c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg
source testbench.tcl
run 30 us
close_sim
launch_simulation
open_wave_config c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg
source testbench.tcl
set_property -name {xsim.simulate.runtime} -value {30us} -objects [get_filesets sim_1]
run 30 us
close_sim
launch_simulation
launch_simulation
open_wave_config c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg
source testbench.tcl
current_wave_config {testbench_behav_polyvec_basemul_acc_montgomery.wcfg}
add_wave {{/testbench/RAM2[127]}} {{/testbench/RAM2[126]}} {{/testbench/RAM2[125]}} {{/testbench/RAM2[124]}} {{/testbench/RAM2[123]}} {{/testbench/RAM2[122]}} {{/testbench/RAM2[121]}} {{/testbench/RAM2[120]}} {{/testbench/RAM2[119]}} {{/testbench/RAM2[118]}} {{/testbench/RAM2[117]}} {{/testbench/RAM2[116]}} {{/testbench/RAM2[115]}} {{/testbench/RAM2[114]}} {{/testbench/RAM2[113]}} {{/testbench/RAM2[112]}} {{/testbench/RAM2[111]}} {{/testbench/RAM2[110]}} {{/testbench/RAM2[109]}} {{/testbench/RAM2[108]}} {{/testbench/RAM2[107]}} {{/testbench/RAM2[106]}} {{/testbench/RAM2[105]}} {{/testbench/RAM2[104]}} {{/testbench/RAM2[103]}} {{/testbench/RAM2[102]}} {{/testbench/RAM2[101]}} {{/testbench/RAM2[100]}} {{/testbench/RAM2[99]}} {{/testbench/RAM2[98]}} {{/testbench/RAM2[97]}} {{/testbench/RAM2[96]}} {{/testbench/RAM2[95]}} {{/testbench/RAM2[94]}} {{/testbench/RAM2[93]}} {{/testbench/RAM2[92]}} {{/testbench/RAM2[91]}} {{/testbench/RAM2[90]}} {{/testbench/RAM2[89]}} {{/testbench/RAM2[88]}} {{/testbench/RAM2[87]}} {{/testbench/RAM2[86]}} {{/testbench/RAM2[85]}} {{/testbench/RAM2[84]}} {{/testbench/RAM2[83]}} {{/testbench/RAM2[82]}} {{/testbench/RAM2[81]}} {{/testbench/RAM2[80]}} {{/testbench/RAM2[79]}} {{/testbench/RAM2[78]}} {{/testbench/RAM2[77]}} {{/testbench/RAM2[76]}} {{/testbench/RAM2[75]}} {{/testbench/RAM2[74]}} {{/testbench/RAM2[73]}} {{/testbench/RAM2[72]}} {{/testbench/RAM2[71]}} {{/testbench/RAM2[70]}} {{/testbench/RAM2[69]}} {{/testbench/RAM2[68]}} {{/testbench/RAM2[67]}} {{/testbench/RAM2[66]}} {{/testbench/RAM2[65]}} {{/testbench/RAM2[64]}} {{/testbench/RAM2[63]}} {{/testbench/RAM2[62]}} {{/testbench/RAM2[61]}} {{/testbench/RAM2[60]}} {{/testbench/RAM2[59]}} {{/testbench/RAM2[58]}} {{/testbench/RAM2[57]}} {{/testbench/RAM2[56]}} {{/testbench/RAM2[55]}} {{/testbench/RAM2[54]}} {{/testbench/RAM2[53]}} {{/testbench/RAM2[52]}} {{/testbench/RAM2[51]}} {{/testbench/RAM2[50]}} {{/testbench/RAM2[49]}} {{/testbench/RAM2[48]}} {{/testbench/RAM2[47]}} {{/testbench/RAM2[46]}} {{/testbench/RAM2[45]}} {{/testbench/RAM2[44]}} {{/testbench/RAM2[43]}} {{/testbench/RAM2[42]}} {{/testbench/RAM2[41]}} {{/testbench/RAM2[40]}} {{/testbench/RAM2[39]}} {{/testbench/RAM2[38]}} {{/testbench/RAM2[37]}} {{/testbench/RAM2[36]}} {{/testbench/RAM2[35]}} {{/testbench/RAM2[34]}} {{/testbench/RAM2[33]}} {{/testbench/RAM2[32]}} {{/testbench/RAM2[31]}} {{/testbench/RAM2[30]}} {{/testbench/RAM2[29]}} {{/testbench/RAM2[28]}} {{/testbench/RAM2[27]}} {{/testbench/RAM2[26]}} {{/testbench/RAM2[25]}} {{/testbench/RAM2[24]}} {{/testbench/RAM2[23]}} {{/testbench/RAM2[22]}} {{/testbench/RAM2[21]}} {{/testbench/RAM2[20]}} {{/testbench/RAM2[19]}} {{/testbench/RAM2[18]}} {{/testbench/RAM2[17]}} {{/testbench/RAM2[16]}} {{/testbench/RAM2[15]}} {{/testbench/RAM2[14]}} {{/testbench/RAM2[13]}} {{/testbench/RAM2[12]}} {{/testbench/RAM2[11]}} {{/testbench/RAM2[10]}} {{/testbench/RAM2[9]}} {{/testbench/RAM2[8]}} {{/testbench/RAM2[7]}} {{/testbench/RAM2[6]}} {{/testbench/RAM2[5]}} {{/testbench/RAM2[4]}} {{/testbench/RAM2[3]}} {{/testbench/RAM2[2]}} {{/testbench/RAM2[1]}} {{/testbench/RAM2[0]}} 
relaunch_sim
save_wave_config {c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg}
save_wave_config {c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
current_project kyber-fpga
current_project polyvec_basemul_acc_montgomery_v1_0_project
close_sim
launch_simulation
open_wave_config c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg
source testbench.tcl
save_wave_config {c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg}
relaunch_sim
save_wave_config {c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg}
close_sim
launch_simulation
open_wave_config c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg
source testbench.tcl
save_wave_config {c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg}
close_sim
launch_simulation
open_wave_config c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg
source testbench.tcl
save_wave_config {c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg}
close_sim
launch_simulation
open_wave_config c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg
source testbench.tcl
save_wave_config {c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg}
close_sim
launch_simulation
