#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x59d7fb15f370 .scope module, "Add16" "Add16" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "sum";
o0x7471add75ac8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x59d7fb39c540_0 .net "a", 15 0, o0x7471add75ac8;  0 drivers
o0x7471add75af8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x59d7fb39c640_0 .net "b", 15 0, o0x7471add75af8;  0 drivers
v0x59d7fb39c720_0 .net "c0", 0 0, L_0x59d7fb39d490;  1 drivers
v0x59d7fb39c7c0_0 .net "c1", 0 0, L_0x59d7fb3a08a0;  1 drivers
v0x59d7fb39c860_0 .net "c10", 0 0, L_0x59d7fb3b5d40;  1 drivers
v0x59d7fb39c900_0 .net "c11", 0 0, L_0x59d7fb3b82b0;  1 drivers
v0x59d7fb39c9a0_0 .net "c12", 0 0, L_0x59d7fb3ba8d0;  1 drivers
v0x59d7fb39ca40_0 .net "c13", 0 0, L_0x59d7fb3bcf00;  1 drivers
v0x59d7fb39cae0_0 .net "c14", 0 0, L_0x59d7fb3bf540;  1 drivers
v0x59d7fb39cb80_0 .net "c15", 0 0, L_0x59d7fb3c1b90;  1 drivers
v0x59d7fb39ccb0_0 .net "c2", 0 0, L_0x59d7fb3a2e00;  1 drivers
v0x59d7fb39cd50_0 .net "c3", 0 0, L_0x59d7fb3a53a0;  1 drivers
v0x59d7fb39cdf0_0 .net "c4", 0 0, L_0x59d7fb3a7a60;  1 drivers
v0x59d7fb39ce90_0 .net "c5", 0 0, L_0x59d7fb3aa020;  1 drivers
v0x59d7fb39cf30_0 .net "c6", 0 0, L_0x59d7fb3ac570;  1 drivers
v0x59d7fb39cfd0_0 .net "c7", 0 0, L_0x59d7fb3aeae0;  1 drivers
v0x59d7fb39d070_0 .net "c8", 0 0, L_0x59d7fb3b11d0;  1 drivers
v0x59d7fb39d220_0 .net "c9", 0 0, L_0x59d7fb3b3740;  1 drivers
v0x59d7fb39d2c0_0 .net "sum", 15 0, L_0x59d7fb3c23a0;  1 drivers
L_0x59d7fb39e2c0 .part o0x7471add75ac8, 0, 1;
L_0x59d7fb39e360 .part o0x7471add75af8, 0, 1;
L_0x59d7fb3a0a40 .part o0x7471add75ac8, 1, 1;
L_0x59d7fb3a0ae0 .part o0x7471add75af8, 1, 1;
L_0x59d7fb3a2fa0 .part o0x7471add75ac8, 2, 1;
L_0x59d7fb3a3040 .part o0x7471add75af8, 2, 1;
L_0x59d7fb3a5540 .part o0x7471add75ac8, 3, 1;
L_0x59d7fb3a55e0 .part o0x7471add75af8, 3, 1;
L_0x59d7fb3a7c00 .part o0x7471add75ac8, 4, 1;
L_0x59d7fb3a7ca0 .part o0x7471add75af8, 4, 1;
L_0x59d7fb3aa1c0 .part o0x7471add75ac8, 5, 1;
L_0x59d7fb3aa260 .part o0x7471add75af8, 5, 1;
L_0x59d7fb3ac710 .part o0x7471add75ac8, 6, 1;
L_0x59d7fb3ac7b0 .part o0x7471add75af8, 6, 1;
L_0x59d7fb3aec80 .part o0x7471add75ac8, 7, 1;
L_0x59d7fb3aee30 .part o0x7471add75af8, 7, 1;
L_0x59d7fb3b1370 .part o0x7471add75ac8, 8, 1;
L_0x59d7fb3b1410 .part o0x7471add75af8, 8, 1;
L_0x59d7fb3b38e0 .part o0x7471add75ac8, 9, 1;
L_0x59d7fb3b3980 .part o0x7471add75af8, 9, 1;
L_0x59d7fb3b14b0 .part o0x7471add75ac8, 10, 1;
L_0x59d7fb3b5ee0 .part o0x7471add75af8, 10, 1;
L_0x59d7fb3b8450 .part o0x7471add75ac8, 11, 1;
L_0x59d7fb3b84f0 .part o0x7471add75af8, 11, 1;
L_0x59d7fb3baa70 .part o0x7471add75ac8, 12, 1;
L_0x59d7fb3bab10 .part o0x7471add75af8, 12, 1;
L_0x59d7fb3bd0a0 .part o0x7471add75ac8, 13, 1;
L_0x59d7fb3bd140 .part o0x7471add75af8, 13, 1;
L_0x59d7fb3bf6e0 .part o0x7471add75ac8, 14, 1;
L_0x59d7fb3bf780 .part o0x7471add75af8, 14, 1;
L_0x59d7fb3c1d30 .part o0x7471add75ac8, 15, 1;
L_0x59d7fb3c1fe0 .part o0x7471add75af8, 15, 1;
LS_0x59d7fb3c23a0_0_0 .concat8 [ 1 1 1 1], L_0x59d7fb39e100, L_0x59d7fb3a00f0, L_0x59d7fb3a2650, L_0x59d7fb3a4bf0;
LS_0x59d7fb3c23a0_0_4 .concat8 [ 1 1 1 1], L_0x59d7fb3a72b0, L_0x59d7fb3a9870, L_0x59d7fb3abdc0, L_0x59d7fb3ae330;
LS_0x59d7fb3c23a0_0_8 .concat8 [ 1 1 1 1], L_0x59d7fb3b0a20, L_0x59d7fb3b2f90, L_0x59d7fb3b5590, L_0x59d7fb3b7b00;
LS_0x59d7fb3c23a0_0_12 .concat8 [ 1 1 1 1], L_0x59d7fb3ba120, L_0x59d7fb3bc750, L_0x59d7fb3bed90, L_0x59d7fb3c13e0;
L_0x59d7fb3c23a0 .concat8 [ 4 4 4 4], LS_0x59d7fb3c23a0_0_0, LS_0x59d7fb3c23a0_0_4, LS_0x59d7fb3c23a0_0_8, LS_0x59d7fb3c23a0_0_12;
S_0x59d7fb166070 .scope module, "fa_gate10" "FullAdder" 2 17, 3 3 0, S_0x59d7fb15f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
v0x59d7fb1c3d70_0 .net "a", 0 0, L_0x59d7fb3b38e0;  1 drivers
v0x59d7fb1c3e10_0 .net "b", 0 0, L_0x59d7fb3b3980;  1 drivers
v0x59d7fb1c3ed0_0 .net "c", 0 0, L_0x59d7fb3b11d0;  alias, 1 drivers
v0x59d7fb1c3f70_0 .net "carry", 0 0, L_0x59d7fb3b3740;  alias, 1 drivers
v0x59d7fb1c4010_0 .net "sum", 0 0, L_0x59d7fb3b2f90;  1 drivers
v0x59d7fb1c40b0_0 .net "tmp_carry_out_1", 0 0, L_0x59d7fb3b1550;  1 drivers
v0x59d7fb1c4150_0 .net "tmp_carry_out_2", 0 0, L_0x59d7fb3b2660;  1 drivers
v0x59d7fb1c41f0_0 .net "tmp_sum_out", 0 0, L_0x59d7fb3b2060;  1 drivers
S_0x59d7fb16cd70 .scope module, "ha_gate1" "HalfAdder" 3 8, 4 3 0, S_0x59d7fb166070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb1b1740_0 .net "a", 0 0, L_0x59d7fb3b38e0;  alias, 1 drivers
v0x59d7fb1b18f0_0 .net "b", 0 0, L_0x59d7fb3b3980;  alias, 1 drivers
v0x59d7fb1b1ac0_0 .net "carry", 0 0, L_0x59d7fb3b1550;  alias, 1 drivers
v0x59d7fb1b1b60_0 .net "sum", 0 0, L_0x59d7fb3b2060;  alias, 1 drivers
S_0x59d7fb173a70 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb16cd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1a6fd0_0 .net "in_a", 0 0, L_0x59d7fb3b38e0;  alias, 1 drivers
v0x59d7fb1a70a0_0 .net "in_b", 0 0, L_0x59d7fb3b3980;  alias, 1 drivers
v0x59d7fb1a7170_0 .net "out", 0 0, L_0x59d7fb3b1550;  alias, 1 drivers
v0x59d7fb1a7290_0 .net "temp_out", 0 0, L_0x59d7fb38f470;  1 drivers
S_0x59d7fb17a770 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb173a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb38f470 .functor NAND 1, L_0x59d7fb3b38e0, L_0x59d7fb3b3980, C4<1>, C4<1>;
v0x59d7fb151a90_0 .net "in_a", 0 0, L_0x59d7fb3b38e0;  alias, 1 drivers
v0x59d7fb14ad90_0 .net "in_b", 0 0, L_0x59d7fb3b3980;  alias, 1 drivers
v0x59d7fb144090_0 .net "out", 0 0, L_0x59d7fb38f470;  alias, 1 drivers
S_0x59d7fb1a6a20 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb173a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb128de0_0 .net "in_a", 0 0, L_0x59d7fb38f470;  alias, 1 drivers
v0x59d7fb1a6ef0_0 .net "out", 0 0, L_0x59d7fb3b1550;  alias, 1 drivers
S_0x59d7fb1a6bb0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1a6a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b1550 .functor NAND 1, L_0x59d7fb38f470, L_0x59d7fb38f470, C4<1>, C4<1>;
v0x59d7fb13d390_0 .net "in_a", 0 0, L_0x59d7fb38f470;  alias, 1 drivers
v0x59d7fb136690_0 .net "in_b", 0 0, L_0x59d7fb38f470;  alias, 1 drivers
v0x59d7fb12fa10_0 .net "out", 0 0, L_0x59d7fb3b1550;  alias, 1 drivers
S_0x59d7fb1a7350 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb16cd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1b1060_0 .net "in_a", 0 0, L_0x59d7fb3b38e0;  alias, 1 drivers
v0x59d7fb1b1100_0 .net "in_b", 0 0, L_0x59d7fb3b3980;  alias, 1 drivers
v0x59d7fb1b11c0_0 .net "out", 0 0, L_0x59d7fb3b2060;  alias, 1 drivers
v0x59d7fb1b1260_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3b1720;  1 drivers
v0x59d7fb1b1410_0 .net "temp_a_out", 0 0, L_0x59d7fb3b15c0;  1 drivers
v0x59d7fb1b14b0_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3b1930;  1 drivers
v0x59d7fb1b1660_0 .net "temp_b_out", 0 0, L_0x59d7fb3b17d0;  1 drivers
S_0x59d7fb1a7530 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb1a7350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1a85b0_0 .net "in_a", 0 0, L_0x59d7fb3b38e0;  alias, 1 drivers
v0x59d7fb1a8650_0 .net "in_b", 0 0, L_0x59d7fb3b15c0;  alias, 1 drivers
v0x59d7fb1a8740_0 .net "out", 0 0, L_0x59d7fb3b1720;  alias, 1 drivers
v0x59d7fb1a8860_0 .net "temp_out", 0 0, L_0x59d7fb3b1670;  1 drivers
S_0x59d7fb1a77a0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1a7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b1670 .functor NAND 1, L_0x59d7fb3b38e0, L_0x59d7fb3b15c0, C4<1>, C4<1>;
v0x59d7fb1a7a10_0 .net "in_a", 0 0, L_0x59d7fb3b38e0;  alias, 1 drivers
v0x59d7fb1a7b20_0 .net "in_b", 0 0, L_0x59d7fb3b15c0;  alias, 1 drivers
v0x59d7fb1a7be0_0 .net "out", 0 0, L_0x59d7fb3b1670;  alias, 1 drivers
S_0x59d7fb1a7d00 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1a7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1a8400_0 .net "in_a", 0 0, L_0x59d7fb3b1670;  alias, 1 drivers
v0x59d7fb1a84a0_0 .net "out", 0 0, L_0x59d7fb3b1720;  alias, 1 drivers
S_0x59d7fb1a7ee0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1a7d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b1720 .functor NAND 1, L_0x59d7fb3b1670, L_0x59d7fb3b1670, C4<1>, C4<1>;
v0x59d7fb1a8150_0 .net "in_a", 0 0, L_0x59d7fb3b1670;  alias, 1 drivers
v0x59d7fb1a8210_0 .net "in_b", 0 0, L_0x59d7fb3b1670;  alias, 1 drivers
v0x59d7fb1a8300_0 .net "out", 0 0, L_0x59d7fb3b1720;  alias, 1 drivers
S_0x59d7fb1a89b0 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb1a7350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1a99a0_0 .net "in_a", 0 0, L_0x59d7fb3b3980;  alias, 1 drivers
v0x59d7fb1a9a40_0 .net "in_b", 0 0, L_0x59d7fb3b17d0;  alias, 1 drivers
v0x59d7fb1a9b30_0 .net "out", 0 0, L_0x59d7fb3b1930;  alias, 1 drivers
v0x59d7fb1a9c50_0 .net "temp_out", 0 0, L_0x59d7fb3b1880;  1 drivers
S_0x59d7fb1a8b90 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1a89b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b1880 .functor NAND 1, L_0x59d7fb3b3980, L_0x59d7fb3b17d0, C4<1>, C4<1>;
v0x59d7fb1a8e00_0 .net "in_a", 0 0, L_0x59d7fb3b3980;  alias, 1 drivers
v0x59d7fb1a8f10_0 .net "in_b", 0 0, L_0x59d7fb3b17d0;  alias, 1 drivers
v0x59d7fb1a8fd0_0 .net "out", 0 0, L_0x59d7fb3b1880;  alias, 1 drivers
S_0x59d7fb1a90f0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1a89b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1a97f0_0 .net "in_a", 0 0, L_0x59d7fb3b1880;  alias, 1 drivers
v0x59d7fb1a9890_0 .net "out", 0 0, L_0x59d7fb3b1930;  alias, 1 drivers
S_0x59d7fb1a92d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1a90f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b1930 .functor NAND 1, L_0x59d7fb3b1880, L_0x59d7fb3b1880, C4<1>, C4<1>;
v0x59d7fb1a9540_0 .net "in_a", 0 0, L_0x59d7fb3b1880;  alias, 1 drivers
v0x59d7fb1a9600_0 .net "in_b", 0 0, L_0x59d7fb3b1880;  alias, 1 drivers
v0x59d7fb1a96f0_0 .net "out", 0 0, L_0x59d7fb3b1930;  alias, 1 drivers
S_0x59d7fb1a9da0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb1a7350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1aa4a0_0 .net "in_a", 0 0, L_0x59d7fb3b3980;  alias, 1 drivers
v0x59d7fb1aa540_0 .net "out", 0 0, L_0x59d7fb3b15c0;  alias, 1 drivers
S_0x59d7fb1a9f30 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1a9da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b15c0 .functor NAND 1, L_0x59d7fb3b3980, L_0x59d7fb3b3980, C4<1>, C4<1>;
v0x59d7fb1aa180_0 .net "in_a", 0 0, L_0x59d7fb3b3980;  alias, 1 drivers
v0x59d7fb1aa2d0_0 .net "in_b", 0 0, L_0x59d7fb3b3980;  alias, 1 drivers
v0x59d7fb1aa390_0 .net "out", 0 0, L_0x59d7fb3b15c0;  alias, 1 drivers
S_0x59d7fb1aa640 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb1a7350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1aad80_0 .net "in_a", 0 0, L_0x59d7fb3b38e0;  alias, 1 drivers
v0x59d7fb1aae20_0 .net "out", 0 0, L_0x59d7fb3b17d0;  alias, 1 drivers
S_0x59d7fb1aa820 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1aa640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b17d0 .functor NAND 1, L_0x59d7fb3b38e0, L_0x59d7fb3b38e0, C4<1>, C4<1>;
v0x59d7fb1aaa90_0 .net "in_a", 0 0, L_0x59d7fb3b38e0;  alias, 1 drivers
v0x59d7fb1aabe0_0 .net "in_b", 0 0, L_0x59d7fb3b38e0;  alias, 1 drivers
v0x59d7fb1aaca0_0 .net "out", 0 0, L_0x59d7fb3b17d0;  alias, 1 drivers
S_0x59d7fb1aaf20 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb1a7350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1b09b0_0 .net "branch1_out", 0 0, L_0x59d7fb3b1b40;  1 drivers
v0x59d7fb1b0ae0_0 .net "branch2_out", 0 0, L_0x59d7fb3b1dd0;  1 drivers
v0x59d7fb1b0c30_0 .net "in_a", 0 0, L_0x59d7fb3b1720;  alias, 1 drivers
v0x59d7fb1b0d00_0 .net "in_b", 0 0, L_0x59d7fb3b1930;  alias, 1 drivers
v0x59d7fb1b0da0_0 .net "out", 0 0, L_0x59d7fb3b2060;  alias, 1 drivers
v0x59d7fb1b0e40_0 .net "temp1_out", 0 0, L_0x59d7fb3b1a90;  1 drivers
v0x59d7fb1b0ee0_0 .net "temp2_out", 0 0, L_0x59d7fb3b1d20;  1 drivers
v0x59d7fb1b0f80_0 .net "temp3_out", 0 0, L_0x59d7fb3b1fb0;  1 drivers
S_0x59d7fb1ab1a0 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb1aaf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1ac1f0_0 .net "in_a", 0 0, L_0x59d7fb3b1720;  alias, 1 drivers
v0x59d7fb1ac290_0 .net "in_b", 0 0, L_0x59d7fb3b1720;  alias, 1 drivers
v0x59d7fb1ac350_0 .net "out", 0 0, L_0x59d7fb3b1a90;  alias, 1 drivers
v0x59d7fb1ac470_0 .net "temp_out", 0 0, L_0x59d7fb3b19e0;  1 drivers
S_0x59d7fb1ab410 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1ab1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b19e0 .functor NAND 1, L_0x59d7fb3b1720, L_0x59d7fb3b1720, C4<1>, C4<1>;
v0x59d7fb1ab680_0 .net "in_a", 0 0, L_0x59d7fb3b1720;  alias, 1 drivers
v0x59d7fb1ab740_0 .net "in_b", 0 0, L_0x59d7fb3b1720;  alias, 1 drivers
v0x59d7fb1ab890_0 .net "out", 0 0, L_0x59d7fb3b19e0;  alias, 1 drivers
S_0x59d7fb1ab990 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1ab1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1ac040_0 .net "in_a", 0 0, L_0x59d7fb3b19e0;  alias, 1 drivers
v0x59d7fb1ac0e0_0 .net "out", 0 0, L_0x59d7fb3b1a90;  alias, 1 drivers
S_0x59d7fb1abb20 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1ab990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b1a90 .functor NAND 1, L_0x59d7fb3b19e0, L_0x59d7fb3b19e0, C4<1>, C4<1>;
v0x59d7fb1abd90_0 .net "in_a", 0 0, L_0x59d7fb3b19e0;  alias, 1 drivers
v0x59d7fb1abe50_0 .net "in_b", 0 0, L_0x59d7fb3b19e0;  alias, 1 drivers
v0x59d7fb1abf40_0 .net "out", 0 0, L_0x59d7fb3b1a90;  alias, 1 drivers
S_0x59d7fb1ac5e0 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb1aaf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1ad610_0 .net "in_a", 0 0, L_0x59d7fb3b1930;  alias, 1 drivers
v0x59d7fb1ad6b0_0 .net "in_b", 0 0, L_0x59d7fb3b1930;  alias, 1 drivers
v0x59d7fb1ad770_0 .net "out", 0 0, L_0x59d7fb3b1d20;  alias, 1 drivers
v0x59d7fb1ad890_0 .net "temp_out", 0 0, L_0x59d7fb1af430;  1 drivers
S_0x59d7fb1ac7c0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1ac5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1af430 .functor NAND 1, L_0x59d7fb3b1930, L_0x59d7fb3b1930, C4<1>, C4<1>;
v0x59d7fb1aca30_0 .net "in_a", 0 0, L_0x59d7fb3b1930;  alias, 1 drivers
v0x59d7fb1acaf0_0 .net "in_b", 0 0, L_0x59d7fb3b1930;  alias, 1 drivers
v0x59d7fb1acc40_0 .net "out", 0 0, L_0x59d7fb1af430;  alias, 1 drivers
S_0x59d7fb1acd40 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1ac5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1ad460_0 .net "in_a", 0 0, L_0x59d7fb1af430;  alias, 1 drivers
v0x59d7fb1ad500_0 .net "out", 0 0, L_0x59d7fb3b1d20;  alias, 1 drivers
S_0x59d7fb1acf10 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1acd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b1d20 .functor NAND 1, L_0x59d7fb1af430, L_0x59d7fb1af430, C4<1>, C4<1>;
v0x59d7fb1ad180_0 .net "in_a", 0 0, L_0x59d7fb1af430;  alias, 1 drivers
v0x59d7fb1ad270_0 .net "in_b", 0 0, L_0x59d7fb1af430;  alias, 1 drivers
v0x59d7fb1ad360_0 .net "out", 0 0, L_0x59d7fb3b1d20;  alias, 1 drivers
S_0x59d7fb1ada00 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb1aaf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1aea40_0 .net "in_a", 0 0, L_0x59d7fb3b1b40;  alias, 1 drivers
v0x59d7fb1aeb10_0 .net "in_b", 0 0, L_0x59d7fb3b1dd0;  alias, 1 drivers
v0x59d7fb1aebe0_0 .net "out", 0 0, L_0x59d7fb3b1fb0;  alias, 1 drivers
v0x59d7fb1aed00_0 .net "temp_out", 0 0, L_0x59d7fb1afda0;  1 drivers
S_0x59d7fb1adbe0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1ada00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1afda0 .functor NAND 1, L_0x59d7fb3b1b40, L_0x59d7fb3b1dd0, C4<1>, C4<1>;
v0x59d7fb1ade30_0 .net "in_a", 0 0, L_0x59d7fb3b1b40;  alias, 1 drivers
v0x59d7fb1adf10_0 .net "in_b", 0 0, L_0x59d7fb3b1dd0;  alias, 1 drivers
v0x59d7fb1adfd0_0 .net "out", 0 0, L_0x59d7fb1afda0;  alias, 1 drivers
S_0x59d7fb1ae120 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1ada00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1ae890_0 .net "in_a", 0 0, L_0x59d7fb1afda0;  alias, 1 drivers
v0x59d7fb1ae930_0 .net "out", 0 0, L_0x59d7fb3b1fb0;  alias, 1 drivers
S_0x59d7fb1ae340 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1ae120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b1fb0 .functor NAND 1, L_0x59d7fb1afda0, L_0x59d7fb1afda0, C4<1>, C4<1>;
v0x59d7fb1ae5b0_0 .net "in_a", 0 0, L_0x59d7fb1afda0;  alias, 1 drivers
v0x59d7fb1ae6a0_0 .net "in_b", 0 0, L_0x59d7fb1afda0;  alias, 1 drivers
v0x59d7fb1ae790_0 .net "out", 0 0, L_0x59d7fb3b1fb0;  alias, 1 drivers
S_0x59d7fb1aee50 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb1aaf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1af580_0 .net "in_a", 0 0, L_0x59d7fb3b1a90;  alias, 1 drivers
v0x59d7fb1af620_0 .net "out", 0 0, L_0x59d7fb3b1b40;  alias, 1 drivers
S_0x59d7fb1af020 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1aee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b1b40 .functor NAND 1, L_0x59d7fb3b1a90, L_0x59d7fb3b1a90, C4<1>, C4<1>;
v0x59d7fb1af290_0 .net "in_a", 0 0, L_0x59d7fb3b1a90;  alias, 1 drivers
v0x59d7fb1af350_0 .net "in_b", 0 0, L_0x59d7fb3b1a90;  alias, 1 drivers
v0x59d7fb1af4a0_0 .net "out", 0 0, L_0x59d7fb3b1b40;  alias, 1 drivers
S_0x59d7fb1af720 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb1aaf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1afef0_0 .net "in_a", 0 0, L_0x59d7fb3b1d20;  alias, 1 drivers
v0x59d7fb1aff90_0 .net "out", 0 0, L_0x59d7fb3b1dd0;  alias, 1 drivers
S_0x59d7fb1af990 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1af720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b1dd0 .functor NAND 1, L_0x59d7fb3b1d20, L_0x59d7fb3b1d20, C4<1>, C4<1>;
v0x59d7fb1afc00_0 .net "in_a", 0 0, L_0x59d7fb3b1d20;  alias, 1 drivers
v0x59d7fb1afcc0_0 .net "in_b", 0 0, L_0x59d7fb3b1d20;  alias, 1 drivers
v0x59d7fb1afe10_0 .net "out", 0 0, L_0x59d7fb3b1dd0;  alias, 1 drivers
S_0x59d7fb1b0090 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb1aaf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1b0830_0 .net "in_a", 0 0, L_0x59d7fb3b1fb0;  alias, 1 drivers
v0x59d7fb1b08d0_0 .net "out", 0 0, L_0x59d7fb3b2060;  alias, 1 drivers
S_0x59d7fb1b02b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1b0090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b2060 .functor NAND 1, L_0x59d7fb3b1fb0, L_0x59d7fb3b1fb0, C4<1>, C4<1>;
v0x59d7fb1b0520_0 .net "in_a", 0 0, L_0x59d7fb3b1fb0;  alias, 1 drivers
v0x59d7fb1b05e0_0 .net "in_b", 0 0, L_0x59d7fb3b1fb0;  alias, 1 drivers
v0x59d7fb1b0730_0 .net "out", 0 0, L_0x59d7fb3b2060;  alias, 1 drivers
S_0x59d7fb1b1c40 .scope module, "ha_gate2" "HalfAdder" 3 9, 4 3 0, S_0x59d7fb166070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb1bd6c0_0 .net "a", 0 0, L_0x59d7fb3b2060;  alias, 1 drivers
v0x59d7fb1bd760_0 .net "b", 0 0, L_0x59d7fb3b11d0;  alias, 1 drivers
v0x59d7fb1bd930_0 .net "carry", 0 0, L_0x59d7fb3b2660;  alias, 1 drivers
v0x59d7fb1bd9d0_0 .net "sum", 0 0, L_0x59d7fb3b2f90;  alias, 1 drivers
S_0x59d7fb1b1df0 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb1b1c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1b2e00_0 .net "in_a", 0 0, L_0x59d7fb3b2060;  alias, 1 drivers
v0x59d7fb1b2ea0_0 .net "in_b", 0 0, L_0x59d7fb3b11d0;  alias, 1 drivers
v0x59d7fb1b2f90_0 .net "out", 0 0, L_0x59d7fb3b2660;  alias, 1 drivers
v0x59d7fb1b30b0_0 .net "temp_out", 0 0, L_0x59d7fb1b06c0;  1 drivers
S_0x59d7fb1b1fa0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1b1df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1b06c0 .functor NAND 1, L_0x59d7fb3b2060, L_0x59d7fb3b11d0, C4<1>, C4<1>;
v0x59d7fb1b2210_0 .net "in_a", 0 0, L_0x59d7fb3b2060;  alias, 1 drivers
v0x59d7fb1b22d0_0 .net "in_b", 0 0, L_0x59d7fb3b11d0;  alias, 1 drivers
v0x59d7fb1b2390_0 .net "out", 0 0, L_0x59d7fb1b06c0;  alias, 1 drivers
S_0x59d7fb1b24e0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1b1df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1b2c50_0 .net "in_a", 0 0, L_0x59d7fb1b06c0;  alias, 1 drivers
v0x59d7fb1b2cf0_0 .net "out", 0 0, L_0x59d7fb3b2660;  alias, 1 drivers
S_0x59d7fb1b2700 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1b24e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b2660 .functor NAND 1, L_0x59d7fb1b06c0, L_0x59d7fb1b06c0, C4<1>, C4<1>;
v0x59d7fb1b2970_0 .net "in_a", 0 0, L_0x59d7fb1b06c0;  alias, 1 drivers
v0x59d7fb1b2a60_0 .net "in_b", 0 0, L_0x59d7fb1b06c0;  alias, 1 drivers
v0x59d7fb1b2b50_0 .net "out", 0 0, L_0x59d7fb3b2660;  alias, 1 drivers
S_0x59d7fb1b3170 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb1b1c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1bcfe0_0 .net "in_a", 0 0, L_0x59d7fb3b2060;  alias, 1 drivers
v0x59d7fb1bd080_0 .net "in_b", 0 0, L_0x59d7fb3b11d0;  alias, 1 drivers
v0x59d7fb1bd140_0 .net "out", 0 0, L_0x59d7fb3b2f90;  alias, 1 drivers
v0x59d7fb1bd1e0_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3b2870;  1 drivers
v0x59d7fb1bd390_0 .net "temp_a_out", 0 0, L_0x59d7fb3b2710;  1 drivers
v0x59d7fb1bd430_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3b2a80;  1 drivers
v0x59d7fb1bd5e0_0 .net "temp_b_out", 0 0, L_0x59d7fb3b2920;  1 drivers
S_0x59d7fb1b3350 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb1b3170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1b43f0_0 .net "in_a", 0 0, L_0x59d7fb3b2060;  alias, 1 drivers
v0x59d7fb1b45a0_0 .net "in_b", 0 0, L_0x59d7fb3b2710;  alias, 1 drivers
v0x59d7fb1b4690_0 .net "out", 0 0, L_0x59d7fb3b2870;  alias, 1 drivers
v0x59d7fb1b47b0_0 .net "temp_out", 0 0, L_0x59d7fb3b27c0;  1 drivers
S_0x59d7fb1b35c0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1b3350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b27c0 .functor NAND 1, L_0x59d7fb3b2060, L_0x59d7fb3b2710, C4<1>, C4<1>;
v0x59d7fb1b3830_0 .net "in_a", 0 0, L_0x59d7fb3b2060;  alias, 1 drivers
v0x59d7fb1b38f0_0 .net "in_b", 0 0, L_0x59d7fb3b2710;  alias, 1 drivers
v0x59d7fb1b39b0_0 .net "out", 0 0, L_0x59d7fb3b27c0;  alias, 1 drivers
S_0x59d7fb1b3ad0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1b3350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1b4240_0 .net "in_a", 0 0, L_0x59d7fb3b27c0;  alias, 1 drivers
v0x59d7fb1b42e0_0 .net "out", 0 0, L_0x59d7fb3b2870;  alias, 1 drivers
S_0x59d7fb1b3cf0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1b3ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b2870 .functor NAND 1, L_0x59d7fb3b27c0, L_0x59d7fb3b27c0, C4<1>, C4<1>;
v0x59d7fb1b3f60_0 .net "in_a", 0 0, L_0x59d7fb3b27c0;  alias, 1 drivers
v0x59d7fb1b4050_0 .net "in_b", 0 0, L_0x59d7fb3b27c0;  alias, 1 drivers
v0x59d7fb1b4140_0 .net "out", 0 0, L_0x59d7fb3b2870;  alias, 1 drivers
S_0x59d7fb1b4870 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb1b3170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1b58a0_0 .net "in_a", 0 0, L_0x59d7fb3b11d0;  alias, 1 drivers
v0x59d7fb1b5940_0 .net "in_b", 0 0, L_0x59d7fb3b2920;  alias, 1 drivers
v0x59d7fb1b5a30_0 .net "out", 0 0, L_0x59d7fb3b2a80;  alias, 1 drivers
v0x59d7fb1b5b50_0 .net "temp_out", 0 0, L_0x59d7fb3b29d0;  1 drivers
S_0x59d7fb1b4a50 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1b4870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b29d0 .functor NAND 1, L_0x59d7fb3b11d0, L_0x59d7fb3b2920, C4<1>, C4<1>;
v0x59d7fb1b4cc0_0 .net "in_a", 0 0, L_0x59d7fb3b11d0;  alias, 1 drivers
v0x59d7fb1b4dd0_0 .net "in_b", 0 0, L_0x59d7fb3b2920;  alias, 1 drivers
v0x59d7fb1b4e90_0 .net "out", 0 0, L_0x59d7fb3b29d0;  alias, 1 drivers
S_0x59d7fb1b4fb0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1b4870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1b56f0_0 .net "in_a", 0 0, L_0x59d7fb3b29d0;  alias, 1 drivers
v0x59d7fb1b5790_0 .net "out", 0 0, L_0x59d7fb3b2a80;  alias, 1 drivers
S_0x59d7fb1b51d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1b4fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b2a80 .functor NAND 1, L_0x59d7fb3b29d0, L_0x59d7fb3b29d0, C4<1>, C4<1>;
v0x59d7fb1b5440_0 .net "in_a", 0 0, L_0x59d7fb3b29d0;  alias, 1 drivers
v0x59d7fb1b5500_0 .net "in_b", 0 0, L_0x59d7fb3b29d0;  alias, 1 drivers
v0x59d7fb1b55f0_0 .net "out", 0 0, L_0x59d7fb3b2a80;  alias, 1 drivers
S_0x59d7fb1b5ca0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb1b3170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1b63e0_0 .net "in_a", 0 0, L_0x59d7fb3b11d0;  alias, 1 drivers
v0x59d7fb1b6480_0 .net "out", 0 0, L_0x59d7fb3b2710;  alias, 1 drivers
S_0x59d7fb1b5e70 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1b5ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b2710 .functor NAND 1, L_0x59d7fb3b11d0, L_0x59d7fb3b11d0, C4<1>, C4<1>;
v0x59d7fb1b60c0_0 .net "in_a", 0 0, L_0x59d7fb3b11d0;  alias, 1 drivers
v0x59d7fb1b6210_0 .net "in_b", 0 0, L_0x59d7fb3b11d0;  alias, 1 drivers
v0x59d7fb1b62d0_0 .net "out", 0 0, L_0x59d7fb3b2710;  alias, 1 drivers
S_0x59d7fb1b6580 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb1b3170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1b6cc0_0 .net "in_a", 0 0, L_0x59d7fb3b2060;  alias, 1 drivers
v0x59d7fb1b6d60_0 .net "out", 0 0, L_0x59d7fb3b2920;  alias, 1 drivers
S_0x59d7fb1b67a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1b6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b2920 .functor NAND 1, L_0x59d7fb3b2060, L_0x59d7fb3b2060, C4<1>, C4<1>;
v0x59d7fb1b6a10_0 .net "in_a", 0 0, L_0x59d7fb3b2060;  alias, 1 drivers
v0x59d7fb1b6ad0_0 .net "in_b", 0 0, L_0x59d7fb3b2060;  alias, 1 drivers
v0x59d7fb1b6b90_0 .net "out", 0 0, L_0x59d7fb3b2920;  alias, 1 drivers
S_0x59d7fb1b6e60 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb1b3170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1bc930_0 .net "branch1_out", 0 0, L_0x59d7fb3b2c90;  1 drivers
v0x59d7fb1bca60_0 .net "branch2_out", 0 0, L_0x59d7fb3b2e10;  1 drivers
v0x59d7fb1bcbb0_0 .net "in_a", 0 0, L_0x59d7fb3b2870;  alias, 1 drivers
v0x59d7fb1bcc80_0 .net "in_b", 0 0, L_0x59d7fb3b2a80;  alias, 1 drivers
v0x59d7fb1bcd20_0 .net "out", 0 0, L_0x59d7fb3b2f90;  alias, 1 drivers
v0x59d7fb1bcdc0_0 .net "temp1_out", 0 0, L_0x59d7fb3b2be0;  1 drivers
v0x59d7fb1bce60_0 .net "temp2_out", 0 0, L_0x59d7fb3b2d60;  1 drivers
v0x59d7fb1bcf00_0 .net "temp3_out", 0 0, L_0x59d7fb3b2ee0;  1 drivers
S_0x59d7fb1b70e0 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb1b6e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1b8170_0 .net "in_a", 0 0, L_0x59d7fb3b2870;  alias, 1 drivers
v0x59d7fb1b8210_0 .net "in_b", 0 0, L_0x59d7fb3b2870;  alias, 1 drivers
v0x59d7fb1b82d0_0 .net "out", 0 0, L_0x59d7fb3b2be0;  alias, 1 drivers
v0x59d7fb1b83f0_0 .net "temp_out", 0 0, L_0x59d7fb3b2b30;  1 drivers
S_0x59d7fb1b7350 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1b70e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b2b30 .functor NAND 1, L_0x59d7fb3b2870, L_0x59d7fb3b2870, C4<1>, C4<1>;
v0x59d7fb1b75c0_0 .net "in_a", 0 0, L_0x59d7fb3b2870;  alias, 1 drivers
v0x59d7fb1b7680_0 .net "in_b", 0 0, L_0x59d7fb3b2870;  alias, 1 drivers
v0x59d7fb1b77d0_0 .net "out", 0 0, L_0x59d7fb3b2b30;  alias, 1 drivers
S_0x59d7fb1b78d0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1b70e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1b7fc0_0 .net "in_a", 0 0, L_0x59d7fb3b2b30;  alias, 1 drivers
v0x59d7fb1b8060_0 .net "out", 0 0, L_0x59d7fb3b2be0;  alias, 1 drivers
S_0x59d7fb1b7aa0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1b78d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b2be0 .functor NAND 1, L_0x59d7fb3b2b30, L_0x59d7fb3b2b30, C4<1>, C4<1>;
v0x59d7fb1b7d10_0 .net "in_a", 0 0, L_0x59d7fb3b2b30;  alias, 1 drivers
v0x59d7fb1b7dd0_0 .net "in_b", 0 0, L_0x59d7fb3b2b30;  alias, 1 drivers
v0x59d7fb1b7ec0_0 .net "out", 0 0, L_0x59d7fb3b2be0;  alias, 1 drivers
S_0x59d7fb1b8560 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb1b6e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1b9590_0 .net "in_a", 0 0, L_0x59d7fb3b2a80;  alias, 1 drivers
v0x59d7fb1b9630_0 .net "in_b", 0 0, L_0x59d7fb3b2a80;  alias, 1 drivers
v0x59d7fb1b96f0_0 .net "out", 0 0, L_0x59d7fb3b2d60;  alias, 1 drivers
v0x59d7fb1b9810_0 .net "temp_out", 0 0, L_0x59d7fb1bb3b0;  1 drivers
S_0x59d7fb1b8740 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1b8560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1bb3b0 .functor NAND 1, L_0x59d7fb3b2a80, L_0x59d7fb3b2a80, C4<1>, C4<1>;
v0x59d7fb1b89b0_0 .net "in_a", 0 0, L_0x59d7fb3b2a80;  alias, 1 drivers
v0x59d7fb1b8a70_0 .net "in_b", 0 0, L_0x59d7fb3b2a80;  alias, 1 drivers
v0x59d7fb1b8bc0_0 .net "out", 0 0, L_0x59d7fb1bb3b0;  alias, 1 drivers
S_0x59d7fb1b8cc0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1b8560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1b93e0_0 .net "in_a", 0 0, L_0x59d7fb1bb3b0;  alias, 1 drivers
v0x59d7fb1b9480_0 .net "out", 0 0, L_0x59d7fb3b2d60;  alias, 1 drivers
S_0x59d7fb1b8e90 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1b8cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b2d60 .functor NAND 1, L_0x59d7fb1bb3b0, L_0x59d7fb1bb3b0, C4<1>, C4<1>;
v0x59d7fb1b9100_0 .net "in_a", 0 0, L_0x59d7fb1bb3b0;  alias, 1 drivers
v0x59d7fb1b91f0_0 .net "in_b", 0 0, L_0x59d7fb1bb3b0;  alias, 1 drivers
v0x59d7fb1b92e0_0 .net "out", 0 0, L_0x59d7fb3b2d60;  alias, 1 drivers
S_0x59d7fb1b9980 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb1b6e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1ba9c0_0 .net "in_a", 0 0, L_0x59d7fb3b2c90;  alias, 1 drivers
v0x59d7fb1baa90_0 .net "in_b", 0 0, L_0x59d7fb3b2e10;  alias, 1 drivers
v0x59d7fb1bab60_0 .net "out", 0 0, L_0x59d7fb3b2ee0;  alias, 1 drivers
v0x59d7fb1bac80_0 .net "temp_out", 0 0, L_0x59d7fb1bbd20;  1 drivers
S_0x59d7fb1b9b60 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1b9980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1bbd20 .functor NAND 1, L_0x59d7fb3b2c90, L_0x59d7fb3b2e10, C4<1>, C4<1>;
v0x59d7fb1b9db0_0 .net "in_a", 0 0, L_0x59d7fb3b2c90;  alias, 1 drivers
v0x59d7fb1b9e90_0 .net "in_b", 0 0, L_0x59d7fb3b2e10;  alias, 1 drivers
v0x59d7fb1b9f50_0 .net "out", 0 0, L_0x59d7fb1bbd20;  alias, 1 drivers
S_0x59d7fb1ba0a0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1b9980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1ba810_0 .net "in_a", 0 0, L_0x59d7fb1bbd20;  alias, 1 drivers
v0x59d7fb1ba8b0_0 .net "out", 0 0, L_0x59d7fb3b2ee0;  alias, 1 drivers
S_0x59d7fb1ba2c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1ba0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b2ee0 .functor NAND 1, L_0x59d7fb1bbd20, L_0x59d7fb1bbd20, C4<1>, C4<1>;
v0x59d7fb1ba530_0 .net "in_a", 0 0, L_0x59d7fb1bbd20;  alias, 1 drivers
v0x59d7fb1ba620_0 .net "in_b", 0 0, L_0x59d7fb1bbd20;  alias, 1 drivers
v0x59d7fb1ba710_0 .net "out", 0 0, L_0x59d7fb3b2ee0;  alias, 1 drivers
S_0x59d7fb1badd0 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb1b6e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1bb500_0 .net "in_a", 0 0, L_0x59d7fb3b2be0;  alias, 1 drivers
v0x59d7fb1bb5a0_0 .net "out", 0 0, L_0x59d7fb3b2c90;  alias, 1 drivers
S_0x59d7fb1bafa0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1badd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b2c90 .functor NAND 1, L_0x59d7fb3b2be0, L_0x59d7fb3b2be0, C4<1>, C4<1>;
v0x59d7fb1bb210_0 .net "in_a", 0 0, L_0x59d7fb3b2be0;  alias, 1 drivers
v0x59d7fb1bb2d0_0 .net "in_b", 0 0, L_0x59d7fb3b2be0;  alias, 1 drivers
v0x59d7fb1bb420_0 .net "out", 0 0, L_0x59d7fb3b2c90;  alias, 1 drivers
S_0x59d7fb1bb6a0 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb1b6e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1bbe70_0 .net "in_a", 0 0, L_0x59d7fb3b2d60;  alias, 1 drivers
v0x59d7fb1bbf10_0 .net "out", 0 0, L_0x59d7fb3b2e10;  alias, 1 drivers
S_0x59d7fb1bb910 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1bb6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b2e10 .functor NAND 1, L_0x59d7fb3b2d60, L_0x59d7fb3b2d60, C4<1>, C4<1>;
v0x59d7fb1bbb80_0 .net "in_a", 0 0, L_0x59d7fb3b2d60;  alias, 1 drivers
v0x59d7fb1bbc40_0 .net "in_b", 0 0, L_0x59d7fb3b2d60;  alias, 1 drivers
v0x59d7fb1bbd90_0 .net "out", 0 0, L_0x59d7fb3b2e10;  alias, 1 drivers
S_0x59d7fb1bc010 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb1b6e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1bc7b0_0 .net "in_a", 0 0, L_0x59d7fb3b2ee0;  alias, 1 drivers
v0x59d7fb1bc850_0 .net "out", 0 0, L_0x59d7fb3b2f90;  alias, 1 drivers
S_0x59d7fb1bc230 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1bc010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b2f90 .functor NAND 1, L_0x59d7fb3b2ee0, L_0x59d7fb3b2ee0, C4<1>, C4<1>;
v0x59d7fb1bc4a0_0 .net "in_a", 0 0, L_0x59d7fb3b2ee0;  alias, 1 drivers
v0x59d7fb1bc560_0 .net "in_b", 0 0, L_0x59d7fb3b2ee0;  alias, 1 drivers
v0x59d7fb1bc6b0_0 .net "out", 0 0, L_0x59d7fb3b2f90;  alias, 1 drivers
S_0x59d7fb1bdab0 .scope module, "or_gate" "Or" 3 10, 9 3 0, S_0x59d7fb166070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1c34a0_0 .net "branch1_out", 0 0, L_0x59d7fb3b3220;  1 drivers
v0x59d7fb1c35d0_0 .net "branch2_out", 0 0, L_0x59d7fb3b34b0;  1 drivers
v0x59d7fb1c3720_0 .net "in_a", 0 0, L_0x59d7fb3b1550;  alias, 1 drivers
v0x59d7fb1c3900_0 .net "in_b", 0 0, L_0x59d7fb3b2660;  alias, 1 drivers
v0x59d7fb1c3ab0_0 .net "out", 0 0, L_0x59d7fb3b3740;  alias, 1 drivers
v0x59d7fb1c3b50_0 .net "temp1_out", 0 0, L_0x59d7fb3b3170;  1 drivers
v0x59d7fb1c3bf0_0 .net "temp2_out", 0 0, L_0x59d7fb3b3400;  1 drivers
v0x59d7fb1c3c90_0 .net "temp3_out", 0 0, L_0x59d7fb3b3690;  1 drivers
S_0x59d7fb1bdc40 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb1bdab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1bece0_0 .net "in_a", 0 0, L_0x59d7fb3b1550;  alias, 1 drivers
v0x59d7fb1bed80_0 .net "in_b", 0 0, L_0x59d7fb3b1550;  alias, 1 drivers
v0x59d7fb1bee40_0 .net "out", 0 0, L_0x59d7fb3b3170;  alias, 1 drivers
v0x59d7fb1bef60_0 .net "temp_out", 0 0, L_0x59d7fb1bc640;  1 drivers
S_0x59d7fb1bde60 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1bdc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1bc640 .functor NAND 1, L_0x59d7fb3b1550, L_0x59d7fb3b1550, C4<1>, C4<1>;
v0x59d7fb1be0d0_0 .net "in_a", 0 0, L_0x59d7fb3b1550;  alias, 1 drivers
v0x59d7fb1be220_0 .net "in_b", 0 0, L_0x59d7fb3b1550;  alias, 1 drivers
v0x59d7fb1be2e0_0 .net "out", 0 0, L_0x59d7fb1bc640;  alias, 1 drivers
S_0x59d7fb1be410 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1bdc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1beb30_0 .net "in_a", 0 0, L_0x59d7fb1bc640;  alias, 1 drivers
v0x59d7fb1bebd0_0 .net "out", 0 0, L_0x59d7fb3b3170;  alias, 1 drivers
S_0x59d7fb1be5e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1be410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b3170 .functor NAND 1, L_0x59d7fb1bc640, L_0x59d7fb1bc640, C4<1>, C4<1>;
v0x59d7fb1be850_0 .net "in_a", 0 0, L_0x59d7fb1bc640;  alias, 1 drivers
v0x59d7fb1be940_0 .net "in_b", 0 0, L_0x59d7fb1bc640;  alias, 1 drivers
v0x59d7fb1bea30_0 .net "out", 0 0, L_0x59d7fb3b3170;  alias, 1 drivers
S_0x59d7fb1bf0d0 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb1bdab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1c0100_0 .net "in_a", 0 0, L_0x59d7fb3b2660;  alias, 1 drivers
v0x59d7fb1c01a0_0 .net "in_b", 0 0, L_0x59d7fb3b2660;  alias, 1 drivers
v0x59d7fb1c0260_0 .net "out", 0 0, L_0x59d7fb3b3400;  alias, 1 drivers
v0x59d7fb1c0380_0 .net "temp_out", 0 0, L_0x59d7fb1c1f20;  1 drivers
S_0x59d7fb1bf2b0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1bf0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1c1f20 .functor NAND 1, L_0x59d7fb3b2660, L_0x59d7fb3b2660, C4<1>, C4<1>;
v0x59d7fb1bf520_0 .net "in_a", 0 0, L_0x59d7fb3b2660;  alias, 1 drivers
v0x59d7fb1bf670_0 .net "in_b", 0 0, L_0x59d7fb3b2660;  alias, 1 drivers
v0x59d7fb1bf730_0 .net "out", 0 0, L_0x59d7fb1c1f20;  alias, 1 drivers
S_0x59d7fb1bf830 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1bf0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1bff50_0 .net "in_a", 0 0, L_0x59d7fb1c1f20;  alias, 1 drivers
v0x59d7fb1bfff0_0 .net "out", 0 0, L_0x59d7fb3b3400;  alias, 1 drivers
S_0x59d7fb1bfa00 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1bf830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b3400 .functor NAND 1, L_0x59d7fb1c1f20, L_0x59d7fb1c1f20, C4<1>, C4<1>;
v0x59d7fb1bfc70_0 .net "in_a", 0 0, L_0x59d7fb1c1f20;  alias, 1 drivers
v0x59d7fb1bfd60_0 .net "in_b", 0 0, L_0x59d7fb1c1f20;  alias, 1 drivers
v0x59d7fb1bfe50_0 .net "out", 0 0, L_0x59d7fb3b3400;  alias, 1 drivers
S_0x59d7fb1c04f0 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb1bdab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1c1530_0 .net "in_a", 0 0, L_0x59d7fb3b3220;  alias, 1 drivers
v0x59d7fb1c1600_0 .net "in_b", 0 0, L_0x59d7fb3b34b0;  alias, 1 drivers
v0x59d7fb1c16d0_0 .net "out", 0 0, L_0x59d7fb3b3690;  alias, 1 drivers
v0x59d7fb1c17f0_0 .net "temp_out", 0 0, L_0x59d7fb1c2890;  1 drivers
S_0x59d7fb1c06d0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1c04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1c2890 .functor NAND 1, L_0x59d7fb3b3220, L_0x59d7fb3b34b0, C4<1>, C4<1>;
v0x59d7fb1c0920_0 .net "in_a", 0 0, L_0x59d7fb3b3220;  alias, 1 drivers
v0x59d7fb1c0a00_0 .net "in_b", 0 0, L_0x59d7fb3b34b0;  alias, 1 drivers
v0x59d7fb1c0ac0_0 .net "out", 0 0, L_0x59d7fb1c2890;  alias, 1 drivers
S_0x59d7fb1c0c10 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1c04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1c1380_0 .net "in_a", 0 0, L_0x59d7fb1c2890;  alias, 1 drivers
v0x59d7fb1c1420_0 .net "out", 0 0, L_0x59d7fb3b3690;  alias, 1 drivers
S_0x59d7fb1c0e30 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1c0c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b3690 .functor NAND 1, L_0x59d7fb1c2890, L_0x59d7fb1c2890, C4<1>, C4<1>;
v0x59d7fb1c10a0_0 .net "in_a", 0 0, L_0x59d7fb1c2890;  alias, 1 drivers
v0x59d7fb1c1190_0 .net "in_b", 0 0, L_0x59d7fb1c2890;  alias, 1 drivers
v0x59d7fb1c1280_0 .net "out", 0 0, L_0x59d7fb3b3690;  alias, 1 drivers
S_0x59d7fb1c1940 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb1bdab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1c2070_0 .net "in_a", 0 0, L_0x59d7fb3b3170;  alias, 1 drivers
v0x59d7fb1c2110_0 .net "out", 0 0, L_0x59d7fb3b3220;  alias, 1 drivers
S_0x59d7fb1c1b10 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1c1940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b3220 .functor NAND 1, L_0x59d7fb3b3170, L_0x59d7fb3b3170, C4<1>, C4<1>;
v0x59d7fb1c1d80_0 .net "in_a", 0 0, L_0x59d7fb3b3170;  alias, 1 drivers
v0x59d7fb1c1e40_0 .net "in_b", 0 0, L_0x59d7fb3b3170;  alias, 1 drivers
v0x59d7fb1c1f90_0 .net "out", 0 0, L_0x59d7fb3b3220;  alias, 1 drivers
S_0x59d7fb1c2210 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb1bdab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1c29e0_0 .net "in_a", 0 0, L_0x59d7fb3b3400;  alias, 1 drivers
v0x59d7fb1c2a80_0 .net "out", 0 0, L_0x59d7fb3b34b0;  alias, 1 drivers
S_0x59d7fb1c2480 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1c2210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b34b0 .functor NAND 1, L_0x59d7fb3b3400, L_0x59d7fb3b3400, C4<1>, C4<1>;
v0x59d7fb1c26f0_0 .net "in_a", 0 0, L_0x59d7fb3b3400;  alias, 1 drivers
v0x59d7fb1c27b0_0 .net "in_b", 0 0, L_0x59d7fb3b3400;  alias, 1 drivers
v0x59d7fb1c2900_0 .net "out", 0 0, L_0x59d7fb3b34b0;  alias, 1 drivers
S_0x59d7fb1c2b80 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb1bdab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1c3320_0 .net "in_a", 0 0, L_0x59d7fb3b3690;  alias, 1 drivers
v0x59d7fb1c33c0_0 .net "out", 0 0, L_0x59d7fb3b3740;  alias, 1 drivers
S_0x59d7fb1c2da0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1c2b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b3740 .functor NAND 1, L_0x59d7fb3b3690, L_0x59d7fb3b3690, C4<1>, C4<1>;
v0x59d7fb1c3010_0 .net "in_a", 0 0, L_0x59d7fb3b3690;  alias, 1 drivers
v0x59d7fb1c30d0_0 .net "in_b", 0 0, L_0x59d7fb3b3690;  alias, 1 drivers
v0x59d7fb1c3220_0 .net "out", 0 0, L_0x59d7fb3b3740;  alias, 1 drivers
S_0x59d7fb1c42f0 .scope module, "fa_gate11" "FullAdder" 2 18, 3 3 0, S_0x59d7fb15f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
v0x59d7fb1e25c0_0 .net "a", 0 0, L_0x59d7fb3b14b0;  1 drivers
v0x59d7fb1e2660_0 .net "b", 0 0, L_0x59d7fb3b5ee0;  1 drivers
v0x59d7fb1e2720_0 .net "c", 0 0, L_0x59d7fb3b3740;  alias, 1 drivers
v0x59d7fb1e27c0_0 .net "carry", 0 0, L_0x59d7fb3b5d40;  alias, 1 drivers
v0x59d7fb1e2860_0 .net "sum", 0 0, L_0x59d7fb3b5590;  1 drivers
v0x59d7fb1e2900_0 .net "tmp_carry_out_1", 0 0, L_0x59d7fb3b3b10;  1 drivers
v0x59d7fb1e29a0_0 .net "tmp_carry_out_2", 0 0, L_0x59d7fb3b4c60;  1 drivers
v0x59d7fb1e2a40_0 .net "tmp_sum_out", 0 0, L_0x59d7fb3b4660;  1 drivers
S_0x59d7fb1c44f0 .scope module, "ha_gate1" "HalfAdder" 3 8, 4 3 0, S_0x59d7fb1c42f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb1cffe0_0 .net "a", 0 0, L_0x59d7fb3b14b0;  alias, 1 drivers
v0x59d7fb1d0190_0 .net "b", 0 0, L_0x59d7fb3b5ee0;  alias, 1 drivers
v0x59d7fb1d0360_0 .net "carry", 0 0, L_0x59d7fb3b3b10;  alias, 1 drivers
v0x59d7fb1d0400_0 .net "sum", 0 0, L_0x59d7fb3b4660;  alias, 1 drivers
S_0x59d7fb1c46d0 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb1c44f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1c57c0_0 .net "in_a", 0 0, L_0x59d7fb3b14b0;  alias, 1 drivers
v0x59d7fb1c5890_0 .net "in_b", 0 0, L_0x59d7fb3b5ee0;  alias, 1 drivers
v0x59d7fb1c5960_0 .net "out", 0 0, L_0x59d7fb3b3b10;  alias, 1 drivers
v0x59d7fb1c5a80_0 .net "temp_out", 0 0, L_0x59d7fb1c31b0;  1 drivers
S_0x59d7fb1c4940 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1c46d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1c31b0 .functor NAND 1, L_0x59d7fb3b14b0, L_0x59d7fb3b5ee0, C4<1>, C4<1>;
v0x59d7fb1c4bb0_0 .net "in_a", 0 0, L_0x59d7fb3b14b0;  alias, 1 drivers
v0x59d7fb1c4c90_0 .net "in_b", 0 0, L_0x59d7fb3b5ee0;  alias, 1 drivers
v0x59d7fb1c4d50_0 .net "out", 0 0, L_0x59d7fb1c31b0;  alias, 1 drivers
S_0x59d7fb1c4ea0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1c46d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1c5610_0 .net "in_a", 0 0, L_0x59d7fb1c31b0;  alias, 1 drivers
v0x59d7fb1c56b0_0 .net "out", 0 0, L_0x59d7fb3b3b10;  alias, 1 drivers
S_0x59d7fb1c50c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1c4ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b3b10 .functor NAND 1, L_0x59d7fb1c31b0, L_0x59d7fb1c31b0, C4<1>, C4<1>;
v0x59d7fb1c5330_0 .net "in_a", 0 0, L_0x59d7fb1c31b0;  alias, 1 drivers
v0x59d7fb1c5420_0 .net "in_b", 0 0, L_0x59d7fb1c31b0;  alias, 1 drivers
v0x59d7fb1c5510_0 .net "out", 0 0, L_0x59d7fb3b3b10;  alias, 1 drivers
S_0x59d7fb1c5b40 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb1c44f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1cf900_0 .net "in_a", 0 0, L_0x59d7fb3b14b0;  alias, 1 drivers
v0x59d7fb1cf9a0_0 .net "in_b", 0 0, L_0x59d7fb3b5ee0;  alias, 1 drivers
v0x59d7fb1cfa60_0 .net "out", 0 0, L_0x59d7fb3b4660;  alias, 1 drivers
v0x59d7fb1cfb00_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3b3d20;  1 drivers
v0x59d7fb1cfcb0_0 .net "temp_a_out", 0 0, L_0x59d7fb3b3bc0;  1 drivers
v0x59d7fb1cfd50_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3b3f30;  1 drivers
v0x59d7fb1cff00_0 .net "temp_b_out", 0 0, L_0x59d7fb3b3dd0;  1 drivers
S_0x59d7fb1c5d20 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb1c5b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1c6de0_0 .net "in_a", 0 0, L_0x59d7fb3b14b0;  alias, 1 drivers
v0x59d7fb1c6e80_0 .net "in_b", 0 0, L_0x59d7fb3b3bc0;  alias, 1 drivers
v0x59d7fb1c6f70_0 .net "out", 0 0, L_0x59d7fb3b3d20;  alias, 1 drivers
v0x59d7fb1c7090_0 .net "temp_out", 0 0, L_0x59d7fb3b3c70;  1 drivers
S_0x59d7fb1c5f90 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1c5d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b3c70 .functor NAND 1, L_0x59d7fb3b14b0, L_0x59d7fb3b3bc0, C4<1>, C4<1>;
v0x59d7fb1c6200_0 .net "in_a", 0 0, L_0x59d7fb3b14b0;  alias, 1 drivers
v0x59d7fb1c6310_0 .net "in_b", 0 0, L_0x59d7fb3b3bc0;  alias, 1 drivers
v0x59d7fb1c63d0_0 .net "out", 0 0, L_0x59d7fb3b3c70;  alias, 1 drivers
S_0x59d7fb1c64f0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1c5d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1c6c30_0 .net "in_a", 0 0, L_0x59d7fb3b3c70;  alias, 1 drivers
v0x59d7fb1c6cd0_0 .net "out", 0 0, L_0x59d7fb3b3d20;  alias, 1 drivers
S_0x59d7fb1c6710 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1c64f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b3d20 .functor NAND 1, L_0x59d7fb3b3c70, L_0x59d7fb3b3c70, C4<1>, C4<1>;
v0x59d7fb1c6980_0 .net "in_a", 0 0, L_0x59d7fb3b3c70;  alias, 1 drivers
v0x59d7fb1c6a40_0 .net "in_b", 0 0, L_0x59d7fb3b3c70;  alias, 1 drivers
v0x59d7fb1c6b30_0 .net "out", 0 0, L_0x59d7fb3b3d20;  alias, 1 drivers
S_0x59d7fb1c7150 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb1c5b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1c8180_0 .net "in_a", 0 0, L_0x59d7fb3b5ee0;  alias, 1 drivers
v0x59d7fb1c8220_0 .net "in_b", 0 0, L_0x59d7fb3b3dd0;  alias, 1 drivers
v0x59d7fb1c8310_0 .net "out", 0 0, L_0x59d7fb3b3f30;  alias, 1 drivers
v0x59d7fb1c8430_0 .net "temp_out", 0 0, L_0x59d7fb3b3e80;  1 drivers
S_0x59d7fb1c7330 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1c7150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b3e80 .functor NAND 1, L_0x59d7fb3b5ee0, L_0x59d7fb3b3dd0, C4<1>, C4<1>;
v0x59d7fb1c75a0_0 .net "in_a", 0 0, L_0x59d7fb3b5ee0;  alias, 1 drivers
v0x59d7fb1c76b0_0 .net "in_b", 0 0, L_0x59d7fb3b3dd0;  alias, 1 drivers
v0x59d7fb1c7770_0 .net "out", 0 0, L_0x59d7fb3b3e80;  alias, 1 drivers
S_0x59d7fb1c7890 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1c7150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1c7fd0_0 .net "in_a", 0 0, L_0x59d7fb3b3e80;  alias, 1 drivers
v0x59d7fb1c8070_0 .net "out", 0 0, L_0x59d7fb3b3f30;  alias, 1 drivers
S_0x59d7fb1c7ab0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1c7890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b3f30 .functor NAND 1, L_0x59d7fb3b3e80, L_0x59d7fb3b3e80, C4<1>, C4<1>;
v0x59d7fb1c7d20_0 .net "in_a", 0 0, L_0x59d7fb3b3e80;  alias, 1 drivers
v0x59d7fb1c7de0_0 .net "in_b", 0 0, L_0x59d7fb3b3e80;  alias, 1 drivers
v0x59d7fb1c7ed0_0 .net "out", 0 0, L_0x59d7fb3b3f30;  alias, 1 drivers
S_0x59d7fb1c8580 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb1c5b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1c8cc0_0 .net "in_a", 0 0, L_0x59d7fb3b5ee0;  alias, 1 drivers
v0x59d7fb1c8d60_0 .net "out", 0 0, L_0x59d7fb3b3bc0;  alias, 1 drivers
S_0x59d7fb1c8750 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1c8580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b3bc0 .functor NAND 1, L_0x59d7fb3b5ee0, L_0x59d7fb3b5ee0, C4<1>, C4<1>;
v0x59d7fb1c89a0_0 .net "in_a", 0 0, L_0x59d7fb3b5ee0;  alias, 1 drivers
v0x59d7fb1c8af0_0 .net "in_b", 0 0, L_0x59d7fb3b5ee0;  alias, 1 drivers
v0x59d7fb1c8bb0_0 .net "out", 0 0, L_0x59d7fb3b3bc0;  alias, 1 drivers
S_0x59d7fb1c8e60 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb1c5b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1c95e0_0 .net "in_a", 0 0, L_0x59d7fb3b14b0;  alias, 1 drivers
v0x59d7fb1c9680_0 .net "out", 0 0, L_0x59d7fb3b3dd0;  alias, 1 drivers
S_0x59d7fb1c9080 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1c8e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b3dd0 .functor NAND 1, L_0x59d7fb3b14b0, L_0x59d7fb3b14b0, C4<1>, C4<1>;
v0x59d7fb1c92f0_0 .net "in_a", 0 0, L_0x59d7fb3b14b0;  alias, 1 drivers
v0x59d7fb1c9440_0 .net "in_b", 0 0, L_0x59d7fb3b14b0;  alias, 1 drivers
v0x59d7fb1c9500_0 .net "out", 0 0, L_0x59d7fb3b3dd0;  alias, 1 drivers
S_0x59d7fb1c9780 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb1c5b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1cf250_0 .net "branch1_out", 0 0, L_0x59d7fb3b4140;  1 drivers
v0x59d7fb1cf380_0 .net "branch2_out", 0 0, L_0x59d7fb3b43d0;  1 drivers
v0x59d7fb1cf4d0_0 .net "in_a", 0 0, L_0x59d7fb3b3d20;  alias, 1 drivers
v0x59d7fb1cf5a0_0 .net "in_b", 0 0, L_0x59d7fb3b3f30;  alias, 1 drivers
v0x59d7fb1cf640_0 .net "out", 0 0, L_0x59d7fb3b4660;  alias, 1 drivers
v0x59d7fb1cf6e0_0 .net "temp1_out", 0 0, L_0x59d7fb3b4090;  1 drivers
v0x59d7fb1cf780_0 .net "temp2_out", 0 0, L_0x59d7fb3b4320;  1 drivers
v0x59d7fb1cf820_0 .net "temp3_out", 0 0, L_0x59d7fb3b45b0;  1 drivers
S_0x59d7fb1c9a00 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb1c9780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1caa90_0 .net "in_a", 0 0, L_0x59d7fb3b3d20;  alias, 1 drivers
v0x59d7fb1cab30_0 .net "in_b", 0 0, L_0x59d7fb3b3d20;  alias, 1 drivers
v0x59d7fb1cabf0_0 .net "out", 0 0, L_0x59d7fb3b4090;  alias, 1 drivers
v0x59d7fb1cad10_0 .net "temp_out", 0 0, L_0x59d7fb3b3fe0;  1 drivers
S_0x59d7fb1c9c70 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1c9a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b3fe0 .functor NAND 1, L_0x59d7fb3b3d20, L_0x59d7fb3b3d20, C4<1>, C4<1>;
v0x59d7fb1c9ee0_0 .net "in_a", 0 0, L_0x59d7fb3b3d20;  alias, 1 drivers
v0x59d7fb1c9fa0_0 .net "in_b", 0 0, L_0x59d7fb3b3d20;  alias, 1 drivers
v0x59d7fb1ca0f0_0 .net "out", 0 0, L_0x59d7fb3b3fe0;  alias, 1 drivers
S_0x59d7fb1ca1f0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1c9a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1ca8e0_0 .net "in_a", 0 0, L_0x59d7fb3b3fe0;  alias, 1 drivers
v0x59d7fb1ca980_0 .net "out", 0 0, L_0x59d7fb3b4090;  alias, 1 drivers
S_0x59d7fb1ca3c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1ca1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b4090 .functor NAND 1, L_0x59d7fb3b3fe0, L_0x59d7fb3b3fe0, C4<1>, C4<1>;
v0x59d7fb1ca630_0 .net "in_a", 0 0, L_0x59d7fb3b3fe0;  alias, 1 drivers
v0x59d7fb1ca6f0_0 .net "in_b", 0 0, L_0x59d7fb3b3fe0;  alias, 1 drivers
v0x59d7fb1ca7e0_0 .net "out", 0 0, L_0x59d7fb3b4090;  alias, 1 drivers
S_0x59d7fb1cae80 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb1c9780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1cbeb0_0 .net "in_a", 0 0, L_0x59d7fb3b3f30;  alias, 1 drivers
v0x59d7fb1cbf50_0 .net "in_b", 0 0, L_0x59d7fb3b3f30;  alias, 1 drivers
v0x59d7fb1cc010_0 .net "out", 0 0, L_0x59d7fb3b4320;  alias, 1 drivers
v0x59d7fb1cc130_0 .net "temp_out", 0 0, L_0x59d7fb1cdcd0;  1 drivers
S_0x59d7fb1cb060 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1cae80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1cdcd0 .functor NAND 1, L_0x59d7fb3b3f30, L_0x59d7fb3b3f30, C4<1>, C4<1>;
v0x59d7fb1cb2d0_0 .net "in_a", 0 0, L_0x59d7fb3b3f30;  alias, 1 drivers
v0x59d7fb1cb390_0 .net "in_b", 0 0, L_0x59d7fb3b3f30;  alias, 1 drivers
v0x59d7fb1cb4e0_0 .net "out", 0 0, L_0x59d7fb1cdcd0;  alias, 1 drivers
S_0x59d7fb1cb5e0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1cae80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1cbd00_0 .net "in_a", 0 0, L_0x59d7fb1cdcd0;  alias, 1 drivers
v0x59d7fb1cbda0_0 .net "out", 0 0, L_0x59d7fb3b4320;  alias, 1 drivers
S_0x59d7fb1cb7b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1cb5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b4320 .functor NAND 1, L_0x59d7fb1cdcd0, L_0x59d7fb1cdcd0, C4<1>, C4<1>;
v0x59d7fb1cba20_0 .net "in_a", 0 0, L_0x59d7fb1cdcd0;  alias, 1 drivers
v0x59d7fb1cbb10_0 .net "in_b", 0 0, L_0x59d7fb1cdcd0;  alias, 1 drivers
v0x59d7fb1cbc00_0 .net "out", 0 0, L_0x59d7fb3b4320;  alias, 1 drivers
S_0x59d7fb1cc2a0 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb1c9780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1cd2e0_0 .net "in_a", 0 0, L_0x59d7fb3b4140;  alias, 1 drivers
v0x59d7fb1cd3b0_0 .net "in_b", 0 0, L_0x59d7fb3b43d0;  alias, 1 drivers
v0x59d7fb1cd480_0 .net "out", 0 0, L_0x59d7fb3b45b0;  alias, 1 drivers
v0x59d7fb1cd5a0_0 .net "temp_out", 0 0, L_0x59d7fb1ce640;  1 drivers
S_0x59d7fb1cc480 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1cc2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1ce640 .functor NAND 1, L_0x59d7fb3b4140, L_0x59d7fb3b43d0, C4<1>, C4<1>;
v0x59d7fb1cc6d0_0 .net "in_a", 0 0, L_0x59d7fb3b4140;  alias, 1 drivers
v0x59d7fb1cc7b0_0 .net "in_b", 0 0, L_0x59d7fb3b43d0;  alias, 1 drivers
v0x59d7fb1cc870_0 .net "out", 0 0, L_0x59d7fb1ce640;  alias, 1 drivers
S_0x59d7fb1cc9c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1cc2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1cd130_0 .net "in_a", 0 0, L_0x59d7fb1ce640;  alias, 1 drivers
v0x59d7fb1cd1d0_0 .net "out", 0 0, L_0x59d7fb3b45b0;  alias, 1 drivers
S_0x59d7fb1ccbe0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1cc9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b45b0 .functor NAND 1, L_0x59d7fb1ce640, L_0x59d7fb1ce640, C4<1>, C4<1>;
v0x59d7fb1cce50_0 .net "in_a", 0 0, L_0x59d7fb1ce640;  alias, 1 drivers
v0x59d7fb1ccf40_0 .net "in_b", 0 0, L_0x59d7fb1ce640;  alias, 1 drivers
v0x59d7fb1cd030_0 .net "out", 0 0, L_0x59d7fb3b45b0;  alias, 1 drivers
S_0x59d7fb1cd6f0 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb1c9780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1cde20_0 .net "in_a", 0 0, L_0x59d7fb3b4090;  alias, 1 drivers
v0x59d7fb1cdec0_0 .net "out", 0 0, L_0x59d7fb3b4140;  alias, 1 drivers
S_0x59d7fb1cd8c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1cd6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b4140 .functor NAND 1, L_0x59d7fb3b4090, L_0x59d7fb3b4090, C4<1>, C4<1>;
v0x59d7fb1cdb30_0 .net "in_a", 0 0, L_0x59d7fb3b4090;  alias, 1 drivers
v0x59d7fb1cdbf0_0 .net "in_b", 0 0, L_0x59d7fb3b4090;  alias, 1 drivers
v0x59d7fb1cdd40_0 .net "out", 0 0, L_0x59d7fb3b4140;  alias, 1 drivers
S_0x59d7fb1cdfc0 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb1c9780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1ce790_0 .net "in_a", 0 0, L_0x59d7fb3b4320;  alias, 1 drivers
v0x59d7fb1ce830_0 .net "out", 0 0, L_0x59d7fb3b43d0;  alias, 1 drivers
S_0x59d7fb1ce230 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1cdfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b43d0 .functor NAND 1, L_0x59d7fb3b4320, L_0x59d7fb3b4320, C4<1>, C4<1>;
v0x59d7fb1ce4a0_0 .net "in_a", 0 0, L_0x59d7fb3b4320;  alias, 1 drivers
v0x59d7fb1ce560_0 .net "in_b", 0 0, L_0x59d7fb3b4320;  alias, 1 drivers
v0x59d7fb1ce6b0_0 .net "out", 0 0, L_0x59d7fb3b43d0;  alias, 1 drivers
S_0x59d7fb1ce930 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb1c9780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1cf0d0_0 .net "in_a", 0 0, L_0x59d7fb3b45b0;  alias, 1 drivers
v0x59d7fb1cf170_0 .net "out", 0 0, L_0x59d7fb3b4660;  alias, 1 drivers
S_0x59d7fb1ceb50 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1ce930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b4660 .functor NAND 1, L_0x59d7fb3b45b0, L_0x59d7fb3b45b0, C4<1>, C4<1>;
v0x59d7fb1cedc0_0 .net "in_a", 0 0, L_0x59d7fb3b45b0;  alias, 1 drivers
v0x59d7fb1cee80_0 .net "in_b", 0 0, L_0x59d7fb3b45b0;  alias, 1 drivers
v0x59d7fb1cefd0_0 .net "out", 0 0, L_0x59d7fb3b4660;  alias, 1 drivers
S_0x59d7fb1d04e0 .scope module, "ha_gate2" "HalfAdder" 3 9, 4 3 0, S_0x59d7fb1c42f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb1dbf90_0 .net "a", 0 0, L_0x59d7fb3b4660;  alias, 1 drivers
v0x59d7fb1dc030_0 .net "b", 0 0, L_0x59d7fb3b3740;  alias, 1 drivers
v0x59d7fb1dc0f0_0 .net "carry", 0 0, L_0x59d7fb3b4c60;  alias, 1 drivers
v0x59d7fb1dc190_0 .net "sum", 0 0, L_0x59d7fb3b5590;  alias, 1 drivers
S_0x59d7fb1d0690 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb1d04e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1d1630_0 .net "in_a", 0 0, L_0x59d7fb3b4660;  alias, 1 drivers
v0x59d7fb1d16d0_0 .net "in_b", 0 0, L_0x59d7fb3b3740;  alias, 1 drivers
v0x59d7fb1d1790_0 .net "out", 0 0, L_0x59d7fb3b4c60;  alias, 1 drivers
v0x59d7fb1d18b0_0 .net "temp_out", 0 0, L_0x59d7fb1cef60;  1 drivers
S_0x59d7fb1d0840 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1d0690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1cef60 .functor NAND 1, L_0x59d7fb3b4660, L_0x59d7fb3b3740, C4<1>, C4<1>;
v0x59d7fb1d0ab0_0 .net "in_a", 0 0, L_0x59d7fb3b4660;  alias, 1 drivers
v0x59d7fb1d0b70_0 .net "in_b", 0 0, L_0x59d7fb3b3740;  alias, 1 drivers
v0x59d7fb1d0c30_0 .net "out", 0 0, L_0x59d7fb1cef60;  alias, 1 drivers
S_0x59d7fb1d0d60 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1d0690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1d1480_0 .net "in_a", 0 0, L_0x59d7fb1cef60;  alias, 1 drivers
v0x59d7fb1d1520_0 .net "out", 0 0, L_0x59d7fb3b4c60;  alias, 1 drivers
S_0x59d7fb1d0f30 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1d0d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b4c60 .functor NAND 1, L_0x59d7fb1cef60, L_0x59d7fb1cef60, C4<1>, C4<1>;
v0x59d7fb1d11a0_0 .net "in_a", 0 0, L_0x59d7fb1cef60;  alias, 1 drivers
v0x59d7fb1d1290_0 .net "in_b", 0 0, L_0x59d7fb1cef60;  alias, 1 drivers
v0x59d7fb1d1380_0 .net "out", 0 0, L_0x59d7fb3b4c60;  alias, 1 drivers
S_0x59d7fb1d1a20 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb1d04e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1db8b0_0 .net "in_a", 0 0, L_0x59d7fb3b4660;  alias, 1 drivers
v0x59d7fb1db950_0 .net "in_b", 0 0, L_0x59d7fb3b3740;  alias, 1 drivers
v0x59d7fb1dba10_0 .net "out", 0 0, L_0x59d7fb3b5590;  alias, 1 drivers
v0x59d7fb1dbab0_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3b4e70;  1 drivers
v0x59d7fb1dbc60_0 .net "temp_a_out", 0 0, L_0x59d7fb3b4d10;  1 drivers
v0x59d7fb1dbd00_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3b5080;  1 drivers
v0x59d7fb1dbeb0_0 .net "temp_b_out", 0 0, L_0x59d7fb3b4f20;  1 drivers
S_0x59d7fb1d1c00 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb1d1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1d2ca0_0 .net "in_a", 0 0, L_0x59d7fb3b4660;  alias, 1 drivers
v0x59d7fb1d2e50_0 .net "in_b", 0 0, L_0x59d7fb3b4d10;  alias, 1 drivers
v0x59d7fb1d2f40_0 .net "out", 0 0, L_0x59d7fb3b4e70;  alias, 1 drivers
v0x59d7fb1d3060_0 .net "temp_out", 0 0, L_0x59d7fb3b4dc0;  1 drivers
S_0x59d7fb1d1e70 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1d1c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b4dc0 .functor NAND 1, L_0x59d7fb3b4660, L_0x59d7fb3b4d10, C4<1>, C4<1>;
v0x59d7fb1d20e0_0 .net "in_a", 0 0, L_0x59d7fb3b4660;  alias, 1 drivers
v0x59d7fb1d21a0_0 .net "in_b", 0 0, L_0x59d7fb3b4d10;  alias, 1 drivers
v0x59d7fb1d2260_0 .net "out", 0 0, L_0x59d7fb3b4dc0;  alias, 1 drivers
S_0x59d7fb1d2380 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1d1c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1d2af0_0 .net "in_a", 0 0, L_0x59d7fb3b4dc0;  alias, 1 drivers
v0x59d7fb1d2b90_0 .net "out", 0 0, L_0x59d7fb3b4e70;  alias, 1 drivers
S_0x59d7fb1d25a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1d2380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b4e70 .functor NAND 1, L_0x59d7fb3b4dc0, L_0x59d7fb3b4dc0, C4<1>, C4<1>;
v0x59d7fb1d2810_0 .net "in_a", 0 0, L_0x59d7fb3b4dc0;  alias, 1 drivers
v0x59d7fb1d2900_0 .net "in_b", 0 0, L_0x59d7fb3b4dc0;  alias, 1 drivers
v0x59d7fb1d29f0_0 .net "out", 0 0, L_0x59d7fb3b4e70;  alias, 1 drivers
S_0x59d7fb1d3120 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb1d1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1d4130_0 .net "in_a", 0 0, L_0x59d7fb3b3740;  alias, 1 drivers
v0x59d7fb1d41d0_0 .net "in_b", 0 0, L_0x59d7fb3b4f20;  alias, 1 drivers
v0x59d7fb1d42c0_0 .net "out", 0 0, L_0x59d7fb3b5080;  alias, 1 drivers
v0x59d7fb1d43e0_0 .net "temp_out", 0 0, L_0x59d7fb3b4fd0;  1 drivers
S_0x59d7fb1d3300 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1d3120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b4fd0 .functor NAND 1, L_0x59d7fb3b3740, L_0x59d7fb3b4f20, C4<1>, C4<1>;
v0x59d7fb1d3570_0 .net "in_a", 0 0, L_0x59d7fb3b3740;  alias, 1 drivers
v0x59d7fb1d3630_0 .net "in_b", 0 0, L_0x59d7fb3b4f20;  alias, 1 drivers
v0x59d7fb1d36f0_0 .net "out", 0 0, L_0x59d7fb3b4fd0;  alias, 1 drivers
S_0x59d7fb1d3810 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1d3120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1d3f80_0 .net "in_a", 0 0, L_0x59d7fb3b4fd0;  alias, 1 drivers
v0x59d7fb1d4020_0 .net "out", 0 0, L_0x59d7fb3b5080;  alias, 1 drivers
S_0x59d7fb1d3a30 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1d3810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b5080 .functor NAND 1, L_0x59d7fb3b4fd0, L_0x59d7fb3b4fd0, C4<1>, C4<1>;
v0x59d7fb1d3ca0_0 .net "in_a", 0 0, L_0x59d7fb3b4fd0;  alias, 1 drivers
v0x59d7fb1d3d90_0 .net "in_b", 0 0, L_0x59d7fb3b4fd0;  alias, 1 drivers
v0x59d7fb1d3e80_0 .net "out", 0 0, L_0x59d7fb3b5080;  alias, 1 drivers
S_0x59d7fb1d4530 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb1d1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1d4d40_0 .net "in_a", 0 0, L_0x59d7fb3b3740;  alias, 1 drivers
v0x59d7fb1d4de0_0 .net "out", 0 0, L_0x59d7fb3b4d10;  alias, 1 drivers
S_0x59d7fb1d4700 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1d4530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b4d10 .functor NAND 1, L_0x59d7fb3b3740, L_0x59d7fb3b3740, C4<1>, C4<1>;
v0x59d7fb1d4950_0 .net "in_a", 0 0, L_0x59d7fb3b3740;  alias, 1 drivers
v0x59d7fb1d4b20_0 .net "in_b", 0 0, L_0x59d7fb3b3740;  alias, 1 drivers
v0x59d7fb1d4be0_0 .net "out", 0 0, L_0x59d7fb3b4d10;  alias, 1 drivers
S_0x59d7fb1d4ee0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb1d1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1d5620_0 .net "in_a", 0 0, L_0x59d7fb3b4660;  alias, 1 drivers
v0x59d7fb1d56c0_0 .net "out", 0 0, L_0x59d7fb3b4f20;  alias, 1 drivers
S_0x59d7fb1d5100 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1d4ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b4f20 .functor NAND 1, L_0x59d7fb3b4660, L_0x59d7fb3b4660, C4<1>, C4<1>;
v0x59d7fb1d5370_0 .net "in_a", 0 0, L_0x59d7fb3b4660;  alias, 1 drivers
v0x59d7fb1d5430_0 .net "in_b", 0 0, L_0x59d7fb3b4660;  alias, 1 drivers
v0x59d7fb1d54f0_0 .net "out", 0 0, L_0x59d7fb3b4f20;  alias, 1 drivers
S_0x59d7fb1d57c0 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb1d1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1db200_0 .net "branch1_out", 0 0, L_0x59d7fb3b5290;  1 drivers
v0x59d7fb1db330_0 .net "branch2_out", 0 0, L_0x59d7fb3b5410;  1 drivers
v0x59d7fb1db480_0 .net "in_a", 0 0, L_0x59d7fb3b4e70;  alias, 1 drivers
v0x59d7fb1db550_0 .net "in_b", 0 0, L_0x59d7fb3b5080;  alias, 1 drivers
v0x59d7fb1db5f0_0 .net "out", 0 0, L_0x59d7fb3b5590;  alias, 1 drivers
v0x59d7fb1db690_0 .net "temp1_out", 0 0, L_0x59d7fb3b51e0;  1 drivers
v0x59d7fb1db730_0 .net "temp2_out", 0 0, L_0x59d7fb3b5360;  1 drivers
v0x59d7fb1db7d0_0 .net "temp3_out", 0 0, L_0x59d7fb3b54e0;  1 drivers
S_0x59d7fb1d5a40 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb1d57c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1d6a40_0 .net "in_a", 0 0, L_0x59d7fb3b4e70;  alias, 1 drivers
v0x59d7fb1d6ae0_0 .net "in_b", 0 0, L_0x59d7fb3b4e70;  alias, 1 drivers
v0x59d7fb1d6ba0_0 .net "out", 0 0, L_0x59d7fb3b51e0;  alias, 1 drivers
v0x59d7fb1d6cc0_0 .net "temp_out", 0 0, L_0x59d7fb3b5130;  1 drivers
S_0x59d7fb1d5cb0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1d5a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b5130 .functor NAND 1, L_0x59d7fb3b4e70, L_0x59d7fb3b4e70, C4<1>, C4<1>;
v0x59d7fb1d5f20_0 .net "in_a", 0 0, L_0x59d7fb3b4e70;  alias, 1 drivers
v0x59d7fb1d5fe0_0 .net "in_b", 0 0, L_0x59d7fb3b4e70;  alias, 1 drivers
v0x59d7fb1d60a0_0 .net "out", 0 0, L_0x59d7fb3b5130;  alias, 1 drivers
S_0x59d7fb1d61a0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1d5a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1d6890_0 .net "in_a", 0 0, L_0x59d7fb3b5130;  alias, 1 drivers
v0x59d7fb1d6930_0 .net "out", 0 0, L_0x59d7fb3b51e0;  alias, 1 drivers
S_0x59d7fb1d6370 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1d61a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b51e0 .functor NAND 1, L_0x59d7fb3b5130, L_0x59d7fb3b5130, C4<1>, C4<1>;
v0x59d7fb1d65e0_0 .net "in_a", 0 0, L_0x59d7fb3b5130;  alias, 1 drivers
v0x59d7fb1d66a0_0 .net "in_b", 0 0, L_0x59d7fb3b5130;  alias, 1 drivers
v0x59d7fb1d6790_0 .net "out", 0 0, L_0x59d7fb3b51e0;  alias, 1 drivers
S_0x59d7fb1d6e30 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb1d57c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1d7e60_0 .net "in_a", 0 0, L_0x59d7fb3b5080;  alias, 1 drivers
v0x59d7fb1d7f00_0 .net "in_b", 0 0, L_0x59d7fb3b5080;  alias, 1 drivers
v0x59d7fb1d7fc0_0 .net "out", 0 0, L_0x59d7fb3b5360;  alias, 1 drivers
v0x59d7fb1d80e0_0 .net "temp_out", 0 0, L_0x59d7fb1d9c80;  1 drivers
S_0x59d7fb1d7010 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1d6e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1d9c80 .functor NAND 1, L_0x59d7fb3b5080, L_0x59d7fb3b5080, C4<1>, C4<1>;
v0x59d7fb1d7280_0 .net "in_a", 0 0, L_0x59d7fb3b5080;  alias, 1 drivers
v0x59d7fb1d7340_0 .net "in_b", 0 0, L_0x59d7fb3b5080;  alias, 1 drivers
v0x59d7fb1d7490_0 .net "out", 0 0, L_0x59d7fb1d9c80;  alias, 1 drivers
S_0x59d7fb1d7590 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1d6e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1d7cb0_0 .net "in_a", 0 0, L_0x59d7fb1d9c80;  alias, 1 drivers
v0x59d7fb1d7d50_0 .net "out", 0 0, L_0x59d7fb3b5360;  alias, 1 drivers
S_0x59d7fb1d7760 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1d7590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b5360 .functor NAND 1, L_0x59d7fb1d9c80, L_0x59d7fb1d9c80, C4<1>, C4<1>;
v0x59d7fb1d79d0_0 .net "in_a", 0 0, L_0x59d7fb1d9c80;  alias, 1 drivers
v0x59d7fb1d7ac0_0 .net "in_b", 0 0, L_0x59d7fb1d9c80;  alias, 1 drivers
v0x59d7fb1d7bb0_0 .net "out", 0 0, L_0x59d7fb3b5360;  alias, 1 drivers
S_0x59d7fb1d8250 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb1d57c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1d9290_0 .net "in_a", 0 0, L_0x59d7fb3b5290;  alias, 1 drivers
v0x59d7fb1d9360_0 .net "in_b", 0 0, L_0x59d7fb3b5410;  alias, 1 drivers
v0x59d7fb1d9430_0 .net "out", 0 0, L_0x59d7fb3b54e0;  alias, 1 drivers
v0x59d7fb1d9550_0 .net "temp_out", 0 0, L_0x59d7fb1da5f0;  1 drivers
S_0x59d7fb1d8430 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1d8250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1da5f0 .functor NAND 1, L_0x59d7fb3b5290, L_0x59d7fb3b5410, C4<1>, C4<1>;
v0x59d7fb1d8680_0 .net "in_a", 0 0, L_0x59d7fb3b5290;  alias, 1 drivers
v0x59d7fb1d8760_0 .net "in_b", 0 0, L_0x59d7fb3b5410;  alias, 1 drivers
v0x59d7fb1d8820_0 .net "out", 0 0, L_0x59d7fb1da5f0;  alias, 1 drivers
S_0x59d7fb1d8970 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1d8250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1d90e0_0 .net "in_a", 0 0, L_0x59d7fb1da5f0;  alias, 1 drivers
v0x59d7fb1d9180_0 .net "out", 0 0, L_0x59d7fb3b54e0;  alias, 1 drivers
S_0x59d7fb1d8b90 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1d8970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b54e0 .functor NAND 1, L_0x59d7fb1da5f0, L_0x59d7fb1da5f0, C4<1>, C4<1>;
v0x59d7fb1d8e00_0 .net "in_a", 0 0, L_0x59d7fb1da5f0;  alias, 1 drivers
v0x59d7fb1d8ef0_0 .net "in_b", 0 0, L_0x59d7fb1da5f0;  alias, 1 drivers
v0x59d7fb1d8fe0_0 .net "out", 0 0, L_0x59d7fb3b54e0;  alias, 1 drivers
S_0x59d7fb1d96a0 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb1d57c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1d9dd0_0 .net "in_a", 0 0, L_0x59d7fb3b51e0;  alias, 1 drivers
v0x59d7fb1d9e70_0 .net "out", 0 0, L_0x59d7fb3b5290;  alias, 1 drivers
S_0x59d7fb1d9870 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1d96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b5290 .functor NAND 1, L_0x59d7fb3b51e0, L_0x59d7fb3b51e0, C4<1>, C4<1>;
v0x59d7fb1d9ae0_0 .net "in_a", 0 0, L_0x59d7fb3b51e0;  alias, 1 drivers
v0x59d7fb1d9ba0_0 .net "in_b", 0 0, L_0x59d7fb3b51e0;  alias, 1 drivers
v0x59d7fb1d9cf0_0 .net "out", 0 0, L_0x59d7fb3b5290;  alias, 1 drivers
S_0x59d7fb1d9f70 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb1d57c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1da740_0 .net "in_a", 0 0, L_0x59d7fb3b5360;  alias, 1 drivers
v0x59d7fb1da7e0_0 .net "out", 0 0, L_0x59d7fb3b5410;  alias, 1 drivers
S_0x59d7fb1da1e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1d9f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b5410 .functor NAND 1, L_0x59d7fb3b5360, L_0x59d7fb3b5360, C4<1>, C4<1>;
v0x59d7fb1da450_0 .net "in_a", 0 0, L_0x59d7fb3b5360;  alias, 1 drivers
v0x59d7fb1da510_0 .net "in_b", 0 0, L_0x59d7fb3b5360;  alias, 1 drivers
v0x59d7fb1da660_0 .net "out", 0 0, L_0x59d7fb3b5410;  alias, 1 drivers
S_0x59d7fb1da8e0 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb1d57c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1db080_0 .net "in_a", 0 0, L_0x59d7fb3b54e0;  alias, 1 drivers
v0x59d7fb1db120_0 .net "out", 0 0, L_0x59d7fb3b5590;  alias, 1 drivers
S_0x59d7fb1dab00 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1da8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b5590 .functor NAND 1, L_0x59d7fb3b54e0, L_0x59d7fb3b54e0, C4<1>, C4<1>;
v0x59d7fb1dad70_0 .net "in_a", 0 0, L_0x59d7fb3b54e0;  alias, 1 drivers
v0x59d7fb1dae30_0 .net "in_b", 0 0, L_0x59d7fb3b54e0;  alias, 1 drivers
v0x59d7fb1daf80_0 .net "out", 0 0, L_0x59d7fb3b5590;  alias, 1 drivers
S_0x59d7fb1dc300 .scope module, "or_gate" "Or" 3 10, 9 3 0, S_0x59d7fb1c42f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1e1cf0_0 .net "branch1_out", 0 0, L_0x59d7fb3b5820;  1 drivers
v0x59d7fb1e1e20_0 .net "branch2_out", 0 0, L_0x59d7fb3b5ab0;  1 drivers
v0x59d7fb1e1f70_0 .net "in_a", 0 0, L_0x59d7fb3b3b10;  alias, 1 drivers
v0x59d7fb1e2150_0 .net "in_b", 0 0, L_0x59d7fb3b4c60;  alias, 1 drivers
v0x59d7fb1e2300_0 .net "out", 0 0, L_0x59d7fb3b5d40;  alias, 1 drivers
v0x59d7fb1e23a0_0 .net "temp1_out", 0 0, L_0x59d7fb3b5770;  1 drivers
v0x59d7fb1e2440_0 .net "temp2_out", 0 0, L_0x59d7fb3b5a00;  1 drivers
v0x59d7fb1e24e0_0 .net "temp3_out", 0 0, L_0x59d7fb3b5c90;  1 drivers
S_0x59d7fb1dc490 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb1dc300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1dd530_0 .net "in_a", 0 0, L_0x59d7fb3b3b10;  alias, 1 drivers
v0x59d7fb1dd5d0_0 .net "in_b", 0 0, L_0x59d7fb3b3b10;  alias, 1 drivers
v0x59d7fb1dd690_0 .net "out", 0 0, L_0x59d7fb3b5770;  alias, 1 drivers
v0x59d7fb1dd7b0_0 .net "temp_out", 0 0, L_0x59d7fb1daf10;  1 drivers
S_0x59d7fb1dc6b0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1dc490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1daf10 .functor NAND 1, L_0x59d7fb3b3b10, L_0x59d7fb3b3b10, C4<1>, C4<1>;
v0x59d7fb1dc920_0 .net "in_a", 0 0, L_0x59d7fb3b3b10;  alias, 1 drivers
v0x59d7fb1dca70_0 .net "in_b", 0 0, L_0x59d7fb3b3b10;  alias, 1 drivers
v0x59d7fb1dcb30_0 .net "out", 0 0, L_0x59d7fb1daf10;  alias, 1 drivers
S_0x59d7fb1dcc60 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1dc490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1dd380_0 .net "in_a", 0 0, L_0x59d7fb1daf10;  alias, 1 drivers
v0x59d7fb1dd420_0 .net "out", 0 0, L_0x59d7fb3b5770;  alias, 1 drivers
S_0x59d7fb1dce30 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1dcc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b5770 .functor NAND 1, L_0x59d7fb1daf10, L_0x59d7fb1daf10, C4<1>, C4<1>;
v0x59d7fb1dd0a0_0 .net "in_a", 0 0, L_0x59d7fb1daf10;  alias, 1 drivers
v0x59d7fb1dd190_0 .net "in_b", 0 0, L_0x59d7fb1daf10;  alias, 1 drivers
v0x59d7fb1dd280_0 .net "out", 0 0, L_0x59d7fb3b5770;  alias, 1 drivers
S_0x59d7fb1dd920 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb1dc300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1de950_0 .net "in_a", 0 0, L_0x59d7fb3b4c60;  alias, 1 drivers
v0x59d7fb1de9f0_0 .net "in_b", 0 0, L_0x59d7fb3b4c60;  alias, 1 drivers
v0x59d7fb1deab0_0 .net "out", 0 0, L_0x59d7fb3b5a00;  alias, 1 drivers
v0x59d7fb1debd0_0 .net "temp_out", 0 0, L_0x59d7fb1e0770;  1 drivers
S_0x59d7fb1ddb00 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1dd920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1e0770 .functor NAND 1, L_0x59d7fb3b4c60, L_0x59d7fb3b4c60, C4<1>, C4<1>;
v0x59d7fb1ddd70_0 .net "in_a", 0 0, L_0x59d7fb3b4c60;  alias, 1 drivers
v0x59d7fb1ddec0_0 .net "in_b", 0 0, L_0x59d7fb3b4c60;  alias, 1 drivers
v0x59d7fb1ddf80_0 .net "out", 0 0, L_0x59d7fb1e0770;  alias, 1 drivers
S_0x59d7fb1de080 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1dd920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1de7a0_0 .net "in_a", 0 0, L_0x59d7fb1e0770;  alias, 1 drivers
v0x59d7fb1de840_0 .net "out", 0 0, L_0x59d7fb3b5a00;  alias, 1 drivers
S_0x59d7fb1de250 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1de080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b5a00 .functor NAND 1, L_0x59d7fb1e0770, L_0x59d7fb1e0770, C4<1>, C4<1>;
v0x59d7fb1de4c0_0 .net "in_a", 0 0, L_0x59d7fb1e0770;  alias, 1 drivers
v0x59d7fb1de5b0_0 .net "in_b", 0 0, L_0x59d7fb1e0770;  alias, 1 drivers
v0x59d7fb1de6a0_0 .net "out", 0 0, L_0x59d7fb3b5a00;  alias, 1 drivers
S_0x59d7fb1ded40 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb1dc300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1dfd80_0 .net "in_a", 0 0, L_0x59d7fb3b5820;  alias, 1 drivers
v0x59d7fb1dfe50_0 .net "in_b", 0 0, L_0x59d7fb3b5ab0;  alias, 1 drivers
v0x59d7fb1dff20_0 .net "out", 0 0, L_0x59d7fb3b5c90;  alias, 1 drivers
v0x59d7fb1e0040_0 .net "temp_out", 0 0, L_0x59d7fb1e10e0;  1 drivers
S_0x59d7fb1def20 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1ded40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1e10e0 .functor NAND 1, L_0x59d7fb3b5820, L_0x59d7fb3b5ab0, C4<1>, C4<1>;
v0x59d7fb1df170_0 .net "in_a", 0 0, L_0x59d7fb3b5820;  alias, 1 drivers
v0x59d7fb1df250_0 .net "in_b", 0 0, L_0x59d7fb3b5ab0;  alias, 1 drivers
v0x59d7fb1df310_0 .net "out", 0 0, L_0x59d7fb1e10e0;  alias, 1 drivers
S_0x59d7fb1df460 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1ded40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1dfbd0_0 .net "in_a", 0 0, L_0x59d7fb1e10e0;  alias, 1 drivers
v0x59d7fb1dfc70_0 .net "out", 0 0, L_0x59d7fb3b5c90;  alias, 1 drivers
S_0x59d7fb1df680 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1df460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b5c90 .functor NAND 1, L_0x59d7fb1e10e0, L_0x59d7fb1e10e0, C4<1>, C4<1>;
v0x59d7fb1df8f0_0 .net "in_a", 0 0, L_0x59d7fb1e10e0;  alias, 1 drivers
v0x59d7fb1df9e0_0 .net "in_b", 0 0, L_0x59d7fb1e10e0;  alias, 1 drivers
v0x59d7fb1dfad0_0 .net "out", 0 0, L_0x59d7fb3b5c90;  alias, 1 drivers
S_0x59d7fb1e0190 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb1dc300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1e08c0_0 .net "in_a", 0 0, L_0x59d7fb3b5770;  alias, 1 drivers
v0x59d7fb1e0960_0 .net "out", 0 0, L_0x59d7fb3b5820;  alias, 1 drivers
S_0x59d7fb1e0360 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1e0190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b5820 .functor NAND 1, L_0x59d7fb3b5770, L_0x59d7fb3b5770, C4<1>, C4<1>;
v0x59d7fb1e05d0_0 .net "in_a", 0 0, L_0x59d7fb3b5770;  alias, 1 drivers
v0x59d7fb1e0690_0 .net "in_b", 0 0, L_0x59d7fb3b5770;  alias, 1 drivers
v0x59d7fb1e07e0_0 .net "out", 0 0, L_0x59d7fb3b5820;  alias, 1 drivers
S_0x59d7fb1e0a60 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb1dc300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1e1230_0 .net "in_a", 0 0, L_0x59d7fb3b5a00;  alias, 1 drivers
v0x59d7fb1e12d0_0 .net "out", 0 0, L_0x59d7fb3b5ab0;  alias, 1 drivers
S_0x59d7fb1e0cd0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1e0a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b5ab0 .functor NAND 1, L_0x59d7fb3b5a00, L_0x59d7fb3b5a00, C4<1>, C4<1>;
v0x59d7fb1e0f40_0 .net "in_a", 0 0, L_0x59d7fb3b5a00;  alias, 1 drivers
v0x59d7fb1e1000_0 .net "in_b", 0 0, L_0x59d7fb3b5a00;  alias, 1 drivers
v0x59d7fb1e1150_0 .net "out", 0 0, L_0x59d7fb3b5ab0;  alias, 1 drivers
S_0x59d7fb1e13d0 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb1dc300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1e1b70_0 .net "in_a", 0 0, L_0x59d7fb3b5c90;  alias, 1 drivers
v0x59d7fb1e1c10_0 .net "out", 0 0, L_0x59d7fb3b5d40;  alias, 1 drivers
S_0x59d7fb1e15f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1e13d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b5d40 .functor NAND 1, L_0x59d7fb3b5c90, L_0x59d7fb3b5c90, C4<1>, C4<1>;
v0x59d7fb1e1860_0 .net "in_a", 0 0, L_0x59d7fb3b5c90;  alias, 1 drivers
v0x59d7fb1e1920_0 .net "in_b", 0 0, L_0x59d7fb3b5c90;  alias, 1 drivers
v0x59d7fb1e1a70_0 .net "out", 0 0, L_0x59d7fb3b5d40;  alias, 1 drivers
S_0x59d7fb1e2b40 .scope module, "fa_gate12" "FullAdder" 2 19, 3 3 0, S_0x59d7fb15f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
v0x59d7fb200e20_0 .net "a", 0 0, L_0x59d7fb3b8450;  1 drivers
v0x59d7fb200ec0_0 .net "b", 0 0, L_0x59d7fb3b84f0;  1 drivers
v0x59d7fb200f80_0 .net "c", 0 0, L_0x59d7fb3b5d40;  alias, 1 drivers
v0x59d7fb201020_0 .net "carry", 0 0, L_0x59d7fb3b82b0;  alias, 1 drivers
v0x59d7fb2010c0_0 .net "sum", 0 0, L_0x59d7fb3b7b00;  1 drivers
v0x59d7fb201160_0 .net "tmp_carry_out_1", 0 0, L_0x59d7fb3b6080;  1 drivers
v0x59d7fb201200_0 .net "tmp_carry_out_2", 0 0, L_0x59d7fb3b71d0;  1 drivers
v0x59d7fb2012a0_0 .net "tmp_sum_out", 0 0, L_0x59d7fb3b6bd0;  1 drivers
S_0x59d7fb1e2d20 .scope module, "ha_gate1" "HalfAdder" 3 8, 4 3 0, S_0x59d7fb1e2b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb1ee840_0 .net "a", 0 0, L_0x59d7fb3b8450;  alias, 1 drivers
v0x59d7fb1ee9f0_0 .net "b", 0 0, L_0x59d7fb3b84f0;  alias, 1 drivers
v0x59d7fb1eebc0_0 .net "carry", 0 0, L_0x59d7fb3b6080;  alias, 1 drivers
v0x59d7fb1eec60_0 .net "sum", 0 0, L_0x59d7fb3b6bd0;  alias, 1 drivers
S_0x59d7fb1e2f30 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb1e2d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1e4020_0 .net "in_a", 0 0, L_0x59d7fb3b8450;  alias, 1 drivers
v0x59d7fb1e40f0_0 .net "in_b", 0 0, L_0x59d7fb3b84f0;  alias, 1 drivers
v0x59d7fb1e41c0_0 .net "out", 0 0, L_0x59d7fb3b6080;  alias, 1 drivers
v0x59d7fb1e42e0_0 .net "temp_out", 0 0, L_0x59d7fb1e1a00;  1 drivers
S_0x59d7fb1e31a0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1e2f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1e1a00 .functor NAND 1, L_0x59d7fb3b8450, L_0x59d7fb3b84f0, C4<1>, C4<1>;
v0x59d7fb1e3410_0 .net "in_a", 0 0, L_0x59d7fb3b8450;  alias, 1 drivers
v0x59d7fb1e34f0_0 .net "in_b", 0 0, L_0x59d7fb3b84f0;  alias, 1 drivers
v0x59d7fb1e35b0_0 .net "out", 0 0, L_0x59d7fb1e1a00;  alias, 1 drivers
S_0x59d7fb1e3700 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1e2f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1e3e70_0 .net "in_a", 0 0, L_0x59d7fb1e1a00;  alias, 1 drivers
v0x59d7fb1e3f10_0 .net "out", 0 0, L_0x59d7fb3b6080;  alias, 1 drivers
S_0x59d7fb1e3920 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1e3700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b6080 .functor NAND 1, L_0x59d7fb1e1a00, L_0x59d7fb1e1a00, C4<1>, C4<1>;
v0x59d7fb1e3b90_0 .net "in_a", 0 0, L_0x59d7fb1e1a00;  alias, 1 drivers
v0x59d7fb1e3c80_0 .net "in_b", 0 0, L_0x59d7fb1e1a00;  alias, 1 drivers
v0x59d7fb1e3d70_0 .net "out", 0 0, L_0x59d7fb3b6080;  alias, 1 drivers
S_0x59d7fb1e43a0 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb1e2d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1ee160_0 .net "in_a", 0 0, L_0x59d7fb3b8450;  alias, 1 drivers
v0x59d7fb1ee200_0 .net "in_b", 0 0, L_0x59d7fb3b84f0;  alias, 1 drivers
v0x59d7fb1ee2c0_0 .net "out", 0 0, L_0x59d7fb3b6bd0;  alias, 1 drivers
v0x59d7fb1ee360_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3b6290;  1 drivers
v0x59d7fb1ee510_0 .net "temp_a_out", 0 0, L_0x59d7fb3b6130;  1 drivers
v0x59d7fb1ee5b0_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3b64a0;  1 drivers
v0x59d7fb1ee760_0 .net "temp_b_out", 0 0, L_0x59d7fb3b6340;  1 drivers
S_0x59d7fb1e4580 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb1e43a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1e5640_0 .net "in_a", 0 0, L_0x59d7fb3b8450;  alias, 1 drivers
v0x59d7fb1e56e0_0 .net "in_b", 0 0, L_0x59d7fb3b6130;  alias, 1 drivers
v0x59d7fb1e57d0_0 .net "out", 0 0, L_0x59d7fb3b6290;  alias, 1 drivers
v0x59d7fb1e58f0_0 .net "temp_out", 0 0, L_0x59d7fb3b61e0;  1 drivers
S_0x59d7fb1e47f0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1e4580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b61e0 .functor NAND 1, L_0x59d7fb3b8450, L_0x59d7fb3b6130, C4<1>, C4<1>;
v0x59d7fb1e4a60_0 .net "in_a", 0 0, L_0x59d7fb3b8450;  alias, 1 drivers
v0x59d7fb1e4b70_0 .net "in_b", 0 0, L_0x59d7fb3b6130;  alias, 1 drivers
v0x59d7fb1e4c30_0 .net "out", 0 0, L_0x59d7fb3b61e0;  alias, 1 drivers
S_0x59d7fb1e4d50 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1e4580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1e5490_0 .net "in_a", 0 0, L_0x59d7fb3b61e0;  alias, 1 drivers
v0x59d7fb1e5530_0 .net "out", 0 0, L_0x59d7fb3b6290;  alias, 1 drivers
S_0x59d7fb1e4f70 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1e4d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b6290 .functor NAND 1, L_0x59d7fb3b61e0, L_0x59d7fb3b61e0, C4<1>, C4<1>;
v0x59d7fb1e51e0_0 .net "in_a", 0 0, L_0x59d7fb3b61e0;  alias, 1 drivers
v0x59d7fb1e52a0_0 .net "in_b", 0 0, L_0x59d7fb3b61e0;  alias, 1 drivers
v0x59d7fb1e5390_0 .net "out", 0 0, L_0x59d7fb3b6290;  alias, 1 drivers
S_0x59d7fb1e59b0 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb1e43a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1e69e0_0 .net "in_a", 0 0, L_0x59d7fb3b84f0;  alias, 1 drivers
v0x59d7fb1e6a80_0 .net "in_b", 0 0, L_0x59d7fb3b6340;  alias, 1 drivers
v0x59d7fb1e6b70_0 .net "out", 0 0, L_0x59d7fb3b64a0;  alias, 1 drivers
v0x59d7fb1e6c90_0 .net "temp_out", 0 0, L_0x59d7fb3b63f0;  1 drivers
S_0x59d7fb1e5b90 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1e59b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b63f0 .functor NAND 1, L_0x59d7fb3b84f0, L_0x59d7fb3b6340, C4<1>, C4<1>;
v0x59d7fb1e5e00_0 .net "in_a", 0 0, L_0x59d7fb3b84f0;  alias, 1 drivers
v0x59d7fb1e5f10_0 .net "in_b", 0 0, L_0x59d7fb3b6340;  alias, 1 drivers
v0x59d7fb1e5fd0_0 .net "out", 0 0, L_0x59d7fb3b63f0;  alias, 1 drivers
S_0x59d7fb1e60f0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1e59b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1e6830_0 .net "in_a", 0 0, L_0x59d7fb3b63f0;  alias, 1 drivers
v0x59d7fb1e68d0_0 .net "out", 0 0, L_0x59d7fb3b64a0;  alias, 1 drivers
S_0x59d7fb1e6310 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1e60f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b64a0 .functor NAND 1, L_0x59d7fb3b63f0, L_0x59d7fb3b63f0, C4<1>, C4<1>;
v0x59d7fb1e6580_0 .net "in_a", 0 0, L_0x59d7fb3b63f0;  alias, 1 drivers
v0x59d7fb1e6640_0 .net "in_b", 0 0, L_0x59d7fb3b63f0;  alias, 1 drivers
v0x59d7fb1e6730_0 .net "out", 0 0, L_0x59d7fb3b64a0;  alias, 1 drivers
S_0x59d7fb1e6de0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb1e43a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1e7520_0 .net "in_a", 0 0, L_0x59d7fb3b84f0;  alias, 1 drivers
v0x59d7fb1e75c0_0 .net "out", 0 0, L_0x59d7fb3b6130;  alias, 1 drivers
S_0x59d7fb1e6fb0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1e6de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b6130 .functor NAND 1, L_0x59d7fb3b84f0, L_0x59d7fb3b84f0, C4<1>, C4<1>;
v0x59d7fb1e7200_0 .net "in_a", 0 0, L_0x59d7fb3b84f0;  alias, 1 drivers
v0x59d7fb1e7350_0 .net "in_b", 0 0, L_0x59d7fb3b84f0;  alias, 1 drivers
v0x59d7fb1e7410_0 .net "out", 0 0, L_0x59d7fb3b6130;  alias, 1 drivers
S_0x59d7fb1e76c0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb1e43a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1e7e40_0 .net "in_a", 0 0, L_0x59d7fb3b8450;  alias, 1 drivers
v0x59d7fb1e7ee0_0 .net "out", 0 0, L_0x59d7fb3b6340;  alias, 1 drivers
S_0x59d7fb1e78e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1e76c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b6340 .functor NAND 1, L_0x59d7fb3b8450, L_0x59d7fb3b8450, C4<1>, C4<1>;
v0x59d7fb1e7b50_0 .net "in_a", 0 0, L_0x59d7fb3b8450;  alias, 1 drivers
v0x59d7fb1e7ca0_0 .net "in_b", 0 0, L_0x59d7fb3b8450;  alias, 1 drivers
v0x59d7fb1e7d60_0 .net "out", 0 0, L_0x59d7fb3b6340;  alias, 1 drivers
S_0x59d7fb1e7fe0 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb1e43a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1edab0_0 .net "branch1_out", 0 0, L_0x59d7fb3b66b0;  1 drivers
v0x59d7fb1edbe0_0 .net "branch2_out", 0 0, L_0x59d7fb3b6940;  1 drivers
v0x59d7fb1edd30_0 .net "in_a", 0 0, L_0x59d7fb3b6290;  alias, 1 drivers
v0x59d7fb1ede00_0 .net "in_b", 0 0, L_0x59d7fb3b64a0;  alias, 1 drivers
v0x59d7fb1edea0_0 .net "out", 0 0, L_0x59d7fb3b6bd0;  alias, 1 drivers
v0x59d7fb1edf40_0 .net "temp1_out", 0 0, L_0x59d7fb3b6600;  1 drivers
v0x59d7fb1edfe0_0 .net "temp2_out", 0 0, L_0x59d7fb3b6890;  1 drivers
v0x59d7fb1ee080_0 .net "temp3_out", 0 0, L_0x59d7fb3b6b20;  1 drivers
S_0x59d7fb1e8260 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb1e7fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1e92f0_0 .net "in_a", 0 0, L_0x59d7fb3b6290;  alias, 1 drivers
v0x59d7fb1e9390_0 .net "in_b", 0 0, L_0x59d7fb3b6290;  alias, 1 drivers
v0x59d7fb1e9450_0 .net "out", 0 0, L_0x59d7fb3b6600;  alias, 1 drivers
v0x59d7fb1e9570_0 .net "temp_out", 0 0, L_0x59d7fb3b6550;  1 drivers
S_0x59d7fb1e84d0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1e8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b6550 .functor NAND 1, L_0x59d7fb3b6290, L_0x59d7fb3b6290, C4<1>, C4<1>;
v0x59d7fb1e8740_0 .net "in_a", 0 0, L_0x59d7fb3b6290;  alias, 1 drivers
v0x59d7fb1e8800_0 .net "in_b", 0 0, L_0x59d7fb3b6290;  alias, 1 drivers
v0x59d7fb1e8950_0 .net "out", 0 0, L_0x59d7fb3b6550;  alias, 1 drivers
S_0x59d7fb1e8a50 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1e8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1e9140_0 .net "in_a", 0 0, L_0x59d7fb3b6550;  alias, 1 drivers
v0x59d7fb1e91e0_0 .net "out", 0 0, L_0x59d7fb3b6600;  alias, 1 drivers
S_0x59d7fb1e8c20 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1e8a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b6600 .functor NAND 1, L_0x59d7fb3b6550, L_0x59d7fb3b6550, C4<1>, C4<1>;
v0x59d7fb1e8e90_0 .net "in_a", 0 0, L_0x59d7fb3b6550;  alias, 1 drivers
v0x59d7fb1e8f50_0 .net "in_b", 0 0, L_0x59d7fb3b6550;  alias, 1 drivers
v0x59d7fb1e9040_0 .net "out", 0 0, L_0x59d7fb3b6600;  alias, 1 drivers
S_0x59d7fb1e96e0 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb1e7fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1ea710_0 .net "in_a", 0 0, L_0x59d7fb3b64a0;  alias, 1 drivers
v0x59d7fb1ea7b0_0 .net "in_b", 0 0, L_0x59d7fb3b64a0;  alias, 1 drivers
v0x59d7fb1ea870_0 .net "out", 0 0, L_0x59d7fb3b6890;  alias, 1 drivers
v0x59d7fb1ea990_0 .net "temp_out", 0 0, L_0x59d7fb1ec530;  1 drivers
S_0x59d7fb1e98c0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1e96e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1ec530 .functor NAND 1, L_0x59d7fb3b64a0, L_0x59d7fb3b64a0, C4<1>, C4<1>;
v0x59d7fb1e9b30_0 .net "in_a", 0 0, L_0x59d7fb3b64a0;  alias, 1 drivers
v0x59d7fb1e9bf0_0 .net "in_b", 0 0, L_0x59d7fb3b64a0;  alias, 1 drivers
v0x59d7fb1e9d40_0 .net "out", 0 0, L_0x59d7fb1ec530;  alias, 1 drivers
S_0x59d7fb1e9e40 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1e96e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1ea560_0 .net "in_a", 0 0, L_0x59d7fb1ec530;  alias, 1 drivers
v0x59d7fb1ea600_0 .net "out", 0 0, L_0x59d7fb3b6890;  alias, 1 drivers
S_0x59d7fb1ea010 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1e9e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b6890 .functor NAND 1, L_0x59d7fb1ec530, L_0x59d7fb1ec530, C4<1>, C4<1>;
v0x59d7fb1ea280_0 .net "in_a", 0 0, L_0x59d7fb1ec530;  alias, 1 drivers
v0x59d7fb1ea370_0 .net "in_b", 0 0, L_0x59d7fb1ec530;  alias, 1 drivers
v0x59d7fb1ea460_0 .net "out", 0 0, L_0x59d7fb3b6890;  alias, 1 drivers
S_0x59d7fb1eab00 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb1e7fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1ebb40_0 .net "in_a", 0 0, L_0x59d7fb3b66b0;  alias, 1 drivers
v0x59d7fb1ebc10_0 .net "in_b", 0 0, L_0x59d7fb3b6940;  alias, 1 drivers
v0x59d7fb1ebce0_0 .net "out", 0 0, L_0x59d7fb3b6b20;  alias, 1 drivers
v0x59d7fb1ebe00_0 .net "temp_out", 0 0, L_0x59d7fb1ecea0;  1 drivers
S_0x59d7fb1eace0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1eab00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1ecea0 .functor NAND 1, L_0x59d7fb3b66b0, L_0x59d7fb3b6940, C4<1>, C4<1>;
v0x59d7fb1eaf30_0 .net "in_a", 0 0, L_0x59d7fb3b66b0;  alias, 1 drivers
v0x59d7fb1eb010_0 .net "in_b", 0 0, L_0x59d7fb3b6940;  alias, 1 drivers
v0x59d7fb1eb0d0_0 .net "out", 0 0, L_0x59d7fb1ecea0;  alias, 1 drivers
S_0x59d7fb1eb220 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1eab00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1eb990_0 .net "in_a", 0 0, L_0x59d7fb1ecea0;  alias, 1 drivers
v0x59d7fb1eba30_0 .net "out", 0 0, L_0x59d7fb3b6b20;  alias, 1 drivers
S_0x59d7fb1eb440 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1eb220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b6b20 .functor NAND 1, L_0x59d7fb1ecea0, L_0x59d7fb1ecea0, C4<1>, C4<1>;
v0x59d7fb1eb6b0_0 .net "in_a", 0 0, L_0x59d7fb1ecea0;  alias, 1 drivers
v0x59d7fb1eb7a0_0 .net "in_b", 0 0, L_0x59d7fb1ecea0;  alias, 1 drivers
v0x59d7fb1eb890_0 .net "out", 0 0, L_0x59d7fb3b6b20;  alias, 1 drivers
S_0x59d7fb1ebf50 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb1e7fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1ec680_0 .net "in_a", 0 0, L_0x59d7fb3b6600;  alias, 1 drivers
v0x59d7fb1ec720_0 .net "out", 0 0, L_0x59d7fb3b66b0;  alias, 1 drivers
S_0x59d7fb1ec120 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1ebf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b66b0 .functor NAND 1, L_0x59d7fb3b6600, L_0x59d7fb3b6600, C4<1>, C4<1>;
v0x59d7fb1ec390_0 .net "in_a", 0 0, L_0x59d7fb3b6600;  alias, 1 drivers
v0x59d7fb1ec450_0 .net "in_b", 0 0, L_0x59d7fb3b6600;  alias, 1 drivers
v0x59d7fb1ec5a0_0 .net "out", 0 0, L_0x59d7fb3b66b0;  alias, 1 drivers
S_0x59d7fb1ec820 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb1e7fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1ecff0_0 .net "in_a", 0 0, L_0x59d7fb3b6890;  alias, 1 drivers
v0x59d7fb1ed090_0 .net "out", 0 0, L_0x59d7fb3b6940;  alias, 1 drivers
S_0x59d7fb1eca90 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1ec820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b6940 .functor NAND 1, L_0x59d7fb3b6890, L_0x59d7fb3b6890, C4<1>, C4<1>;
v0x59d7fb1ecd00_0 .net "in_a", 0 0, L_0x59d7fb3b6890;  alias, 1 drivers
v0x59d7fb1ecdc0_0 .net "in_b", 0 0, L_0x59d7fb3b6890;  alias, 1 drivers
v0x59d7fb1ecf10_0 .net "out", 0 0, L_0x59d7fb3b6940;  alias, 1 drivers
S_0x59d7fb1ed190 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb1e7fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1ed930_0 .net "in_a", 0 0, L_0x59d7fb3b6b20;  alias, 1 drivers
v0x59d7fb1ed9d0_0 .net "out", 0 0, L_0x59d7fb3b6bd0;  alias, 1 drivers
S_0x59d7fb1ed3b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1ed190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b6bd0 .functor NAND 1, L_0x59d7fb3b6b20, L_0x59d7fb3b6b20, C4<1>, C4<1>;
v0x59d7fb1ed620_0 .net "in_a", 0 0, L_0x59d7fb3b6b20;  alias, 1 drivers
v0x59d7fb1ed6e0_0 .net "in_b", 0 0, L_0x59d7fb3b6b20;  alias, 1 drivers
v0x59d7fb1ed830_0 .net "out", 0 0, L_0x59d7fb3b6bd0;  alias, 1 drivers
S_0x59d7fb1eed40 .scope module, "ha_gate2" "HalfAdder" 3 9, 4 3 0, S_0x59d7fb1e2b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb1fa7f0_0 .net "a", 0 0, L_0x59d7fb3b6bd0;  alias, 1 drivers
v0x59d7fb1fa890_0 .net "b", 0 0, L_0x59d7fb3b5d40;  alias, 1 drivers
v0x59d7fb1fa950_0 .net "carry", 0 0, L_0x59d7fb3b71d0;  alias, 1 drivers
v0x59d7fb1fa9f0_0 .net "sum", 0 0, L_0x59d7fb3b7b00;  alias, 1 drivers
S_0x59d7fb1eeef0 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb1eed40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1efe90_0 .net "in_a", 0 0, L_0x59d7fb3b6bd0;  alias, 1 drivers
v0x59d7fb1eff30_0 .net "in_b", 0 0, L_0x59d7fb3b5d40;  alias, 1 drivers
v0x59d7fb1efff0_0 .net "out", 0 0, L_0x59d7fb3b71d0;  alias, 1 drivers
v0x59d7fb1f0110_0 .net "temp_out", 0 0, L_0x59d7fb1ed7c0;  1 drivers
S_0x59d7fb1ef0a0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1eeef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1ed7c0 .functor NAND 1, L_0x59d7fb3b6bd0, L_0x59d7fb3b5d40, C4<1>, C4<1>;
v0x59d7fb1ef310_0 .net "in_a", 0 0, L_0x59d7fb3b6bd0;  alias, 1 drivers
v0x59d7fb1ef3d0_0 .net "in_b", 0 0, L_0x59d7fb3b5d40;  alias, 1 drivers
v0x59d7fb1ef490_0 .net "out", 0 0, L_0x59d7fb1ed7c0;  alias, 1 drivers
S_0x59d7fb1ef5c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1eeef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1efce0_0 .net "in_a", 0 0, L_0x59d7fb1ed7c0;  alias, 1 drivers
v0x59d7fb1efd80_0 .net "out", 0 0, L_0x59d7fb3b71d0;  alias, 1 drivers
S_0x59d7fb1ef790 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1ef5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b71d0 .functor NAND 1, L_0x59d7fb1ed7c0, L_0x59d7fb1ed7c0, C4<1>, C4<1>;
v0x59d7fb1efa00_0 .net "in_a", 0 0, L_0x59d7fb1ed7c0;  alias, 1 drivers
v0x59d7fb1efaf0_0 .net "in_b", 0 0, L_0x59d7fb1ed7c0;  alias, 1 drivers
v0x59d7fb1efbe0_0 .net "out", 0 0, L_0x59d7fb3b71d0;  alias, 1 drivers
S_0x59d7fb1f0280 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb1eed40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1fa110_0 .net "in_a", 0 0, L_0x59d7fb3b6bd0;  alias, 1 drivers
v0x59d7fb1fa1b0_0 .net "in_b", 0 0, L_0x59d7fb3b5d40;  alias, 1 drivers
v0x59d7fb1fa270_0 .net "out", 0 0, L_0x59d7fb3b7b00;  alias, 1 drivers
v0x59d7fb1fa310_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3b73e0;  1 drivers
v0x59d7fb1fa4c0_0 .net "temp_a_out", 0 0, L_0x59d7fb3b7280;  1 drivers
v0x59d7fb1fa560_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3b75f0;  1 drivers
v0x59d7fb1fa710_0 .net "temp_b_out", 0 0, L_0x59d7fb3b7490;  1 drivers
S_0x59d7fb1f0460 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb1f0280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1f1500_0 .net "in_a", 0 0, L_0x59d7fb3b6bd0;  alias, 1 drivers
v0x59d7fb1f16b0_0 .net "in_b", 0 0, L_0x59d7fb3b7280;  alias, 1 drivers
v0x59d7fb1f17a0_0 .net "out", 0 0, L_0x59d7fb3b73e0;  alias, 1 drivers
v0x59d7fb1f18c0_0 .net "temp_out", 0 0, L_0x59d7fb3b7330;  1 drivers
S_0x59d7fb1f06d0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1f0460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b7330 .functor NAND 1, L_0x59d7fb3b6bd0, L_0x59d7fb3b7280, C4<1>, C4<1>;
v0x59d7fb1f0940_0 .net "in_a", 0 0, L_0x59d7fb3b6bd0;  alias, 1 drivers
v0x59d7fb1f0a00_0 .net "in_b", 0 0, L_0x59d7fb3b7280;  alias, 1 drivers
v0x59d7fb1f0ac0_0 .net "out", 0 0, L_0x59d7fb3b7330;  alias, 1 drivers
S_0x59d7fb1f0be0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1f0460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1f1350_0 .net "in_a", 0 0, L_0x59d7fb3b7330;  alias, 1 drivers
v0x59d7fb1f13f0_0 .net "out", 0 0, L_0x59d7fb3b73e0;  alias, 1 drivers
S_0x59d7fb1f0e00 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1f0be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b73e0 .functor NAND 1, L_0x59d7fb3b7330, L_0x59d7fb3b7330, C4<1>, C4<1>;
v0x59d7fb1f1070_0 .net "in_a", 0 0, L_0x59d7fb3b7330;  alias, 1 drivers
v0x59d7fb1f1160_0 .net "in_b", 0 0, L_0x59d7fb3b7330;  alias, 1 drivers
v0x59d7fb1f1250_0 .net "out", 0 0, L_0x59d7fb3b73e0;  alias, 1 drivers
S_0x59d7fb1f1980 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb1f0280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1f2990_0 .net "in_a", 0 0, L_0x59d7fb3b5d40;  alias, 1 drivers
v0x59d7fb1f2a30_0 .net "in_b", 0 0, L_0x59d7fb3b7490;  alias, 1 drivers
v0x59d7fb1f2b20_0 .net "out", 0 0, L_0x59d7fb3b75f0;  alias, 1 drivers
v0x59d7fb1f2c40_0 .net "temp_out", 0 0, L_0x59d7fb3b7540;  1 drivers
S_0x59d7fb1f1b60 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1f1980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b7540 .functor NAND 1, L_0x59d7fb3b5d40, L_0x59d7fb3b7490, C4<1>, C4<1>;
v0x59d7fb1f1dd0_0 .net "in_a", 0 0, L_0x59d7fb3b5d40;  alias, 1 drivers
v0x59d7fb1f1e90_0 .net "in_b", 0 0, L_0x59d7fb3b7490;  alias, 1 drivers
v0x59d7fb1f1f50_0 .net "out", 0 0, L_0x59d7fb3b7540;  alias, 1 drivers
S_0x59d7fb1f2070 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1f1980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1f27e0_0 .net "in_a", 0 0, L_0x59d7fb3b7540;  alias, 1 drivers
v0x59d7fb1f2880_0 .net "out", 0 0, L_0x59d7fb3b75f0;  alias, 1 drivers
S_0x59d7fb1f2290 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1f2070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b75f0 .functor NAND 1, L_0x59d7fb3b7540, L_0x59d7fb3b7540, C4<1>, C4<1>;
v0x59d7fb1f2500_0 .net "in_a", 0 0, L_0x59d7fb3b7540;  alias, 1 drivers
v0x59d7fb1f25f0_0 .net "in_b", 0 0, L_0x59d7fb3b7540;  alias, 1 drivers
v0x59d7fb1f26e0_0 .net "out", 0 0, L_0x59d7fb3b75f0;  alias, 1 drivers
S_0x59d7fb1f2d90 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb1f0280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1f35a0_0 .net "in_a", 0 0, L_0x59d7fb3b5d40;  alias, 1 drivers
v0x59d7fb1f3640_0 .net "out", 0 0, L_0x59d7fb3b7280;  alias, 1 drivers
S_0x59d7fb1f2f60 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1f2d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b7280 .functor NAND 1, L_0x59d7fb3b5d40, L_0x59d7fb3b5d40, C4<1>, C4<1>;
v0x59d7fb1f31b0_0 .net "in_a", 0 0, L_0x59d7fb3b5d40;  alias, 1 drivers
v0x59d7fb1f3380_0 .net "in_b", 0 0, L_0x59d7fb3b5d40;  alias, 1 drivers
v0x59d7fb1f3440_0 .net "out", 0 0, L_0x59d7fb3b7280;  alias, 1 drivers
S_0x59d7fb1f3740 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb1f0280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1f3e80_0 .net "in_a", 0 0, L_0x59d7fb3b6bd0;  alias, 1 drivers
v0x59d7fb1f3f20_0 .net "out", 0 0, L_0x59d7fb3b7490;  alias, 1 drivers
S_0x59d7fb1f3960 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1f3740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b7490 .functor NAND 1, L_0x59d7fb3b6bd0, L_0x59d7fb3b6bd0, C4<1>, C4<1>;
v0x59d7fb1f3bd0_0 .net "in_a", 0 0, L_0x59d7fb3b6bd0;  alias, 1 drivers
v0x59d7fb1f3c90_0 .net "in_b", 0 0, L_0x59d7fb3b6bd0;  alias, 1 drivers
v0x59d7fb1f3d50_0 .net "out", 0 0, L_0x59d7fb3b7490;  alias, 1 drivers
S_0x59d7fb1f4020 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb1f0280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1f9a60_0 .net "branch1_out", 0 0, L_0x59d7fb3b7800;  1 drivers
v0x59d7fb1f9b90_0 .net "branch2_out", 0 0, L_0x59d7fb3b7980;  1 drivers
v0x59d7fb1f9ce0_0 .net "in_a", 0 0, L_0x59d7fb3b73e0;  alias, 1 drivers
v0x59d7fb1f9db0_0 .net "in_b", 0 0, L_0x59d7fb3b75f0;  alias, 1 drivers
v0x59d7fb1f9e50_0 .net "out", 0 0, L_0x59d7fb3b7b00;  alias, 1 drivers
v0x59d7fb1f9ef0_0 .net "temp1_out", 0 0, L_0x59d7fb3b7750;  1 drivers
v0x59d7fb1f9f90_0 .net "temp2_out", 0 0, L_0x59d7fb3b78d0;  1 drivers
v0x59d7fb1fa030_0 .net "temp3_out", 0 0, L_0x59d7fb3b7a50;  1 drivers
S_0x59d7fb1f42a0 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb1f4020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1f52a0_0 .net "in_a", 0 0, L_0x59d7fb3b73e0;  alias, 1 drivers
v0x59d7fb1f5340_0 .net "in_b", 0 0, L_0x59d7fb3b73e0;  alias, 1 drivers
v0x59d7fb1f5400_0 .net "out", 0 0, L_0x59d7fb3b7750;  alias, 1 drivers
v0x59d7fb1f5520_0 .net "temp_out", 0 0, L_0x59d7fb3b76a0;  1 drivers
S_0x59d7fb1f4510 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1f42a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b76a0 .functor NAND 1, L_0x59d7fb3b73e0, L_0x59d7fb3b73e0, C4<1>, C4<1>;
v0x59d7fb1f4780_0 .net "in_a", 0 0, L_0x59d7fb3b73e0;  alias, 1 drivers
v0x59d7fb1f4840_0 .net "in_b", 0 0, L_0x59d7fb3b73e0;  alias, 1 drivers
v0x59d7fb1f4900_0 .net "out", 0 0, L_0x59d7fb3b76a0;  alias, 1 drivers
S_0x59d7fb1f4a00 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1f42a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1f50f0_0 .net "in_a", 0 0, L_0x59d7fb3b76a0;  alias, 1 drivers
v0x59d7fb1f5190_0 .net "out", 0 0, L_0x59d7fb3b7750;  alias, 1 drivers
S_0x59d7fb1f4bd0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1f4a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b7750 .functor NAND 1, L_0x59d7fb3b76a0, L_0x59d7fb3b76a0, C4<1>, C4<1>;
v0x59d7fb1f4e40_0 .net "in_a", 0 0, L_0x59d7fb3b76a0;  alias, 1 drivers
v0x59d7fb1f4f00_0 .net "in_b", 0 0, L_0x59d7fb3b76a0;  alias, 1 drivers
v0x59d7fb1f4ff0_0 .net "out", 0 0, L_0x59d7fb3b7750;  alias, 1 drivers
S_0x59d7fb1f5690 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb1f4020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1f66c0_0 .net "in_a", 0 0, L_0x59d7fb3b75f0;  alias, 1 drivers
v0x59d7fb1f6760_0 .net "in_b", 0 0, L_0x59d7fb3b75f0;  alias, 1 drivers
v0x59d7fb1f6820_0 .net "out", 0 0, L_0x59d7fb3b78d0;  alias, 1 drivers
v0x59d7fb1f6940_0 .net "temp_out", 0 0, L_0x59d7fb1f84e0;  1 drivers
S_0x59d7fb1f5870 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1f5690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1f84e0 .functor NAND 1, L_0x59d7fb3b75f0, L_0x59d7fb3b75f0, C4<1>, C4<1>;
v0x59d7fb1f5ae0_0 .net "in_a", 0 0, L_0x59d7fb3b75f0;  alias, 1 drivers
v0x59d7fb1f5ba0_0 .net "in_b", 0 0, L_0x59d7fb3b75f0;  alias, 1 drivers
v0x59d7fb1f5cf0_0 .net "out", 0 0, L_0x59d7fb1f84e0;  alias, 1 drivers
S_0x59d7fb1f5df0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1f5690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1f6510_0 .net "in_a", 0 0, L_0x59d7fb1f84e0;  alias, 1 drivers
v0x59d7fb1f65b0_0 .net "out", 0 0, L_0x59d7fb3b78d0;  alias, 1 drivers
S_0x59d7fb1f5fc0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1f5df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b78d0 .functor NAND 1, L_0x59d7fb1f84e0, L_0x59d7fb1f84e0, C4<1>, C4<1>;
v0x59d7fb1f6230_0 .net "in_a", 0 0, L_0x59d7fb1f84e0;  alias, 1 drivers
v0x59d7fb1f6320_0 .net "in_b", 0 0, L_0x59d7fb1f84e0;  alias, 1 drivers
v0x59d7fb1f6410_0 .net "out", 0 0, L_0x59d7fb3b78d0;  alias, 1 drivers
S_0x59d7fb1f6ab0 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb1f4020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1f7af0_0 .net "in_a", 0 0, L_0x59d7fb3b7800;  alias, 1 drivers
v0x59d7fb1f7bc0_0 .net "in_b", 0 0, L_0x59d7fb3b7980;  alias, 1 drivers
v0x59d7fb1f7c90_0 .net "out", 0 0, L_0x59d7fb3b7a50;  alias, 1 drivers
v0x59d7fb1f7db0_0 .net "temp_out", 0 0, L_0x59d7fb1f8e50;  1 drivers
S_0x59d7fb1f6c90 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1f6ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1f8e50 .functor NAND 1, L_0x59d7fb3b7800, L_0x59d7fb3b7980, C4<1>, C4<1>;
v0x59d7fb1f6ee0_0 .net "in_a", 0 0, L_0x59d7fb3b7800;  alias, 1 drivers
v0x59d7fb1f6fc0_0 .net "in_b", 0 0, L_0x59d7fb3b7980;  alias, 1 drivers
v0x59d7fb1f7080_0 .net "out", 0 0, L_0x59d7fb1f8e50;  alias, 1 drivers
S_0x59d7fb1f71d0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1f6ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1f7940_0 .net "in_a", 0 0, L_0x59d7fb1f8e50;  alias, 1 drivers
v0x59d7fb1f79e0_0 .net "out", 0 0, L_0x59d7fb3b7a50;  alias, 1 drivers
S_0x59d7fb1f73f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1f71d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b7a50 .functor NAND 1, L_0x59d7fb1f8e50, L_0x59d7fb1f8e50, C4<1>, C4<1>;
v0x59d7fb1f7660_0 .net "in_a", 0 0, L_0x59d7fb1f8e50;  alias, 1 drivers
v0x59d7fb1f7750_0 .net "in_b", 0 0, L_0x59d7fb1f8e50;  alias, 1 drivers
v0x59d7fb1f7840_0 .net "out", 0 0, L_0x59d7fb3b7a50;  alias, 1 drivers
S_0x59d7fb1f7f00 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb1f4020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1f8630_0 .net "in_a", 0 0, L_0x59d7fb3b7750;  alias, 1 drivers
v0x59d7fb1f86d0_0 .net "out", 0 0, L_0x59d7fb3b7800;  alias, 1 drivers
S_0x59d7fb1f80d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1f7f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b7800 .functor NAND 1, L_0x59d7fb3b7750, L_0x59d7fb3b7750, C4<1>, C4<1>;
v0x59d7fb1f8340_0 .net "in_a", 0 0, L_0x59d7fb3b7750;  alias, 1 drivers
v0x59d7fb1f8400_0 .net "in_b", 0 0, L_0x59d7fb3b7750;  alias, 1 drivers
v0x59d7fb1f8550_0 .net "out", 0 0, L_0x59d7fb3b7800;  alias, 1 drivers
S_0x59d7fb1f87d0 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb1f4020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1f8fa0_0 .net "in_a", 0 0, L_0x59d7fb3b78d0;  alias, 1 drivers
v0x59d7fb1f9040_0 .net "out", 0 0, L_0x59d7fb3b7980;  alias, 1 drivers
S_0x59d7fb1f8a40 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1f87d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b7980 .functor NAND 1, L_0x59d7fb3b78d0, L_0x59d7fb3b78d0, C4<1>, C4<1>;
v0x59d7fb1f8cb0_0 .net "in_a", 0 0, L_0x59d7fb3b78d0;  alias, 1 drivers
v0x59d7fb1f8d70_0 .net "in_b", 0 0, L_0x59d7fb3b78d0;  alias, 1 drivers
v0x59d7fb1f8ec0_0 .net "out", 0 0, L_0x59d7fb3b7980;  alias, 1 drivers
S_0x59d7fb1f9140 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb1f4020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1f98e0_0 .net "in_a", 0 0, L_0x59d7fb3b7a50;  alias, 1 drivers
v0x59d7fb1f9980_0 .net "out", 0 0, L_0x59d7fb3b7b00;  alias, 1 drivers
S_0x59d7fb1f9360 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1f9140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b7b00 .functor NAND 1, L_0x59d7fb3b7a50, L_0x59d7fb3b7a50, C4<1>, C4<1>;
v0x59d7fb1f95d0_0 .net "in_a", 0 0, L_0x59d7fb3b7a50;  alias, 1 drivers
v0x59d7fb1f9690_0 .net "in_b", 0 0, L_0x59d7fb3b7a50;  alias, 1 drivers
v0x59d7fb1f97e0_0 .net "out", 0 0, L_0x59d7fb3b7b00;  alias, 1 drivers
S_0x59d7fb1fab60 .scope module, "or_gate" "Or" 3 10, 9 3 0, S_0x59d7fb1e2b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb200550_0 .net "branch1_out", 0 0, L_0x59d7fb3b7d90;  1 drivers
v0x59d7fb200680_0 .net "branch2_out", 0 0, L_0x59d7fb3b8020;  1 drivers
v0x59d7fb2007d0_0 .net "in_a", 0 0, L_0x59d7fb3b6080;  alias, 1 drivers
v0x59d7fb2009b0_0 .net "in_b", 0 0, L_0x59d7fb3b71d0;  alias, 1 drivers
v0x59d7fb200b60_0 .net "out", 0 0, L_0x59d7fb3b82b0;  alias, 1 drivers
v0x59d7fb200c00_0 .net "temp1_out", 0 0, L_0x59d7fb3b7ce0;  1 drivers
v0x59d7fb200ca0_0 .net "temp2_out", 0 0, L_0x59d7fb3b7f70;  1 drivers
v0x59d7fb200d40_0 .net "temp3_out", 0 0, L_0x59d7fb3b8200;  1 drivers
S_0x59d7fb1facf0 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb1fab60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1fbd90_0 .net "in_a", 0 0, L_0x59d7fb3b6080;  alias, 1 drivers
v0x59d7fb1fbe30_0 .net "in_b", 0 0, L_0x59d7fb3b6080;  alias, 1 drivers
v0x59d7fb1fbef0_0 .net "out", 0 0, L_0x59d7fb3b7ce0;  alias, 1 drivers
v0x59d7fb1fc010_0 .net "temp_out", 0 0, L_0x59d7fb1f9770;  1 drivers
S_0x59d7fb1faf10 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1facf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1f9770 .functor NAND 1, L_0x59d7fb3b6080, L_0x59d7fb3b6080, C4<1>, C4<1>;
v0x59d7fb1fb180_0 .net "in_a", 0 0, L_0x59d7fb3b6080;  alias, 1 drivers
v0x59d7fb1fb2d0_0 .net "in_b", 0 0, L_0x59d7fb3b6080;  alias, 1 drivers
v0x59d7fb1fb390_0 .net "out", 0 0, L_0x59d7fb1f9770;  alias, 1 drivers
S_0x59d7fb1fb4c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1facf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1fbbe0_0 .net "in_a", 0 0, L_0x59d7fb1f9770;  alias, 1 drivers
v0x59d7fb1fbc80_0 .net "out", 0 0, L_0x59d7fb3b7ce0;  alias, 1 drivers
S_0x59d7fb1fb690 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1fb4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b7ce0 .functor NAND 1, L_0x59d7fb1f9770, L_0x59d7fb1f9770, C4<1>, C4<1>;
v0x59d7fb1fb900_0 .net "in_a", 0 0, L_0x59d7fb1f9770;  alias, 1 drivers
v0x59d7fb1fb9f0_0 .net "in_b", 0 0, L_0x59d7fb1f9770;  alias, 1 drivers
v0x59d7fb1fbae0_0 .net "out", 0 0, L_0x59d7fb3b7ce0;  alias, 1 drivers
S_0x59d7fb1fc180 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb1fab60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1fd1b0_0 .net "in_a", 0 0, L_0x59d7fb3b71d0;  alias, 1 drivers
v0x59d7fb1fd250_0 .net "in_b", 0 0, L_0x59d7fb3b71d0;  alias, 1 drivers
v0x59d7fb1fd310_0 .net "out", 0 0, L_0x59d7fb3b7f70;  alias, 1 drivers
v0x59d7fb1fd430_0 .net "temp_out", 0 0, L_0x59d7fb1fefd0;  1 drivers
S_0x59d7fb1fc360 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1fc180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1fefd0 .functor NAND 1, L_0x59d7fb3b71d0, L_0x59d7fb3b71d0, C4<1>, C4<1>;
v0x59d7fb1fc5d0_0 .net "in_a", 0 0, L_0x59d7fb3b71d0;  alias, 1 drivers
v0x59d7fb1fc720_0 .net "in_b", 0 0, L_0x59d7fb3b71d0;  alias, 1 drivers
v0x59d7fb1fc7e0_0 .net "out", 0 0, L_0x59d7fb1fefd0;  alias, 1 drivers
S_0x59d7fb1fc8e0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1fc180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1fd000_0 .net "in_a", 0 0, L_0x59d7fb1fefd0;  alias, 1 drivers
v0x59d7fb1fd0a0_0 .net "out", 0 0, L_0x59d7fb3b7f70;  alias, 1 drivers
S_0x59d7fb1fcab0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1fc8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b7f70 .functor NAND 1, L_0x59d7fb1fefd0, L_0x59d7fb1fefd0, C4<1>, C4<1>;
v0x59d7fb1fcd20_0 .net "in_a", 0 0, L_0x59d7fb1fefd0;  alias, 1 drivers
v0x59d7fb1fce10_0 .net "in_b", 0 0, L_0x59d7fb1fefd0;  alias, 1 drivers
v0x59d7fb1fcf00_0 .net "out", 0 0, L_0x59d7fb3b7f70;  alias, 1 drivers
S_0x59d7fb1fd5a0 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb1fab60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb1fe5e0_0 .net "in_a", 0 0, L_0x59d7fb3b7d90;  alias, 1 drivers
v0x59d7fb1fe6b0_0 .net "in_b", 0 0, L_0x59d7fb3b8020;  alias, 1 drivers
v0x59d7fb1fe780_0 .net "out", 0 0, L_0x59d7fb3b8200;  alias, 1 drivers
v0x59d7fb1fe8a0_0 .net "temp_out", 0 0, L_0x59d7fb1ff940;  1 drivers
S_0x59d7fb1fd780 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb1fd5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb1ff940 .functor NAND 1, L_0x59d7fb3b7d90, L_0x59d7fb3b8020, C4<1>, C4<1>;
v0x59d7fb1fd9d0_0 .net "in_a", 0 0, L_0x59d7fb3b7d90;  alias, 1 drivers
v0x59d7fb1fdab0_0 .net "in_b", 0 0, L_0x59d7fb3b8020;  alias, 1 drivers
v0x59d7fb1fdb70_0 .net "out", 0 0, L_0x59d7fb1ff940;  alias, 1 drivers
S_0x59d7fb1fdcc0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb1fd5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1fe430_0 .net "in_a", 0 0, L_0x59d7fb1ff940;  alias, 1 drivers
v0x59d7fb1fe4d0_0 .net "out", 0 0, L_0x59d7fb3b8200;  alias, 1 drivers
S_0x59d7fb1fdee0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1fdcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b8200 .functor NAND 1, L_0x59d7fb1ff940, L_0x59d7fb1ff940, C4<1>, C4<1>;
v0x59d7fb1fe150_0 .net "in_a", 0 0, L_0x59d7fb1ff940;  alias, 1 drivers
v0x59d7fb1fe240_0 .net "in_b", 0 0, L_0x59d7fb1ff940;  alias, 1 drivers
v0x59d7fb1fe330_0 .net "out", 0 0, L_0x59d7fb3b8200;  alias, 1 drivers
S_0x59d7fb1fe9f0 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb1fab60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1ff120_0 .net "in_a", 0 0, L_0x59d7fb3b7ce0;  alias, 1 drivers
v0x59d7fb1ff1c0_0 .net "out", 0 0, L_0x59d7fb3b7d90;  alias, 1 drivers
S_0x59d7fb1febc0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1fe9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b7d90 .functor NAND 1, L_0x59d7fb3b7ce0, L_0x59d7fb3b7ce0, C4<1>, C4<1>;
v0x59d7fb1fee30_0 .net "in_a", 0 0, L_0x59d7fb3b7ce0;  alias, 1 drivers
v0x59d7fb1feef0_0 .net "in_b", 0 0, L_0x59d7fb3b7ce0;  alias, 1 drivers
v0x59d7fb1ff040_0 .net "out", 0 0, L_0x59d7fb3b7d90;  alias, 1 drivers
S_0x59d7fb1ff2c0 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb1fab60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb1ffa90_0 .net "in_a", 0 0, L_0x59d7fb3b7f70;  alias, 1 drivers
v0x59d7fb1ffb30_0 .net "out", 0 0, L_0x59d7fb3b8020;  alias, 1 drivers
S_0x59d7fb1ff530 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1ff2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b8020 .functor NAND 1, L_0x59d7fb3b7f70, L_0x59d7fb3b7f70, C4<1>, C4<1>;
v0x59d7fb1ff7a0_0 .net "in_a", 0 0, L_0x59d7fb3b7f70;  alias, 1 drivers
v0x59d7fb1ff860_0 .net "in_b", 0 0, L_0x59d7fb3b7f70;  alias, 1 drivers
v0x59d7fb1ff9b0_0 .net "out", 0 0, L_0x59d7fb3b8020;  alias, 1 drivers
S_0x59d7fb1ffc30 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb1fab60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2003d0_0 .net "in_a", 0 0, L_0x59d7fb3b8200;  alias, 1 drivers
v0x59d7fb200470_0 .net "out", 0 0, L_0x59d7fb3b82b0;  alias, 1 drivers
S_0x59d7fb1ffe50 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb1ffc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b82b0 .functor NAND 1, L_0x59d7fb3b8200, L_0x59d7fb3b8200, C4<1>, C4<1>;
v0x59d7fb2000c0_0 .net "in_a", 0 0, L_0x59d7fb3b8200;  alias, 1 drivers
v0x59d7fb200180_0 .net "in_b", 0 0, L_0x59d7fb3b8200;  alias, 1 drivers
v0x59d7fb2002d0_0 .net "out", 0 0, L_0x59d7fb3b82b0;  alias, 1 drivers
S_0x59d7fb2013a0 .scope module, "fa_gate13" "FullAdder" 2 20, 3 3 0, S_0x59d7fb15f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
v0x59d7fb21f670_0 .net "a", 0 0, L_0x59d7fb3baa70;  1 drivers
v0x59d7fb21f710_0 .net "b", 0 0, L_0x59d7fb3bab10;  1 drivers
v0x59d7fb21f7d0_0 .net "c", 0 0, L_0x59d7fb3b82b0;  alias, 1 drivers
v0x59d7fb21f870_0 .net "carry", 0 0, L_0x59d7fb3ba8d0;  alias, 1 drivers
v0x59d7fb21f910_0 .net "sum", 0 0, L_0x59d7fb3ba120;  1 drivers
v0x59d7fb21f9b0_0 .net "tmp_carry_out_1", 0 0, L_0x59d7fb3b86a0;  1 drivers
v0x59d7fb21fa50_0 .net "tmp_carry_out_2", 0 0, L_0x59d7fb3b97f0;  1 drivers
v0x59d7fb21faf0_0 .net "tmp_sum_out", 0 0, L_0x59d7fb3b91f0;  1 drivers
S_0x59d7fb201580 .scope module, "ha_gate1" "HalfAdder" 3 8, 4 3 0, S_0x59d7fb2013a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb20d090_0 .net "a", 0 0, L_0x59d7fb3baa70;  alias, 1 drivers
v0x59d7fb20d240_0 .net "b", 0 0, L_0x59d7fb3bab10;  alias, 1 drivers
v0x59d7fb20d410_0 .net "carry", 0 0, L_0x59d7fb3b86a0;  alias, 1 drivers
v0x59d7fb20d4b0_0 .net "sum", 0 0, L_0x59d7fb3b91f0;  alias, 1 drivers
S_0x59d7fb201780 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb201580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb202870_0 .net "in_a", 0 0, L_0x59d7fb3baa70;  alias, 1 drivers
v0x59d7fb202940_0 .net "in_b", 0 0, L_0x59d7fb3bab10;  alias, 1 drivers
v0x59d7fb202a10_0 .net "out", 0 0, L_0x59d7fb3b86a0;  alias, 1 drivers
v0x59d7fb202b30_0 .net "temp_out", 0 0, L_0x59d7fb200260;  1 drivers
S_0x59d7fb2019f0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb201780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb200260 .functor NAND 1, L_0x59d7fb3baa70, L_0x59d7fb3bab10, C4<1>, C4<1>;
v0x59d7fb201c60_0 .net "in_a", 0 0, L_0x59d7fb3baa70;  alias, 1 drivers
v0x59d7fb201d40_0 .net "in_b", 0 0, L_0x59d7fb3bab10;  alias, 1 drivers
v0x59d7fb201e00_0 .net "out", 0 0, L_0x59d7fb200260;  alias, 1 drivers
S_0x59d7fb201f50 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb201780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2026c0_0 .net "in_a", 0 0, L_0x59d7fb200260;  alias, 1 drivers
v0x59d7fb202760_0 .net "out", 0 0, L_0x59d7fb3b86a0;  alias, 1 drivers
S_0x59d7fb202170 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb201f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b86a0 .functor NAND 1, L_0x59d7fb200260, L_0x59d7fb200260, C4<1>, C4<1>;
v0x59d7fb2023e0_0 .net "in_a", 0 0, L_0x59d7fb200260;  alias, 1 drivers
v0x59d7fb2024d0_0 .net "in_b", 0 0, L_0x59d7fb200260;  alias, 1 drivers
v0x59d7fb2025c0_0 .net "out", 0 0, L_0x59d7fb3b86a0;  alias, 1 drivers
S_0x59d7fb202bf0 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb201580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb20c9b0_0 .net "in_a", 0 0, L_0x59d7fb3baa70;  alias, 1 drivers
v0x59d7fb20ca50_0 .net "in_b", 0 0, L_0x59d7fb3bab10;  alias, 1 drivers
v0x59d7fb20cb10_0 .net "out", 0 0, L_0x59d7fb3b91f0;  alias, 1 drivers
v0x59d7fb20cbb0_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3b88b0;  1 drivers
v0x59d7fb20cd60_0 .net "temp_a_out", 0 0, L_0x59d7fb3b8750;  1 drivers
v0x59d7fb20ce00_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3b8ac0;  1 drivers
v0x59d7fb20cfb0_0 .net "temp_b_out", 0 0, L_0x59d7fb3b8960;  1 drivers
S_0x59d7fb202dd0 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb202bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb203e90_0 .net "in_a", 0 0, L_0x59d7fb3baa70;  alias, 1 drivers
v0x59d7fb203f30_0 .net "in_b", 0 0, L_0x59d7fb3b8750;  alias, 1 drivers
v0x59d7fb204020_0 .net "out", 0 0, L_0x59d7fb3b88b0;  alias, 1 drivers
v0x59d7fb204140_0 .net "temp_out", 0 0, L_0x59d7fb3b8800;  1 drivers
S_0x59d7fb203040 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb202dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b8800 .functor NAND 1, L_0x59d7fb3baa70, L_0x59d7fb3b8750, C4<1>, C4<1>;
v0x59d7fb2032b0_0 .net "in_a", 0 0, L_0x59d7fb3baa70;  alias, 1 drivers
v0x59d7fb2033c0_0 .net "in_b", 0 0, L_0x59d7fb3b8750;  alias, 1 drivers
v0x59d7fb203480_0 .net "out", 0 0, L_0x59d7fb3b8800;  alias, 1 drivers
S_0x59d7fb2035a0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb202dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb203ce0_0 .net "in_a", 0 0, L_0x59d7fb3b8800;  alias, 1 drivers
v0x59d7fb203d80_0 .net "out", 0 0, L_0x59d7fb3b88b0;  alias, 1 drivers
S_0x59d7fb2037c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2035a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b88b0 .functor NAND 1, L_0x59d7fb3b8800, L_0x59d7fb3b8800, C4<1>, C4<1>;
v0x59d7fb203a30_0 .net "in_a", 0 0, L_0x59d7fb3b8800;  alias, 1 drivers
v0x59d7fb203af0_0 .net "in_b", 0 0, L_0x59d7fb3b8800;  alias, 1 drivers
v0x59d7fb203be0_0 .net "out", 0 0, L_0x59d7fb3b88b0;  alias, 1 drivers
S_0x59d7fb204200 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb202bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb205230_0 .net "in_a", 0 0, L_0x59d7fb3bab10;  alias, 1 drivers
v0x59d7fb2052d0_0 .net "in_b", 0 0, L_0x59d7fb3b8960;  alias, 1 drivers
v0x59d7fb2053c0_0 .net "out", 0 0, L_0x59d7fb3b8ac0;  alias, 1 drivers
v0x59d7fb2054e0_0 .net "temp_out", 0 0, L_0x59d7fb3b8a10;  1 drivers
S_0x59d7fb2043e0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb204200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b8a10 .functor NAND 1, L_0x59d7fb3bab10, L_0x59d7fb3b8960, C4<1>, C4<1>;
v0x59d7fb204650_0 .net "in_a", 0 0, L_0x59d7fb3bab10;  alias, 1 drivers
v0x59d7fb204760_0 .net "in_b", 0 0, L_0x59d7fb3b8960;  alias, 1 drivers
v0x59d7fb204820_0 .net "out", 0 0, L_0x59d7fb3b8a10;  alias, 1 drivers
S_0x59d7fb204940 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb204200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb205080_0 .net "in_a", 0 0, L_0x59d7fb3b8a10;  alias, 1 drivers
v0x59d7fb205120_0 .net "out", 0 0, L_0x59d7fb3b8ac0;  alias, 1 drivers
S_0x59d7fb204b60 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb204940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b8ac0 .functor NAND 1, L_0x59d7fb3b8a10, L_0x59d7fb3b8a10, C4<1>, C4<1>;
v0x59d7fb204dd0_0 .net "in_a", 0 0, L_0x59d7fb3b8a10;  alias, 1 drivers
v0x59d7fb204e90_0 .net "in_b", 0 0, L_0x59d7fb3b8a10;  alias, 1 drivers
v0x59d7fb204f80_0 .net "out", 0 0, L_0x59d7fb3b8ac0;  alias, 1 drivers
S_0x59d7fb205630 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb202bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb205d70_0 .net "in_a", 0 0, L_0x59d7fb3bab10;  alias, 1 drivers
v0x59d7fb205e10_0 .net "out", 0 0, L_0x59d7fb3b8750;  alias, 1 drivers
S_0x59d7fb205800 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb205630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b8750 .functor NAND 1, L_0x59d7fb3bab10, L_0x59d7fb3bab10, C4<1>, C4<1>;
v0x59d7fb205a50_0 .net "in_a", 0 0, L_0x59d7fb3bab10;  alias, 1 drivers
v0x59d7fb205ba0_0 .net "in_b", 0 0, L_0x59d7fb3bab10;  alias, 1 drivers
v0x59d7fb205c60_0 .net "out", 0 0, L_0x59d7fb3b8750;  alias, 1 drivers
S_0x59d7fb205f10 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb202bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb206690_0 .net "in_a", 0 0, L_0x59d7fb3baa70;  alias, 1 drivers
v0x59d7fb206730_0 .net "out", 0 0, L_0x59d7fb3b8960;  alias, 1 drivers
S_0x59d7fb206130 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb205f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b8960 .functor NAND 1, L_0x59d7fb3baa70, L_0x59d7fb3baa70, C4<1>, C4<1>;
v0x59d7fb2063a0_0 .net "in_a", 0 0, L_0x59d7fb3baa70;  alias, 1 drivers
v0x59d7fb2064f0_0 .net "in_b", 0 0, L_0x59d7fb3baa70;  alias, 1 drivers
v0x59d7fb2065b0_0 .net "out", 0 0, L_0x59d7fb3b8960;  alias, 1 drivers
S_0x59d7fb206830 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb202bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb20c300_0 .net "branch1_out", 0 0, L_0x59d7fb3b8cd0;  1 drivers
v0x59d7fb20c430_0 .net "branch2_out", 0 0, L_0x59d7fb3b8f60;  1 drivers
v0x59d7fb20c580_0 .net "in_a", 0 0, L_0x59d7fb3b88b0;  alias, 1 drivers
v0x59d7fb20c650_0 .net "in_b", 0 0, L_0x59d7fb3b8ac0;  alias, 1 drivers
v0x59d7fb20c6f0_0 .net "out", 0 0, L_0x59d7fb3b91f0;  alias, 1 drivers
v0x59d7fb20c790_0 .net "temp1_out", 0 0, L_0x59d7fb3b8c20;  1 drivers
v0x59d7fb20c830_0 .net "temp2_out", 0 0, L_0x59d7fb3b8eb0;  1 drivers
v0x59d7fb20c8d0_0 .net "temp3_out", 0 0, L_0x59d7fb3b9140;  1 drivers
S_0x59d7fb206ab0 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb206830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb207b40_0 .net "in_a", 0 0, L_0x59d7fb3b88b0;  alias, 1 drivers
v0x59d7fb207be0_0 .net "in_b", 0 0, L_0x59d7fb3b88b0;  alias, 1 drivers
v0x59d7fb207ca0_0 .net "out", 0 0, L_0x59d7fb3b8c20;  alias, 1 drivers
v0x59d7fb207dc0_0 .net "temp_out", 0 0, L_0x59d7fb3b8b70;  1 drivers
S_0x59d7fb206d20 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb206ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b8b70 .functor NAND 1, L_0x59d7fb3b88b0, L_0x59d7fb3b88b0, C4<1>, C4<1>;
v0x59d7fb206f90_0 .net "in_a", 0 0, L_0x59d7fb3b88b0;  alias, 1 drivers
v0x59d7fb207050_0 .net "in_b", 0 0, L_0x59d7fb3b88b0;  alias, 1 drivers
v0x59d7fb2071a0_0 .net "out", 0 0, L_0x59d7fb3b8b70;  alias, 1 drivers
S_0x59d7fb2072a0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb206ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb207990_0 .net "in_a", 0 0, L_0x59d7fb3b8b70;  alias, 1 drivers
v0x59d7fb207a30_0 .net "out", 0 0, L_0x59d7fb3b8c20;  alias, 1 drivers
S_0x59d7fb207470 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2072a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b8c20 .functor NAND 1, L_0x59d7fb3b8b70, L_0x59d7fb3b8b70, C4<1>, C4<1>;
v0x59d7fb2076e0_0 .net "in_a", 0 0, L_0x59d7fb3b8b70;  alias, 1 drivers
v0x59d7fb2077a0_0 .net "in_b", 0 0, L_0x59d7fb3b8b70;  alias, 1 drivers
v0x59d7fb207890_0 .net "out", 0 0, L_0x59d7fb3b8c20;  alias, 1 drivers
S_0x59d7fb207f30 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb206830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb208f60_0 .net "in_a", 0 0, L_0x59d7fb3b8ac0;  alias, 1 drivers
v0x59d7fb209000_0 .net "in_b", 0 0, L_0x59d7fb3b8ac0;  alias, 1 drivers
v0x59d7fb2090c0_0 .net "out", 0 0, L_0x59d7fb3b8eb0;  alias, 1 drivers
v0x59d7fb2091e0_0 .net "temp_out", 0 0, L_0x59d7fb20ad80;  1 drivers
S_0x59d7fb208110 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb207f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb20ad80 .functor NAND 1, L_0x59d7fb3b8ac0, L_0x59d7fb3b8ac0, C4<1>, C4<1>;
v0x59d7fb208380_0 .net "in_a", 0 0, L_0x59d7fb3b8ac0;  alias, 1 drivers
v0x59d7fb208440_0 .net "in_b", 0 0, L_0x59d7fb3b8ac0;  alias, 1 drivers
v0x59d7fb208590_0 .net "out", 0 0, L_0x59d7fb20ad80;  alias, 1 drivers
S_0x59d7fb208690 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb207f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb208db0_0 .net "in_a", 0 0, L_0x59d7fb20ad80;  alias, 1 drivers
v0x59d7fb208e50_0 .net "out", 0 0, L_0x59d7fb3b8eb0;  alias, 1 drivers
S_0x59d7fb208860 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb208690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b8eb0 .functor NAND 1, L_0x59d7fb20ad80, L_0x59d7fb20ad80, C4<1>, C4<1>;
v0x59d7fb208ad0_0 .net "in_a", 0 0, L_0x59d7fb20ad80;  alias, 1 drivers
v0x59d7fb208bc0_0 .net "in_b", 0 0, L_0x59d7fb20ad80;  alias, 1 drivers
v0x59d7fb208cb0_0 .net "out", 0 0, L_0x59d7fb3b8eb0;  alias, 1 drivers
S_0x59d7fb209350 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb206830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb20a390_0 .net "in_a", 0 0, L_0x59d7fb3b8cd0;  alias, 1 drivers
v0x59d7fb20a460_0 .net "in_b", 0 0, L_0x59d7fb3b8f60;  alias, 1 drivers
v0x59d7fb20a530_0 .net "out", 0 0, L_0x59d7fb3b9140;  alias, 1 drivers
v0x59d7fb20a650_0 .net "temp_out", 0 0, L_0x59d7fb20b6f0;  1 drivers
S_0x59d7fb209530 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb209350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb20b6f0 .functor NAND 1, L_0x59d7fb3b8cd0, L_0x59d7fb3b8f60, C4<1>, C4<1>;
v0x59d7fb209780_0 .net "in_a", 0 0, L_0x59d7fb3b8cd0;  alias, 1 drivers
v0x59d7fb209860_0 .net "in_b", 0 0, L_0x59d7fb3b8f60;  alias, 1 drivers
v0x59d7fb209920_0 .net "out", 0 0, L_0x59d7fb20b6f0;  alias, 1 drivers
S_0x59d7fb209a70 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb209350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb20a1e0_0 .net "in_a", 0 0, L_0x59d7fb20b6f0;  alias, 1 drivers
v0x59d7fb20a280_0 .net "out", 0 0, L_0x59d7fb3b9140;  alias, 1 drivers
S_0x59d7fb209c90 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb209a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b9140 .functor NAND 1, L_0x59d7fb20b6f0, L_0x59d7fb20b6f0, C4<1>, C4<1>;
v0x59d7fb209f00_0 .net "in_a", 0 0, L_0x59d7fb20b6f0;  alias, 1 drivers
v0x59d7fb209ff0_0 .net "in_b", 0 0, L_0x59d7fb20b6f0;  alias, 1 drivers
v0x59d7fb20a0e0_0 .net "out", 0 0, L_0x59d7fb3b9140;  alias, 1 drivers
S_0x59d7fb20a7a0 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb206830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb20aed0_0 .net "in_a", 0 0, L_0x59d7fb3b8c20;  alias, 1 drivers
v0x59d7fb20af70_0 .net "out", 0 0, L_0x59d7fb3b8cd0;  alias, 1 drivers
S_0x59d7fb20a970 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb20a7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b8cd0 .functor NAND 1, L_0x59d7fb3b8c20, L_0x59d7fb3b8c20, C4<1>, C4<1>;
v0x59d7fb20abe0_0 .net "in_a", 0 0, L_0x59d7fb3b8c20;  alias, 1 drivers
v0x59d7fb20aca0_0 .net "in_b", 0 0, L_0x59d7fb3b8c20;  alias, 1 drivers
v0x59d7fb20adf0_0 .net "out", 0 0, L_0x59d7fb3b8cd0;  alias, 1 drivers
S_0x59d7fb20b070 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb206830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb20b840_0 .net "in_a", 0 0, L_0x59d7fb3b8eb0;  alias, 1 drivers
v0x59d7fb20b8e0_0 .net "out", 0 0, L_0x59d7fb3b8f60;  alias, 1 drivers
S_0x59d7fb20b2e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb20b070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b8f60 .functor NAND 1, L_0x59d7fb3b8eb0, L_0x59d7fb3b8eb0, C4<1>, C4<1>;
v0x59d7fb20b550_0 .net "in_a", 0 0, L_0x59d7fb3b8eb0;  alias, 1 drivers
v0x59d7fb20b610_0 .net "in_b", 0 0, L_0x59d7fb3b8eb0;  alias, 1 drivers
v0x59d7fb20b760_0 .net "out", 0 0, L_0x59d7fb3b8f60;  alias, 1 drivers
S_0x59d7fb20b9e0 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb206830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb20c180_0 .net "in_a", 0 0, L_0x59d7fb3b9140;  alias, 1 drivers
v0x59d7fb20c220_0 .net "out", 0 0, L_0x59d7fb3b91f0;  alias, 1 drivers
S_0x59d7fb20bc00 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb20b9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b91f0 .functor NAND 1, L_0x59d7fb3b9140, L_0x59d7fb3b9140, C4<1>, C4<1>;
v0x59d7fb20be70_0 .net "in_a", 0 0, L_0x59d7fb3b9140;  alias, 1 drivers
v0x59d7fb20bf30_0 .net "in_b", 0 0, L_0x59d7fb3b9140;  alias, 1 drivers
v0x59d7fb20c080_0 .net "out", 0 0, L_0x59d7fb3b91f0;  alias, 1 drivers
S_0x59d7fb20d590 .scope module, "ha_gate2" "HalfAdder" 3 9, 4 3 0, S_0x59d7fb2013a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb219040_0 .net "a", 0 0, L_0x59d7fb3b91f0;  alias, 1 drivers
v0x59d7fb2190e0_0 .net "b", 0 0, L_0x59d7fb3b82b0;  alias, 1 drivers
v0x59d7fb2191a0_0 .net "carry", 0 0, L_0x59d7fb3b97f0;  alias, 1 drivers
v0x59d7fb219240_0 .net "sum", 0 0, L_0x59d7fb3ba120;  alias, 1 drivers
S_0x59d7fb20d740 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb20d590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb20e6e0_0 .net "in_a", 0 0, L_0x59d7fb3b91f0;  alias, 1 drivers
v0x59d7fb20e780_0 .net "in_b", 0 0, L_0x59d7fb3b82b0;  alias, 1 drivers
v0x59d7fb20e840_0 .net "out", 0 0, L_0x59d7fb3b97f0;  alias, 1 drivers
v0x59d7fb20e960_0 .net "temp_out", 0 0, L_0x59d7fb20c010;  1 drivers
S_0x59d7fb20d8f0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb20d740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb20c010 .functor NAND 1, L_0x59d7fb3b91f0, L_0x59d7fb3b82b0, C4<1>, C4<1>;
v0x59d7fb20db60_0 .net "in_a", 0 0, L_0x59d7fb3b91f0;  alias, 1 drivers
v0x59d7fb20dc20_0 .net "in_b", 0 0, L_0x59d7fb3b82b0;  alias, 1 drivers
v0x59d7fb20dce0_0 .net "out", 0 0, L_0x59d7fb20c010;  alias, 1 drivers
S_0x59d7fb20de10 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb20d740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb20e530_0 .net "in_a", 0 0, L_0x59d7fb20c010;  alias, 1 drivers
v0x59d7fb20e5d0_0 .net "out", 0 0, L_0x59d7fb3b97f0;  alias, 1 drivers
S_0x59d7fb20dfe0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb20de10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b97f0 .functor NAND 1, L_0x59d7fb20c010, L_0x59d7fb20c010, C4<1>, C4<1>;
v0x59d7fb20e250_0 .net "in_a", 0 0, L_0x59d7fb20c010;  alias, 1 drivers
v0x59d7fb20e340_0 .net "in_b", 0 0, L_0x59d7fb20c010;  alias, 1 drivers
v0x59d7fb20e430_0 .net "out", 0 0, L_0x59d7fb3b97f0;  alias, 1 drivers
S_0x59d7fb20ead0 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb20d590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb218960_0 .net "in_a", 0 0, L_0x59d7fb3b91f0;  alias, 1 drivers
v0x59d7fb218a00_0 .net "in_b", 0 0, L_0x59d7fb3b82b0;  alias, 1 drivers
v0x59d7fb218ac0_0 .net "out", 0 0, L_0x59d7fb3ba120;  alias, 1 drivers
v0x59d7fb218b60_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3b9a00;  1 drivers
v0x59d7fb218d10_0 .net "temp_a_out", 0 0, L_0x59d7fb3b98a0;  1 drivers
v0x59d7fb218db0_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3b9c10;  1 drivers
v0x59d7fb218f60_0 .net "temp_b_out", 0 0, L_0x59d7fb3b9ab0;  1 drivers
S_0x59d7fb20ecb0 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb20ead0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb20fd50_0 .net "in_a", 0 0, L_0x59d7fb3b91f0;  alias, 1 drivers
v0x59d7fb20ff00_0 .net "in_b", 0 0, L_0x59d7fb3b98a0;  alias, 1 drivers
v0x59d7fb20fff0_0 .net "out", 0 0, L_0x59d7fb3b9a00;  alias, 1 drivers
v0x59d7fb210110_0 .net "temp_out", 0 0, L_0x59d7fb3b9950;  1 drivers
S_0x59d7fb20ef20 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb20ecb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b9950 .functor NAND 1, L_0x59d7fb3b91f0, L_0x59d7fb3b98a0, C4<1>, C4<1>;
v0x59d7fb20f190_0 .net "in_a", 0 0, L_0x59d7fb3b91f0;  alias, 1 drivers
v0x59d7fb20f250_0 .net "in_b", 0 0, L_0x59d7fb3b98a0;  alias, 1 drivers
v0x59d7fb20f310_0 .net "out", 0 0, L_0x59d7fb3b9950;  alias, 1 drivers
S_0x59d7fb20f430 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb20ecb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb20fba0_0 .net "in_a", 0 0, L_0x59d7fb3b9950;  alias, 1 drivers
v0x59d7fb20fc40_0 .net "out", 0 0, L_0x59d7fb3b9a00;  alias, 1 drivers
S_0x59d7fb20f650 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb20f430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b9a00 .functor NAND 1, L_0x59d7fb3b9950, L_0x59d7fb3b9950, C4<1>, C4<1>;
v0x59d7fb20f8c0_0 .net "in_a", 0 0, L_0x59d7fb3b9950;  alias, 1 drivers
v0x59d7fb20f9b0_0 .net "in_b", 0 0, L_0x59d7fb3b9950;  alias, 1 drivers
v0x59d7fb20faa0_0 .net "out", 0 0, L_0x59d7fb3b9a00;  alias, 1 drivers
S_0x59d7fb2101d0 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb20ead0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2111e0_0 .net "in_a", 0 0, L_0x59d7fb3b82b0;  alias, 1 drivers
v0x59d7fb211280_0 .net "in_b", 0 0, L_0x59d7fb3b9ab0;  alias, 1 drivers
v0x59d7fb211370_0 .net "out", 0 0, L_0x59d7fb3b9c10;  alias, 1 drivers
v0x59d7fb211490_0 .net "temp_out", 0 0, L_0x59d7fb3b9b60;  1 drivers
S_0x59d7fb2103b0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2101d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b9b60 .functor NAND 1, L_0x59d7fb3b82b0, L_0x59d7fb3b9ab0, C4<1>, C4<1>;
v0x59d7fb210620_0 .net "in_a", 0 0, L_0x59d7fb3b82b0;  alias, 1 drivers
v0x59d7fb2106e0_0 .net "in_b", 0 0, L_0x59d7fb3b9ab0;  alias, 1 drivers
v0x59d7fb2107a0_0 .net "out", 0 0, L_0x59d7fb3b9b60;  alias, 1 drivers
S_0x59d7fb2108c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2101d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb211030_0 .net "in_a", 0 0, L_0x59d7fb3b9b60;  alias, 1 drivers
v0x59d7fb2110d0_0 .net "out", 0 0, L_0x59d7fb3b9c10;  alias, 1 drivers
S_0x59d7fb210ae0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2108c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b9c10 .functor NAND 1, L_0x59d7fb3b9b60, L_0x59d7fb3b9b60, C4<1>, C4<1>;
v0x59d7fb210d50_0 .net "in_a", 0 0, L_0x59d7fb3b9b60;  alias, 1 drivers
v0x59d7fb210e40_0 .net "in_b", 0 0, L_0x59d7fb3b9b60;  alias, 1 drivers
v0x59d7fb210f30_0 .net "out", 0 0, L_0x59d7fb3b9c10;  alias, 1 drivers
S_0x59d7fb2115e0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb20ead0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb211df0_0 .net "in_a", 0 0, L_0x59d7fb3b82b0;  alias, 1 drivers
v0x59d7fb211e90_0 .net "out", 0 0, L_0x59d7fb3b98a0;  alias, 1 drivers
S_0x59d7fb2117b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2115e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b98a0 .functor NAND 1, L_0x59d7fb3b82b0, L_0x59d7fb3b82b0, C4<1>, C4<1>;
v0x59d7fb211a00_0 .net "in_a", 0 0, L_0x59d7fb3b82b0;  alias, 1 drivers
v0x59d7fb211bd0_0 .net "in_b", 0 0, L_0x59d7fb3b82b0;  alias, 1 drivers
v0x59d7fb211c90_0 .net "out", 0 0, L_0x59d7fb3b98a0;  alias, 1 drivers
S_0x59d7fb211f90 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb20ead0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2126d0_0 .net "in_a", 0 0, L_0x59d7fb3b91f0;  alias, 1 drivers
v0x59d7fb212770_0 .net "out", 0 0, L_0x59d7fb3b9ab0;  alias, 1 drivers
S_0x59d7fb2121b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb211f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b9ab0 .functor NAND 1, L_0x59d7fb3b91f0, L_0x59d7fb3b91f0, C4<1>, C4<1>;
v0x59d7fb212420_0 .net "in_a", 0 0, L_0x59d7fb3b91f0;  alias, 1 drivers
v0x59d7fb2124e0_0 .net "in_b", 0 0, L_0x59d7fb3b91f0;  alias, 1 drivers
v0x59d7fb2125a0_0 .net "out", 0 0, L_0x59d7fb3b9ab0;  alias, 1 drivers
S_0x59d7fb212870 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb20ead0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2182b0_0 .net "branch1_out", 0 0, L_0x59d7fb3b9e20;  1 drivers
v0x59d7fb2183e0_0 .net "branch2_out", 0 0, L_0x59d7fb3b9fa0;  1 drivers
v0x59d7fb218530_0 .net "in_a", 0 0, L_0x59d7fb3b9a00;  alias, 1 drivers
v0x59d7fb218600_0 .net "in_b", 0 0, L_0x59d7fb3b9c10;  alias, 1 drivers
v0x59d7fb2186a0_0 .net "out", 0 0, L_0x59d7fb3ba120;  alias, 1 drivers
v0x59d7fb218740_0 .net "temp1_out", 0 0, L_0x59d7fb3b9d70;  1 drivers
v0x59d7fb2187e0_0 .net "temp2_out", 0 0, L_0x59d7fb3b9ef0;  1 drivers
v0x59d7fb218880_0 .net "temp3_out", 0 0, L_0x59d7fb3ba070;  1 drivers
S_0x59d7fb212af0 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb212870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb213af0_0 .net "in_a", 0 0, L_0x59d7fb3b9a00;  alias, 1 drivers
v0x59d7fb213b90_0 .net "in_b", 0 0, L_0x59d7fb3b9a00;  alias, 1 drivers
v0x59d7fb213c50_0 .net "out", 0 0, L_0x59d7fb3b9d70;  alias, 1 drivers
v0x59d7fb213d70_0 .net "temp_out", 0 0, L_0x59d7fb3b9cc0;  1 drivers
S_0x59d7fb212d60 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb212af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b9cc0 .functor NAND 1, L_0x59d7fb3b9a00, L_0x59d7fb3b9a00, C4<1>, C4<1>;
v0x59d7fb212fd0_0 .net "in_a", 0 0, L_0x59d7fb3b9a00;  alias, 1 drivers
v0x59d7fb213090_0 .net "in_b", 0 0, L_0x59d7fb3b9a00;  alias, 1 drivers
v0x59d7fb213150_0 .net "out", 0 0, L_0x59d7fb3b9cc0;  alias, 1 drivers
S_0x59d7fb213250 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb212af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb213940_0 .net "in_a", 0 0, L_0x59d7fb3b9cc0;  alias, 1 drivers
v0x59d7fb2139e0_0 .net "out", 0 0, L_0x59d7fb3b9d70;  alias, 1 drivers
S_0x59d7fb213420 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb213250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b9d70 .functor NAND 1, L_0x59d7fb3b9cc0, L_0x59d7fb3b9cc0, C4<1>, C4<1>;
v0x59d7fb213690_0 .net "in_a", 0 0, L_0x59d7fb3b9cc0;  alias, 1 drivers
v0x59d7fb213750_0 .net "in_b", 0 0, L_0x59d7fb3b9cc0;  alias, 1 drivers
v0x59d7fb213840_0 .net "out", 0 0, L_0x59d7fb3b9d70;  alias, 1 drivers
S_0x59d7fb213ee0 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb212870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb214f10_0 .net "in_a", 0 0, L_0x59d7fb3b9c10;  alias, 1 drivers
v0x59d7fb214fb0_0 .net "in_b", 0 0, L_0x59d7fb3b9c10;  alias, 1 drivers
v0x59d7fb215070_0 .net "out", 0 0, L_0x59d7fb3b9ef0;  alias, 1 drivers
v0x59d7fb215190_0 .net "temp_out", 0 0, L_0x59d7fb216d30;  1 drivers
S_0x59d7fb2140c0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb213ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb216d30 .functor NAND 1, L_0x59d7fb3b9c10, L_0x59d7fb3b9c10, C4<1>, C4<1>;
v0x59d7fb214330_0 .net "in_a", 0 0, L_0x59d7fb3b9c10;  alias, 1 drivers
v0x59d7fb2143f0_0 .net "in_b", 0 0, L_0x59d7fb3b9c10;  alias, 1 drivers
v0x59d7fb214540_0 .net "out", 0 0, L_0x59d7fb216d30;  alias, 1 drivers
S_0x59d7fb214640 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb213ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb214d60_0 .net "in_a", 0 0, L_0x59d7fb216d30;  alias, 1 drivers
v0x59d7fb214e00_0 .net "out", 0 0, L_0x59d7fb3b9ef0;  alias, 1 drivers
S_0x59d7fb214810 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb214640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b9ef0 .functor NAND 1, L_0x59d7fb216d30, L_0x59d7fb216d30, C4<1>, C4<1>;
v0x59d7fb214a80_0 .net "in_a", 0 0, L_0x59d7fb216d30;  alias, 1 drivers
v0x59d7fb214b70_0 .net "in_b", 0 0, L_0x59d7fb216d30;  alias, 1 drivers
v0x59d7fb214c60_0 .net "out", 0 0, L_0x59d7fb3b9ef0;  alias, 1 drivers
S_0x59d7fb215300 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb212870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb216340_0 .net "in_a", 0 0, L_0x59d7fb3b9e20;  alias, 1 drivers
v0x59d7fb216410_0 .net "in_b", 0 0, L_0x59d7fb3b9fa0;  alias, 1 drivers
v0x59d7fb2164e0_0 .net "out", 0 0, L_0x59d7fb3ba070;  alias, 1 drivers
v0x59d7fb216600_0 .net "temp_out", 0 0, L_0x59d7fb2176a0;  1 drivers
S_0x59d7fb2154e0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb215300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2176a0 .functor NAND 1, L_0x59d7fb3b9e20, L_0x59d7fb3b9fa0, C4<1>, C4<1>;
v0x59d7fb215730_0 .net "in_a", 0 0, L_0x59d7fb3b9e20;  alias, 1 drivers
v0x59d7fb215810_0 .net "in_b", 0 0, L_0x59d7fb3b9fa0;  alias, 1 drivers
v0x59d7fb2158d0_0 .net "out", 0 0, L_0x59d7fb2176a0;  alias, 1 drivers
S_0x59d7fb215a20 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb215300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb216190_0 .net "in_a", 0 0, L_0x59d7fb2176a0;  alias, 1 drivers
v0x59d7fb216230_0 .net "out", 0 0, L_0x59d7fb3ba070;  alias, 1 drivers
S_0x59d7fb215c40 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb215a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ba070 .functor NAND 1, L_0x59d7fb2176a0, L_0x59d7fb2176a0, C4<1>, C4<1>;
v0x59d7fb215eb0_0 .net "in_a", 0 0, L_0x59d7fb2176a0;  alias, 1 drivers
v0x59d7fb215fa0_0 .net "in_b", 0 0, L_0x59d7fb2176a0;  alias, 1 drivers
v0x59d7fb216090_0 .net "out", 0 0, L_0x59d7fb3ba070;  alias, 1 drivers
S_0x59d7fb216750 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb212870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb216e80_0 .net "in_a", 0 0, L_0x59d7fb3b9d70;  alias, 1 drivers
v0x59d7fb216f20_0 .net "out", 0 0, L_0x59d7fb3b9e20;  alias, 1 drivers
S_0x59d7fb216920 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb216750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b9e20 .functor NAND 1, L_0x59d7fb3b9d70, L_0x59d7fb3b9d70, C4<1>, C4<1>;
v0x59d7fb216b90_0 .net "in_a", 0 0, L_0x59d7fb3b9d70;  alias, 1 drivers
v0x59d7fb216c50_0 .net "in_b", 0 0, L_0x59d7fb3b9d70;  alias, 1 drivers
v0x59d7fb216da0_0 .net "out", 0 0, L_0x59d7fb3b9e20;  alias, 1 drivers
S_0x59d7fb217020 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb212870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2177f0_0 .net "in_a", 0 0, L_0x59d7fb3b9ef0;  alias, 1 drivers
v0x59d7fb217890_0 .net "out", 0 0, L_0x59d7fb3b9fa0;  alias, 1 drivers
S_0x59d7fb217290 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb217020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b9fa0 .functor NAND 1, L_0x59d7fb3b9ef0, L_0x59d7fb3b9ef0, C4<1>, C4<1>;
v0x59d7fb217500_0 .net "in_a", 0 0, L_0x59d7fb3b9ef0;  alias, 1 drivers
v0x59d7fb2175c0_0 .net "in_b", 0 0, L_0x59d7fb3b9ef0;  alias, 1 drivers
v0x59d7fb217710_0 .net "out", 0 0, L_0x59d7fb3b9fa0;  alias, 1 drivers
S_0x59d7fb217990 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb212870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb218130_0 .net "in_a", 0 0, L_0x59d7fb3ba070;  alias, 1 drivers
v0x59d7fb2181d0_0 .net "out", 0 0, L_0x59d7fb3ba120;  alias, 1 drivers
S_0x59d7fb217bb0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb217990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ba120 .functor NAND 1, L_0x59d7fb3ba070, L_0x59d7fb3ba070, C4<1>, C4<1>;
v0x59d7fb217e20_0 .net "in_a", 0 0, L_0x59d7fb3ba070;  alias, 1 drivers
v0x59d7fb217ee0_0 .net "in_b", 0 0, L_0x59d7fb3ba070;  alias, 1 drivers
v0x59d7fb218030_0 .net "out", 0 0, L_0x59d7fb3ba120;  alias, 1 drivers
S_0x59d7fb2193b0 .scope module, "or_gate" "Or" 3 10, 9 3 0, S_0x59d7fb2013a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb21eda0_0 .net "branch1_out", 0 0, L_0x59d7fb3ba3b0;  1 drivers
v0x59d7fb21eed0_0 .net "branch2_out", 0 0, L_0x59d7fb3ba640;  1 drivers
v0x59d7fb21f020_0 .net "in_a", 0 0, L_0x59d7fb3b86a0;  alias, 1 drivers
v0x59d7fb21f200_0 .net "in_b", 0 0, L_0x59d7fb3b97f0;  alias, 1 drivers
v0x59d7fb21f3b0_0 .net "out", 0 0, L_0x59d7fb3ba8d0;  alias, 1 drivers
v0x59d7fb21f450_0 .net "temp1_out", 0 0, L_0x59d7fb3ba300;  1 drivers
v0x59d7fb21f4f0_0 .net "temp2_out", 0 0, L_0x59d7fb3ba590;  1 drivers
v0x59d7fb21f590_0 .net "temp3_out", 0 0, L_0x59d7fb3ba820;  1 drivers
S_0x59d7fb219540 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb2193b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb21a5e0_0 .net "in_a", 0 0, L_0x59d7fb3b86a0;  alias, 1 drivers
v0x59d7fb21a680_0 .net "in_b", 0 0, L_0x59d7fb3b86a0;  alias, 1 drivers
v0x59d7fb21a740_0 .net "out", 0 0, L_0x59d7fb3ba300;  alias, 1 drivers
v0x59d7fb21a860_0 .net "temp_out", 0 0, L_0x59d7fb217fc0;  1 drivers
S_0x59d7fb219760 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb219540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb217fc0 .functor NAND 1, L_0x59d7fb3b86a0, L_0x59d7fb3b86a0, C4<1>, C4<1>;
v0x59d7fb2199d0_0 .net "in_a", 0 0, L_0x59d7fb3b86a0;  alias, 1 drivers
v0x59d7fb219b20_0 .net "in_b", 0 0, L_0x59d7fb3b86a0;  alias, 1 drivers
v0x59d7fb219be0_0 .net "out", 0 0, L_0x59d7fb217fc0;  alias, 1 drivers
S_0x59d7fb219d10 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb219540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb21a430_0 .net "in_a", 0 0, L_0x59d7fb217fc0;  alias, 1 drivers
v0x59d7fb21a4d0_0 .net "out", 0 0, L_0x59d7fb3ba300;  alias, 1 drivers
S_0x59d7fb219ee0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb219d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ba300 .functor NAND 1, L_0x59d7fb217fc0, L_0x59d7fb217fc0, C4<1>, C4<1>;
v0x59d7fb21a150_0 .net "in_a", 0 0, L_0x59d7fb217fc0;  alias, 1 drivers
v0x59d7fb21a240_0 .net "in_b", 0 0, L_0x59d7fb217fc0;  alias, 1 drivers
v0x59d7fb21a330_0 .net "out", 0 0, L_0x59d7fb3ba300;  alias, 1 drivers
S_0x59d7fb21a9d0 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb2193b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb21ba00_0 .net "in_a", 0 0, L_0x59d7fb3b97f0;  alias, 1 drivers
v0x59d7fb21baa0_0 .net "in_b", 0 0, L_0x59d7fb3b97f0;  alias, 1 drivers
v0x59d7fb21bb60_0 .net "out", 0 0, L_0x59d7fb3ba590;  alias, 1 drivers
v0x59d7fb21bc80_0 .net "temp_out", 0 0, L_0x59d7fb21d820;  1 drivers
S_0x59d7fb21abb0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb21a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb21d820 .functor NAND 1, L_0x59d7fb3b97f0, L_0x59d7fb3b97f0, C4<1>, C4<1>;
v0x59d7fb21ae20_0 .net "in_a", 0 0, L_0x59d7fb3b97f0;  alias, 1 drivers
v0x59d7fb21af70_0 .net "in_b", 0 0, L_0x59d7fb3b97f0;  alias, 1 drivers
v0x59d7fb21b030_0 .net "out", 0 0, L_0x59d7fb21d820;  alias, 1 drivers
S_0x59d7fb21b130 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb21a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb21b850_0 .net "in_a", 0 0, L_0x59d7fb21d820;  alias, 1 drivers
v0x59d7fb21b8f0_0 .net "out", 0 0, L_0x59d7fb3ba590;  alias, 1 drivers
S_0x59d7fb21b300 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb21b130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ba590 .functor NAND 1, L_0x59d7fb21d820, L_0x59d7fb21d820, C4<1>, C4<1>;
v0x59d7fb21b570_0 .net "in_a", 0 0, L_0x59d7fb21d820;  alias, 1 drivers
v0x59d7fb21b660_0 .net "in_b", 0 0, L_0x59d7fb21d820;  alias, 1 drivers
v0x59d7fb21b750_0 .net "out", 0 0, L_0x59d7fb3ba590;  alias, 1 drivers
S_0x59d7fb21bdf0 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb2193b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb21ce30_0 .net "in_a", 0 0, L_0x59d7fb3ba3b0;  alias, 1 drivers
v0x59d7fb21cf00_0 .net "in_b", 0 0, L_0x59d7fb3ba640;  alias, 1 drivers
v0x59d7fb21cfd0_0 .net "out", 0 0, L_0x59d7fb3ba820;  alias, 1 drivers
v0x59d7fb21d0f0_0 .net "temp_out", 0 0, L_0x59d7fb21e190;  1 drivers
S_0x59d7fb21bfd0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb21bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb21e190 .functor NAND 1, L_0x59d7fb3ba3b0, L_0x59d7fb3ba640, C4<1>, C4<1>;
v0x59d7fb21c220_0 .net "in_a", 0 0, L_0x59d7fb3ba3b0;  alias, 1 drivers
v0x59d7fb21c300_0 .net "in_b", 0 0, L_0x59d7fb3ba640;  alias, 1 drivers
v0x59d7fb21c3c0_0 .net "out", 0 0, L_0x59d7fb21e190;  alias, 1 drivers
S_0x59d7fb21c510 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb21bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb21cc80_0 .net "in_a", 0 0, L_0x59d7fb21e190;  alias, 1 drivers
v0x59d7fb21cd20_0 .net "out", 0 0, L_0x59d7fb3ba820;  alias, 1 drivers
S_0x59d7fb21c730 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb21c510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ba820 .functor NAND 1, L_0x59d7fb21e190, L_0x59d7fb21e190, C4<1>, C4<1>;
v0x59d7fb21c9a0_0 .net "in_a", 0 0, L_0x59d7fb21e190;  alias, 1 drivers
v0x59d7fb21ca90_0 .net "in_b", 0 0, L_0x59d7fb21e190;  alias, 1 drivers
v0x59d7fb21cb80_0 .net "out", 0 0, L_0x59d7fb3ba820;  alias, 1 drivers
S_0x59d7fb21d240 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb2193b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb21d970_0 .net "in_a", 0 0, L_0x59d7fb3ba300;  alias, 1 drivers
v0x59d7fb21da10_0 .net "out", 0 0, L_0x59d7fb3ba3b0;  alias, 1 drivers
S_0x59d7fb21d410 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb21d240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ba3b0 .functor NAND 1, L_0x59d7fb3ba300, L_0x59d7fb3ba300, C4<1>, C4<1>;
v0x59d7fb21d680_0 .net "in_a", 0 0, L_0x59d7fb3ba300;  alias, 1 drivers
v0x59d7fb21d740_0 .net "in_b", 0 0, L_0x59d7fb3ba300;  alias, 1 drivers
v0x59d7fb21d890_0 .net "out", 0 0, L_0x59d7fb3ba3b0;  alias, 1 drivers
S_0x59d7fb21db10 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb2193b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb21e2e0_0 .net "in_a", 0 0, L_0x59d7fb3ba590;  alias, 1 drivers
v0x59d7fb21e380_0 .net "out", 0 0, L_0x59d7fb3ba640;  alias, 1 drivers
S_0x59d7fb21dd80 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb21db10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ba640 .functor NAND 1, L_0x59d7fb3ba590, L_0x59d7fb3ba590, C4<1>, C4<1>;
v0x59d7fb21dff0_0 .net "in_a", 0 0, L_0x59d7fb3ba590;  alias, 1 drivers
v0x59d7fb21e0b0_0 .net "in_b", 0 0, L_0x59d7fb3ba590;  alias, 1 drivers
v0x59d7fb21e200_0 .net "out", 0 0, L_0x59d7fb3ba640;  alias, 1 drivers
S_0x59d7fb21e480 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb2193b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb21ec20_0 .net "in_a", 0 0, L_0x59d7fb3ba820;  alias, 1 drivers
v0x59d7fb21ecc0_0 .net "out", 0 0, L_0x59d7fb3ba8d0;  alias, 1 drivers
S_0x59d7fb21e6a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb21e480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ba8d0 .functor NAND 1, L_0x59d7fb3ba820, L_0x59d7fb3ba820, C4<1>, C4<1>;
v0x59d7fb21e910_0 .net "in_a", 0 0, L_0x59d7fb3ba820;  alias, 1 drivers
v0x59d7fb21e9d0_0 .net "in_b", 0 0, L_0x59d7fb3ba820;  alias, 1 drivers
v0x59d7fb21eb20_0 .net "out", 0 0, L_0x59d7fb3ba8d0;  alias, 1 drivers
S_0x59d7fb21fbf0 .scope module, "fa_gate14" "FullAdder" 2 21, 3 3 0, S_0x59d7fb15f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
v0x59d7fb23dfc0_0 .net "a", 0 0, L_0x59d7fb3bd0a0;  1 drivers
v0x59d7fb23e060_0 .net "b", 0 0, L_0x59d7fb3bd140;  1 drivers
v0x59d7fb23e120_0 .net "c", 0 0, L_0x59d7fb3ba8d0;  alias, 1 drivers
v0x59d7fb23e1c0_0 .net "carry", 0 0, L_0x59d7fb3bcf00;  alias, 1 drivers
v0x59d7fb23e260_0 .net "sum", 0 0, L_0x59d7fb3bc750;  1 drivers
v0x59d7fb23e300_0 .net "tmp_carry_out_1", 0 0, L_0x59d7fb3bacd0;  1 drivers
v0x59d7fb23e3a0_0 .net "tmp_carry_out_2", 0 0, L_0x59d7fb3bbe20;  1 drivers
v0x59d7fb23e440_0 .net "tmp_sum_out", 0 0, L_0x59d7fb3bb820;  1 drivers
S_0x59d7fb21fe20 .scope module, "ha_gate1" "HalfAdder" 3 8, 4 3 0, S_0x59d7fb21fbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb22b970_0 .net "a", 0 0, L_0x59d7fb3bd0a0;  alias, 1 drivers
v0x59d7fb22bb20_0 .net "b", 0 0, L_0x59d7fb3bd140;  alias, 1 drivers
v0x59d7fb22bcf0_0 .net "carry", 0 0, L_0x59d7fb3bacd0;  alias, 1 drivers
v0x59d7fb22bd90_0 .net "sum", 0 0, L_0x59d7fb3bb820;  alias, 1 drivers
S_0x59d7fb220090 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb21fe20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb221150_0 .net "in_a", 0 0, L_0x59d7fb3bd0a0;  alias, 1 drivers
v0x59d7fb221220_0 .net "in_b", 0 0, L_0x59d7fb3bd140;  alias, 1 drivers
v0x59d7fb2212f0_0 .net "out", 0 0, L_0x59d7fb3bacd0;  alias, 1 drivers
v0x59d7fb221410_0 .net "temp_out", 0 0, L_0x59d7fb21eab0;  1 drivers
S_0x59d7fb220300 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb220090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb21eab0 .functor NAND 1, L_0x59d7fb3bd0a0, L_0x59d7fb3bd140, C4<1>, C4<1>;
v0x59d7fb220570_0 .net "in_a", 0 0, L_0x59d7fb3bd0a0;  alias, 1 drivers
v0x59d7fb220650_0 .net "in_b", 0 0, L_0x59d7fb3bd140;  alias, 1 drivers
v0x59d7fb220710_0 .net "out", 0 0, L_0x59d7fb21eab0;  alias, 1 drivers
S_0x59d7fb220830 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb220090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb220fa0_0 .net "in_a", 0 0, L_0x59d7fb21eab0;  alias, 1 drivers
v0x59d7fb221040_0 .net "out", 0 0, L_0x59d7fb3bacd0;  alias, 1 drivers
S_0x59d7fb220a50 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb220830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bacd0 .functor NAND 1, L_0x59d7fb21eab0, L_0x59d7fb21eab0, C4<1>, C4<1>;
v0x59d7fb220cc0_0 .net "in_a", 0 0, L_0x59d7fb21eab0;  alias, 1 drivers
v0x59d7fb220db0_0 .net "in_b", 0 0, L_0x59d7fb21eab0;  alias, 1 drivers
v0x59d7fb220ea0_0 .net "out", 0 0, L_0x59d7fb3bacd0;  alias, 1 drivers
S_0x59d7fb2214d0 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb21fe20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb22b290_0 .net "in_a", 0 0, L_0x59d7fb3bd0a0;  alias, 1 drivers
v0x59d7fb22b330_0 .net "in_b", 0 0, L_0x59d7fb3bd140;  alias, 1 drivers
v0x59d7fb22b3f0_0 .net "out", 0 0, L_0x59d7fb3bb820;  alias, 1 drivers
v0x59d7fb22b490_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3baee0;  1 drivers
v0x59d7fb22b640_0 .net "temp_a_out", 0 0, L_0x59d7fb3bad80;  1 drivers
v0x59d7fb22b6e0_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3bb0f0;  1 drivers
v0x59d7fb22b890_0 .net "temp_b_out", 0 0, L_0x59d7fb3baf90;  1 drivers
S_0x59d7fb2216b0 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb2214d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb222770_0 .net "in_a", 0 0, L_0x59d7fb3bd0a0;  alias, 1 drivers
v0x59d7fb222810_0 .net "in_b", 0 0, L_0x59d7fb3bad80;  alias, 1 drivers
v0x59d7fb222900_0 .net "out", 0 0, L_0x59d7fb3baee0;  alias, 1 drivers
v0x59d7fb222a20_0 .net "temp_out", 0 0, L_0x59d7fb3bae30;  1 drivers
S_0x59d7fb221920 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2216b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bae30 .functor NAND 1, L_0x59d7fb3bd0a0, L_0x59d7fb3bad80, C4<1>, C4<1>;
v0x59d7fb221b90_0 .net "in_a", 0 0, L_0x59d7fb3bd0a0;  alias, 1 drivers
v0x59d7fb221ca0_0 .net "in_b", 0 0, L_0x59d7fb3bad80;  alias, 1 drivers
v0x59d7fb221d60_0 .net "out", 0 0, L_0x59d7fb3bae30;  alias, 1 drivers
S_0x59d7fb221e80 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2216b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2225c0_0 .net "in_a", 0 0, L_0x59d7fb3bae30;  alias, 1 drivers
v0x59d7fb222660_0 .net "out", 0 0, L_0x59d7fb3baee0;  alias, 1 drivers
S_0x59d7fb2220a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb221e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3baee0 .functor NAND 1, L_0x59d7fb3bae30, L_0x59d7fb3bae30, C4<1>, C4<1>;
v0x59d7fb222310_0 .net "in_a", 0 0, L_0x59d7fb3bae30;  alias, 1 drivers
v0x59d7fb2223d0_0 .net "in_b", 0 0, L_0x59d7fb3bae30;  alias, 1 drivers
v0x59d7fb2224c0_0 .net "out", 0 0, L_0x59d7fb3baee0;  alias, 1 drivers
S_0x59d7fb222ae0 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb2214d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb223b10_0 .net "in_a", 0 0, L_0x59d7fb3bd140;  alias, 1 drivers
v0x59d7fb223bb0_0 .net "in_b", 0 0, L_0x59d7fb3baf90;  alias, 1 drivers
v0x59d7fb223ca0_0 .net "out", 0 0, L_0x59d7fb3bb0f0;  alias, 1 drivers
v0x59d7fb223dc0_0 .net "temp_out", 0 0, L_0x59d7fb3bb040;  1 drivers
S_0x59d7fb222cc0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb222ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bb040 .functor NAND 1, L_0x59d7fb3bd140, L_0x59d7fb3baf90, C4<1>, C4<1>;
v0x59d7fb222f30_0 .net "in_a", 0 0, L_0x59d7fb3bd140;  alias, 1 drivers
v0x59d7fb223040_0 .net "in_b", 0 0, L_0x59d7fb3baf90;  alias, 1 drivers
v0x59d7fb223100_0 .net "out", 0 0, L_0x59d7fb3bb040;  alias, 1 drivers
S_0x59d7fb223220 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb222ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb223960_0 .net "in_a", 0 0, L_0x59d7fb3bb040;  alias, 1 drivers
v0x59d7fb223a00_0 .net "out", 0 0, L_0x59d7fb3bb0f0;  alias, 1 drivers
S_0x59d7fb223440 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb223220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bb0f0 .functor NAND 1, L_0x59d7fb3bb040, L_0x59d7fb3bb040, C4<1>, C4<1>;
v0x59d7fb2236b0_0 .net "in_a", 0 0, L_0x59d7fb3bb040;  alias, 1 drivers
v0x59d7fb223770_0 .net "in_b", 0 0, L_0x59d7fb3bb040;  alias, 1 drivers
v0x59d7fb223860_0 .net "out", 0 0, L_0x59d7fb3bb0f0;  alias, 1 drivers
S_0x59d7fb223f10 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb2214d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb224650_0 .net "in_a", 0 0, L_0x59d7fb3bd140;  alias, 1 drivers
v0x59d7fb2246f0_0 .net "out", 0 0, L_0x59d7fb3bad80;  alias, 1 drivers
S_0x59d7fb2240e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb223f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bad80 .functor NAND 1, L_0x59d7fb3bd140, L_0x59d7fb3bd140, C4<1>, C4<1>;
v0x59d7fb224330_0 .net "in_a", 0 0, L_0x59d7fb3bd140;  alias, 1 drivers
v0x59d7fb224480_0 .net "in_b", 0 0, L_0x59d7fb3bd140;  alias, 1 drivers
v0x59d7fb224540_0 .net "out", 0 0, L_0x59d7fb3bad80;  alias, 1 drivers
S_0x59d7fb2247f0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb2214d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb224f70_0 .net "in_a", 0 0, L_0x59d7fb3bd0a0;  alias, 1 drivers
v0x59d7fb225010_0 .net "out", 0 0, L_0x59d7fb3baf90;  alias, 1 drivers
S_0x59d7fb224a10 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2247f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3baf90 .functor NAND 1, L_0x59d7fb3bd0a0, L_0x59d7fb3bd0a0, C4<1>, C4<1>;
v0x59d7fb224c80_0 .net "in_a", 0 0, L_0x59d7fb3bd0a0;  alias, 1 drivers
v0x59d7fb224dd0_0 .net "in_b", 0 0, L_0x59d7fb3bd0a0;  alias, 1 drivers
v0x59d7fb224e90_0 .net "out", 0 0, L_0x59d7fb3baf90;  alias, 1 drivers
S_0x59d7fb225110 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb2214d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb22abe0_0 .net "branch1_out", 0 0, L_0x59d7fb3bb300;  1 drivers
v0x59d7fb22ad10_0 .net "branch2_out", 0 0, L_0x59d7fb3bb590;  1 drivers
v0x59d7fb22ae60_0 .net "in_a", 0 0, L_0x59d7fb3baee0;  alias, 1 drivers
v0x59d7fb22af30_0 .net "in_b", 0 0, L_0x59d7fb3bb0f0;  alias, 1 drivers
v0x59d7fb22afd0_0 .net "out", 0 0, L_0x59d7fb3bb820;  alias, 1 drivers
v0x59d7fb22b070_0 .net "temp1_out", 0 0, L_0x59d7fb3bb250;  1 drivers
v0x59d7fb22b110_0 .net "temp2_out", 0 0, L_0x59d7fb3bb4e0;  1 drivers
v0x59d7fb22b1b0_0 .net "temp3_out", 0 0, L_0x59d7fb3bb770;  1 drivers
S_0x59d7fb225390 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb225110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb226420_0 .net "in_a", 0 0, L_0x59d7fb3baee0;  alias, 1 drivers
v0x59d7fb2264c0_0 .net "in_b", 0 0, L_0x59d7fb3baee0;  alias, 1 drivers
v0x59d7fb226580_0 .net "out", 0 0, L_0x59d7fb3bb250;  alias, 1 drivers
v0x59d7fb2266a0_0 .net "temp_out", 0 0, L_0x59d7fb3bb1a0;  1 drivers
S_0x59d7fb225600 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb225390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bb1a0 .functor NAND 1, L_0x59d7fb3baee0, L_0x59d7fb3baee0, C4<1>, C4<1>;
v0x59d7fb225870_0 .net "in_a", 0 0, L_0x59d7fb3baee0;  alias, 1 drivers
v0x59d7fb225930_0 .net "in_b", 0 0, L_0x59d7fb3baee0;  alias, 1 drivers
v0x59d7fb225a80_0 .net "out", 0 0, L_0x59d7fb3bb1a0;  alias, 1 drivers
S_0x59d7fb225b80 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb225390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb226270_0 .net "in_a", 0 0, L_0x59d7fb3bb1a0;  alias, 1 drivers
v0x59d7fb226310_0 .net "out", 0 0, L_0x59d7fb3bb250;  alias, 1 drivers
S_0x59d7fb225d50 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb225b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bb250 .functor NAND 1, L_0x59d7fb3bb1a0, L_0x59d7fb3bb1a0, C4<1>, C4<1>;
v0x59d7fb225fc0_0 .net "in_a", 0 0, L_0x59d7fb3bb1a0;  alias, 1 drivers
v0x59d7fb226080_0 .net "in_b", 0 0, L_0x59d7fb3bb1a0;  alias, 1 drivers
v0x59d7fb226170_0 .net "out", 0 0, L_0x59d7fb3bb250;  alias, 1 drivers
S_0x59d7fb226810 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb225110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb227840_0 .net "in_a", 0 0, L_0x59d7fb3bb0f0;  alias, 1 drivers
v0x59d7fb2278e0_0 .net "in_b", 0 0, L_0x59d7fb3bb0f0;  alias, 1 drivers
v0x59d7fb2279a0_0 .net "out", 0 0, L_0x59d7fb3bb4e0;  alias, 1 drivers
v0x59d7fb227ac0_0 .net "temp_out", 0 0, L_0x59d7fb229660;  1 drivers
S_0x59d7fb2269f0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb226810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb229660 .functor NAND 1, L_0x59d7fb3bb0f0, L_0x59d7fb3bb0f0, C4<1>, C4<1>;
v0x59d7fb226c60_0 .net "in_a", 0 0, L_0x59d7fb3bb0f0;  alias, 1 drivers
v0x59d7fb226d20_0 .net "in_b", 0 0, L_0x59d7fb3bb0f0;  alias, 1 drivers
v0x59d7fb226e70_0 .net "out", 0 0, L_0x59d7fb229660;  alias, 1 drivers
S_0x59d7fb226f70 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb226810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb227690_0 .net "in_a", 0 0, L_0x59d7fb229660;  alias, 1 drivers
v0x59d7fb227730_0 .net "out", 0 0, L_0x59d7fb3bb4e0;  alias, 1 drivers
S_0x59d7fb227140 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb226f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bb4e0 .functor NAND 1, L_0x59d7fb229660, L_0x59d7fb229660, C4<1>, C4<1>;
v0x59d7fb2273b0_0 .net "in_a", 0 0, L_0x59d7fb229660;  alias, 1 drivers
v0x59d7fb2274a0_0 .net "in_b", 0 0, L_0x59d7fb229660;  alias, 1 drivers
v0x59d7fb227590_0 .net "out", 0 0, L_0x59d7fb3bb4e0;  alias, 1 drivers
S_0x59d7fb227c30 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb225110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb228c70_0 .net "in_a", 0 0, L_0x59d7fb3bb300;  alias, 1 drivers
v0x59d7fb228d40_0 .net "in_b", 0 0, L_0x59d7fb3bb590;  alias, 1 drivers
v0x59d7fb228e10_0 .net "out", 0 0, L_0x59d7fb3bb770;  alias, 1 drivers
v0x59d7fb228f30_0 .net "temp_out", 0 0, L_0x59d7fb229fd0;  1 drivers
S_0x59d7fb227e10 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb227c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb229fd0 .functor NAND 1, L_0x59d7fb3bb300, L_0x59d7fb3bb590, C4<1>, C4<1>;
v0x59d7fb228060_0 .net "in_a", 0 0, L_0x59d7fb3bb300;  alias, 1 drivers
v0x59d7fb228140_0 .net "in_b", 0 0, L_0x59d7fb3bb590;  alias, 1 drivers
v0x59d7fb228200_0 .net "out", 0 0, L_0x59d7fb229fd0;  alias, 1 drivers
S_0x59d7fb228350 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb227c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb228ac0_0 .net "in_a", 0 0, L_0x59d7fb229fd0;  alias, 1 drivers
v0x59d7fb228b60_0 .net "out", 0 0, L_0x59d7fb3bb770;  alias, 1 drivers
S_0x59d7fb228570 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb228350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bb770 .functor NAND 1, L_0x59d7fb229fd0, L_0x59d7fb229fd0, C4<1>, C4<1>;
v0x59d7fb2287e0_0 .net "in_a", 0 0, L_0x59d7fb229fd0;  alias, 1 drivers
v0x59d7fb2288d0_0 .net "in_b", 0 0, L_0x59d7fb229fd0;  alias, 1 drivers
v0x59d7fb2289c0_0 .net "out", 0 0, L_0x59d7fb3bb770;  alias, 1 drivers
S_0x59d7fb229080 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb225110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2297b0_0 .net "in_a", 0 0, L_0x59d7fb3bb250;  alias, 1 drivers
v0x59d7fb229850_0 .net "out", 0 0, L_0x59d7fb3bb300;  alias, 1 drivers
S_0x59d7fb229250 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb229080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bb300 .functor NAND 1, L_0x59d7fb3bb250, L_0x59d7fb3bb250, C4<1>, C4<1>;
v0x59d7fb2294c0_0 .net "in_a", 0 0, L_0x59d7fb3bb250;  alias, 1 drivers
v0x59d7fb229580_0 .net "in_b", 0 0, L_0x59d7fb3bb250;  alias, 1 drivers
v0x59d7fb2296d0_0 .net "out", 0 0, L_0x59d7fb3bb300;  alias, 1 drivers
S_0x59d7fb229950 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb225110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb22a120_0 .net "in_a", 0 0, L_0x59d7fb3bb4e0;  alias, 1 drivers
v0x59d7fb22a1c0_0 .net "out", 0 0, L_0x59d7fb3bb590;  alias, 1 drivers
S_0x59d7fb229bc0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb229950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bb590 .functor NAND 1, L_0x59d7fb3bb4e0, L_0x59d7fb3bb4e0, C4<1>, C4<1>;
v0x59d7fb229e30_0 .net "in_a", 0 0, L_0x59d7fb3bb4e0;  alias, 1 drivers
v0x59d7fb229ef0_0 .net "in_b", 0 0, L_0x59d7fb3bb4e0;  alias, 1 drivers
v0x59d7fb22a040_0 .net "out", 0 0, L_0x59d7fb3bb590;  alias, 1 drivers
S_0x59d7fb22a2c0 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb225110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb22aa60_0 .net "in_a", 0 0, L_0x59d7fb3bb770;  alias, 1 drivers
v0x59d7fb22ab00_0 .net "out", 0 0, L_0x59d7fb3bb820;  alias, 1 drivers
S_0x59d7fb22a4e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb22a2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bb820 .functor NAND 1, L_0x59d7fb3bb770, L_0x59d7fb3bb770, C4<1>, C4<1>;
v0x59d7fb22a750_0 .net "in_a", 0 0, L_0x59d7fb3bb770;  alias, 1 drivers
v0x59d7fb22a810_0 .net "in_b", 0 0, L_0x59d7fb3bb770;  alias, 1 drivers
v0x59d7fb22a960_0 .net "out", 0 0, L_0x59d7fb3bb820;  alias, 1 drivers
S_0x59d7fb22be70 .scope module, "ha_gate2" "HalfAdder" 3 9, 4 3 0, S_0x59d7fb21fbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb237990_0 .net "a", 0 0, L_0x59d7fb3bb820;  alias, 1 drivers
v0x59d7fb237a30_0 .net "b", 0 0, L_0x59d7fb3ba8d0;  alias, 1 drivers
v0x59d7fb237af0_0 .net "carry", 0 0, L_0x59d7fb3bbe20;  alias, 1 drivers
v0x59d7fb237b90_0 .net "sum", 0 0, L_0x59d7fb3bc750;  alias, 1 drivers
S_0x59d7fb22c090 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb22be70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb22d030_0 .net "in_a", 0 0, L_0x59d7fb3bb820;  alias, 1 drivers
v0x59d7fb22d0d0_0 .net "in_b", 0 0, L_0x59d7fb3ba8d0;  alias, 1 drivers
v0x59d7fb22d190_0 .net "out", 0 0, L_0x59d7fb3bbe20;  alias, 1 drivers
v0x59d7fb22d2b0_0 .net "temp_out", 0 0, L_0x59d7fb22a8f0;  1 drivers
S_0x59d7fb22c240 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb22c090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb22a8f0 .functor NAND 1, L_0x59d7fb3bb820, L_0x59d7fb3ba8d0, C4<1>, C4<1>;
v0x59d7fb22c4b0_0 .net "in_a", 0 0, L_0x59d7fb3bb820;  alias, 1 drivers
v0x59d7fb22c570_0 .net "in_b", 0 0, L_0x59d7fb3ba8d0;  alias, 1 drivers
v0x59d7fb22c630_0 .net "out", 0 0, L_0x59d7fb22a8f0;  alias, 1 drivers
S_0x59d7fb22c760 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb22c090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb22ce80_0 .net "in_a", 0 0, L_0x59d7fb22a8f0;  alias, 1 drivers
v0x59d7fb22cf20_0 .net "out", 0 0, L_0x59d7fb3bbe20;  alias, 1 drivers
S_0x59d7fb22c930 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb22c760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bbe20 .functor NAND 1, L_0x59d7fb22a8f0, L_0x59d7fb22a8f0, C4<1>, C4<1>;
v0x59d7fb22cba0_0 .net "in_a", 0 0, L_0x59d7fb22a8f0;  alias, 1 drivers
v0x59d7fb22cc90_0 .net "in_b", 0 0, L_0x59d7fb22a8f0;  alias, 1 drivers
v0x59d7fb22cd80_0 .net "out", 0 0, L_0x59d7fb3bbe20;  alias, 1 drivers
S_0x59d7fb22d420 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb22be70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2372b0_0 .net "in_a", 0 0, L_0x59d7fb3bb820;  alias, 1 drivers
v0x59d7fb237350_0 .net "in_b", 0 0, L_0x59d7fb3ba8d0;  alias, 1 drivers
v0x59d7fb237410_0 .net "out", 0 0, L_0x59d7fb3bc750;  alias, 1 drivers
v0x59d7fb2374b0_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3bc030;  1 drivers
v0x59d7fb237660_0 .net "temp_a_out", 0 0, L_0x59d7fb3bbed0;  1 drivers
v0x59d7fb237700_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3bc240;  1 drivers
v0x59d7fb2378b0_0 .net "temp_b_out", 0 0, L_0x59d7fb3bc0e0;  1 drivers
S_0x59d7fb22d600 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb22d420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb22e6a0_0 .net "in_a", 0 0, L_0x59d7fb3bb820;  alias, 1 drivers
v0x59d7fb22e850_0 .net "in_b", 0 0, L_0x59d7fb3bbed0;  alias, 1 drivers
v0x59d7fb22e940_0 .net "out", 0 0, L_0x59d7fb3bc030;  alias, 1 drivers
v0x59d7fb22ea60_0 .net "temp_out", 0 0, L_0x59d7fb3bbf80;  1 drivers
S_0x59d7fb22d870 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb22d600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bbf80 .functor NAND 1, L_0x59d7fb3bb820, L_0x59d7fb3bbed0, C4<1>, C4<1>;
v0x59d7fb22dae0_0 .net "in_a", 0 0, L_0x59d7fb3bb820;  alias, 1 drivers
v0x59d7fb22dba0_0 .net "in_b", 0 0, L_0x59d7fb3bbed0;  alias, 1 drivers
v0x59d7fb22dc60_0 .net "out", 0 0, L_0x59d7fb3bbf80;  alias, 1 drivers
S_0x59d7fb22dd80 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb22d600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb22e4f0_0 .net "in_a", 0 0, L_0x59d7fb3bbf80;  alias, 1 drivers
v0x59d7fb22e590_0 .net "out", 0 0, L_0x59d7fb3bc030;  alias, 1 drivers
S_0x59d7fb22dfa0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb22dd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bc030 .functor NAND 1, L_0x59d7fb3bbf80, L_0x59d7fb3bbf80, C4<1>, C4<1>;
v0x59d7fb22e210_0 .net "in_a", 0 0, L_0x59d7fb3bbf80;  alias, 1 drivers
v0x59d7fb22e300_0 .net "in_b", 0 0, L_0x59d7fb3bbf80;  alias, 1 drivers
v0x59d7fb22e3f0_0 .net "out", 0 0, L_0x59d7fb3bc030;  alias, 1 drivers
S_0x59d7fb22eb20 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb22d420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb22fb30_0 .net "in_a", 0 0, L_0x59d7fb3ba8d0;  alias, 1 drivers
v0x59d7fb22fbd0_0 .net "in_b", 0 0, L_0x59d7fb3bc0e0;  alias, 1 drivers
v0x59d7fb22fcc0_0 .net "out", 0 0, L_0x59d7fb3bc240;  alias, 1 drivers
v0x59d7fb22fde0_0 .net "temp_out", 0 0, L_0x59d7fb3bc190;  1 drivers
S_0x59d7fb22ed00 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb22eb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bc190 .functor NAND 1, L_0x59d7fb3ba8d0, L_0x59d7fb3bc0e0, C4<1>, C4<1>;
v0x59d7fb22ef70_0 .net "in_a", 0 0, L_0x59d7fb3ba8d0;  alias, 1 drivers
v0x59d7fb22f030_0 .net "in_b", 0 0, L_0x59d7fb3bc0e0;  alias, 1 drivers
v0x59d7fb22f0f0_0 .net "out", 0 0, L_0x59d7fb3bc190;  alias, 1 drivers
S_0x59d7fb22f210 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb22eb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb22f980_0 .net "in_a", 0 0, L_0x59d7fb3bc190;  alias, 1 drivers
v0x59d7fb22fa20_0 .net "out", 0 0, L_0x59d7fb3bc240;  alias, 1 drivers
S_0x59d7fb22f430 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb22f210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bc240 .functor NAND 1, L_0x59d7fb3bc190, L_0x59d7fb3bc190, C4<1>, C4<1>;
v0x59d7fb22f6a0_0 .net "in_a", 0 0, L_0x59d7fb3bc190;  alias, 1 drivers
v0x59d7fb22f790_0 .net "in_b", 0 0, L_0x59d7fb3bc190;  alias, 1 drivers
v0x59d7fb22f880_0 .net "out", 0 0, L_0x59d7fb3bc240;  alias, 1 drivers
S_0x59d7fb22ff30 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb22d420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb230740_0 .net "in_a", 0 0, L_0x59d7fb3ba8d0;  alias, 1 drivers
v0x59d7fb2307e0_0 .net "out", 0 0, L_0x59d7fb3bbed0;  alias, 1 drivers
S_0x59d7fb230100 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb22ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bbed0 .functor NAND 1, L_0x59d7fb3ba8d0, L_0x59d7fb3ba8d0, C4<1>, C4<1>;
v0x59d7fb230350_0 .net "in_a", 0 0, L_0x59d7fb3ba8d0;  alias, 1 drivers
v0x59d7fb230520_0 .net "in_b", 0 0, L_0x59d7fb3ba8d0;  alias, 1 drivers
v0x59d7fb2305e0_0 .net "out", 0 0, L_0x59d7fb3bbed0;  alias, 1 drivers
S_0x59d7fb2308e0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb22d420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb231020_0 .net "in_a", 0 0, L_0x59d7fb3bb820;  alias, 1 drivers
v0x59d7fb2310c0_0 .net "out", 0 0, L_0x59d7fb3bc0e0;  alias, 1 drivers
S_0x59d7fb230b00 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2308e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bc0e0 .functor NAND 1, L_0x59d7fb3bb820, L_0x59d7fb3bb820, C4<1>, C4<1>;
v0x59d7fb230d70_0 .net "in_a", 0 0, L_0x59d7fb3bb820;  alias, 1 drivers
v0x59d7fb230e30_0 .net "in_b", 0 0, L_0x59d7fb3bb820;  alias, 1 drivers
v0x59d7fb230ef0_0 .net "out", 0 0, L_0x59d7fb3bc0e0;  alias, 1 drivers
S_0x59d7fb2311c0 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb22d420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb236c00_0 .net "branch1_out", 0 0, L_0x59d7fb3bc450;  1 drivers
v0x59d7fb236d30_0 .net "branch2_out", 0 0, L_0x59d7fb3bc5d0;  1 drivers
v0x59d7fb236e80_0 .net "in_a", 0 0, L_0x59d7fb3bc030;  alias, 1 drivers
v0x59d7fb236f50_0 .net "in_b", 0 0, L_0x59d7fb3bc240;  alias, 1 drivers
v0x59d7fb236ff0_0 .net "out", 0 0, L_0x59d7fb3bc750;  alias, 1 drivers
v0x59d7fb237090_0 .net "temp1_out", 0 0, L_0x59d7fb3bc3a0;  1 drivers
v0x59d7fb237130_0 .net "temp2_out", 0 0, L_0x59d7fb3bc520;  1 drivers
v0x59d7fb2371d0_0 .net "temp3_out", 0 0, L_0x59d7fb3bc6a0;  1 drivers
S_0x59d7fb231440 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb2311c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb232440_0 .net "in_a", 0 0, L_0x59d7fb3bc030;  alias, 1 drivers
v0x59d7fb2324e0_0 .net "in_b", 0 0, L_0x59d7fb3bc030;  alias, 1 drivers
v0x59d7fb2325a0_0 .net "out", 0 0, L_0x59d7fb3bc3a0;  alias, 1 drivers
v0x59d7fb2326c0_0 .net "temp_out", 0 0, L_0x59d7fb3bc2f0;  1 drivers
S_0x59d7fb2316b0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb231440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bc2f0 .functor NAND 1, L_0x59d7fb3bc030, L_0x59d7fb3bc030, C4<1>, C4<1>;
v0x59d7fb231920_0 .net "in_a", 0 0, L_0x59d7fb3bc030;  alias, 1 drivers
v0x59d7fb2319e0_0 .net "in_b", 0 0, L_0x59d7fb3bc030;  alias, 1 drivers
v0x59d7fb231aa0_0 .net "out", 0 0, L_0x59d7fb3bc2f0;  alias, 1 drivers
S_0x59d7fb231ba0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb231440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb232290_0 .net "in_a", 0 0, L_0x59d7fb3bc2f0;  alias, 1 drivers
v0x59d7fb232330_0 .net "out", 0 0, L_0x59d7fb3bc3a0;  alias, 1 drivers
S_0x59d7fb231d70 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb231ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bc3a0 .functor NAND 1, L_0x59d7fb3bc2f0, L_0x59d7fb3bc2f0, C4<1>, C4<1>;
v0x59d7fb231fe0_0 .net "in_a", 0 0, L_0x59d7fb3bc2f0;  alias, 1 drivers
v0x59d7fb2320a0_0 .net "in_b", 0 0, L_0x59d7fb3bc2f0;  alias, 1 drivers
v0x59d7fb232190_0 .net "out", 0 0, L_0x59d7fb3bc3a0;  alias, 1 drivers
S_0x59d7fb232830 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb2311c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb233860_0 .net "in_a", 0 0, L_0x59d7fb3bc240;  alias, 1 drivers
v0x59d7fb233900_0 .net "in_b", 0 0, L_0x59d7fb3bc240;  alias, 1 drivers
v0x59d7fb2339c0_0 .net "out", 0 0, L_0x59d7fb3bc520;  alias, 1 drivers
v0x59d7fb233ae0_0 .net "temp_out", 0 0, L_0x59d7fb235680;  1 drivers
S_0x59d7fb232a10 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb232830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb235680 .functor NAND 1, L_0x59d7fb3bc240, L_0x59d7fb3bc240, C4<1>, C4<1>;
v0x59d7fb232c80_0 .net "in_a", 0 0, L_0x59d7fb3bc240;  alias, 1 drivers
v0x59d7fb232d40_0 .net "in_b", 0 0, L_0x59d7fb3bc240;  alias, 1 drivers
v0x59d7fb232e90_0 .net "out", 0 0, L_0x59d7fb235680;  alias, 1 drivers
S_0x59d7fb232f90 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb232830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2336b0_0 .net "in_a", 0 0, L_0x59d7fb235680;  alias, 1 drivers
v0x59d7fb233750_0 .net "out", 0 0, L_0x59d7fb3bc520;  alias, 1 drivers
S_0x59d7fb233160 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb232f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bc520 .functor NAND 1, L_0x59d7fb235680, L_0x59d7fb235680, C4<1>, C4<1>;
v0x59d7fb2333d0_0 .net "in_a", 0 0, L_0x59d7fb235680;  alias, 1 drivers
v0x59d7fb2334c0_0 .net "in_b", 0 0, L_0x59d7fb235680;  alias, 1 drivers
v0x59d7fb2335b0_0 .net "out", 0 0, L_0x59d7fb3bc520;  alias, 1 drivers
S_0x59d7fb233c50 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb2311c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb234c90_0 .net "in_a", 0 0, L_0x59d7fb3bc450;  alias, 1 drivers
v0x59d7fb234d60_0 .net "in_b", 0 0, L_0x59d7fb3bc5d0;  alias, 1 drivers
v0x59d7fb234e30_0 .net "out", 0 0, L_0x59d7fb3bc6a0;  alias, 1 drivers
v0x59d7fb234f50_0 .net "temp_out", 0 0, L_0x59d7fb235ff0;  1 drivers
S_0x59d7fb233e30 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb233c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb235ff0 .functor NAND 1, L_0x59d7fb3bc450, L_0x59d7fb3bc5d0, C4<1>, C4<1>;
v0x59d7fb234080_0 .net "in_a", 0 0, L_0x59d7fb3bc450;  alias, 1 drivers
v0x59d7fb234160_0 .net "in_b", 0 0, L_0x59d7fb3bc5d0;  alias, 1 drivers
v0x59d7fb234220_0 .net "out", 0 0, L_0x59d7fb235ff0;  alias, 1 drivers
S_0x59d7fb234370 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb233c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb234ae0_0 .net "in_a", 0 0, L_0x59d7fb235ff0;  alias, 1 drivers
v0x59d7fb234b80_0 .net "out", 0 0, L_0x59d7fb3bc6a0;  alias, 1 drivers
S_0x59d7fb234590 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb234370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bc6a0 .functor NAND 1, L_0x59d7fb235ff0, L_0x59d7fb235ff0, C4<1>, C4<1>;
v0x59d7fb234800_0 .net "in_a", 0 0, L_0x59d7fb235ff0;  alias, 1 drivers
v0x59d7fb2348f0_0 .net "in_b", 0 0, L_0x59d7fb235ff0;  alias, 1 drivers
v0x59d7fb2349e0_0 .net "out", 0 0, L_0x59d7fb3bc6a0;  alias, 1 drivers
S_0x59d7fb2350a0 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb2311c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2357d0_0 .net "in_a", 0 0, L_0x59d7fb3bc3a0;  alias, 1 drivers
v0x59d7fb235870_0 .net "out", 0 0, L_0x59d7fb3bc450;  alias, 1 drivers
S_0x59d7fb235270 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2350a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bc450 .functor NAND 1, L_0x59d7fb3bc3a0, L_0x59d7fb3bc3a0, C4<1>, C4<1>;
v0x59d7fb2354e0_0 .net "in_a", 0 0, L_0x59d7fb3bc3a0;  alias, 1 drivers
v0x59d7fb2355a0_0 .net "in_b", 0 0, L_0x59d7fb3bc3a0;  alias, 1 drivers
v0x59d7fb2356f0_0 .net "out", 0 0, L_0x59d7fb3bc450;  alias, 1 drivers
S_0x59d7fb235970 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb2311c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb236140_0 .net "in_a", 0 0, L_0x59d7fb3bc520;  alias, 1 drivers
v0x59d7fb2361e0_0 .net "out", 0 0, L_0x59d7fb3bc5d0;  alias, 1 drivers
S_0x59d7fb235be0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb235970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bc5d0 .functor NAND 1, L_0x59d7fb3bc520, L_0x59d7fb3bc520, C4<1>, C4<1>;
v0x59d7fb235e50_0 .net "in_a", 0 0, L_0x59d7fb3bc520;  alias, 1 drivers
v0x59d7fb235f10_0 .net "in_b", 0 0, L_0x59d7fb3bc520;  alias, 1 drivers
v0x59d7fb236060_0 .net "out", 0 0, L_0x59d7fb3bc5d0;  alias, 1 drivers
S_0x59d7fb2362e0 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb2311c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb236a80_0 .net "in_a", 0 0, L_0x59d7fb3bc6a0;  alias, 1 drivers
v0x59d7fb236b20_0 .net "out", 0 0, L_0x59d7fb3bc750;  alias, 1 drivers
S_0x59d7fb236500 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2362e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bc750 .functor NAND 1, L_0x59d7fb3bc6a0, L_0x59d7fb3bc6a0, C4<1>, C4<1>;
v0x59d7fb236770_0 .net "in_a", 0 0, L_0x59d7fb3bc6a0;  alias, 1 drivers
v0x59d7fb236830_0 .net "in_b", 0 0, L_0x59d7fb3bc6a0;  alias, 1 drivers
v0x59d7fb236980_0 .net "out", 0 0, L_0x59d7fb3bc750;  alias, 1 drivers
S_0x59d7fb237d00 .scope module, "or_gate" "Or" 3 10, 9 3 0, S_0x59d7fb21fbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb23d6f0_0 .net "branch1_out", 0 0, L_0x59d7fb3bc9e0;  1 drivers
v0x59d7fb23d820_0 .net "branch2_out", 0 0, L_0x59d7fb3bcc70;  1 drivers
v0x59d7fb23d970_0 .net "in_a", 0 0, L_0x59d7fb3bacd0;  alias, 1 drivers
v0x59d7fb23db50_0 .net "in_b", 0 0, L_0x59d7fb3bbe20;  alias, 1 drivers
v0x59d7fb23dd00_0 .net "out", 0 0, L_0x59d7fb3bcf00;  alias, 1 drivers
v0x59d7fb23dda0_0 .net "temp1_out", 0 0, L_0x59d7fb3bc930;  1 drivers
v0x59d7fb23de40_0 .net "temp2_out", 0 0, L_0x59d7fb3bcbc0;  1 drivers
v0x59d7fb23dee0_0 .net "temp3_out", 0 0, L_0x59d7fb3bce50;  1 drivers
S_0x59d7fb237e90 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb237d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb238f30_0 .net "in_a", 0 0, L_0x59d7fb3bacd0;  alias, 1 drivers
v0x59d7fb238fd0_0 .net "in_b", 0 0, L_0x59d7fb3bacd0;  alias, 1 drivers
v0x59d7fb239090_0 .net "out", 0 0, L_0x59d7fb3bc930;  alias, 1 drivers
v0x59d7fb2391b0_0 .net "temp_out", 0 0, L_0x59d7fb236910;  1 drivers
S_0x59d7fb2380b0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb237e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb236910 .functor NAND 1, L_0x59d7fb3bacd0, L_0x59d7fb3bacd0, C4<1>, C4<1>;
v0x59d7fb238320_0 .net "in_a", 0 0, L_0x59d7fb3bacd0;  alias, 1 drivers
v0x59d7fb238470_0 .net "in_b", 0 0, L_0x59d7fb3bacd0;  alias, 1 drivers
v0x59d7fb238530_0 .net "out", 0 0, L_0x59d7fb236910;  alias, 1 drivers
S_0x59d7fb238660 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb237e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb238d80_0 .net "in_a", 0 0, L_0x59d7fb236910;  alias, 1 drivers
v0x59d7fb238e20_0 .net "out", 0 0, L_0x59d7fb3bc930;  alias, 1 drivers
S_0x59d7fb238830 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb238660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bc930 .functor NAND 1, L_0x59d7fb236910, L_0x59d7fb236910, C4<1>, C4<1>;
v0x59d7fb238aa0_0 .net "in_a", 0 0, L_0x59d7fb236910;  alias, 1 drivers
v0x59d7fb238b90_0 .net "in_b", 0 0, L_0x59d7fb236910;  alias, 1 drivers
v0x59d7fb238c80_0 .net "out", 0 0, L_0x59d7fb3bc930;  alias, 1 drivers
S_0x59d7fb239320 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb237d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb23a350_0 .net "in_a", 0 0, L_0x59d7fb3bbe20;  alias, 1 drivers
v0x59d7fb23a3f0_0 .net "in_b", 0 0, L_0x59d7fb3bbe20;  alias, 1 drivers
v0x59d7fb23a4b0_0 .net "out", 0 0, L_0x59d7fb3bcbc0;  alias, 1 drivers
v0x59d7fb23a5d0_0 .net "temp_out", 0 0, L_0x59d7fb23c170;  1 drivers
S_0x59d7fb239500 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb239320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb23c170 .functor NAND 1, L_0x59d7fb3bbe20, L_0x59d7fb3bbe20, C4<1>, C4<1>;
v0x59d7fb239770_0 .net "in_a", 0 0, L_0x59d7fb3bbe20;  alias, 1 drivers
v0x59d7fb2398c0_0 .net "in_b", 0 0, L_0x59d7fb3bbe20;  alias, 1 drivers
v0x59d7fb239980_0 .net "out", 0 0, L_0x59d7fb23c170;  alias, 1 drivers
S_0x59d7fb239a80 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb239320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb23a1a0_0 .net "in_a", 0 0, L_0x59d7fb23c170;  alias, 1 drivers
v0x59d7fb23a240_0 .net "out", 0 0, L_0x59d7fb3bcbc0;  alias, 1 drivers
S_0x59d7fb239c50 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb239a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bcbc0 .functor NAND 1, L_0x59d7fb23c170, L_0x59d7fb23c170, C4<1>, C4<1>;
v0x59d7fb239ec0_0 .net "in_a", 0 0, L_0x59d7fb23c170;  alias, 1 drivers
v0x59d7fb239fb0_0 .net "in_b", 0 0, L_0x59d7fb23c170;  alias, 1 drivers
v0x59d7fb23a0a0_0 .net "out", 0 0, L_0x59d7fb3bcbc0;  alias, 1 drivers
S_0x59d7fb23a740 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb237d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb23b780_0 .net "in_a", 0 0, L_0x59d7fb3bc9e0;  alias, 1 drivers
v0x59d7fb23b850_0 .net "in_b", 0 0, L_0x59d7fb3bcc70;  alias, 1 drivers
v0x59d7fb23b920_0 .net "out", 0 0, L_0x59d7fb3bce50;  alias, 1 drivers
v0x59d7fb23ba40_0 .net "temp_out", 0 0, L_0x59d7fb23cae0;  1 drivers
S_0x59d7fb23a920 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb23a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb23cae0 .functor NAND 1, L_0x59d7fb3bc9e0, L_0x59d7fb3bcc70, C4<1>, C4<1>;
v0x59d7fb23ab70_0 .net "in_a", 0 0, L_0x59d7fb3bc9e0;  alias, 1 drivers
v0x59d7fb23ac50_0 .net "in_b", 0 0, L_0x59d7fb3bcc70;  alias, 1 drivers
v0x59d7fb23ad10_0 .net "out", 0 0, L_0x59d7fb23cae0;  alias, 1 drivers
S_0x59d7fb23ae60 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb23a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb23b5d0_0 .net "in_a", 0 0, L_0x59d7fb23cae0;  alias, 1 drivers
v0x59d7fb23b670_0 .net "out", 0 0, L_0x59d7fb3bce50;  alias, 1 drivers
S_0x59d7fb23b080 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb23ae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bce50 .functor NAND 1, L_0x59d7fb23cae0, L_0x59d7fb23cae0, C4<1>, C4<1>;
v0x59d7fb23b2f0_0 .net "in_a", 0 0, L_0x59d7fb23cae0;  alias, 1 drivers
v0x59d7fb23b3e0_0 .net "in_b", 0 0, L_0x59d7fb23cae0;  alias, 1 drivers
v0x59d7fb23b4d0_0 .net "out", 0 0, L_0x59d7fb3bce50;  alias, 1 drivers
S_0x59d7fb23bb90 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb237d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb23c2c0_0 .net "in_a", 0 0, L_0x59d7fb3bc930;  alias, 1 drivers
v0x59d7fb23c360_0 .net "out", 0 0, L_0x59d7fb3bc9e0;  alias, 1 drivers
S_0x59d7fb23bd60 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb23bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bc9e0 .functor NAND 1, L_0x59d7fb3bc930, L_0x59d7fb3bc930, C4<1>, C4<1>;
v0x59d7fb23bfd0_0 .net "in_a", 0 0, L_0x59d7fb3bc930;  alias, 1 drivers
v0x59d7fb23c090_0 .net "in_b", 0 0, L_0x59d7fb3bc930;  alias, 1 drivers
v0x59d7fb23c1e0_0 .net "out", 0 0, L_0x59d7fb3bc9e0;  alias, 1 drivers
S_0x59d7fb23c460 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb237d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb23cc30_0 .net "in_a", 0 0, L_0x59d7fb3bcbc0;  alias, 1 drivers
v0x59d7fb23ccd0_0 .net "out", 0 0, L_0x59d7fb3bcc70;  alias, 1 drivers
S_0x59d7fb23c6d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb23c460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bcc70 .functor NAND 1, L_0x59d7fb3bcbc0, L_0x59d7fb3bcbc0, C4<1>, C4<1>;
v0x59d7fb23c940_0 .net "in_a", 0 0, L_0x59d7fb3bcbc0;  alias, 1 drivers
v0x59d7fb23ca00_0 .net "in_b", 0 0, L_0x59d7fb3bcbc0;  alias, 1 drivers
v0x59d7fb23cb50_0 .net "out", 0 0, L_0x59d7fb3bcc70;  alias, 1 drivers
S_0x59d7fb23cdd0 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb237d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb23d570_0 .net "in_a", 0 0, L_0x59d7fb3bce50;  alias, 1 drivers
v0x59d7fb23d610_0 .net "out", 0 0, L_0x59d7fb3bcf00;  alias, 1 drivers
S_0x59d7fb23cff0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb23cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bcf00 .functor NAND 1, L_0x59d7fb3bce50, L_0x59d7fb3bce50, C4<1>, C4<1>;
v0x59d7fb23d260_0 .net "in_a", 0 0, L_0x59d7fb3bce50;  alias, 1 drivers
v0x59d7fb23d320_0 .net "in_b", 0 0, L_0x59d7fb3bce50;  alias, 1 drivers
v0x59d7fb23d470_0 .net "out", 0 0, L_0x59d7fb3bcf00;  alias, 1 drivers
S_0x59d7fb23e540 .scope module, "fa_gate15" "FullAdder" 2 22, 3 3 0, S_0x59d7fb15f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
v0x59d7fb25c8f0_0 .net "a", 0 0, L_0x59d7fb3bf6e0;  1 drivers
v0x59d7fb25c990_0 .net "b", 0 0, L_0x59d7fb3bf780;  1 drivers
v0x59d7fb25ca50_0 .net "c", 0 0, L_0x59d7fb3bcf00;  alias, 1 drivers
v0x59d7fb25caf0_0 .net "carry", 0 0, L_0x59d7fb3bf540;  alias, 1 drivers
v0x59d7fb25cb90_0 .net "sum", 0 0, L_0x59d7fb3bed90;  1 drivers
v0x59d7fb25cc30_0 .net "tmp_carry_out_1", 0 0, L_0x59d7fb3bd310;  1 drivers
v0x59d7fb25ccd0_0 .net "tmp_carry_out_2", 0 0, L_0x59d7fb3be460;  1 drivers
v0x59d7fb25cd70_0 .net "tmp_sum_out", 0 0, L_0x59d7fb3bde60;  1 drivers
S_0x59d7fb23e720 .scope module, "ha_gate1" "HalfAdder" 3 8, 4 3 0, S_0x59d7fb23e540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb24a2a0_0 .net "a", 0 0, L_0x59d7fb3bf6e0;  alias, 1 drivers
v0x59d7fb24a450_0 .net "b", 0 0, L_0x59d7fb3bf780;  alias, 1 drivers
v0x59d7fb24a620_0 .net "carry", 0 0, L_0x59d7fb3bd310;  alias, 1 drivers
v0x59d7fb24a6c0_0 .net "sum", 0 0, L_0x59d7fb3bde60;  alias, 1 drivers
S_0x59d7fb23e990 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb23e720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb23fa80_0 .net "in_a", 0 0, L_0x59d7fb3bf6e0;  alias, 1 drivers
v0x59d7fb23fb50_0 .net "in_b", 0 0, L_0x59d7fb3bf780;  alias, 1 drivers
v0x59d7fb23fc20_0 .net "out", 0 0, L_0x59d7fb3bd310;  alias, 1 drivers
v0x59d7fb23fd40_0 .net "temp_out", 0 0, L_0x59d7fb23d400;  1 drivers
S_0x59d7fb23ec00 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb23e990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb23d400 .functor NAND 1, L_0x59d7fb3bf6e0, L_0x59d7fb3bf780, C4<1>, C4<1>;
v0x59d7fb23ee70_0 .net "in_a", 0 0, L_0x59d7fb3bf6e0;  alias, 1 drivers
v0x59d7fb23ef50_0 .net "in_b", 0 0, L_0x59d7fb3bf780;  alias, 1 drivers
v0x59d7fb23f010_0 .net "out", 0 0, L_0x59d7fb23d400;  alias, 1 drivers
S_0x59d7fb23f160 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb23e990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb23f8d0_0 .net "in_a", 0 0, L_0x59d7fb23d400;  alias, 1 drivers
v0x59d7fb23f970_0 .net "out", 0 0, L_0x59d7fb3bd310;  alias, 1 drivers
S_0x59d7fb23f380 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb23f160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bd310 .functor NAND 1, L_0x59d7fb23d400, L_0x59d7fb23d400, C4<1>, C4<1>;
v0x59d7fb23f5f0_0 .net "in_a", 0 0, L_0x59d7fb23d400;  alias, 1 drivers
v0x59d7fb23f6e0_0 .net "in_b", 0 0, L_0x59d7fb23d400;  alias, 1 drivers
v0x59d7fb23f7d0_0 .net "out", 0 0, L_0x59d7fb3bd310;  alias, 1 drivers
S_0x59d7fb23fe00 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb23e720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb249bc0_0 .net "in_a", 0 0, L_0x59d7fb3bf6e0;  alias, 1 drivers
v0x59d7fb249c60_0 .net "in_b", 0 0, L_0x59d7fb3bf780;  alias, 1 drivers
v0x59d7fb249d20_0 .net "out", 0 0, L_0x59d7fb3bde60;  alias, 1 drivers
v0x59d7fb249dc0_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3bd520;  1 drivers
v0x59d7fb249f70_0 .net "temp_a_out", 0 0, L_0x59d7fb3bd3c0;  1 drivers
v0x59d7fb24a010_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3bd730;  1 drivers
v0x59d7fb24a1c0_0 .net "temp_b_out", 0 0, L_0x59d7fb3bd5d0;  1 drivers
S_0x59d7fb23ffe0 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb23fe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2410a0_0 .net "in_a", 0 0, L_0x59d7fb3bf6e0;  alias, 1 drivers
v0x59d7fb241140_0 .net "in_b", 0 0, L_0x59d7fb3bd3c0;  alias, 1 drivers
v0x59d7fb241230_0 .net "out", 0 0, L_0x59d7fb3bd520;  alias, 1 drivers
v0x59d7fb241350_0 .net "temp_out", 0 0, L_0x59d7fb3bd470;  1 drivers
S_0x59d7fb240250 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb23ffe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bd470 .functor NAND 1, L_0x59d7fb3bf6e0, L_0x59d7fb3bd3c0, C4<1>, C4<1>;
v0x59d7fb2404c0_0 .net "in_a", 0 0, L_0x59d7fb3bf6e0;  alias, 1 drivers
v0x59d7fb2405d0_0 .net "in_b", 0 0, L_0x59d7fb3bd3c0;  alias, 1 drivers
v0x59d7fb240690_0 .net "out", 0 0, L_0x59d7fb3bd470;  alias, 1 drivers
S_0x59d7fb2407b0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb23ffe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb240ef0_0 .net "in_a", 0 0, L_0x59d7fb3bd470;  alias, 1 drivers
v0x59d7fb240f90_0 .net "out", 0 0, L_0x59d7fb3bd520;  alias, 1 drivers
S_0x59d7fb2409d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2407b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bd520 .functor NAND 1, L_0x59d7fb3bd470, L_0x59d7fb3bd470, C4<1>, C4<1>;
v0x59d7fb240c40_0 .net "in_a", 0 0, L_0x59d7fb3bd470;  alias, 1 drivers
v0x59d7fb240d00_0 .net "in_b", 0 0, L_0x59d7fb3bd470;  alias, 1 drivers
v0x59d7fb240df0_0 .net "out", 0 0, L_0x59d7fb3bd520;  alias, 1 drivers
S_0x59d7fb241410 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb23fe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb242440_0 .net "in_a", 0 0, L_0x59d7fb3bf780;  alias, 1 drivers
v0x59d7fb2424e0_0 .net "in_b", 0 0, L_0x59d7fb3bd5d0;  alias, 1 drivers
v0x59d7fb2425d0_0 .net "out", 0 0, L_0x59d7fb3bd730;  alias, 1 drivers
v0x59d7fb2426f0_0 .net "temp_out", 0 0, L_0x59d7fb3bd680;  1 drivers
S_0x59d7fb2415f0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb241410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bd680 .functor NAND 1, L_0x59d7fb3bf780, L_0x59d7fb3bd5d0, C4<1>, C4<1>;
v0x59d7fb241860_0 .net "in_a", 0 0, L_0x59d7fb3bf780;  alias, 1 drivers
v0x59d7fb241970_0 .net "in_b", 0 0, L_0x59d7fb3bd5d0;  alias, 1 drivers
v0x59d7fb241a30_0 .net "out", 0 0, L_0x59d7fb3bd680;  alias, 1 drivers
S_0x59d7fb241b50 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb241410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb242290_0 .net "in_a", 0 0, L_0x59d7fb3bd680;  alias, 1 drivers
v0x59d7fb242330_0 .net "out", 0 0, L_0x59d7fb3bd730;  alias, 1 drivers
S_0x59d7fb241d70 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb241b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bd730 .functor NAND 1, L_0x59d7fb3bd680, L_0x59d7fb3bd680, C4<1>, C4<1>;
v0x59d7fb241fe0_0 .net "in_a", 0 0, L_0x59d7fb3bd680;  alias, 1 drivers
v0x59d7fb2420a0_0 .net "in_b", 0 0, L_0x59d7fb3bd680;  alias, 1 drivers
v0x59d7fb242190_0 .net "out", 0 0, L_0x59d7fb3bd730;  alias, 1 drivers
S_0x59d7fb242840 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb23fe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb242f80_0 .net "in_a", 0 0, L_0x59d7fb3bf780;  alias, 1 drivers
v0x59d7fb243020_0 .net "out", 0 0, L_0x59d7fb3bd3c0;  alias, 1 drivers
S_0x59d7fb242a10 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb242840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bd3c0 .functor NAND 1, L_0x59d7fb3bf780, L_0x59d7fb3bf780, C4<1>, C4<1>;
v0x59d7fb242c60_0 .net "in_a", 0 0, L_0x59d7fb3bf780;  alias, 1 drivers
v0x59d7fb242db0_0 .net "in_b", 0 0, L_0x59d7fb3bf780;  alias, 1 drivers
v0x59d7fb242e70_0 .net "out", 0 0, L_0x59d7fb3bd3c0;  alias, 1 drivers
S_0x59d7fb243120 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb23fe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2438a0_0 .net "in_a", 0 0, L_0x59d7fb3bf6e0;  alias, 1 drivers
v0x59d7fb243940_0 .net "out", 0 0, L_0x59d7fb3bd5d0;  alias, 1 drivers
S_0x59d7fb243340 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb243120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bd5d0 .functor NAND 1, L_0x59d7fb3bf6e0, L_0x59d7fb3bf6e0, C4<1>, C4<1>;
v0x59d7fb2435b0_0 .net "in_a", 0 0, L_0x59d7fb3bf6e0;  alias, 1 drivers
v0x59d7fb243700_0 .net "in_b", 0 0, L_0x59d7fb3bf6e0;  alias, 1 drivers
v0x59d7fb2437c0_0 .net "out", 0 0, L_0x59d7fb3bd5d0;  alias, 1 drivers
S_0x59d7fb243a40 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb23fe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb249510_0 .net "branch1_out", 0 0, L_0x59d7fb3bd940;  1 drivers
v0x59d7fb249640_0 .net "branch2_out", 0 0, L_0x59d7fb3bdbd0;  1 drivers
v0x59d7fb249790_0 .net "in_a", 0 0, L_0x59d7fb3bd520;  alias, 1 drivers
v0x59d7fb249860_0 .net "in_b", 0 0, L_0x59d7fb3bd730;  alias, 1 drivers
v0x59d7fb249900_0 .net "out", 0 0, L_0x59d7fb3bde60;  alias, 1 drivers
v0x59d7fb2499a0_0 .net "temp1_out", 0 0, L_0x59d7fb3bd890;  1 drivers
v0x59d7fb249a40_0 .net "temp2_out", 0 0, L_0x59d7fb3bdb20;  1 drivers
v0x59d7fb249ae0_0 .net "temp3_out", 0 0, L_0x59d7fb3bddb0;  1 drivers
S_0x59d7fb243cc0 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb243a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb244d50_0 .net "in_a", 0 0, L_0x59d7fb3bd520;  alias, 1 drivers
v0x59d7fb244df0_0 .net "in_b", 0 0, L_0x59d7fb3bd520;  alias, 1 drivers
v0x59d7fb244eb0_0 .net "out", 0 0, L_0x59d7fb3bd890;  alias, 1 drivers
v0x59d7fb244fd0_0 .net "temp_out", 0 0, L_0x59d7fb3bd7e0;  1 drivers
S_0x59d7fb243f30 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb243cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bd7e0 .functor NAND 1, L_0x59d7fb3bd520, L_0x59d7fb3bd520, C4<1>, C4<1>;
v0x59d7fb2441a0_0 .net "in_a", 0 0, L_0x59d7fb3bd520;  alias, 1 drivers
v0x59d7fb244260_0 .net "in_b", 0 0, L_0x59d7fb3bd520;  alias, 1 drivers
v0x59d7fb2443b0_0 .net "out", 0 0, L_0x59d7fb3bd7e0;  alias, 1 drivers
S_0x59d7fb2444b0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb243cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb244ba0_0 .net "in_a", 0 0, L_0x59d7fb3bd7e0;  alias, 1 drivers
v0x59d7fb244c40_0 .net "out", 0 0, L_0x59d7fb3bd890;  alias, 1 drivers
S_0x59d7fb244680 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2444b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bd890 .functor NAND 1, L_0x59d7fb3bd7e0, L_0x59d7fb3bd7e0, C4<1>, C4<1>;
v0x59d7fb2448f0_0 .net "in_a", 0 0, L_0x59d7fb3bd7e0;  alias, 1 drivers
v0x59d7fb2449b0_0 .net "in_b", 0 0, L_0x59d7fb3bd7e0;  alias, 1 drivers
v0x59d7fb244aa0_0 .net "out", 0 0, L_0x59d7fb3bd890;  alias, 1 drivers
S_0x59d7fb245140 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb243a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb246170_0 .net "in_a", 0 0, L_0x59d7fb3bd730;  alias, 1 drivers
v0x59d7fb246210_0 .net "in_b", 0 0, L_0x59d7fb3bd730;  alias, 1 drivers
v0x59d7fb2462d0_0 .net "out", 0 0, L_0x59d7fb3bdb20;  alias, 1 drivers
v0x59d7fb2463f0_0 .net "temp_out", 0 0, L_0x59d7fb247f90;  1 drivers
S_0x59d7fb245320 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb245140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb247f90 .functor NAND 1, L_0x59d7fb3bd730, L_0x59d7fb3bd730, C4<1>, C4<1>;
v0x59d7fb245590_0 .net "in_a", 0 0, L_0x59d7fb3bd730;  alias, 1 drivers
v0x59d7fb245650_0 .net "in_b", 0 0, L_0x59d7fb3bd730;  alias, 1 drivers
v0x59d7fb2457a0_0 .net "out", 0 0, L_0x59d7fb247f90;  alias, 1 drivers
S_0x59d7fb2458a0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb245140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb245fc0_0 .net "in_a", 0 0, L_0x59d7fb247f90;  alias, 1 drivers
v0x59d7fb246060_0 .net "out", 0 0, L_0x59d7fb3bdb20;  alias, 1 drivers
S_0x59d7fb245a70 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2458a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bdb20 .functor NAND 1, L_0x59d7fb247f90, L_0x59d7fb247f90, C4<1>, C4<1>;
v0x59d7fb245ce0_0 .net "in_a", 0 0, L_0x59d7fb247f90;  alias, 1 drivers
v0x59d7fb245dd0_0 .net "in_b", 0 0, L_0x59d7fb247f90;  alias, 1 drivers
v0x59d7fb245ec0_0 .net "out", 0 0, L_0x59d7fb3bdb20;  alias, 1 drivers
S_0x59d7fb246560 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb243a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2475a0_0 .net "in_a", 0 0, L_0x59d7fb3bd940;  alias, 1 drivers
v0x59d7fb247670_0 .net "in_b", 0 0, L_0x59d7fb3bdbd0;  alias, 1 drivers
v0x59d7fb247740_0 .net "out", 0 0, L_0x59d7fb3bddb0;  alias, 1 drivers
v0x59d7fb247860_0 .net "temp_out", 0 0, L_0x59d7fb248900;  1 drivers
S_0x59d7fb246740 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb246560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb248900 .functor NAND 1, L_0x59d7fb3bd940, L_0x59d7fb3bdbd0, C4<1>, C4<1>;
v0x59d7fb246990_0 .net "in_a", 0 0, L_0x59d7fb3bd940;  alias, 1 drivers
v0x59d7fb246a70_0 .net "in_b", 0 0, L_0x59d7fb3bdbd0;  alias, 1 drivers
v0x59d7fb246b30_0 .net "out", 0 0, L_0x59d7fb248900;  alias, 1 drivers
S_0x59d7fb246c80 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb246560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2473f0_0 .net "in_a", 0 0, L_0x59d7fb248900;  alias, 1 drivers
v0x59d7fb247490_0 .net "out", 0 0, L_0x59d7fb3bddb0;  alias, 1 drivers
S_0x59d7fb246ea0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb246c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bddb0 .functor NAND 1, L_0x59d7fb248900, L_0x59d7fb248900, C4<1>, C4<1>;
v0x59d7fb247110_0 .net "in_a", 0 0, L_0x59d7fb248900;  alias, 1 drivers
v0x59d7fb247200_0 .net "in_b", 0 0, L_0x59d7fb248900;  alias, 1 drivers
v0x59d7fb2472f0_0 .net "out", 0 0, L_0x59d7fb3bddb0;  alias, 1 drivers
S_0x59d7fb2479b0 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb243a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2480e0_0 .net "in_a", 0 0, L_0x59d7fb3bd890;  alias, 1 drivers
v0x59d7fb248180_0 .net "out", 0 0, L_0x59d7fb3bd940;  alias, 1 drivers
S_0x59d7fb247b80 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2479b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bd940 .functor NAND 1, L_0x59d7fb3bd890, L_0x59d7fb3bd890, C4<1>, C4<1>;
v0x59d7fb247df0_0 .net "in_a", 0 0, L_0x59d7fb3bd890;  alias, 1 drivers
v0x59d7fb247eb0_0 .net "in_b", 0 0, L_0x59d7fb3bd890;  alias, 1 drivers
v0x59d7fb248000_0 .net "out", 0 0, L_0x59d7fb3bd940;  alias, 1 drivers
S_0x59d7fb248280 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb243a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb248a50_0 .net "in_a", 0 0, L_0x59d7fb3bdb20;  alias, 1 drivers
v0x59d7fb248af0_0 .net "out", 0 0, L_0x59d7fb3bdbd0;  alias, 1 drivers
S_0x59d7fb2484f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb248280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bdbd0 .functor NAND 1, L_0x59d7fb3bdb20, L_0x59d7fb3bdb20, C4<1>, C4<1>;
v0x59d7fb248760_0 .net "in_a", 0 0, L_0x59d7fb3bdb20;  alias, 1 drivers
v0x59d7fb248820_0 .net "in_b", 0 0, L_0x59d7fb3bdb20;  alias, 1 drivers
v0x59d7fb248970_0 .net "out", 0 0, L_0x59d7fb3bdbd0;  alias, 1 drivers
S_0x59d7fb248bf0 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb243a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb249390_0 .net "in_a", 0 0, L_0x59d7fb3bddb0;  alias, 1 drivers
v0x59d7fb249430_0 .net "out", 0 0, L_0x59d7fb3bde60;  alias, 1 drivers
S_0x59d7fb248e10 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb248bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bde60 .functor NAND 1, L_0x59d7fb3bddb0, L_0x59d7fb3bddb0, C4<1>, C4<1>;
v0x59d7fb249080_0 .net "in_a", 0 0, L_0x59d7fb3bddb0;  alias, 1 drivers
v0x59d7fb249140_0 .net "in_b", 0 0, L_0x59d7fb3bddb0;  alias, 1 drivers
v0x59d7fb249290_0 .net "out", 0 0, L_0x59d7fb3bde60;  alias, 1 drivers
S_0x59d7fb24a7a0 .scope module, "ha_gate2" "HalfAdder" 3 9, 4 3 0, S_0x59d7fb23e540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb2562c0_0 .net "a", 0 0, L_0x59d7fb3bde60;  alias, 1 drivers
v0x59d7fb256360_0 .net "b", 0 0, L_0x59d7fb3bcf00;  alias, 1 drivers
v0x59d7fb256420_0 .net "carry", 0 0, L_0x59d7fb3be460;  alias, 1 drivers
v0x59d7fb2564c0_0 .net "sum", 0 0, L_0x59d7fb3bed90;  alias, 1 drivers
S_0x59d7fb24a9c0 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb24a7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb24b960_0 .net "in_a", 0 0, L_0x59d7fb3bde60;  alias, 1 drivers
v0x59d7fb24ba00_0 .net "in_b", 0 0, L_0x59d7fb3bcf00;  alias, 1 drivers
v0x59d7fb24bac0_0 .net "out", 0 0, L_0x59d7fb3be460;  alias, 1 drivers
v0x59d7fb24bbe0_0 .net "temp_out", 0 0, L_0x59d7fb249220;  1 drivers
S_0x59d7fb24ab70 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb24a9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb249220 .functor NAND 1, L_0x59d7fb3bde60, L_0x59d7fb3bcf00, C4<1>, C4<1>;
v0x59d7fb24ade0_0 .net "in_a", 0 0, L_0x59d7fb3bde60;  alias, 1 drivers
v0x59d7fb24aea0_0 .net "in_b", 0 0, L_0x59d7fb3bcf00;  alias, 1 drivers
v0x59d7fb24af60_0 .net "out", 0 0, L_0x59d7fb249220;  alias, 1 drivers
S_0x59d7fb24b090 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb24a9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb24b7b0_0 .net "in_a", 0 0, L_0x59d7fb249220;  alias, 1 drivers
v0x59d7fb24b850_0 .net "out", 0 0, L_0x59d7fb3be460;  alias, 1 drivers
S_0x59d7fb24b260 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb24b090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3be460 .functor NAND 1, L_0x59d7fb249220, L_0x59d7fb249220, C4<1>, C4<1>;
v0x59d7fb24b4d0_0 .net "in_a", 0 0, L_0x59d7fb249220;  alias, 1 drivers
v0x59d7fb24b5c0_0 .net "in_b", 0 0, L_0x59d7fb249220;  alias, 1 drivers
v0x59d7fb24b6b0_0 .net "out", 0 0, L_0x59d7fb3be460;  alias, 1 drivers
S_0x59d7fb24bd50 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb24a7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb255be0_0 .net "in_a", 0 0, L_0x59d7fb3bde60;  alias, 1 drivers
v0x59d7fb255c80_0 .net "in_b", 0 0, L_0x59d7fb3bcf00;  alias, 1 drivers
v0x59d7fb255d40_0 .net "out", 0 0, L_0x59d7fb3bed90;  alias, 1 drivers
v0x59d7fb255de0_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3be670;  1 drivers
v0x59d7fb255f90_0 .net "temp_a_out", 0 0, L_0x59d7fb3be510;  1 drivers
v0x59d7fb256030_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3be880;  1 drivers
v0x59d7fb2561e0_0 .net "temp_b_out", 0 0, L_0x59d7fb3be720;  1 drivers
S_0x59d7fb24bf30 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb24bd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb24cfd0_0 .net "in_a", 0 0, L_0x59d7fb3bde60;  alias, 1 drivers
v0x59d7fb24d180_0 .net "in_b", 0 0, L_0x59d7fb3be510;  alias, 1 drivers
v0x59d7fb24d270_0 .net "out", 0 0, L_0x59d7fb3be670;  alias, 1 drivers
v0x59d7fb24d390_0 .net "temp_out", 0 0, L_0x59d7fb3be5c0;  1 drivers
S_0x59d7fb24c1a0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb24bf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3be5c0 .functor NAND 1, L_0x59d7fb3bde60, L_0x59d7fb3be510, C4<1>, C4<1>;
v0x59d7fb24c410_0 .net "in_a", 0 0, L_0x59d7fb3bde60;  alias, 1 drivers
v0x59d7fb24c4d0_0 .net "in_b", 0 0, L_0x59d7fb3be510;  alias, 1 drivers
v0x59d7fb24c590_0 .net "out", 0 0, L_0x59d7fb3be5c0;  alias, 1 drivers
S_0x59d7fb24c6b0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb24bf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb24ce20_0 .net "in_a", 0 0, L_0x59d7fb3be5c0;  alias, 1 drivers
v0x59d7fb24cec0_0 .net "out", 0 0, L_0x59d7fb3be670;  alias, 1 drivers
S_0x59d7fb24c8d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb24c6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3be670 .functor NAND 1, L_0x59d7fb3be5c0, L_0x59d7fb3be5c0, C4<1>, C4<1>;
v0x59d7fb24cb40_0 .net "in_a", 0 0, L_0x59d7fb3be5c0;  alias, 1 drivers
v0x59d7fb24cc30_0 .net "in_b", 0 0, L_0x59d7fb3be5c0;  alias, 1 drivers
v0x59d7fb24cd20_0 .net "out", 0 0, L_0x59d7fb3be670;  alias, 1 drivers
S_0x59d7fb24d450 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb24bd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb24e460_0 .net "in_a", 0 0, L_0x59d7fb3bcf00;  alias, 1 drivers
v0x59d7fb24e500_0 .net "in_b", 0 0, L_0x59d7fb3be720;  alias, 1 drivers
v0x59d7fb24e5f0_0 .net "out", 0 0, L_0x59d7fb3be880;  alias, 1 drivers
v0x59d7fb24e710_0 .net "temp_out", 0 0, L_0x59d7fb3be7d0;  1 drivers
S_0x59d7fb24d630 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb24d450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3be7d0 .functor NAND 1, L_0x59d7fb3bcf00, L_0x59d7fb3be720, C4<1>, C4<1>;
v0x59d7fb24d8a0_0 .net "in_a", 0 0, L_0x59d7fb3bcf00;  alias, 1 drivers
v0x59d7fb24d960_0 .net "in_b", 0 0, L_0x59d7fb3be720;  alias, 1 drivers
v0x59d7fb24da20_0 .net "out", 0 0, L_0x59d7fb3be7d0;  alias, 1 drivers
S_0x59d7fb24db40 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb24d450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb24e2b0_0 .net "in_a", 0 0, L_0x59d7fb3be7d0;  alias, 1 drivers
v0x59d7fb24e350_0 .net "out", 0 0, L_0x59d7fb3be880;  alias, 1 drivers
S_0x59d7fb24dd60 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb24db40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3be880 .functor NAND 1, L_0x59d7fb3be7d0, L_0x59d7fb3be7d0, C4<1>, C4<1>;
v0x59d7fb24dfd0_0 .net "in_a", 0 0, L_0x59d7fb3be7d0;  alias, 1 drivers
v0x59d7fb24e0c0_0 .net "in_b", 0 0, L_0x59d7fb3be7d0;  alias, 1 drivers
v0x59d7fb24e1b0_0 .net "out", 0 0, L_0x59d7fb3be880;  alias, 1 drivers
S_0x59d7fb24e860 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb24bd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb24f070_0 .net "in_a", 0 0, L_0x59d7fb3bcf00;  alias, 1 drivers
v0x59d7fb24f110_0 .net "out", 0 0, L_0x59d7fb3be510;  alias, 1 drivers
S_0x59d7fb24ea30 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb24e860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3be510 .functor NAND 1, L_0x59d7fb3bcf00, L_0x59d7fb3bcf00, C4<1>, C4<1>;
v0x59d7fb24ec80_0 .net "in_a", 0 0, L_0x59d7fb3bcf00;  alias, 1 drivers
v0x59d7fb24ee50_0 .net "in_b", 0 0, L_0x59d7fb3bcf00;  alias, 1 drivers
v0x59d7fb24ef10_0 .net "out", 0 0, L_0x59d7fb3be510;  alias, 1 drivers
S_0x59d7fb24f210 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb24bd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb24f950_0 .net "in_a", 0 0, L_0x59d7fb3bde60;  alias, 1 drivers
v0x59d7fb24f9f0_0 .net "out", 0 0, L_0x59d7fb3be720;  alias, 1 drivers
S_0x59d7fb24f430 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb24f210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3be720 .functor NAND 1, L_0x59d7fb3bde60, L_0x59d7fb3bde60, C4<1>, C4<1>;
v0x59d7fb24f6a0_0 .net "in_a", 0 0, L_0x59d7fb3bde60;  alias, 1 drivers
v0x59d7fb24f760_0 .net "in_b", 0 0, L_0x59d7fb3bde60;  alias, 1 drivers
v0x59d7fb24f820_0 .net "out", 0 0, L_0x59d7fb3be720;  alias, 1 drivers
S_0x59d7fb24faf0 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb24bd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb255530_0 .net "branch1_out", 0 0, L_0x59d7fb3bea90;  1 drivers
v0x59d7fb255660_0 .net "branch2_out", 0 0, L_0x59d7fb3bec10;  1 drivers
v0x59d7fb2557b0_0 .net "in_a", 0 0, L_0x59d7fb3be670;  alias, 1 drivers
v0x59d7fb255880_0 .net "in_b", 0 0, L_0x59d7fb3be880;  alias, 1 drivers
v0x59d7fb255920_0 .net "out", 0 0, L_0x59d7fb3bed90;  alias, 1 drivers
v0x59d7fb2559c0_0 .net "temp1_out", 0 0, L_0x59d7fb3be9e0;  1 drivers
v0x59d7fb255a60_0 .net "temp2_out", 0 0, L_0x59d7fb3beb60;  1 drivers
v0x59d7fb255b00_0 .net "temp3_out", 0 0, L_0x59d7fb3bece0;  1 drivers
S_0x59d7fb24fd70 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb24faf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb250d70_0 .net "in_a", 0 0, L_0x59d7fb3be670;  alias, 1 drivers
v0x59d7fb250e10_0 .net "in_b", 0 0, L_0x59d7fb3be670;  alias, 1 drivers
v0x59d7fb250ed0_0 .net "out", 0 0, L_0x59d7fb3be9e0;  alias, 1 drivers
v0x59d7fb250ff0_0 .net "temp_out", 0 0, L_0x59d7fb3be930;  1 drivers
S_0x59d7fb24ffe0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb24fd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3be930 .functor NAND 1, L_0x59d7fb3be670, L_0x59d7fb3be670, C4<1>, C4<1>;
v0x59d7fb250250_0 .net "in_a", 0 0, L_0x59d7fb3be670;  alias, 1 drivers
v0x59d7fb250310_0 .net "in_b", 0 0, L_0x59d7fb3be670;  alias, 1 drivers
v0x59d7fb2503d0_0 .net "out", 0 0, L_0x59d7fb3be930;  alias, 1 drivers
S_0x59d7fb2504d0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb24fd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb250bc0_0 .net "in_a", 0 0, L_0x59d7fb3be930;  alias, 1 drivers
v0x59d7fb250c60_0 .net "out", 0 0, L_0x59d7fb3be9e0;  alias, 1 drivers
S_0x59d7fb2506a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2504d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3be9e0 .functor NAND 1, L_0x59d7fb3be930, L_0x59d7fb3be930, C4<1>, C4<1>;
v0x59d7fb250910_0 .net "in_a", 0 0, L_0x59d7fb3be930;  alias, 1 drivers
v0x59d7fb2509d0_0 .net "in_b", 0 0, L_0x59d7fb3be930;  alias, 1 drivers
v0x59d7fb250ac0_0 .net "out", 0 0, L_0x59d7fb3be9e0;  alias, 1 drivers
S_0x59d7fb251160 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb24faf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb252190_0 .net "in_a", 0 0, L_0x59d7fb3be880;  alias, 1 drivers
v0x59d7fb252230_0 .net "in_b", 0 0, L_0x59d7fb3be880;  alias, 1 drivers
v0x59d7fb2522f0_0 .net "out", 0 0, L_0x59d7fb3beb60;  alias, 1 drivers
v0x59d7fb252410_0 .net "temp_out", 0 0, L_0x59d7fb253fb0;  1 drivers
S_0x59d7fb251340 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb251160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb253fb0 .functor NAND 1, L_0x59d7fb3be880, L_0x59d7fb3be880, C4<1>, C4<1>;
v0x59d7fb2515b0_0 .net "in_a", 0 0, L_0x59d7fb3be880;  alias, 1 drivers
v0x59d7fb251670_0 .net "in_b", 0 0, L_0x59d7fb3be880;  alias, 1 drivers
v0x59d7fb2517c0_0 .net "out", 0 0, L_0x59d7fb253fb0;  alias, 1 drivers
S_0x59d7fb2518c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb251160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb251fe0_0 .net "in_a", 0 0, L_0x59d7fb253fb0;  alias, 1 drivers
v0x59d7fb252080_0 .net "out", 0 0, L_0x59d7fb3beb60;  alias, 1 drivers
S_0x59d7fb251a90 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2518c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3beb60 .functor NAND 1, L_0x59d7fb253fb0, L_0x59d7fb253fb0, C4<1>, C4<1>;
v0x59d7fb251d00_0 .net "in_a", 0 0, L_0x59d7fb253fb0;  alias, 1 drivers
v0x59d7fb251df0_0 .net "in_b", 0 0, L_0x59d7fb253fb0;  alias, 1 drivers
v0x59d7fb251ee0_0 .net "out", 0 0, L_0x59d7fb3beb60;  alias, 1 drivers
S_0x59d7fb252580 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb24faf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2535c0_0 .net "in_a", 0 0, L_0x59d7fb3bea90;  alias, 1 drivers
v0x59d7fb253690_0 .net "in_b", 0 0, L_0x59d7fb3bec10;  alias, 1 drivers
v0x59d7fb253760_0 .net "out", 0 0, L_0x59d7fb3bece0;  alias, 1 drivers
v0x59d7fb253880_0 .net "temp_out", 0 0, L_0x59d7fb254920;  1 drivers
S_0x59d7fb252760 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb252580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb254920 .functor NAND 1, L_0x59d7fb3bea90, L_0x59d7fb3bec10, C4<1>, C4<1>;
v0x59d7fb2529b0_0 .net "in_a", 0 0, L_0x59d7fb3bea90;  alias, 1 drivers
v0x59d7fb252a90_0 .net "in_b", 0 0, L_0x59d7fb3bec10;  alias, 1 drivers
v0x59d7fb252b50_0 .net "out", 0 0, L_0x59d7fb254920;  alias, 1 drivers
S_0x59d7fb252ca0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb252580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb253410_0 .net "in_a", 0 0, L_0x59d7fb254920;  alias, 1 drivers
v0x59d7fb2534b0_0 .net "out", 0 0, L_0x59d7fb3bece0;  alias, 1 drivers
S_0x59d7fb252ec0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb252ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bece0 .functor NAND 1, L_0x59d7fb254920, L_0x59d7fb254920, C4<1>, C4<1>;
v0x59d7fb253130_0 .net "in_a", 0 0, L_0x59d7fb254920;  alias, 1 drivers
v0x59d7fb253220_0 .net "in_b", 0 0, L_0x59d7fb254920;  alias, 1 drivers
v0x59d7fb253310_0 .net "out", 0 0, L_0x59d7fb3bece0;  alias, 1 drivers
S_0x59d7fb2539d0 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb24faf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb254100_0 .net "in_a", 0 0, L_0x59d7fb3be9e0;  alias, 1 drivers
v0x59d7fb2541a0_0 .net "out", 0 0, L_0x59d7fb3bea90;  alias, 1 drivers
S_0x59d7fb253ba0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2539d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bea90 .functor NAND 1, L_0x59d7fb3be9e0, L_0x59d7fb3be9e0, C4<1>, C4<1>;
v0x59d7fb253e10_0 .net "in_a", 0 0, L_0x59d7fb3be9e0;  alias, 1 drivers
v0x59d7fb253ed0_0 .net "in_b", 0 0, L_0x59d7fb3be9e0;  alias, 1 drivers
v0x59d7fb254020_0 .net "out", 0 0, L_0x59d7fb3bea90;  alias, 1 drivers
S_0x59d7fb2542a0 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb24faf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb254a70_0 .net "in_a", 0 0, L_0x59d7fb3beb60;  alias, 1 drivers
v0x59d7fb254b10_0 .net "out", 0 0, L_0x59d7fb3bec10;  alias, 1 drivers
S_0x59d7fb254510 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2542a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bec10 .functor NAND 1, L_0x59d7fb3beb60, L_0x59d7fb3beb60, C4<1>, C4<1>;
v0x59d7fb254780_0 .net "in_a", 0 0, L_0x59d7fb3beb60;  alias, 1 drivers
v0x59d7fb254840_0 .net "in_b", 0 0, L_0x59d7fb3beb60;  alias, 1 drivers
v0x59d7fb254990_0 .net "out", 0 0, L_0x59d7fb3bec10;  alias, 1 drivers
S_0x59d7fb254c10 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb24faf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2553b0_0 .net "in_a", 0 0, L_0x59d7fb3bece0;  alias, 1 drivers
v0x59d7fb255450_0 .net "out", 0 0, L_0x59d7fb3bed90;  alias, 1 drivers
S_0x59d7fb254e30 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb254c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bed90 .functor NAND 1, L_0x59d7fb3bece0, L_0x59d7fb3bece0, C4<1>, C4<1>;
v0x59d7fb2550a0_0 .net "in_a", 0 0, L_0x59d7fb3bece0;  alias, 1 drivers
v0x59d7fb255160_0 .net "in_b", 0 0, L_0x59d7fb3bece0;  alias, 1 drivers
v0x59d7fb2552b0_0 .net "out", 0 0, L_0x59d7fb3bed90;  alias, 1 drivers
S_0x59d7fb256630 .scope module, "or_gate" "Or" 3 10, 9 3 0, S_0x59d7fb23e540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb25c020_0 .net "branch1_out", 0 0, L_0x59d7fb3bf020;  1 drivers
v0x59d7fb25c150_0 .net "branch2_out", 0 0, L_0x59d7fb3bf2b0;  1 drivers
v0x59d7fb25c2a0_0 .net "in_a", 0 0, L_0x59d7fb3bd310;  alias, 1 drivers
v0x59d7fb25c480_0 .net "in_b", 0 0, L_0x59d7fb3be460;  alias, 1 drivers
v0x59d7fb25c630_0 .net "out", 0 0, L_0x59d7fb3bf540;  alias, 1 drivers
v0x59d7fb25c6d0_0 .net "temp1_out", 0 0, L_0x59d7fb3bef70;  1 drivers
v0x59d7fb25c770_0 .net "temp2_out", 0 0, L_0x59d7fb3bf200;  1 drivers
v0x59d7fb25c810_0 .net "temp3_out", 0 0, L_0x59d7fb3bf490;  1 drivers
S_0x59d7fb2567c0 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb256630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb257860_0 .net "in_a", 0 0, L_0x59d7fb3bd310;  alias, 1 drivers
v0x59d7fb257900_0 .net "in_b", 0 0, L_0x59d7fb3bd310;  alias, 1 drivers
v0x59d7fb2579c0_0 .net "out", 0 0, L_0x59d7fb3bef70;  alias, 1 drivers
v0x59d7fb257ae0_0 .net "temp_out", 0 0, L_0x59d7fb255240;  1 drivers
S_0x59d7fb2569e0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2567c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb255240 .functor NAND 1, L_0x59d7fb3bd310, L_0x59d7fb3bd310, C4<1>, C4<1>;
v0x59d7fb256c50_0 .net "in_a", 0 0, L_0x59d7fb3bd310;  alias, 1 drivers
v0x59d7fb256da0_0 .net "in_b", 0 0, L_0x59d7fb3bd310;  alias, 1 drivers
v0x59d7fb256e60_0 .net "out", 0 0, L_0x59d7fb255240;  alias, 1 drivers
S_0x59d7fb256f90 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2567c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2576b0_0 .net "in_a", 0 0, L_0x59d7fb255240;  alias, 1 drivers
v0x59d7fb257750_0 .net "out", 0 0, L_0x59d7fb3bef70;  alias, 1 drivers
S_0x59d7fb257160 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb256f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bef70 .functor NAND 1, L_0x59d7fb255240, L_0x59d7fb255240, C4<1>, C4<1>;
v0x59d7fb2573d0_0 .net "in_a", 0 0, L_0x59d7fb255240;  alias, 1 drivers
v0x59d7fb2574c0_0 .net "in_b", 0 0, L_0x59d7fb255240;  alias, 1 drivers
v0x59d7fb2575b0_0 .net "out", 0 0, L_0x59d7fb3bef70;  alias, 1 drivers
S_0x59d7fb257c50 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb256630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb258c80_0 .net "in_a", 0 0, L_0x59d7fb3be460;  alias, 1 drivers
v0x59d7fb258d20_0 .net "in_b", 0 0, L_0x59d7fb3be460;  alias, 1 drivers
v0x59d7fb258de0_0 .net "out", 0 0, L_0x59d7fb3bf200;  alias, 1 drivers
v0x59d7fb258f00_0 .net "temp_out", 0 0, L_0x59d7fb25aaa0;  1 drivers
S_0x59d7fb257e30 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb257c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb25aaa0 .functor NAND 1, L_0x59d7fb3be460, L_0x59d7fb3be460, C4<1>, C4<1>;
v0x59d7fb2580a0_0 .net "in_a", 0 0, L_0x59d7fb3be460;  alias, 1 drivers
v0x59d7fb2581f0_0 .net "in_b", 0 0, L_0x59d7fb3be460;  alias, 1 drivers
v0x59d7fb2582b0_0 .net "out", 0 0, L_0x59d7fb25aaa0;  alias, 1 drivers
S_0x59d7fb2583b0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb257c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb258ad0_0 .net "in_a", 0 0, L_0x59d7fb25aaa0;  alias, 1 drivers
v0x59d7fb258b70_0 .net "out", 0 0, L_0x59d7fb3bf200;  alias, 1 drivers
S_0x59d7fb258580 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2583b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bf200 .functor NAND 1, L_0x59d7fb25aaa0, L_0x59d7fb25aaa0, C4<1>, C4<1>;
v0x59d7fb2587f0_0 .net "in_a", 0 0, L_0x59d7fb25aaa0;  alias, 1 drivers
v0x59d7fb2588e0_0 .net "in_b", 0 0, L_0x59d7fb25aaa0;  alias, 1 drivers
v0x59d7fb2589d0_0 .net "out", 0 0, L_0x59d7fb3bf200;  alias, 1 drivers
S_0x59d7fb259070 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb256630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb25a0b0_0 .net "in_a", 0 0, L_0x59d7fb3bf020;  alias, 1 drivers
v0x59d7fb25a180_0 .net "in_b", 0 0, L_0x59d7fb3bf2b0;  alias, 1 drivers
v0x59d7fb25a250_0 .net "out", 0 0, L_0x59d7fb3bf490;  alias, 1 drivers
v0x59d7fb25a370_0 .net "temp_out", 0 0, L_0x59d7fb25b410;  1 drivers
S_0x59d7fb259250 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb259070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb25b410 .functor NAND 1, L_0x59d7fb3bf020, L_0x59d7fb3bf2b0, C4<1>, C4<1>;
v0x59d7fb2594a0_0 .net "in_a", 0 0, L_0x59d7fb3bf020;  alias, 1 drivers
v0x59d7fb259580_0 .net "in_b", 0 0, L_0x59d7fb3bf2b0;  alias, 1 drivers
v0x59d7fb259640_0 .net "out", 0 0, L_0x59d7fb25b410;  alias, 1 drivers
S_0x59d7fb259790 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb259070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb259f00_0 .net "in_a", 0 0, L_0x59d7fb25b410;  alias, 1 drivers
v0x59d7fb259fa0_0 .net "out", 0 0, L_0x59d7fb3bf490;  alias, 1 drivers
S_0x59d7fb2599b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb259790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bf490 .functor NAND 1, L_0x59d7fb25b410, L_0x59d7fb25b410, C4<1>, C4<1>;
v0x59d7fb259c20_0 .net "in_a", 0 0, L_0x59d7fb25b410;  alias, 1 drivers
v0x59d7fb259d10_0 .net "in_b", 0 0, L_0x59d7fb25b410;  alias, 1 drivers
v0x59d7fb259e00_0 .net "out", 0 0, L_0x59d7fb3bf490;  alias, 1 drivers
S_0x59d7fb25a4c0 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb256630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb25abf0_0 .net "in_a", 0 0, L_0x59d7fb3bef70;  alias, 1 drivers
v0x59d7fb25ac90_0 .net "out", 0 0, L_0x59d7fb3bf020;  alias, 1 drivers
S_0x59d7fb25a690 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb25a4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bf020 .functor NAND 1, L_0x59d7fb3bef70, L_0x59d7fb3bef70, C4<1>, C4<1>;
v0x59d7fb25a900_0 .net "in_a", 0 0, L_0x59d7fb3bef70;  alias, 1 drivers
v0x59d7fb25a9c0_0 .net "in_b", 0 0, L_0x59d7fb3bef70;  alias, 1 drivers
v0x59d7fb25ab10_0 .net "out", 0 0, L_0x59d7fb3bf020;  alias, 1 drivers
S_0x59d7fb25ad90 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb256630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb25b560_0 .net "in_a", 0 0, L_0x59d7fb3bf200;  alias, 1 drivers
v0x59d7fb25b600_0 .net "out", 0 0, L_0x59d7fb3bf2b0;  alias, 1 drivers
S_0x59d7fb25b000 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb25ad90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bf2b0 .functor NAND 1, L_0x59d7fb3bf200, L_0x59d7fb3bf200, C4<1>, C4<1>;
v0x59d7fb25b270_0 .net "in_a", 0 0, L_0x59d7fb3bf200;  alias, 1 drivers
v0x59d7fb25b330_0 .net "in_b", 0 0, L_0x59d7fb3bf200;  alias, 1 drivers
v0x59d7fb25b480_0 .net "out", 0 0, L_0x59d7fb3bf2b0;  alias, 1 drivers
S_0x59d7fb25b700 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb256630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb25bea0_0 .net "in_a", 0 0, L_0x59d7fb3bf490;  alias, 1 drivers
v0x59d7fb25bf40_0 .net "out", 0 0, L_0x59d7fb3bf540;  alias, 1 drivers
S_0x59d7fb25b920 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb25b700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bf540 .functor NAND 1, L_0x59d7fb3bf490, L_0x59d7fb3bf490, C4<1>, C4<1>;
v0x59d7fb25bb90_0 .net "in_a", 0 0, L_0x59d7fb3bf490;  alias, 1 drivers
v0x59d7fb25bc50_0 .net "in_b", 0 0, L_0x59d7fb3bf490;  alias, 1 drivers
v0x59d7fb25bda0_0 .net "out", 0 0, L_0x59d7fb3bf540;  alias, 1 drivers
S_0x59d7fb25ce70 .scope module, "fa_gate16" "FullAdder" 2 23, 3 3 0, S_0x59d7fb15f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
v0x59d7fb27b220_0 .net "a", 0 0, L_0x59d7fb3c1d30;  1 drivers
v0x59d7fb27b2c0_0 .net "b", 0 0, L_0x59d7fb3c1fe0;  1 drivers
v0x59d7fb27b380_0 .net "c", 0 0, L_0x59d7fb3bf540;  alias, 1 drivers
v0x59d7fb27b420_0 .net "carry", 0 0, L_0x59d7fb3c1b90;  alias, 1 drivers
v0x59d7fb27b4c0_0 .net "sum", 0 0, L_0x59d7fb3c13e0;  1 drivers
v0x59d7fb27b560_0 .net "tmp_carry_out_1", 0 0, L_0x59d7fb3bf960;  1 drivers
v0x59d7fb27b600_0 .net "tmp_carry_out_2", 0 0, L_0x59d7fb3c0ab0;  1 drivers
v0x59d7fb27b6a0_0 .net "tmp_sum_out", 0 0, L_0x59d7fb3c04b0;  1 drivers
S_0x59d7fb25d050 .scope module, "ha_gate1" "HalfAdder" 3 8, 4 3 0, S_0x59d7fb25ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb268bd0_0 .net "a", 0 0, L_0x59d7fb3c1d30;  alias, 1 drivers
v0x59d7fb268d80_0 .net "b", 0 0, L_0x59d7fb3c1fe0;  alias, 1 drivers
v0x59d7fb268f50_0 .net "carry", 0 0, L_0x59d7fb3bf960;  alias, 1 drivers
v0x59d7fb268ff0_0 .net "sum", 0 0, L_0x59d7fb3c04b0;  alias, 1 drivers
S_0x59d7fb25d2c0 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb25d050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb25e3b0_0 .net "in_a", 0 0, L_0x59d7fb3c1d30;  alias, 1 drivers
v0x59d7fb25e480_0 .net "in_b", 0 0, L_0x59d7fb3c1fe0;  alias, 1 drivers
v0x59d7fb25e550_0 .net "out", 0 0, L_0x59d7fb3bf960;  alias, 1 drivers
v0x59d7fb25e670_0 .net "temp_out", 0 0, L_0x59d7fb25bd30;  1 drivers
S_0x59d7fb25d530 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb25d2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb25bd30 .functor NAND 1, L_0x59d7fb3c1d30, L_0x59d7fb3c1fe0, C4<1>, C4<1>;
v0x59d7fb25d7a0_0 .net "in_a", 0 0, L_0x59d7fb3c1d30;  alias, 1 drivers
v0x59d7fb25d880_0 .net "in_b", 0 0, L_0x59d7fb3c1fe0;  alias, 1 drivers
v0x59d7fb25d940_0 .net "out", 0 0, L_0x59d7fb25bd30;  alias, 1 drivers
S_0x59d7fb25da90 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb25d2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb25e200_0 .net "in_a", 0 0, L_0x59d7fb25bd30;  alias, 1 drivers
v0x59d7fb25e2a0_0 .net "out", 0 0, L_0x59d7fb3bf960;  alias, 1 drivers
S_0x59d7fb25dcb0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb25da90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bf960 .functor NAND 1, L_0x59d7fb25bd30, L_0x59d7fb25bd30, C4<1>, C4<1>;
v0x59d7fb25df20_0 .net "in_a", 0 0, L_0x59d7fb25bd30;  alias, 1 drivers
v0x59d7fb25e010_0 .net "in_b", 0 0, L_0x59d7fb25bd30;  alias, 1 drivers
v0x59d7fb25e100_0 .net "out", 0 0, L_0x59d7fb3bf960;  alias, 1 drivers
S_0x59d7fb25e730 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb25d050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2684f0_0 .net "in_a", 0 0, L_0x59d7fb3c1d30;  alias, 1 drivers
v0x59d7fb268590_0 .net "in_b", 0 0, L_0x59d7fb3c1fe0;  alias, 1 drivers
v0x59d7fb268650_0 .net "out", 0 0, L_0x59d7fb3c04b0;  alias, 1 drivers
v0x59d7fb2686f0_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3bfb70;  1 drivers
v0x59d7fb2688a0_0 .net "temp_a_out", 0 0, L_0x59d7fb3bfa10;  1 drivers
v0x59d7fb268940_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3bfd80;  1 drivers
v0x59d7fb268af0_0 .net "temp_b_out", 0 0, L_0x59d7fb3bfc20;  1 drivers
S_0x59d7fb25e910 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb25e730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb25f9d0_0 .net "in_a", 0 0, L_0x59d7fb3c1d30;  alias, 1 drivers
v0x59d7fb25fa70_0 .net "in_b", 0 0, L_0x59d7fb3bfa10;  alias, 1 drivers
v0x59d7fb25fb60_0 .net "out", 0 0, L_0x59d7fb3bfb70;  alias, 1 drivers
v0x59d7fb25fc80_0 .net "temp_out", 0 0, L_0x59d7fb3bfac0;  1 drivers
S_0x59d7fb25eb80 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb25e910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bfac0 .functor NAND 1, L_0x59d7fb3c1d30, L_0x59d7fb3bfa10, C4<1>, C4<1>;
v0x59d7fb25edf0_0 .net "in_a", 0 0, L_0x59d7fb3c1d30;  alias, 1 drivers
v0x59d7fb25ef00_0 .net "in_b", 0 0, L_0x59d7fb3bfa10;  alias, 1 drivers
v0x59d7fb25efc0_0 .net "out", 0 0, L_0x59d7fb3bfac0;  alias, 1 drivers
S_0x59d7fb25f0e0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb25e910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb25f820_0 .net "in_a", 0 0, L_0x59d7fb3bfac0;  alias, 1 drivers
v0x59d7fb25f8c0_0 .net "out", 0 0, L_0x59d7fb3bfb70;  alias, 1 drivers
S_0x59d7fb25f300 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb25f0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bfb70 .functor NAND 1, L_0x59d7fb3bfac0, L_0x59d7fb3bfac0, C4<1>, C4<1>;
v0x59d7fb25f570_0 .net "in_a", 0 0, L_0x59d7fb3bfac0;  alias, 1 drivers
v0x59d7fb25f630_0 .net "in_b", 0 0, L_0x59d7fb3bfac0;  alias, 1 drivers
v0x59d7fb25f720_0 .net "out", 0 0, L_0x59d7fb3bfb70;  alias, 1 drivers
S_0x59d7fb25fd40 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb25e730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb260d70_0 .net "in_a", 0 0, L_0x59d7fb3c1fe0;  alias, 1 drivers
v0x59d7fb260e10_0 .net "in_b", 0 0, L_0x59d7fb3bfc20;  alias, 1 drivers
v0x59d7fb260f00_0 .net "out", 0 0, L_0x59d7fb3bfd80;  alias, 1 drivers
v0x59d7fb261020_0 .net "temp_out", 0 0, L_0x59d7fb3bfcd0;  1 drivers
S_0x59d7fb25ff20 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb25fd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bfcd0 .functor NAND 1, L_0x59d7fb3c1fe0, L_0x59d7fb3bfc20, C4<1>, C4<1>;
v0x59d7fb260190_0 .net "in_a", 0 0, L_0x59d7fb3c1fe0;  alias, 1 drivers
v0x59d7fb2602a0_0 .net "in_b", 0 0, L_0x59d7fb3bfc20;  alias, 1 drivers
v0x59d7fb260360_0 .net "out", 0 0, L_0x59d7fb3bfcd0;  alias, 1 drivers
S_0x59d7fb260480 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb25fd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb260bc0_0 .net "in_a", 0 0, L_0x59d7fb3bfcd0;  alias, 1 drivers
v0x59d7fb260c60_0 .net "out", 0 0, L_0x59d7fb3bfd80;  alias, 1 drivers
S_0x59d7fb2606a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb260480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bfd80 .functor NAND 1, L_0x59d7fb3bfcd0, L_0x59d7fb3bfcd0, C4<1>, C4<1>;
v0x59d7fb260910_0 .net "in_a", 0 0, L_0x59d7fb3bfcd0;  alias, 1 drivers
v0x59d7fb2609d0_0 .net "in_b", 0 0, L_0x59d7fb3bfcd0;  alias, 1 drivers
v0x59d7fb260ac0_0 .net "out", 0 0, L_0x59d7fb3bfd80;  alias, 1 drivers
S_0x59d7fb261170 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb25e730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2618b0_0 .net "in_a", 0 0, L_0x59d7fb3c1fe0;  alias, 1 drivers
v0x59d7fb261950_0 .net "out", 0 0, L_0x59d7fb3bfa10;  alias, 1 drivers
S_0x59d7fb261340 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb261170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bfa10 .functor NAND 1, L_0x59d7fb3c1fe0, L_0x59d7fb3c1fe0, C4<1>, C4<1>;
v0x59d7fb261590_0 .net "in_a", 0 0, L_0x59d7fb3c1fe0;  alias, 1 drivers
v0x59d7fb2616e0_0 .net "in_b", 0 0, L_0x59d7fb3c1fe0;  alias, 1 drivers
v0x59d7fb2617a0_0 .net "out", 0 0, L_0x59d7fb3bfa10;  alias, 1 drivers
S_0x59d7fb261a50 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb25e730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2621d0_0 .net "in_a", 0 0, L_0x59d7fb3c1d30;  alias, 1 drivers
v0x59d7fb262270_0 .net "out", 0 0, L_0x59d7fb3bfc20;  alias, 1 drivers
S_0x59d7fb261c70 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb261a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bfc20 .functor NAND 1, L_0x59d7fb3c1d30, L_0x59d7fb3c1d30, C4<1>, C4<1>;
v0x59d7fb261ee0_0 .net "in_a", 0 0, L_0x59d7fb3c1d30;  alias, 1 drivers
v0x59d7fb262030_0 .net "in_b", 0 0, L_0x59d7fb3c1d30;  alias, 1 drivers
v0x59d7fb2620f0_0 .net "out", 0 0, L_0x59d7fb3bfc20;  alias, 1 drivers
S_0x59d7fb262370 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb25e730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb267e40_0 .net "branch1_out", 0 0, L_0x59d7fb3bff90;  1 drivers
v0x59d7fb267f70_0 .net "branch2_out", 0 0, L_0x59d7fb3c0220;  1 drivers
v0x59d7fb2680c0_0 .net "in_a", 0 0, L_0x59d7fb3bfb70;  alias, 1 drivers
v0x59d7fb268190_0 .net "in_b", 0 0, L_0x59d7fb3bfd80;  alias, 1 drivers
v0x59d7fb268230_0 .net "out", 0 0, L_0x59d7fb3c04b0;  alias, 1 drivers
v0x59d7fb2682d0_0 .net "temp1_out", 0 0, L_0x59d7fb3bfee0;  1 drivers
v0x59d7fb268370_0 .net "temp2_out", 0 0, L_0x59d7fb3c0170;  1 drivers
v0x59d7fb268410_0 .net "temp3_out", 0 0, L_0x59d7fb3c0400;  1 drivers
S_0x59d7fb2625f0 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb262370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb263680_0 .net "in_a", 0 0, L_0x59d7fb3bfb70;  alias, 1 drivers
v0x59d7fb263720_0 .net "in_b", 0 0, L_0x59d7fb3bfb70;  alias, 1 drivers
v0x59d7fb2637e0_0 .net "out", 0 0, L_0x59d7fb3bfee0;  alias, 1 drivers
v0x59d7fb263900_0 .net "temp_out", 0 0, L_0x59d7fb3bfe30;  1 drivers
S_0x59d7fb262860 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2625f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bfe30 .functor NAND 1, L_0x59d7fb3bfb70, L_0x59d7fb3bfb70, C4<1>, C4<1>;
v0x59d7fb262ad0_0 .net "in_a", 0 0, L_0x59d7fb3bfb70;  alias, 1 drivers
v0x59d7fb262b90_0 .net "in_b", 0 0, L_0x59d7fb3bfb70;  alias, 1 drivers
v0x59d7fb262ce0_0 .net "out", 0 0, L_0x59d7fb3bfe30;  alias, 1 drivers
S_0x59d7fb262de0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2625f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2634d0_0 .net "in_a", 0 0, L_0x59d7fb3bfe30;  alias, 1 drivers
v0x59d7fb263570_0 .net "out", 0 0, L_0x59d7fb3bfee0;  alias, 1 drivers
S_0x59d7fb262fb0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb262de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bfee0 .functor NAND 1, L_0x59d7fb3bfe30, L_0x59d7fb3bfe30, C4<1>, C4<1>;
v0x59d7fb263220_0 .net "in_a", 0 0, L_0x59d7fb3bfe30;  alias, 1 drivers
v0x59d7fb2632e0_0 .net "in_b", 0 0, L_0x59d7fb3bfe30;  alias, 1 drivers
v0x59d7fb2633d0_0 .net "out", 0 0, L_0x59d7fb3bfee0;  alias, 1 drivers
S_0x59d7fb263a70 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb262370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb264aa0_0 .net "in_a", 0 0, L_0x59d7fb3bfd80;  alias, 1 drivers
v0x59d7fb264b40_0 .net "in_b", 0 0, L_0x59d7fb3bfd80;  alias, 1 drivers
v0x59d7fb264c00_0 .net "out", 0 0, L_0x59d7fb3c0170;  alias, 1 drivers
v0x59d7fb264d20_0 .net "temp_out", 0 0, L_0x59d7fb2668c0;  1 drivers
S_0x59d7fb263c50 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb263a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2668c0 .functor NAND 1, L_0x59d7fb3bfd80, L_0x59d7fb3bfd80, C4<1>, C4<1>;
v0x59d7fb263ec0_0 .net "in_a", 0 0, L_0x59d7fb3bfd80;  alias, 1 drivers
v0x59d7fb263f80_0 .net "in_b", 0 0, L_0x59d7fb3bfd80;  alias, 1 drivers
v0x59d7fb2640d0_0 .net "out", 0 0, L_0x59d7fb2668c0;  alias, 1 drivers
S_0x59d7fb2641d0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb263a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2648f0_0 .net "in_a", 0 0, L_0x59d7fb2668c0;  alias, 1 drivers
v0x59d7fb264990_0 .net "out", 0 0, L_0x59d7fb3c0170;  alias, 1 drivers
S_0x59d7fb2643a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2641d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3c0170 .functor NAND 1, L_0x59d7fb2668c0, L_0x59d7fb2668c0, C4<1>, C4<1>;
v0x59d7fb264610_0 .net "in_a", 0 0, L_0x59d7fb2668c0;  alias, 1 drivers
v0x59d7fb264700_0 .net "in_b", 0 0, L_0x59d7fb2668c0;  alias, 1 drivers
v0x59d7fb2647f0_0 .net "out", 0 0, L_0x59d7fb3c0170;  alias, 1 drivers
S_0x59d7fb264e90 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb262370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb265ed0_0 .net "in_a", 0 0, L_0x59d7fb3bff90;  alias, 1 drivers
v0x59d7fb265fa0_0 .net "in_b", 0 0, L_0x59d7fb3c0220;  alias, 1 drivers
v0x59d7fb266070_0 .net "out", 0 0, L_0x59d7fb3c0400;  alias, 1 drivers
v0x59d7fb266190_0 .net "temp_out", 0 0, L_0x59d7fb267230;  1 drivers
S_0x59d7fb265070 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb264e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb267230 .functor NAND 1, L_0x59d7fb3bff90, L_0x59d7fb3c0220, C4<1>, C4<1>;
v0x59d7fb2652c0_0 .net "in_a", 0 0, L_0x59d7fb3bff90;  alias, 1 drivers
v0x59d7fb2653a0_0 .net "in_b", 0 0, L_0x59d7fb3c0220;  alias, 1 drivers
v0x59d7fb265460_0 .net "out", 0 0, L_0x59d7fb267230;  alias, 1 drivers
S_0x59d7fb2655b0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb264e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb265d20_0 .net "in_a", 0 0, L_0x59d7fb267230;  alias, 1 drivers
v0x59d7fb265dc0_0 .net "out", 0 0, L_0x59d7fb3c0400;  alias, 1 drivers
S_0x59d7fb2657d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2655b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3c0400 .functor NAND 1, L_0x59d7fb267230, L_0x59d7fb267230, C4<1>, C4<1>;
v0x59d7fb265a40_0 .net "in_a", 0 0, L_0x59d7fb267230;  alias, 1 drivers
v0x59d7fb265b30_0 .net "in_b", 0 0, L_0x59d7fb267230;  alias, 1 drivers
v0x59d7fb265c20_0 .net "out", 0 0, L_0x59d7fb3c0400;  alias, 1 drivers
S_0x59d7fb2662e0 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb262370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb266a10_0 .net "in_a", 0 0, L_0x59d7fb3bfee0;  alias, 1 drivers
v0x59d7fb266ab0_0 .net "out", 0 0, L_0x59d7fb3bff90;  alias, 1 drivers
S_0x59d7fb2664b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2662e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3bff90 .functor NAND 1, L_0x59d7fb3bfee0, L_0x59d7fb3bfee0, C4<1>, C4<1>;
v0x59d7fb266720_0 .net "in_a", 0 0, L_0x59d7fb3bfee0;  alias, 1 drivers
v0x59d7fb2667e0_0 .net "in_b", 0 0, L_0x59d7fb3bfee0;  alias, 1 drivers
v0x59d7fb266930_0 .net "out", 0 0, L_0x59d7fb3bff90;  alias, 1 drivers
S_0x59d7fb266bb0 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb262370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb267380_0 .net "in_a", 0 0, L_0x59d7fb3c0170;  alias, 1 drivers
v0x59d7fb267420_0 .net "out", 0 0, L_0x59d7fb3c0220;  alias, 1 drivers
S_0x59d7fb266e20 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb266bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3c0220 .functor NAND 1, L_0x59d7fb3c0170, L_0x59d7fb3c0170, C4<1>, C4<1>;
v0x59d7fb267090_0 .net "in_a", 0 0, L_0x59d7fb3c0170;  alias, 1 drivers
v0x59d7fb267150_0 .net "in_b", 0 0, L_0x59d7fb3c0170;  alias, 1 drivers
v0x59d7fb2672a0_0 .net "out", 0 0, L_0x59d7fb3c0220;  alias, 1 drivers
S_0x59d7fb267520 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb262370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb267cc0_0 .net "in_a", 0 0, L_0x59d7fb3c0400;  alias, 1 drivers
v0x59d7fb267d60_0 .net "out", 0 0, L_0x59d7fb3c04b0;  alias, 1 drivers
S_0x59d7fb267740 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb267520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3c04b0 .functor NAND 1, L_0x59d7fb3c0400, L_0x59d7fb3c0400, C4<1>, C4<1>;
v0x59d7fb2679b0_0 .net "in_a", 0 0, L_0x59d7fb3c0400;  alias, 1 drivers
v0x59d7fb267a70_0 .net "in_b", 0 0, L_0x59d7fb3c0400;  alias, 1 drivers
v0x59d7fb267bc0_0 .net "out", 0 0, L_0x59d7fb3c04b0;  alias, 1 drivers
S_0x59d7fb2690d0 .scope module, "ha_gate2" "HalfAdder" 3 9, 4 3 0, S_0x59d7fb25ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb274bf0_0 .net "a", 0 0, L_0x59d7fb3c04b0;  alias, 1 drivers
v0x59d7fb274c90_0 .net "b", 0 0, L_0x59d7fb3bf540;  alias, 1 drivers
v0x59d7fb274d50_0 .net "carry", 0 0, L_0x59d7fb3c0ab0;  alias, 1 drivers
v0x59d7fb274df0_0 .net "sum", 0 0, L_0x59d7fb3c13e0;  alias, 1 drivers
S_0x59d7fb2692f0 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb2690d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb26a290_0 .net "in_a", 0 0, L_0x59d7fb3c04b0;  alias, 1 drivers
v0x59d7fb26a330_0 .net "in_b", 0 0, L_0x59d7fb3bf540;  alias, 1 drivers
v0x59d7fb26a3f0_0 .net "out", 0 0, L_0x59d7fb3c0ab0;  alias, 1 drivers
v0x59d7fb26a510_0 .net "temp_out", 0 0, L_0x59d7fb267b50;  1 drivers
S_0x59d7fb2694a0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2692f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb267b50 .functor NAND 1, L_0x59d7fb3c04b0, L_0x59d7fb3bf540, C4<1>, C4<1>;
v0x59d7fb269710_0 .net "in_a", 0 0, L_0x59d7fb3c04b0;  alias, 1 drivers
v0x59d7fb2697d0_0 .net "in_b", 0 0, L_0x59d7fb3bf540;  alias, 1 drivers
v0x59d7fb269890_0 .net "out", 0 0, L_0x59d7fb267b50;  alias, 1 drivers
S_0x59d7fb2699c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2692f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb26a0e0_0 .net "in_a", 0 0, L_0x59d7fb267b50;  alias, 1 drivers
v0x59d7fb26a180_0 .net "out", 0 0, L_0x59d7fb3c0ab0;  alias, 1 drivers
S_0x59d7fb269b90 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2699c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3c0ab0 .functor NAND 1, L_0x59d7fb267b50, L_0x59d7fb267b50, C4<1>, C4<1>;
v0x59d7fb269e00_0 .net "in_a", 0 0, L_0x59d7fb267b50;  alias, 1 drivers
v0x59d7fb269ef0_0 .net "in_b", 0 0, L_0x59d7fb267b50;  alias, 1 drivers
v0x59d7fb269fe0_0 .net "out", 0 0, L_0x59d7fb3c0ab0;  alias, 1 drivers
S_0x59d7fb26a680 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb2690d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb274510_0 .net "in_a", 0 0, L_0x59d7fb3c04b0;  alias, 1 drivers
v0x59d7fb2745b0_0 .net "in_b", 0 0, L_0x59d7fb3bf540;  alias, 1 drivers
v0x59d7fb274670_0 .net "out", 0 0, L_0x59d7fb3c13e0;  alias, 1 drivers
v0x59d7fb274710_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3c0cc0;  1 drivers
v0x59d7fb2748c0_0 .net "temp_a_out", 0 0, L_0x59d7fb3c0b60;  1 drivers
v0x59d7fb274960_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3c0ed0;  1 drivers
v0x59d7fb274b10_0 .net "temp_b_out", 0 0, L_0x59d7fb3c0d70;  1 drivers
S_0x59d7fb26a860 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb26a680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb26b900_0 .net "in_a", 0 0, L_0x59d7fb3c04b0;  alias, 1 drivers
v0x59d7fb26bab0_0 .net "in_b", 0 0, L_0x59d7fb3c0b60;  alias, 1 drivers
v0x59d7fb26bba0_0 .net "out", 0 0, L_0x59d7fb3c0cc0;  alias, 1 drivers
v0x59d7fb26bcc0_0 .net "temp_out", 0 0, L_0x59d7fb3c0c10;  1 drivers
S_0x59d7fb26aad0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb26a860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3c0c10 .functor NAND 1, L_0x59d7fb3c04b0, L_0x59d7fb3c0b60, C4<1>, C4<1>;
v0x59d7fb26ad40_0 .net "in_a", 0 0, L_0x59d7fb3c04b0;  alias, 1 drivers
v0x59d7fb26ae00_0 .net "in_b", 0 0, L_0x59d7fb3c0b60;  alias, 1 drivers
v0x59d7fb26aec0_0 .net "out", 0 0, L_0x59d7fb3c0c10;  alias, 1 drivers
S_0x59d7fb26afe0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb26a860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb26b750_0 .net "in_a", 0 0, L_0x59d7fb3c0c10;  alias, 1 drivers
v0x59d7fb26b7f0_0 .net "out", 0 0, L_0x59d7fb3c0cc0;  alias, 1 drivers
S_0x59d7fb26b200 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb26afe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3c0cc0 .functor NAND 1, L_0x59d7fb3c0c10, L_0x59d7fb3c0c10, C4<1>, C4<1>;
v0x59d7fb26b470_0 .net "in_a", 0 0, L_0x59d7fb3c0c10;  alias, 1 drivers
v0x59d7fb26b560_0 .net "in_b", 0 0, L_0x59d7fb3c0c10;  alias, 1 drivers
v0x59d7fb26b650_0 .net "out", 0 0, L_0x59d7fb3c0cc0;  alias, 1 drivers
S_0x59d7fb26bd80 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb26a680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb26cd90_0 .net "in_a", 0 0, L_0x59d7fb3bf540;  alias, 1 drivers
v0x59d7fb26ce30_0 .net "in_b", 0 0, L_0x59d7fb3c0d70;  alias, 1 drivers
v0x59d7fb26cf20_0 .net "out", 0 0, L_0x59d7fb3c0ed0;  alias, 1 drivers
v0x59d7fb26d040_0 .net "temp_out", 0 0, L_0x59d7fb3c0e20;  1 drivers
S_0x59d7fb26bf60 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb26bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3c0e20 .functor NAND 1, L_0x59d7fb3bf540, L_0x59d7fb3c0d70, C4<1>, C4<1>;
v0x59d7fb26c1d0_0 .net "in_a", 0 0, L_0x59d7fb3bf540;  alias, 1 drivers
v0x59d7fb26c290_0 .net "in_b", 0 0, L_0x59d7fb3c0d70;  alias, 1 drivers
v0x59d7fb26c350_0 .net "out", 0 0, L_0x59d7fb3c0e20;  alias, 1 drivers
S_0x59d7fb26c470 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb26bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb26cbe0_0 .net "in_a", 0 0, L_0x59d7fb3c0e20;  alias, 1 drivers
v0x59d7fb26cc80_0 .net "out", 0 0, L_0x59d7fb3c0ed0;  alias, 1 drivers
S_0x59d7fb26c690 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb26c470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3c0ed0 .functor NAND 1, L_0x59d7fb3c0e20, L_0x59d7fb3c0e20, C4<1>, C4<1>;
v0x59d7fb26c900_0 .net "in_a", 0 0, L_0x59d7fb3c0e20;  alias, 1 drivers
v0x59d7fb26c9f0_0 .net "in_b", 0 0, L_0x59d7fb3c0e20;  alias, 1 drivers
v0x59d7fb26cae0_0 .net "out", 0 0, L_0x59d7fb3c0ed0;  alias, 1 drivers
S_0x59d7fb26d190 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb26a680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb26d9a0_0 .net "in_a", 0 0, L_0x59d7fb3bf540;  alias, 1 drivers
v0x59d7fb26da40_0 .net "out", 0 0, L_0x59d7fb3c0b60;  alias, 1 drivers
S_0x59d7fb26d360 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb26d190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3c0b60 .functor NAND 1, L_0x59d7fb3bf540, L_0x59d7fb3bf540, C4<1>, C4<1>;
v0x59d7fb26d5b0_0 .net "in_a", 0 0, L_0x59d7fb3bf540;  alias, 1 drivers
v0x59d7fb26d780_0 .net "in_b", 0 0, L_0x59d7fb3bf540;  alias, 1 drivers
v0x59d7fb26d840_0 .net "out", 0 0, L_0x59d7fb3c0b60;  alias, 1 drivers
S_0x59d7fb26db40 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb26a680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb26e280_0 .net "in_a", 0 0, L_0x59d7fb3c04b0;  alias, 1 drivers
v0x59d7fb26e320_0 .net "out", 0 0, L_0x59d7fb3c0d70;  alias, 1 drivers
S_0x59d7fb26dd60 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb26db40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3c0d70 .functor NAND 1, L_0x59d7fb3c04b0, L_0x59d7fb3c04b0, C4<1>, C4<1>;
v0x59d7fb26dfd0_0 .net "in_a", 0 0, L_0x59d7fb3c04b0;  alias, 1 drivers
v0x59d7fb26e090_0 .net "in_b", 0 0, L_0x59d7fb3c04b0;  alias, 1 drivers
v0x59d7fb26e150_0 .net "out", 0 0, L_0x59d7fb3c0d70;  alias, 1 drivers
S_0x59d7fb26e420 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb26a680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb273e60_0 .net "branch1_out", 0 0, L_0x59d7fb3c10e0;  1 drivers
v0x59d7fb273f90_0 .net "branch2_out", 0 0, L_0x59d7fb3c1260;  1 drivers
v0x59d7fb2740e0_0 .net "in_a", 0 0, L_0x59d7fb3c0cc0;  alias, 1 drivers
v0x59d7fb2741b0_0 .net "in_b", 0 0, L_0x59d7fb3c0ed0;  alias, 1 drivers
v0x59d7fb274250_0 .net "out", 0 0, L_0x59d7fb3c13e0;  alias, 1 drivers
v0x59d7fb2742f0_0 .net "temp1_out", 0 0, L_0x59d7fb3c1030;  1 drivers
v0x59d7fb274390_0 .net "temp2_out", 0 0, L_0x59d7fb3c11b0;  1 drivers
v0x59d7fb274430_0 .net "temp3_out", 0 0, L_0x59d7fb3c1330;  1 drivers
S_0x59d7fb26e6a0 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb26e420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb26f6a0_0 .net "in_a", 0 0, L_0x59d7fb3c0cc0;  alias, 1 drivers
v0x59d7fb26f740_0 .net "in_b", 0 0, L_0x59d7fb3c0cc0;  alias, 1 drivers
v0x59d7fb26f800_0 .net "out", 0 0, L_0x59d7fb3c1030;  alias, 1 drivers
v0x59d7fb26f920_0 .net "temp_out", 0 0, L_0x59d7fb3c0f80;  1 drivers
S_0x59d7fb26e910 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb26e6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3c0f80 .functor NAND 1, L_0x59d7fb3c0cc0, L_0x59d7fb3c0cc0, C4<1>, C4<1>;
v0x59d7fb26eb80_0 .net "in_a", 0 0, L_0x59d7fb3c0cc0;  alias, 1 drivers
v0x59d7fb26ec40_0 .net "in_b", 0 0, L_0x59d7fb3c0cc0;  alias, 1 drivers
v0x59d7fb26ed00_0 .net "out", 0 0, L_0x59d7fb3c0f80;  alias, 1 drivers
S_0x59d7fb26ee00 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb26e6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb26f4f0_0 .net "in_a", 0 0, L_0x59d7fb3c0f80;  alias, 1 drivers
v0x59d7fb26f590_0 .net "out", 0 0, L_0x59d7fb3c1030;  alias, 1 drivers
S_0x59d7fb26efd0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb26ee00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3c1030 .functor NAND 1, L_0x59d7fb3c0f80, L_0x59d7fb3c0f80, C4<1>, C4<1>;
v0x59d7fb26f240_0 .net "in_a", 0 0, L_0x59d7fb3c0f80;  alias, 1 drivers
v0x59d7fb26f300_0 .net "in_b", 0 0, L_0x59d7fb3c0f80;  alias, 1 drivers
v0x59d7fb26f3f0_0 .net "out", 0 0, L_0x59d7fb3c1030;  alias, 1 drivers
S_0x59d7fb26fa90 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb26e420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb270ac0_0 .net "in_a", 0 0, L_0x59d7fb3c0ed0;  alias, 1 drivers
v0x59d7fb270b60_0 .net "in_b", 0 0, L_0x59d7fb3c0ed0;  alias, 1 drivers
v0x59d7fb270c20_0 .net "out", 0 0, L_0x59d7fb3c11b0;  alias, 1 drivers
v0x59d7fb270d40_0 .net "temp_out", 0 0, L_0x59d7fb2728e0;  1 drivers
S_0x59d7fb26fc70 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb26fa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2728e0 .functor NAND 1, L_0x59d7fb3c0ed0, L_0x59d7fb3c0ed0, C4<1>, C4<1>;
v0x59d7fb26fee0_0 .net "in_a", 0 0, L_0x59d7fb3c0ed0;  alias, 1 drivers
v0x59d7fb26ffa0_0 .net "in_b", 0 0, L_0x59d7fb3c0ed0;  alias, 1 drivers
v0x59d7fb2700f0_0 .net "out", 0 0, L_0x59d7fb2728e0;  alias, 1 drivers
S_0x59d7fb2701f0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb26fa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb270910_0 .net "in_a", 0 0, L_0x59d7fb2728e0;  alias, 1 drivers
v0x59d7fb2709b0_0 .net "out", 0 0, L_0x59d7fb3c11b0;  alias, 1 drivers
S_0x59d7fb2703c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2701f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3c11b0 .functor NAND 1, L_0x59d7fb2728e0, L_0x59d7fb2728e0, C4<1>, C4<1>;
v0x59d7fb270630_0 .net "in_a", 0 0, L_0x59d7fb2728e0;  alias, 1 drivers
v0x59d7fb270720_0 .net "in_b", 0 0, L_0x59d7fb2728e0;  alias, 1 drivers
v0x59d7fb270810_0 .net "out", 0 0, L_0x59d7fb3c11b0;  alias, 1 drivers
S_0x59d7fb270eb0 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb26e420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb271ef0_0 .net "in_a", 0 0, L_0x59d7fb3c10e0;  alias, 1 drivers
v0x59d7fb271fc0_0 .net "in_b", 0 0, L_0x59d7fb3c1260;  alias, 1 drivers
v0x59d7fb272090_0 .net "out", 0 0, L_0x59d7fb3c1330;  alias, 1 drivers
v0x59d7fb2721b0_0 .net "temp_out", 0 0, L_0x59d7fb273250;  1 drivers
S_0x59d7fb271090 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb270eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb273250 .functor NAND 1, L_0x59d7fb3c10e0, L_0x59d7fb3c1260, C4<1>, C4<1>;
v0x59d7fb2712e0_0 .net "in_a", 0 0, L_0x59d7fb3c10e0;  alias, 1 drivers
v0x59d7fb2713c0_0 .net "in_b", 0 0, L_0x59d7fb3c1260;  alias, 1 drivers
v0x59d7fb271480_0 .net "out", 0 0, L_0x59d7fb273250;  alias, 1 drivers
S_0x59d7fb2715d0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb270eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb271d40_0 .net "in_a", 0 0, L_0x59d7fb273250;  alias, 1 drivers
v0x59d7fb271de0_0 .net "out", 0 0, L_0x59d7fb3c1330;  alias, 1 drivers
S_0x59d7fb2717f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2715d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3c1330 .functor NAND 1, L_0x59d7fb273250, L_0x59d7fb273250, C4<1>, C4<1>;
v0x59d7fb271a60_0 .net "in_a", 0 0, L_0x59d7fb273250;  alias, 1 drivers
v0x59d7fb271b50_0 .net "in_b", 0 0, L_0x59d7fb273250;  alias, 1 drivers
v0x59d7fb271c40_0 .net "out", 0 0, L_0x59d7fb3c1330;  alias, 1 drivers
S_0x59d7fb272300 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb26e420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb272a30_0 .net "in_a", 0 0, L_0x59d7fb3c1030;  alias, 1 drivers
v0x59d7fb272ad0_0 .net "out", 0 0, L_0x59d7fb3c10e0;  alias, 1 drivers
S_0x59d7fb2724d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb272300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3c10e0 .functor NAND 1, L_0x59d7fb3c1030, L_0x59d7fb3c1030, C4<1>, C4<1>;
v0x59d7fb272740_0 .net "in_a", 0 0, L_0x59d7fb3c1030;  alias, 1 drivers
v0x59d7fb272800_0 .net "in_b", 0 0, L_0x59d7fb3c1030;  alias, 1 drivers
v0x59d7fb272950_0 .net "out", 0 0, L_0x59d7fb3c10e0;  alias, 1 drivers
S_0x59d7fb272bd0 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb26e420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2733a0_0 .net "in_a", 0 0, L_0x59d7fb3c11b0;  alias, 1 drivers
v0x59d7fb273440_0 .net "out", 0 0, L_0x59d7fb3c1260;  alias, 1 drivers
S_0x59d7fb272e40 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb272bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3c1260 .functor NAND 1, L_0x59d7fb3c11b0, L_0x59d7fb3c11b0, C4<1>, C4<1>;
v0x59d7fb2730b0_0 .net "in_a", 0 0, L_0x59d7fb3c11b0;  alias, 1 drivers
v0x59d7fb273170_0 .net "in_b", 0 0, L_0x59d7fb3c11b0;  alias, 1 drivers
v0x59d7fb2732c0_0 .net "out", 0 0, L_0x59d7fb3c1260;  alias, 1 drivers
S_0x59d7fb273540 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb26e420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb273ce0_0 .net "in_a", 0 0, L_0x59d7fb3c1330;  alias, 1 drivers
v0x59d7fb273d80_0 .net "out", 0 0, L_0x59d7fb3c13e0;  alias, 1 drivers
S_0x59d7fb273760 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb273540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3c13e0 .functor NAND 1, L_0x59d7fb3c1330, L_0x59d7fb3c1330, C4<1>, C4<1>;
v0x59d7fb2739d0_0 .net "in_a", 0 0, L_0x59d7fb3c1330;  alias, 1 drivers
v0x59d7fb273a90_0 .net "in_b", 0 0, L_0x59d7fb3c1330;  alias, 1 drivers
v0x59d7fb273be0_0 .net "out", 0 0, L_0x59d7fb3c13e0;  alias, 1 drivers
S_0x59d7fb274f60 .scope module, "or_gate" "Or" 3 10, 9 3 0, S_0x59d7fb25ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb27a950_0 .net "branch1_out", 0 0, L_0x59d7fb3c1670;  1 drivers
v0x59d7fb27aa80_0 .net "branch2_out", 0 0, L_0x59d7fb3c1900;  1 drivers
v0x59d7fb27abd0_0 .net "in_a", 0 0, L_0x59d7fb3bf960;  alias, 1 drivers
v0x59d7fb27adb0_0 .net "in_b", 0 0, L_0x59d7fb3c0ab0;  alias, 1 drivers
v0x59d7fb27af60_0 .net "out", 0 0, L_0x59d7fb3c1b90;  alias, 1 drivers
v0x59d7fb27b000_0 .net "temp1_out", 0 0, L_0x59d7fb3c15c0;  1 drivers
v0x59d7fb27b0a0_0 .net "temp2_out", 0 0, L_0x59d7fb3c1850;  1 drivers
v0x59d7fb27b140_0 .net "temp3_out", 0 0, L_0x59d7fb3c1ae0;  1 drivers
S_0x59d7fb2750f0 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb274f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb276190_0 .net "in_a", 0 0, L_0x59d7fb3bf960;  alias, 1 drivers
v0x59d7fb276230_0 .net "in_b", 0 0, L_0x59d7fb3bf960;  alias, 1 drivers
v0x59d7fb2762f0_0 .net "out", 0 0, L_0x59d7fb3c15c0;  alias, 1 drivers
v0x59d7fb276410_0 .net "temp_out", 0 0, L_0x59d7fb273b70;  1 drivers
S_0x59d7fb275310 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2750f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb273b70 .functor NAND 1, L_0x59d7fb3bf960, L_0x59d7fb3bf960, C4<1>, C4<1>;
v0x59d7fb275580_0 .net "in_a", 0 0, L_0x59d7fb3bf960;  alias, 1 drivers
v0x59d7fb2756d0_0 .net "in_b", 0 0, L_0x59d7fb3bf960;  alias, 1 drivers
v0x59d7fb275790_0 .net "out", 0 0, L_0x59d7fb273b70;  alias, 1 drivers
S_0x59d7fb2758c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2750f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb275fe0_0 .net "in_a", 0 0, L_0x59d7fb273b70;  alias, 1 drivers
v0x59d7fb276080_0 .net "out", 0 0, L_0x59d7fb3c15c0;  alias, 1 drivers
S_0x59d7fb275a90 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2758c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3c15c0 .functor NAND 1, L_0x59d7fb273b70, L_0x59d7fb273b70, C4<1>, C4<1>;
v0x59d7fb275d00_0 .net "in_a", 0 0, L_0x59d7fb273b70;  alias, 1 drivers
v0x59d7fb275df0_0 .net "in_b", 0 0, L_0x59d7fb273b70;  alias, 1 drivers
v0x59d7fb275ee0_0 .net "out", 0 0, L_0x59d7fb3c15c0;  alias, 1 drivers
S_0x59d7fb276580 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb274f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2775b0_0 .net "in_a", 0 0, L_0x59d7fb3c0ab0;  alias, 1 drivers
v0x59d7fb277650_0 .net "in_b", 0 0, L_0x59d7fb3c0ab0;  alias, 1 drivers
v0x59d7fb277710_0 .net "out", 0 0, L_0x59d7fb3c1850;  alias, 1 drivers
v0x59d7fb277830_0 .net "temp_out", 0 0, L_0x59d7fb2793d0;  1 drivers
S_0x59d7fb276760 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb276580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2793d0 .functor NAND 1, L_0x59d7fb3c0ab0, L_0x59d7fb3c0ab0, C4<1>, C4<1>;
v0x59d7fb2769d0_0 .net "in_a", 0 0, L_0x59d7fb3c0ab0;  alias, 1 drivers
v0x59d7fb276b20_0 .net "in_b", 0 0, L_0x59d7fb3c0ab0;  alias, 1 drivers
v0x59d7fb276be0_0 .net "out", 0 0, L_0x59d7fb2793d0;  alias, 1 drivers
S_0x59d7fb276ce0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb276580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb277400_0 .net "in_a", 0 0, L_0x59d7fb2793d0;  alias, 1 drivers
v0x59d7fb2774a0_0 .net "out", 0 0, L_0x59d7fb3c1850;  alias, 1 drivers
S_0x59d7fb276eb0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb276ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3c1850 .functor NAND 1, L_0x59d7fb2793d0, L_0x59d7fb2793d0, C4<1>, C4<1>;
v0x59d7fb277120_0 .net "in_a", 0 0, L_0x59d7fb2793d0;  alias, 1 drivers
v0x59d7fb277210_0 .net "in_b", 0 0, L_0x59d7fb2793d0;  alias, 1 drivers
v0x59d7fb277300_0 .net "out", 0 0, L_0x59d7fb3c1850;  alias, 1 drivers
S_0x59d7fb2779a0 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb274f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2789e0_0 .net "in_a", 0 0, L_0x59d7fb3c1670;  alias, 1 drivers
v0x59d7fb278ab0_0 .net "in_b", 0 0, L_0x59d7fb3c1900;  alias, 1 drivers
v0x59d7fb278b80_0 .net "out", 0 0, L_0x59d7fb3c1ae0;  alias, 1 drivers
v0x59d7fb278ca0_0 .net "temp_out", 0 0, L_0x59d7fb279d40;  1 drivers
S_0x59d7fb277b80 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2779a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb279d40 .functor NAND 1, L_0x59d7fb3c1670, L_0x59d7fb3c1900, C4<1>, C4<1>;
v0x59d7fb277dd0_0 .net "in_a", 0 0, L_0x59d7fb3c1670;  alias, 1 drivers
v0x59d7fb277eb0_0 .net "in_b", 0 0, L_0x59d7fb3c1900;  alias, 1 drivers
v0x59d7fb277f70_0 .net "out", 0 0, L_0x59d7fb279d40;  alias, 1 drivers
S_0x59d7fb2780c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2779a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb278830_0 .net "in_a", 0 0, L_0x59d7fb279d40;  alias, 1 drivers
v0x59d7fb2788d0_0 .net "out", 0 0, L_0x59d7fb3c1ae0;  alias, 1 drivers
S_0x59d7fb2782e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2780c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3c1ae0 .functor NAND 1, L_0x59d7fb279d40, L_0x59d7fb279d40, C4<1>, C4<1>;
v0x59d7fb278550_0 .net "in_a", 0 0, L_0x59d7fb279d40;  alias, 1 drivers
v0x59d7fb278640_0 .net "in_b", 0 0, L_0x59d7fb279d40;  alias, 1 drivers
v0x59d7fb278730_0 .net "out", 0 0, L_0x59d7fb3c1ae0;  alias, 1 drivers
S_0x59d7fb278df0 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb274f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb279520_0 .net "in_a", 0 0, L_0x59d7fb3c15c0;  alias, 1 drivers
v0x59d7fb2795c0_0 .net "out", 0 0, L_0x59d7fb3c1670;  alias, 1 drivers
S_0x59d7fb278fc0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb278df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3c1670 .functor NAND 1, L_0x59d7fb3c15c0, L_0x59d7fb3c15c0, C4<1>, C4<1>;
v0x59d7fb279230_0 .net "in_a", 0 0, L_0x59d7fb3c15c0;  alias, 1 drivers
v0x59d7fb2792f0_0 .net "in_b", 0 0, L_0x59d7fb3c15c0;  alias, 1 drivers
v0x59d7fb279440_0 .net "out", 0 0, L_0x59d7fb3c1670;  alias, 1 drivers
S_0x59d7fb2796c0 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb274f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb279e90_0 .net "in_a", 0 0, L_0x59d7fb3c1850;  alias, 1 drivers
v0x59d7fb279f30_0 .net "out", 0 0, L_0x59d7fb3c1900;  alias, 1 drivers
S_0x59d7fb279930 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2796c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3c1900 .functor NAND 1, L_0x59d7fb3c1850, L_0x59d7fb3c1850, C4<1>, C4<1>;
v0x59d7fb279ba0_0 .net "in_a", 0 0, L_0x59d7fb3c1850;  alias, 1 drivers
v0x59d7fb279c60_0 .net "in_b", 0 0, L_0x59d7fb3c1850;  alias, 1 drivers
v0x59d7fb279db0_0 .net "out", 0 0, L_0x59d7fb3c1900;  alias, 1 drivers
S_0x59d7fb27a030 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb274f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb27a7d0_0 .net "in_a", 0 0, L_0x59d7fb3c1ae0;  alias, 1 drivers
v0x59d7fb27a870_0 .net "out", 0 0, L_0x59d7fb3c1b90;  alias, 1 drivers
S_0x59d7fb27a250 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb27a030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3c1b90 .functor NAND 1, L_0x59d7fb3c1ae0, L_0x59d7fb3c1ae0, C4<1>, C4<1>;
v0x59d7fb27a4c0_0 .net "in_a", 0 0, L_0x59d7fb3c1ae0;  alias, 1 drivers
v0x59d7fb27a580_0 .net "in_b", 0 0, L_0x59d7fb3c1ae0;  alias, 1 drivers
v0x59d7fb27a6d0_0 .net "out", 0 0, L_0x59d7fb3c1b90;  alias, 1 drivers
S_0x59d7fb27b7a0 .scope module, "fa_gate2" "FullAdder" 2 9, 3 3 0, S_0x59d7fb15f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
v0x59d7fb299c20_0 .net "a", 0 0, L_0x59d7fb3a0a40;  1 drivers
v0x59d7fb299cc0_0 .net "b", 0 0, L_0x59d7fb3a0ae0;  1 drivers
v0x59d7fb299d80_0 .net "c", 0 0, L_0x59d7fb39d490;  alias, 1 drivers
v0x59d7fb299e20_0 .net "carry", 0 0, L_0x59d7fb3a08a0;  alias, 1 drivers
v0x59d7fb299ec0_0 .net "sum", 0 0, L_0x59d7fb3a00f0;  1 drivers
v0x59d7fb299f60_0 .net "tmp_carry_out_1", 0 0, L_0x59d7fb39e4c0;  1 drivers
v0x59d7fb29a000_0 .net "tmp_carry_out_2", 0 0, L_0x59d7fb39f7c0;  1 drivers
v0x59d7fb29a0a0_0 .net "tmp_sum_out", 0 0, L_0x59d7fb39f130;  1 drivers
S_0x59d7fb27ba00 .scope module, "ha_gate1" "HalfAdder" 3 8, 4 3 0, S_0x59d7fb27b7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb287580_0 .net "a", 0 0, L_0x59d7fb3a0a40;  alias, 1 drivers
v0x59d7fb287730_0 .net "b", 0 0, L_0x59d7fb3a0ae0;  alias, 1 drivers
v0x59d7fb287900_0 .net "carry", 0 0, L_0x59d7fb39e4c0;  alias, 1 drivers
v0x59d7fb2879a0_0 .net "sum", 0 0, L_0x59d7fb39f130;  alias, 1 drivers
S_0x59d7fb27bc70 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb27ba00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb27cd60_0 .net "in_a", 0 0, L_0x59d7fb3a0a40;  alias, 1 drivers
v0x59d7fb27ce30_0 .net "in_b", 0 0, L_0x59d7fb3a0ae0;  alias, 1 drivers
v0x59d7fb27cf00_0 .net "out", 0 0, L_0x59d7fb39e4c0;  alias, 1 drivers
v0x59d7fb27d020_0 .net "temp_out", 0 0, L_0x59d7fb39e430;  1 drivers
S_0x59d7fb27bee0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb27bc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39e430 .functor NAND 1, L_0x59d7fb3a0a40, L_0x59d7fb3a0ae0, C4<1>, C4<1>;
v0x59d7fb27c150_0 .net "in_a", 0 0, L_0x59d7fb3a0a40;  alias, 1 drivers
v0x59d7fb27c230_0 .net "in_b", 0 0, L_0x59d7fb3a0ae0;  alias, 1 drivers
v0x59d7fb27c2f0_0 .net "out", 0 0, L_0x59d7fb39e430;  alias, 1 drivers
S_0x59d7fb27c440 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb27bc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb27cbb0_0 .net "in_a", 0 0, L_0x59d7fb39e430;  alias, 1 drivers
v0x59d7fb27cc50_0 .net "out", 0 0, L_0x59d7fb39e4c0;  alias, 1 drivers
S_0x59d7fb27c660 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb27c440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39e4c0 .functor NAND 1, L_0x59d7fb39e430, L_0x59d7fb39e430, C4<1>, C4<1>;
v0x59d7fb27c8d0_0 .net "in_a", 0 0, L_0x59d7fb39e430;  alias, 1 drivers
v0x59d7fb27c9c0_0 .net "in_b", 0 0, L_0x59d7fb39e430;  alias, 1 drivers
v0x59d7fb27cab0_0 .net "out", 0 0, L_0x59d7fb39e4c0;  alias, 1 drivers
S_0x59d7fb27d0e0 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb27ba00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb286ea0_0 .net "in_a", 0 0, L_0x59d7fb3a0a40;  alias, 1 drivers
v0x59d7fb286f40_0 .net "in_b", 0 0, L_0x59d7fb3a0ae0;  alias, 1 drivers
v0x59d7fb287000_0 .net "out", 0 0, L_0x59d7fb39f130;  alias, 1 drivers
v0x59d7fb2870a0_0 .net "temp_a_and_out", 0 0, L_0x59d7fb39e6d0;  1 drivers
v0x59d7fb287250_0 .net "temp_a_out", 0 0, L_0x59d7fb39e570;  1 drivers
v0x59d7fb2872f0_0 .net "temp_b_and_out", 0 0, L_0x59d7fb39e8e0;  1 drivers
v0x59d7fb2874a0_0 .net "temp_b_out", 0 0, L_0x59d7fb39e780;  1 drivers
S_0x59d7fb27d2c0 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb27d0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb27e380_0 .net "in_a", 0 0, L_0x59d7fb3a0a40;  alias, 1 drivers
v0x59d7fb27e420_0 .net "in_b", 0 0, L_0x59d7fb39e570;  alias, 1 drivers
v0x59d7fb27e510_0 .net "out", 0 0, L_0x59d7fb39e6d0;  alias, 1 drivers
v0x59d7fb27e630_0 .net "temp_out", 0 0, L_0x59d7fb39e620;  1 drivers
S_0x59d7fb27d530 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb27d2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39e620 .functor NAND 1, L_0x59d7fb3a0a40, L_0x59d7fb39e570, C4<1>, C4<1>;
v0x59d7fb27d7a0_0 .net "in_a", 0 0, L_0x59d7fb3a0a40;  alias, 1 drivers
v0x59d7fb27d8b0_0 .net "in_b", 0 0, L_0x59d7fb39e570;  alias, 1 drivers
v0x59d7fb27d970_0 .net "out", 0 0, L_0x59d7fb39e620;  alias, 1 drivers
S_0x59d7fb27da90 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb27d2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb27e1d0_0 .net "in_a", 0 0, L_0x59d7fb39e620;  alias, 1 drivers
v0x59d7fb27e270_0 .net "out", 0 0, L_0x59d7fb39e6d0;  alias, 1 drivers
S_0x59d7fb27dcb0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb27da90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39e6d0 .functor NAND 1, L_0x59d7fb39e620, L_0x59d7fb39e620, C4<1>, C4<1>;
v0x59d7fb27df20_0 .net "in_a", 0 0, L_0x59d7fb39e620;  alias, 1 drivers
v0x59d7fb27dfe0_0 .net "in_b", 0 0, L_0x59d7fb39e620;  alias, 1 drivers
v0x59d7fb27e0d0_0 .net "out", 0 0, L_0x59d7fb39e6d0;  alias, 1 drivers
S_0x59d7fb27e6f0 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb27d0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb27f720_0 .net "in_a", 0 0, L_0x59d7fb3a0ae0;  alias, 1 drivers
v0x59d7fb27f7c0_0 .net "in_b", 0 0, L_0x59d7fb39e780;  alias, 1 drivers
v0x59d7fb27f8b0_0 .net "out", 0 0, L_0x59d7fb39e8e0;  alias, 1 drivers
v0x59d7fb27f9d0_0 .net "temp_out", 0 0, L_0x59d7fb39e830;  1 drivers
S_0x59d7fb27e8d0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb27e6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39e830 .functor NAND 1, L_0x59d7fb3a0ae0, L_0x59d7fb39e780, C4<1>, C4<1>;
v0x59d7fb27eb40_0 .net "in_a", 0 0, L_0x59d7fb3a0ae0;  alias, 1 drivers
v0x59d7fb27ec50_0 .net "in_b", 0 0, L_0x59d7fb39e780;  alias, 1 drivers
v0x59d7fb27ed10_0 .net "out", 0 0, L_0x59d7fb39e830;  alias, 1 drivers
S_0x59d7fb27ee30 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb27e6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb27f570_0 .net "in_a", 0 0, L_0x59d7fb39e830;  alias, 1 drivers
v0x59d7fb27f610_0 .net "out", 0 0, L_0x59d7fb39e8e0;  alias, 1 drivers
S_0x59d7fb27f050 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb27ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39e8e0 .functor NAND 1, L_0x59d7fb39e830, L_0x59d7fb39e830, C4<1>, C4<1>;
v0x59d7fb27f2c0_0 .net "in_a", 0 0, L_0x59d7fb39e830;  alias, 1 drivers
v0x59d7fb27f380_0 .net "in_b", 0 0, L_0x59d7fb39e830;  alias, 1 drivers
v0x59d7fb27f470_0 .net "out", 0 0, L_0x59d7fb39e8e0;  alias, 1 drivers
S_0x59d7fb27fb20 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb27d0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb280260_0 .net "in_a", 0 0, L_0x59d7fb3a0ae0;  alias, 1 drivers
v0x59d7fb280300_0 .net "out", 0 0, L_0x59d7fb39e570;  alias, 1 drivers
S_0x59d7fb27fcf0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb27fb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39e570 .functor NAND 1, L_0x59d7fb3a0ae0, L_0x59d7fb3a0ae0, C4<1>, C4<1>;
v0x59d7fb27ff40_0 .net "in_a", 0 0, L_0x59d7fb3a0ae0;  alias, 1 drivers
v0x59d7fb280090_0 .net "in_b", 0 0, L_0x59d7fb3a0ae0;  alias, 1 drivers
v0x59d7fb280150_0 .net "out", 0 0, L_0x59d7fb39e570;  alias, 1 drivers
S_0x59d7fb280400 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb27d0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb280b80_0 .net "in_a", 0 0, L_0x59d7fb3a0a40;  alias, 1 drivers
v0x59d7fb280c20_0 .net "out", 0 0, L_0x59d7fb39e780;  alias, 1 drivers
S_0x59d7fb280620 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb280400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39e780 .functor NAND 1, L_0x59d7fb3a0a40, L_0x59d7fb3a0a40, C4<1>, C4<1>;
v0x59d7fb280890_0 .net "in_a", 0 0, L_0x59d7fb3a0a40;  alias, 1 drivers
v0x59d7fb2809e0_0 .net "in_b", 0 0, L_0x59d7fb3a0a40;  alias, 1 drivers
v0x59d7fb280aa0_0 .net "out", 0 0, L_0x59d7fb39e780;  alias, 1 drivers
S_0x59d7fb280d20 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb27d0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2867f0_0 .net "branch1_out", 0 0, L_0x59d7fb39eaf0;  1 drivers
v0x59d7fb286920_0 .net "branch2_out", 0 0, L_0x59d7fb39ee10;  1 drivers
v0x59d7fb286a70_0 .net "in_a", 0 0, L_0x59d7fb39e6d0;  alias, 1 drivers
v0x59d7fb286b40_0 .net "in_b", 0 0, L_0x59d7fb39e8e0;  alias, 1 drivers
v0x59d7fb286be0_0 .net "out", 0 0, L_0x59d7fb39f130;  alias, 1 drivers
v0x59d7fb286c80_0 .net "temp1_out", 0 0, L_0x59d7fb39ea40;  1 drivers
v0x59d7fb286d20_0 .net "temp2_out", 0 0, L_0x59d7fb39ed60;  1 drivers
v0x59d7fb286dc0_0 .net "temp3_out", 0 0, L_0x59d7fb39f080;  1 drivers
S_0x59d7fb280fa0 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb280d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb282030_0 .net "in_a", 0 0, L_0x59d7fb39e6d0;  alias, 1 drivers
v0x59d7fb2820d0_0 .net "in_b", 0 0, L_0x59d7fb39e6d0;  alias, 1 drivers
v0x59d7fb282190_0 .net "out", 0 0, L_0x59d7fb39ea40;  alias, 1 drivers
v0x59d7fb2822b0_0 .net "temp_out", 0 0, L_0x59d7fb39e990;  1 drivers
S_0x59d7fb281210 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb280fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39e990 .functor NAND 1, L_0x59d7fb39e6d0, L_0x59d7fb39e6d0, C4<1>, C4<1>;
v0x59d7fb281480_0 .net "in_a", 0 0, L_0x59d7fb39e6d0;  alias, 1 drivers
v0x59d7fb281540_0 .net "in_b", 0 0, L_0x59d7fb39e6d0;  alias, 1 drivers
v0x59d7fb281690_0 .net "out", 0 0, L_0x59d7fb39e990;  alias, 1 drivers
S_0x59d7fb281790 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb280fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb281e80_0 .net "in_a", 0 0, L_0x59d7fb39e990;  alias, 1 drivers
v0x59d7fb281f20_0 .net "out", 0 0, L_0x59d7fb39ea40;  alias, 1 drivers
S_0x59d7fb281960 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb281790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39ea40 .functor NAND 1, L_0x59d7fb39e990, L_0x59d7fb39e990, C4<1>, C4<1>;
v0x59d7fb281bd0_0 .net "in_a", 0 0, L_0x59d7fb39e990;  alias, 1 drivers
v0x59d7fb281c90_0 .net "in_b", 0 0, L_0x59d7fb39e990;  alias, 1 drivers
v0x59d7fb281d80_0 .net "out", 0 0, L_0x59d7fb39ea40;  alias, 1 drivers
S_0x59d7fb282420 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb280d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb283450_0 .net "in_a", 0 0, L_0x59d7fb39e8e0;  alias, 1 drivers
v0x59d7fb2834f0_0 .net "in_b", 0 0, L_0x59d7fb39e8e0;  alias, 1 drivers
v0x59d7fb2835b0_0 .net "out", 0 0, L_0x59d7fb39ed60;  alias, 1 drivers
v0x59d7fb2836d0_0 .net "temp_out", 0 0, L_0x59d7fb39ecb0;  1 drivers
S_0x59d7fb282600 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb282420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39ecb0 .functor NAND 1, L_0x59d7fb39e8e0, L_0x59d7fb39e8e0, C4<1>, C4<1>;
v0x59d7fb282870_0 .net "in_a", 0 0, L_0x59d7fb39e8e0;  alias, 1 drivers
v0x59d7fb282930_0 .net "in_b", 0 0, L_0x59d7fb39e8e0;  alias, 1 drivers
v0x59d7fb282a80_0 .net "out", 0 0, L_0x59d7fb39ecb0;  alias, 1 drivers
S_0x59d7fb282b80 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb282420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2832a0_0 .net "in_a", 0 0, L_0x59d7fb39ecb0;  alias, 1 drivers
v0x59d7fb283340_0 .net "out", 0 0, L_0x59d7fb39ed60;  alias, 1 drivers
S_0x59d7fb282d50 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb282b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39ed60 .functor NAND 1, L_0x59d7fb39ecb0, L_0x59d7fb39ecb0, C4<1>, C4<1>;
v0x59d7fb282fc0_0 .net "in_a", 0 0, L_0x59d7fb39ecb0;  alias, 1 drivers
v0x59d7fb2830b0_0 .net "in_b", 0 0, L_0x59d7fb39ecb0;  alias, 1 drivers
v0x59d7fb2831a0_0 .net "out", 0 0, L_0x59d7fb39ed60;  alias, 1 drivers
S_0x59d7fb283840 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb280d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb284880_0 .net "in_a", 0 0, L_0x59d7fb39eaf0;  alias, 1 drivers
v0x59d7fb284950_0 .net "in_b", 0 0, L_0x59d7fb39ee10;  alias, 1 drivers
v0x59d7fb284a20_0 .net "out", 0 0, L_0x59d7fb39f080;  alias, 1 drivers
v0x59d7fb284b40_0 .net "temp_out", 0 0, L_0x59d7fb39efd0;  1 drivers
S_0x59d7fb283a20 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb283840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39efd0 .functor NAND 1, L_0x59d7fb39eaf0, L_0x59d7fb39ee10, C4<1>, C4<1>;
v0x59d7fb283c70_0 .net "in_a", 0 0, L_0x59d7fb39eaf0;  alias, 1 drivers
v0x59d7fb283d50_0 .net "in_b", 0 0, L_0x59d7fb39ee10;  alias, 1 drivers
v0x59d7fb283e10_0 .net "out", 0 0, L_0x59d7fb39efd0;  alias, 1 drivers
S_0x59d7fb283f60 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb283840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2846d0_0 .net "in_a", 0 0, L_0x59d7fb39efd0;  alias, 1 drivers
v0x59d7fb284770_0 .net "out", 0 0, L_0x59d7fb39f080;  alias, 1 drivers
S_0x59d7fb284180 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb283f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39f080 .functor NAND 1, L_0x59d7fb39efd0, L_0x59d7fb39efd0, C4<1>, C4<1>;
v0x59d7fb2843f0_0 .net "in_a", 0 0, L_0x59d7fb39efd0;  alias, 1 drivers
v0x59d7fb2844e0_0 .net "in_b", 0 0, L_0x59d7fb39efd0;  alias, 1 drivers
v0x59d7fb2845d0_0 .net "out", 0 0, L_0x59d7fb39f080;  alias, 1 drivers
S_0x59d7fb284c90 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb280d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2853c0_0 .net "in_a", 0 0, L_0x59d7fb39ea40;  alias, 1 drivers
v0x59d7fb285460_0 .net "out", 0 0, L_0x59d7fb39eaf0;  alias, 1 drivers
S_0x59d7fb284e60 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb284c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39eaf0 .functor NAND 1, L_0x59d7fb39ea40, L_0x59d7fb39ea40, C4<1>, C4<1>;
v0x59d7fb2850d0_0 .net "in_a", 0 0, L_0x59d7fb39ea40;  alias, 1 drivers
v0x59d7fb285190_0 .net "in_b", 0 0, L_0x59d7fb39ea40;  alias, 1 drivers
v0x59d7fb2852e0_0 .net "out", 0 0, L_0x59d7fb39eaf0;  alias, 1 drivers
S_0x59d7fb285560 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb280d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb285d30_0 .net "in_a", 0 0, L_0x59d7fb39ed60;  alias, 1 drivers
v0x59d7fb285dd0_0 .net "out", 0 0, L_0x59d7fb39ee10;  alias, 1 drivers
S_0x59d7fb2857d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb285560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39ee10 .functor NAND 1, L_0x59d7fb39ed60, L_0x59d7fb39ed60, C4<1>, C4<1>;
v0x59d7fb285a40_0 .net "in_a", 0 0, L_0x59d7fb39ed60;  alias, 1 drivers
v0x59d7fb285b00_0 .net "in_b", 0 0, L_0x59d7fb39ed60;  alias, 1 drivers
v0x59d7fb285c50_0 .net "out", 0 0, L_0x59d7fb39ee10;  alias, 1 drivers
S_0x59d7fb285ed0 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb280d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb286670_0 .net "in_a", 0 0, L_0x59d7fb39f080;  alias, 1 drivers
v0x59d7fb286710_0 .net "out", 0 0, L_0x59d7fb39f130;  alias, 1 drivers
S_0x59d7fb2860f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb285ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39f130 .functor NAND 1, L_0x59d7fb39f080, L_0x59d7fb39f080, C4<1>, C4<1>;
v0x59d7fb286360_0 .net "in_a", 0 0, L_0x59d7fb39f080;  alias, 1 drivers
v0x59d7fb286420_0 .net "in_b", 0 0, L_0x59d7fb39f080;  alias, 1 drivers
v0x59d7fb286570_0 .net "out", 0 0, L_0x59d7fb39f130;  alias, 1 drivers
S_0x59d7fb287a80 .scope module, "ha_gate2" "HalfAdder" 3 9, 4 3 0, S_0x59d7fb27b7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb293570_0 .net "a", 0 0, L_0x59d7fb39f130;  alias, 1 drivers
v0x59d7fb293610_0 .net "b", 0 0, L_0x59d7fb39d490;  alias, 1 drivers
v0x59d7fb2937e0_0 .net "carry", 0 0, L_0x59d7fb39f7c0;  alias, 1 drivers
v0x59d7fb293880_0 .net "sum", 0 0, L_0x59d7fb3a00f0;  alias, 1 drivers
S_0x59d7fb287ca0 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb287a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb288cb0_0 .net "in_a", 0 0, L_0x59d7fb39f130;  alias, 1 drivers
v0x59d7fb288d50_0 .net "in_b", 0 0, L_0x59d7fb39d490;  alias, 1 drivers
v0x59d7fb288e40_0 .net "out", 0 0, L_0x59d7fb39f7c0;  alias, 1 drivers
v0x59d7fb288f60_0 .net "temp_out", 0 0, L_0x59d7fb39f2f0;  1 drivers
S_0x59d7fb287e50 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb287ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39f2f0 .functor NAND 1, L_0x59d7fb39f130, L_0x59d7fb39d490, C4<1>, C4<1>;
v0x59d7fb2880c0_0 .net "in_a", 0 0, L_0x59d7fb39f130;  alias, 1 drivers
v0x59d7fb288180_0 .net "in_b", 0 0, L_0x59d7fb39d490;  alias, 1 drivers
v0x59d7fb288240_0 .net "out", 0 0, L_0x59d7fb39f2f0;  alias, 1 drivers
S_0x59d7fb288390 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb287ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb288b00_0 .net "in_a", 0 0, L_0x59d7fb39f2f0;  alias, 1 drivers
v0x59d7fb288ba0_0 .net "out", 0 0, L_0x59d7fb39f7c0;  alias, 1 drivers
S_0x59d7fb2885b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb288390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39f7c0 .functor NAND 1, L_0x59d7fb39f2f0, L_0x59d7fb39f2f0, C4<1>, C4<1>;
v0x59d7fb288820_0 .net "in_a", 0 0, L_0x59d7fb39f2f0;  alias, 1 drivers
v0x59d7fb288910_0 .net "in_b", 0 0, L_0x59d7fb39f2f0;  alias, 1 drivers
v0x59d7fb288a00_0 .net "out", 0 0, L_0x59d7fb39f7c0;  alias, 1 drivers
S_0x59d7fb289020 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb287a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb292e90_0 .net "in_a", 0 0, L_0x59d7fb39f130;  alias, 1 drivers
v0x59d7fb292f30_0 .net "in_b", 0 0, L_0x59d7fb39d490;  alias, 1 drivers
v0x59d7fb292ff0_0 .net "out", 0 0, L_0x59d7fb3a00f0;  alias, 1 drivers
v0x59d7fb293090_0 .net "temp_a_and_out", 0 0, L_0x59d7fb39f9d0;  1 drivers
v0x59d7fb293240_0 .net "temp_a_out", 0 0, L_0x59d7fb39f870;  1 drivers
v0x59d7fb2932e0_0 .net "temp_b_and_out", 0 0, L_0x59d7fb39fbe0;  1 drivers
v0x59d7fb293490_0 .net "temp_b_out", 0 0, L_0x59d7fb39fa80;  1 drivers
S_0x59d7fb289200 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb289020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb28a2a0_0 .net "in_a", 0 0, L_0x59d7fb39f130;  alias, 1 drivers
v0x59d7fb28a450_0 .net "in_b", 0 0, L_0x59d7fb39f870;  alias, 1 drivers
v0x59d7fb28a540_0 .net "out", 0 0, L_0x59d7fb39f9d0;  alias, 1 drivers
v0x59d7fb28a660_0 .net "temp_out", 0 0, L_0x59d7fb39f920;  1 drivers
S_0x59d7fb289470 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb289200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39f920 .functor NAND 1, L_0x59d7fb39f130, L_0x59d7fb39f870, C4<1>, C4<1>;
v0x59d7fb2896e0_0 .net "in_a", 0 0, L_0x59d7fb39f130;  alias, 1 drivers
v0x59d7fb2897a0_0 .net "in_b", 0 0, L_0x59d7fb39f870;  alias, 1 drivers
v0x59d7fb289860_0 .net "out", 0 0, L_0x59d7fb39f920;  alias, 1 drivers
S_0x59d7fb289980 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb289200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb28a0f0_0 .net "in_a", 0 0, L_0x59d7fb39f920;  alias, 1 drivers
v0x59d7fb28a190_0 .net "out", 0 0, L_0x59d7fb39f9d0;  alias, 1 drivers
S_0x59d7fb289ba0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb289980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39f9d0 .functor NAND 1, L_0x59d7fb39f920, L_0x59d7fb39f920, C4<1>, C4<1>;
v0x59d7fb289e10_0 .net "in_a", 0 0, L_0x59d7fb39f920;  alias, 1 drivers
v0x59d7fb289f00_0 .net "in_b", 0 0, L_0x59d7fb39f920;  alias, 1 drivers
v0x59d7fb289ff0_0 .net "out", 0 0, L_0x59d7fb39f9d0;  alias, 1 drivers
S_0x59d7fb28a720 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb289020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb28b750_0 .net "in_a", 0 0, L_0x59d7fb39d490;  alias, 1 drivers
v0x59d7fb28b7f0_0 .net "in_b", 0 0, L_0x59d7fb39fa80;  alias, 1 drivers
v0x59d7fb28b8e0_0 .net "out", 0 0, L_0x59d7fb39fbe0;  alias, 1 drivers
v0x59d7fb28ba00_0 .net "temp_out", 0 0, L_0x59d7fb39fb30;  1 drivers
S_0x59d7fb28a900 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb28a720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39fb30 .functor NAND 1, L_0x59d7fb39d490, L_0x59d7fb39fa80, C4<1>, C4<1>;
v0x59d7fb28ab70_0 .net "in_a", 0 0, L_0x59d7fb39d490;  alias, 1 drivers
v0x59d7fb28ac80_0 .net "in_b", 0 0, L_0x59d7fb39fa80;  alias, 1 drivers
v0x59d7fb28ad40_0 .net "out", 0 0, L_0x59d7fb39fb30;  alias, 1 drivers
S_0x59d7fb28ae60 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb28a720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb28b5a0_0 .net "in_a", 0 0, L_0x59d7fb39fb30;  alias, 1 drivers
v0x59d7fb28b640_0 .net "out", 0 0, L_0x59d7fb39fbe0;  alias, 1 drivers
S_0x59d7fb28b080 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb28ae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39fbe0 .functor NAND 1, L_0x59d7fb39fb30, L_0x59d7fb39fb30, C4<1>, C4<1>;
v0x59d7fb28b2f0_0 .net "in_a", 0 0, L_0x59d7fb39fb30;  alias, 1 drivers
v0x59d7fb28b3b0_0 .net "in_b", 0 0, L_0x59d7fb39fb30;  alias, 1 drivers
v0x59d7fb28b4a0_0 .net "out", 0 0, L_0x59d7fb39fbe0;  alias, 1 drivers
S_0x59d7fb28bb50 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb289020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb28c290_0 .net "in_a", 0 0, L_0x59d7fb39d490;  alias, 1 drivers
v0x59d7fb28c330_0 .net "out", 0 0, L_0x59d7fb39f870;  alias, 1 drivers
S_0x59d7fb28bd20 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb28bb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39f870 .functor NAND 1, L_0x59d7fb39d490, L_0x59d7fb39d490, C4<1>, C4<1>;
v0x59d7fb28bf70_0 .net "in_a", 0 0, L_0x59d7fb39d490;  alias, 1 drivers
v0x59d7fb28c0c0_0 .net "in_b", 0 0, L_0x59d7fb39d490;  alias, 1 drivers
v0x59d7fb28c180_0 .net "out", 0 0, L_0x59d7fb39f870;  alias, 1 drivers
S_0x59d7fb28c430 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb289020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb28cb70_0 .net "in_a", 0 0, L_0x59d7fb39f130;  alias, 1 drivers
v0x59d7fb28cc10_0 .net "out", 0 0, L_0x59d7fb39fa80;  alias, 1 drivers
S_0x59d7fb28c650 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb28c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39fa80 .functor NAND 1, L_0x59d7fb39f130, L_0x59d7fb39f130, C4<1>, C4<1>;
v0x59d7fb28c8c0_0 .net "in_a", 0 0, L_0x59d7fb39f130;  alias, 1 drivers
v0x59d7fb28c980_0 .net "in_b", 0 0, L_0x59d7fb39f130;  alias, 1 drivers
v0x59d7fb28ca40_0 .net "out", 0 0, L_0x59d7fb39fa80;  alias, 1 drivers
S_0x59d7fb28cd10 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb289020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2927e0_0 .net "branch1_out", 0 0, L_0x59d7fb39fdf0;  1 drivers
v0x59d7fb292910_0 .net "branch2_out", 0 0, L_0x59d7fb39ff70;  1 drivers
v0x59d7fb292a60_0 .net "in_a", 0 0, L_0x59d7fb39f9d0;  alias, 1 drivers
v0x59d7fb292b30_0 .net "in_b", 0 0, L_0x59d7fb39fbe0;  alias, 1 drivers
v0x59d7fb292bd0_0 .net "out", 0 0, L_0x59d7fb3a00f0;  alias, 1 drivers
v0x59d7fb292c70_0 .net "temp1_out", 0 0, L_0x59d7fb39fd40;  1 drivers
v0x59d7fb292d10_0 .net "temp2_out", 0 0, L_0x59d7fb39fec0;  1 drivers
v0x59d7fb292db0_0 .net "temp3_out", 0 0, L_0x59d7fb3a0040;  1 drivers
S_0x59d7fb28cf90 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb28cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb28e020_0 .net "in_a", 0 0, L_0x59d7fb39f9d0;  alias, 1 drivers
v0x59d7fb28e0c0_0 .net "in_b", 0 0, L_0x59d7fb39f9d0;  alias, 1 drivers
v0x59d7fb28e180_0 .net "out", 0 0, L_0x59d7fb39fd40;  alias, 1 drivers
v0x59d7fb28e2a0_0 .net "temp_out", 0 0, L_0x59d7fb39fc90;  1 drivers
S_0x59d7fb28d200 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb28cf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39fc90 .functor NAND 1, L_0x59d7fb39f9d0, L_0x59d7fb39f9d0, C4<1>, C4<1>;
v0x59d7fb28d470_0 .net "in_a", 0 0, L_0x59d7fb39f9d0;  alias, 1 drivers
v0x59d7fb28d530_0 .net "in_b", 0 0, L_0x59d7fb39f9d0;  alias, 1 drivers
v0x59d7fb28d680_0 .net "out", 0 0, L_0x59d7fb39fc90;  alias, 1 drivers
S_0x59d7fb28d780 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb28cf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb28de70_0 .net "in_a", 0 0, L_0x59d7fb39fc90;  alias, 1 drivers
v0x59d7fb28df10_0 .net "out", 0 0, L_0x59d7fb39fd40;  alias, 1 drivers
S_0x59d7fb28d950 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb28d780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39fd40 .functor NAND 1, L_0x59d7fb39fc90, L_0x59d7fb39fc90, C4<1>, C4<1>;
v0x59d7fb28dbc0_0 .net "in_a", 0 0, L_0x59d7fb39fc90;  alias, 1 drivers
v0x59d7fb28dc80_0 .net "in_b", 0 0, L_0x59d7fb39fc90;  alias, 1 drivers
v0x59d7fb28dd70_0 .net "out", 0 0, L_0x59d7fb39fd40;  alias, 1 drivers
S_0x59d7fb28e410 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb28cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb28f440_0 .net "in_a", 0 0, L_0x59d7fb39fbe0;  alias, 1 drivers
v0x59d7fb28f4e0_0 .net "in_b", 0 0, L_0x59d7fb39fbe0;  alias, 1 drivers
v0x59d7fb28f5a0_0 .net "out", 0 0, L_0x59d7fb39fec0;  alias, 1 drivers
v0x59d7fb28f6c0_0 .net "temp_out", 0 0, L_0x59d7fb291260;  1 drivers
S_0x59d7fb28e5f0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb28e410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb291260 .functor NAND 1, L_0x59d7fb39fbe0, L_0x59d7fb39fbe0, C4<1>, C4<1>;
v0x59d7fb28e860_0 .net "in_a", 0 0, L_0x59d7fb39fbe0;  alias, 1 drivers
v0x59d7fb28e920_0 .net "in_b", 0 0, L_0x59d7fb39fbe0;  alias, 1 drivers
v0x59d7fb28ea70_0 .net "out", 0 0, L_0x59d7fb291260;  alias, 1 drivers
S_0x59d7fb28eb70 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb28e410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb28f290_0 .net "in_a", 0 0, L_0x59d7fb291260;  alias, 1 drivers
v0x59d7fb28f330_0 .net "out", 0 0, L_0x59d7fb39fec0;  alias, 1 drivers
S_0x59d7fb28ed40 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb28eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39fec0 .functor NAND 1, L_0x59d7fb291260, L_0x59d7fb291260, C4<1>, C4<1>;
v0x59d7fb28efb0_0 .net "in_a", 0 0, L_0x59d7fb291260;  alias, 1 drivers
v0x59d7fb28f0a0_0 .net "in_b", 0 0, L_0x59d7fb291260;  alias, 1 drivers
v0x59d7fb28f190_0 .net "out", 0 0, L_0x59d7fb39fec0;  alias, 1 drivers
S_0x59d7fb28f830 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb28cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb290870_0 .net "in_a", 0 0, L_0x59d7fb39fdf0;  alias, 1 drivers
v0x59d7fb290940_0 .net "in_b", 0 0, L_0x59d7fb39ff70;  alias, 1 drivers
v0x59d7fb290a10_0 .net "out", 0 0, L_0x59d7fb3a0040;  alias, 1 drivers
v0x59d7fb290b30_0 .net "temp_out", 0 0, L_0x59d7fb291bd0;  1 drivers
S_0x59d7fb28fa10 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb28f830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb291bd0 .functor NAND 1, L_0x59d7fb39fdf0, L_0x59d7fb39ff70, C4<1>, C4<1>;
v0x59d7fb28fc60_0 .net "in_a", 0 0, L_0x59d7fb39fdf0;  alias, 1 drivers
v0x59d7fb28fd40_0 .net "in_b", 0 0, L_0x59d7fb39ff70;  alias, 1 drivers
v0x59d7fb28fe00_0 .net "out", 0 0, L_0x59d7fb291bd0;  alias, 1 drivers
S_0x59d7fb28ff50 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb28f830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2906c0_0 .net "in_a", 0 0, L_0x59d7fb291bd0;  alias, 1 drivers
v0x59d7fb290760_0 .net "out", 0 0, L_0x59d7fb3a0040;  alias, 1 drivers
S_0x59d7fb290170 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb28ff50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a0040 .functor NAND 1, L_0x59d7fb291bd0, L_0x59d7fb291bd0, C4<1>, C4<1>;
v0x59d7fb2903e0_0 .net "in_a", 0 0, L_0x59d7fb291bd0;  alias, 1 drivers
v0x59d7fb2904d0_0 .net "in_b", 0 0, L_0x59d7fb291bd0;  alias, 1 drivers
v0x59d7fb2905c0_0 .net "out", 0 0, L_0x59d7fb3a0040;  alias, 1 drivers
S_0x59d7fb290c80 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb28cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2913b0_0 .net "in_a", 0 0, L_0x59d7fb39fd40;  alias, 1 drivers
v0x59d7fb291450_0 .net "out", 0 0, L_0x59d7fb39fdf0;  alias, 1 drivers
S_0x59d7fb290e50 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb290c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39fdf0 .functor NAND 1, L_0x59d7fb39fd40, L_0x59d7fb39fd40, C4<1>, C4<1>;
v0x59d7fb2910c0_0 .net "in_a", 0 0, L_0x59d7fb39fd40;  alias, 1 drivers
v0x59d7fb291180_0 .net "in_b", 0 0, L_0x59d7fb39fd40;  alias, 1 drivers
v0x59d7fb2912d0_0 .net "out", 0 0, L_0x59d7fb39fdf0;  alias, 1 drivers
S_0x59d7fb291550 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb28cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb291d20_0 .net "in_a", 0 0, L_0x59d7fb39fec0;  alias, 1 drivers
v0x59d7fb291dc0_0 .net "out", 0 0, L_0x59d7fb39ff70;  alias, 1 drivers
S_0x59d7fb2917c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb291550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39ff70 .functor NAND 1, L_0x59d7fb39fec0, L_0x59d7fb39fec0, C4<1>, C4<1>;
v0x59d7fb291a30_0 .net "in_a", 0 0, L_0x59d7fb39fec0;  alias, 1 drivers
v0x59d7fb291af0_0 .net "in_b", 0 0, L_0x59d7fb39fec0;  alias, 1 drivers
v0x59d7fb291c40_0 .net "out", 0 0, L_0x59d7fb39ff70;  alias, 1 drivers
S_0x59d7fb291ec0 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb28cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb292660_0 .net "in_a", 0 0, L_0x59d7fb3a0040;  alias, 1 drivers
v0x59d7fb292700_0 .net "out", 0 0, L_0x59d7fb3a00f0;  alias, 1 drivers
S_0x59d7fb2920e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb291ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a00f0 .functor NAND 1, L_0x59d7fb3a0040, L_0x59d7fb3a0040, C4<1>, C4<1>;
v0x59d7fb292350_0 .net "in_a", 0 0, L_0x59d7fb3a0040;  alias, 1 drivers
v0x59d7fb292410_0 .net "in_b", 0 0, L_0x59d7fb3a0040;  alias, 1 drivers
v0x59d7fb292560_0 .net "out", 0 0, L_0x59d7fb3a00f0;  alias, 1 drivers
S_0x59d7fb293960 .scope module, "or_gate" "Or" 3 10, 9 3 0, S_0x59d7fb27b7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb299350_0 .net "branch1_out", 0 0, L_0x59d7fb3a0380;  1 drivers
v0x59d7fb299480_0 .net "branch2_out", 0 0, L_0x59d7fb3a0610;  1 drivers
v0x59d7fb2995d0_0 .net "in_a", 0 0, L_0x59d7fb39e4c0;  alias, 1 drivers
v0x59d7fb2997b0_0 .net "in_b", 0 0, L_0x59d7fb39f7c0;  alias, 1 drivers
v0x59d7fb299960_0 .net "out", 0 0, L_0x59d7fb3a08a0;  alias, 1 drivers
v0x59d7fb299a00_0 .net "temp1_out", 0 0, L_0x59d7fb3a02d0;  1 drivers
v0x59d7fb299aa0_0 .net "temp2_out", 0 0, L_0x59d7fb3a0560;  1 drivers
v0x59d7fb299b40_0 .net "temp3_out", 0 0, L_0x59d7fb3a07f0;  1 drivers
S_0x59d7fb293af0 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb293960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb294b90_0 .net "in_a", 0 0, L_0x59d7fb39e4c0;  alias, 1 drivers
v0x59d7fb294c30_0 .net "in_b", 0 0, L_0x59d7fb39e4c0;  alias, 1 drivers
v0x59d7fb294cf0_0 .net "out", 0 0, L_0x59d7fb3a02d0;  alias, 1 drivers
v0x59d7fb294e10_0 .net "temp_out", 0 0, L_0x59d7fb2924f0;  1 drivers
S_0x59d7fb293d10 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb293af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2924f0 .functor NAND 1, L_0x59d7fb39e4c0, L_0x59d7fb39e4c0, C4<1>, C4<1>;
v0x59d7fb293f80_0 .net "in_a", 0 0, L_0x59d7fb39e4c0;  alias, 1 drivers
v0x59d7fb2940d0_0 .net "in_b", 0 0, L_0x59d7fb39e4c0;  alias, 1 drivers
v0x59d7fb294190_0 .net "out", 0 0, L_0x59d7fb2924f0;  alias, 1 drivers
S_0x59d7fb2942c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb293af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2949e0_0 .net "in_a", 0 0, L_0x59d7fb2924f0;  alias, 1 drivers
v0x59d7fb294a80_0 .net "out", 0 0, L_0x59d7fb3a02d0;  alias, 1 drivers
S_0x59d7fb294490 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2942c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a02d0 .functor NAND 1, L_0x59d7fb2924f0, L_0x59d7fb2924f0, C4<1>, C4<1>;
v0x59d7fb294700_0 .net "in_a", 0 0, L_0x59d7fb2924f0;  alias, 1 drivers
v0x59d7fb2947f0_0 .net "in_b", 0 0, L_0x59d7fb2924f0;  alias, 1 drivers
v0x59d7fb2948e0_0 .net "out", 0 0, L_0x59d7fb3a02d0;  alias, 1 drivers
S_0x59d7fb294f80 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb293960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb295fb0_0 .net "in_a", 0 0, L_0x59d7fb39f7c0;  alias, 1 drivers
v0x59d7fb296050_0 .net "in_b", 0 0, L_0x59d7fb39f7c0;  alias, 1 drivers
v0x59d7fb296110_0 .net "out", 0 0, L_0x59d7fb3a0560;  alias, 1 drivers
v0x59d7fb296230_0 .net "temp_out", 0 0, L_0x59d7fb297dd0;  1 drivers
S_0x59d7fb295160 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb294f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb297dd0 .functor NAND 1, L_0x59d7fb39f7c0, L_0x59d7fb39f7c0, C4<1>, C4<1>;
v0x59d7fb2953d0_0 .net "in_a", 0 0, L_0x59d7fb39f7c0;  alias, 1 drivers
v0x59d7fb295520_0 .net "in_b", 0 0, L_0x59d7fb39f7c0;  alias, 1 drivers
v0x59d7fb2955e0_0 .net "out", 0 0, L_0x59d7fb297dd0;  alias, 1 drivers
S_0x59d7fb2956e0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb294f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb295e00_0 .net "in_a", 0 0, L_0x59d7fb297dd0;  alias, 1 drivers
v0x59d7fb295ea0_0 .net "out", 0 0, L_0x59d7fb3a0560;  alias, 1 drivers
S_0x59d7fb2958b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2956e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a0560 .functor NAND 1, L_0x59d7fb297dd0, L_0x59d7fb297dd0, C4<1>, C4<1>;
v0x59d7fb295b20_0 .net "in_a", 0 0, L_0x59d7fb297dd0;  alias, 1 drivers
v0x59d7fb295c10_0 .net "in_b", 0 0, L_0x59d7fb297dd0;  alias, 1 drivers
v0x59d7fb295d00_0 .net "out", 0 0, L_0x59d7fb3a0560;  alias, 1 drivers
S_0x59d7fb2963a0 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb293960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2973e0_0 .net "in_a", 0 0, L_0x59d7fb3a0380;  alias, 1 drivers
v0x59d7fb2974b0_0 .net "in_b", 0 0, L_0x59d7fb3a0610;  alias, 1 drivers
v0x59d7fb297580_0 .net "out", 0 0, L_0x59d7fb3a07f0;  alias, 1 drivers
v0x59d7fb2976a0_0 .net "temp_out", 0 0, L_0x59d7fb298740;  1 drivers
S_0x59d7fb296580 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2963a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb298740 .functor NAND 1, L_0x59d7fb3a0380, L_0x59d7fb3a0610, C4<1>, C4<1>;
v0x59d7fb2967d0_0 .net "in_a", 0 0, L_0x59d7fb3a0380;  alias, 1 drivers
v0x59d7fb2968b0_0 .net "in_b", 0 0, L_0x59d7fb3a0610;  alias, 1 drivers
v0x59d7fb296970_0 .net "out", 0 0, L_0x59d7fb298740;  alias, 1 drivers
S_0x59d7fb296ac0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2963a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb297230_0 .net "in_a", 0 0, L_0x59d7fb298740;  alias, 1 drivers
v0x59d7fb2972d0_0 .net "out", 0 0, L_0x59d7fb3a07f0;  alias, 1 drivers
S_0x59d7fb296ce0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb296ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a07f0 .functor NAND 1, L_0x59d7fb298740, L_0x59d7fb298740, C4<1>, C4<1>;
v0x59d7fb296f50_0 .net "in_a", 0 0, L_0x59d7fb298740;  alias, 1 drivers
v0x59d7fb297040_0 .net "in_b", 0 0, L_0x59d7fb298740;  alias, 1 drivers
v0x59d7fb297130_0 .net "out", 0 0, L_0x59d7fb3a07f0;  alias, 1 drivers
S_0x59d7fb2977f0 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb293960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb297f20_0 .net "in_a", 0 0, L_0x59d7fb3a02d0;  alias, 1 drivers
v0x59d7fb297fc0_0 .net "out", 0 0, L_0x59d7fb3a0380;  alias, 1 drivers
S_0x59d7fb2979c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2977f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a0380 .functor NAND 1, L_0x59d7fb3a02d0, L_0x59d7fb3a02d0, C4<1>, C4<1>;
v0x59d7fb297c30_0 .net "in_a", 0 0, L_0x59d7fb3a02d0;  alias, 1 drivers
v0x59d7fb297cf0_0 .net "in_b", 0 0, L_0x59d7fb3a02d0;  alias, 1 drivers
v0x59d7fb297e40_0 .net "out", 0 0, L_0x59d7fb3a0380;  alias, 1 drivers
S_0x59d7fb2980c0 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb293960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb298890_0 .net "in_a", 0 0, L_0x59d7fb3a0560;  alias, 1 drivers
v0x59d7fb298930_0 .net "out", 0 0, L_0x59d7fb3a0610;  alias, 1 drivers
S_0x59d7fb298330 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2980c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a0610 .functor NAND 1, L_0x59d7fb3a0560, L_0x59d7fb3a0560, C4<1>, C4<1>;
v0x59d7fb2985a0_0 .net "in_a", 0 0, L_0x59d7fb3a0560;  alias, 1 drivers
v0x59d7fb298660_0 .net "in_b", 0 0, L_0x59d7fb3a0560;  alias, 1 drivers
v0x59d7fb2987b0_0 .net "out", 0 0, L_0x59d7fb3a0610;  alias, 1 drivers
S_0x59d7fb298a30 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb293960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2991d0_0 .net "in_a", 0 0, L_0x59d7fb3a07f0;  alias, 1 drivers
v0x59d7fb299270_0 .net "out", 0 0, L_0x59d7fb3a08a0;  alias, 1 drivers
S_0x59d7fb298c50 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb298a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a08a0 .functor NAND 1, L_0x59d7fb3a07f0, L_0x59d7fb3a07f0, C4<1>, C4<1>;
v0x59d7fb298ec0_0 .net "in_a", 0 0, L_0x59d7fb3a07f0;  alias, 1 drivers
v0x59d7fb298f80_0 .net "in_b", 0 0, L_0x59d7fb3a07f0;  alias, 1 drivers
v0x59d7fb2990d0_0 .net "out", 0 0, L_0x59d7fb3a08a0;  alias, 1 drivers
S_0x59d7fb29a1a0 .scope module, "fa_gate3" "FullAdder" 2 10, 3 3 0, S_0x59d7fb15f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
v0x59d7fb2b8610_0 .net "a", 0 0, L_0x59d7fb3a2fa0;  1 drivers
v0x59d7fb2b86b0_0 .net "b", 0 0, L_0x59d7fb3a3040;  1 drivers
v0x59d7fb2b8770_0 .net "c", 0 0, L_0x59d7fb3a08a0;  alias, 1 drivers
v0x59d7fb2b8810_0 .net "carry", 0 0, L_0x59d7fb3a2e00;  alias, 1 drivers
v0x59d7fb2b88b0_0 .net "sum", 0 0, L_0x59d7fb3a2650;  1 drivers
v0x59d7fb2b8950_0 .net "tmp_carry_out_1", 0 0, L_0x59d7fb3a0bf0;  1 drivers
v0x59d7fb2b89f0_0 .net "tmp_carry_out_2", 0 0, L_0x59d7fb3a1d20;  1 drivers
v0x59d7fb2b8a90_0 .net "tmp_sum_out", 0 0, L_0x59d7fb3a1720;  1 drivers
S_0x59d7fb29a400 .scope module, "ha_gate1" "HalfAdder" 3 8, 4 3 0, S_0x59d7fb29a1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb2a5fc0_0 .net "a", 0 0, L_0x59d7fb3a2fa0;  alias, 1 drivers
v0x59d7fb2a6170_0 .net "b", 0 0, L_0x59d7fb3a3040;  alias, 1 drivers
v0x59d7fb2a6340_0 .net "carry", 0 0, L_0x59d7fb3a0bf0;  alias, 1 drivers
v0x59d7fb2a63e0_0 .net "sum", 0 0, L_0x59d7fb3a1720;  alias, 1 drivers
S_0x59d7fb29a620 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb29a400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb29b710_0 .net "in_a", 0 0, L_0x59d7fb3a2fa0;  alias, 1 drivers
v0x59d7fb29b7e0_0 .net "in_b", 0 0, L_0x59d7fb3a3040;  alias, 1 drivers
v0x59d7fb29b8b0_0 .net "out", 0 0, L_0x59d7fb3a0bf0;  alias, 1 drivers
v0x59d7fb29b9d0_0 .net "temp_out", 0 0, L_0x59d7fb3a0b80;  1 drivers
S_0x59d7fb29a890 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb29a620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a0b80 .functor NAND 1, L_0x59d7fb3a2fa0, L_0x59d7fb3a3040, C4<1>, C4<1>;
v0x59d7fb29ab00_0 .net "in_a", 0 0, L_0x59d7fb3a2fa0;  alias, 1 drivers
v0x59d7fb29abe0_0 .net "in_b", 0 0, L_0x59d7fb3a3040;  alias, 1 drivers
v0x59d7fb29aca0_0 .net "out", 0 0, L_0x59d7fb3a0b80;  alias, 1 drivers
S_0x59d7fb29adf0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb29a620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb29b560_0 .net "in_a", 0 0, L_0x59d7fb3a0b80;  alias, 1 drivers
v0x59d7fb29b600_0 .net "out", 0 0, L_0x59d7fb3a0bf0;  alias, 1 drivers
S_0x59d7fb29b010 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb29adf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a0bf0 .functor NAND 1, L_0x59d7fb3a0b80, L_0x59d7fb3a0b80, C4<1>, C4<1>;
v0x59d7fb29b280_0 .net "in_a", 0 0, L_0x59d7fb3a0b80;  alias, 1 drivers
v0x59d7fb29b370_0 .net "in_b", 0 0, L_0x59d7fb3a0b80;  alias, 1 drivers
v0x59d7fb29b460_0 .net "out", 0 0, L_0x59d7fb3a0bf0;  alias, 1 drivers
S_0x59d7fb29ba90 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb29a400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2a58e0_0 .net "in_a", 0 0, L_0x59d7fb3a2fa0;  alias, 1 drivers
v0x59d7fb2a5980_0 .net "in_b", 0 0, L_0x59d7fb3a3040;  alias, 1 drivers
v0x59d7fb2a5a40_0 .net "out", 0 0, L_0x59d7fb3a1720;  alias, 1 drivers
v0x59d7fb2a5ae0_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3a0de0;  1 drivers
v0x59d7fb2a5c90_0 .net "temp_a_out", 0 0, L_0x59d7fb3a0c80;  1 drivers
v0x59d7fb2a5d30_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3a0ff0;  1 drivers
v0x59d7fb2a5ee0_0 .net "temp_b_out", 0 0, L_0x59d7fb3a0e90;  1 drivers
S_0x59d7fb29bc70 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb29ba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb29cd30_0 .net "in_a", 0 0, L_0x59d7fb3a2fa0;  alias, 1 drivers
v0x59d7fb29cdd0_0 .net "in_b", 0 0, L_0x59d7fb3a0c80;  alias, 1 drivers
v0x59d7fb29cec0_0 .net "out", 0 0, L_0x59d7fb3a0de0;  alias, 1 drivers
v0x59d7fb29cfe0_0 .net "temp_out", 0 0, L_0x59d7fb3a0d30;  1 drivers
S_0x59d7fb29bee0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb29bc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a0d30 .functor NAND 1, L_0x59d7fb3a2fa0, L_0x59d7fb3a0c80, C4<1>, C4<1>;
v0x59d7fb29c150_0 .net "in_a", 0 0, L_0x59d7fb3a2fa0;  alias, 1 drivers
v0x59d7fb29c260_0 .net "in_b", 0 0, L_0x59d7fb3a0c80;  alias, 1 drivers
v0x59d7fb29c320_0 .net "out", 0 0, L_0x59d7fb3a0d30;  alias, 1 drivers
S_0x59d7fb29c440 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb29bc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb29cb80_0 .net "in_a", 0 0, L_0x59d7fb3a0d30;  alias, 1 drivers
v0x59d7fb29cc20_0 .net "out", 0 0, L_0x59d7fb3a0de0;  alias, 1 drivers
S_0x59d7fb29c660 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb29c440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a0de0 .functor NAND 1, L_0x59d7fb3a0d30, L_0x59d7fb3a0d30, C4<1>, C4<1>;
v0x59d7fb29c8d0_0 .net "in_a", 0 0, L_0x59d7fb3a0d30;  alias, 1 drivers
v0x59d7fb29c990_0 .net "in_b", 0 0, L_0x59d7fb3a0d30;  alias, 1 drivers
v0x59d7fb29ca80_0 .net "out", 0 0, L_0x59d7fb3a0de0;  alias, 1 drivers
S_0x59d7fb29d130 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb29ba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb29e160_0 .net "in_a", 0 0, L_0x59d7fb3a3040;  alias, 1 drivers
v0x59d7fb29e200_0 .net "in_b", 0 0, L_0x59d7fb3a0e90;  alias, 1 drivers
v0x59d7fb29e2f0_0 .net "out", 0 0, L_0x59d7fb3a0ff0;  alias, 1 drivers
v0x59d7fb29e410_0 .net "temp_out", 0 0, L_0x59d7fb3a0f40;  1 drivers
S_0x59d7fb29d310 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb29d130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a0f40 .functor NAND 1, L_0x59d7fb3a3040, L_0x59d7fb3a0e90, C4<1>, C4<1>;
v0x59d7fb29d580_0 .net "in_a", 0 0, L_0x59d7fb3a3040;  alias, 1 drivers
v0x59d7fb29d690_0 .net "in_b", 0 0, L_0x59d7fb3a0e90;  alias, 1 drivers
v0x59d7fb29d750_0 .net "out", 0 0, L_0x59d7fb3a0f40;  alias, 1 drivers
S_0x59d7fb29d870 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb29d130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb29dfb0_0 .net "in_a", 0 0, L_0x59d7fb3a0f40;  alias, 1 drivers
v0x59d7fb29e050_0 .net "out", 0 0, L_0x59d7fb3a0ff0;  alias, 1 drivers
S_0x59d7fb29da90 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb29d870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a0ff0 .functor NAND 1, L_0x59d7fb3a0f40, L_0x59d7fb3a0f40, C4<1>, C4<1>;
v0x59d7fb29dd00_0 .net "in_a", 0 0, L_0x59d7fb3a0f40;  alias, 1 drivers
v0x59d7fb29ddc0_0 .net "in_b", 0 0, L_0x59d7fb3a0f40;  alias, 1 drivers
v0x59d7fb29deb0_0 .net "out", 0 0, L_0x59d7fb3a0ff0;  alias, 1 drivers
S_0x59d7fb29e560 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb29ba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb29eca0_0 .net "in_a", 0 0, L_0x59d7fb3a3040;  alias, 1 drivers
v0x59d7fb29ed40_0 .net "out", 0 0, L_0x59d7fb3a0c80;  alias, 1 drivers
S_0x59d7fb29e730 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb29e560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a0c80 .functor NAND 1, L_0x59d7fb3a3040, L_0x59d7fb3a3040, C4<1>, C4<1>;
v0x59d7fb29e980_0 .net "in_a", 0 0, L_0x59d7fb3a3040;  alias, 1 drivers
v0x59d7fb29ead0_0 .net "in_b", 0 0, L_0x59d7fb3a3040;  alias, 1 drivers
v0x59d7fb29eb90_0 .net "out", 0 0, L_0x59d7fb3a0c80;  alias, 1 drivers
S_0x59d7fb29ee40 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb29ba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb29f5c0_0 .net "in_a", 0 0, L_0x59d7fb3a2fa0;  alias, 1 drivers
v0x59d7fb29f660_0 .net "out", 0 0, L_0x59d7fb3a0e90;  alias, 1 drivers
S_0x59d7fb29f060 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb29ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a0e90 .functor NAND 1, L_0x59d7fb3a2fa0, L_0x59d7fb3a2fa0, C4<1>, C4<1>;
v0x59d7fb29f2d0_0 .net "in_a", 0 0, L_0x59d7fb3a2fa0;  alias, 1 drivers
v0x59d7fb29f420_0 .net "in_b", 0 0, L_0x59d7fb3a2fa0;  alias, 1 drivers
v0x59d7fb29f4e0_0 .net "out", 0 0, L_0x59d7fb3a0e90;  alias, 1 drivers
S_0x59d7fb29f760 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb29ba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2a5230_0 .net "branch1_out", 0 0, L_0x59d7fb3a1200;  1 drivers
v0x59d7fb2a5360_0 .net "branch2_out", 0 0, L_0x59d7fb3a1490;  1 drivers
v0x59d7fb2a54b0_0 .net "in_a", 0 0, L_0x59d7fb3a0de0;  alias, 1 drivers
v0x59d7fb2a5580_0 .net "in_b", 0 0, L_0x59d7fb3a0ff0;  alias, 1 drivers
v0x59d7fb2a5620_0 .net "out", 0 0, L_0x59d7fb3a1720;  alias, 1 drivers
v0x59d7fb2a56c0_0 .net "temp1_out", 0 0, L_0x59d7fb3a1150;  1 drivers
v0x59d7fb2a5760_0 .net "temp2_out", 0 0, L_0x59d7fb3a13e0;  1 drivers
v0x59d7fb2a5800_0 .net "temp3_out", 0 0, L_0x59d7fb3a1670;  1 drivers
S_0x59d7fb29f9e0 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb29f760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2a0a70_0 .net "in_a", 0 0, L_0x59d7fb3a0de0;  alias, 1 drivers
v0x59d7fb2a0b10_0 .net "in_b", 0 0, L_0x59d7fb3a0de0;  alias, 1 drivers
v0x59d7fb2a0bd0_0 .net "out", 0 0, L_0x59d7fb3a1150;  alias, 1 drivers
v0x59d7fb2a0cf0_0 .net "temp_out", 0 0, L_0x59d7fb3a10a0;  1 drivers
S_0x59d7fb29fc50 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb29f9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a10a0 .functor NAND 1, L_0x59d7fb3a0de0, L_0x59d7fb3a0de0, C4<1>, C4<1>;
v0x59d7fb29fec0_0 .net "in_a", 0 0, L_0x59d7fb3a0de0;  alias, 1 drivers
v0x59d7fb29ff80_0 .net "in_b", 0 0, L_0x59d7fb3a0de0;  alias, 1 drivers
v0x59d7fb2a00d0_0 .net "out", 0 0, L_0x59d7fb3a10a0;  alias, 1 drivers
S_0x59d7fb2a01d0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb29f9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2a08c0_0 .net "in_a", 0 0, L_0x59d7fb3a10a0;  alias, 1 drivers
v0x59d7fb2a0960_0 .net "out", 0 0, L_0x59d7fb3a1150;  alias, 1 drivers
S_0x59d7fb2a03a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2a01d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a1150 .functor NAND 1, L_0x59d7fb3a10a0, L_0x59d7fb3a10a0, C4<1>, C4<1>;
v0x59d7fb2a0610_0 .net "in_a", 0 0, L_0x59d7fb3a10a0;  alias, 1 drivers
v0x59d7fb2a06d0_0 .net "in_b", 0 0, L_0x59d7fb3a10a0;  alias, 1 drivers
v0x59d7fb2a07c0_0 .net "out", 0 0, L_0x59d7fb3a1150;  alias, 1 drivers
S_0x59d7fb2a0e60 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb29f760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2a1e90_0 .net "in_a", 0 0, L_0x59d7fb3a0ff0;  alias, 1 drivers
v0x59d7fb2a1f30_0 .net "in_b", 0 0, L_0x59d7fb3a0ff0;  alias, 1 drivers
v0x59d7fb2a1ff0_0 .net "out", 0 0, L_0x59d7fb3a13e0;  alias, 1 drivers
v0x59d7fb2a2110_0 .net "temp_out", 0 0, L_0x59d7fb2a3cb0;  1 drivers
S_0x59d7fb2a1040 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2a0e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2a3cb0 .functor NAND 1, L_0x59d7fb3a0ff0, L_0x59d7fb3a0ff0, C4<1>, C4<1>;
v0x59d7fb2a12b0_0 .net "in_a", 0 0, L_0x59d7fb3a0ff0;  alias, 1 drivers
v0x59d7fb2a1370_0 .net "in_b", 0 0, L_0x59d7fb3a0ff0;  alias, 1 drivers
v0x59d7fb2a14c0_0 .net "out", 0 0, L_0x59d7fb2a3cb0;  alias, 1 drivers
S_0x59d7fb2a15c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2a0e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2a1ce0_0 .net "in_a", 0 0, L_0x59d7fb2a3cb0;  alias, 1 drivers
v0x59d7fb2a1d80_0 .net "out", 0 0, L_0x59d7fb3a13e0;  alias, 1 drivers
S_0x59d7fb2a1790 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2a15c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a13e0 .functor NAND 1, L_0x59d7fb2a3cb0, L_0x59d7fb2a3cb0, C4<1>, C4<1>;
v0x59d7fb2a1a00_0 .net "in_a", 0 0, L_0x59d7fb2a3cb0;  alias, 1 drivers
v0x59d7fb2a1af0_0 .net "in_b", 0 0, L_0x59d7fb2a3cb0;  alias, 1 drivers
v0x59d7fb2a1be0_0 .net "out", 0 0, L_0x59d7fb3a13e0;  alias, 1 drivers
S_0x59d7fb2a2280 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb29f760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2a32c0_0 .net "in_a", 0 0, L_0x59d7fb3a1200;  alias, 1 drivers
v0x59d7fb2a3390_0 .net "in_b", 0 0, L_0x59d7fb3a1490;  alias, 1 drivers
v0x59d7fb2a3460_0 .net "out", 0 0, L_0x59d7fb3a1670;  alias, 1 drivers
v0x59d7fb2a3580_0 .net "temp_out", 0 0, L_0x59d7fb2a4620;  1 drivers
S_0x59d7fb2a2460 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2a2280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2a4620 .functor NAND 1, L_0x59d7fb3a1200, L_0x59d7fb3a1490, C4<1>, C4<1>;
v0x59d7fb2a26b0_0 .net "in_a", 0 0, L_0x59d7fb3a1200;  alias, 1 drivers
v0x59d7fb2a2790_0 .net "in_b", 0 0, L_0x59d7fb3a1490;  alias, 1 drivers
v0x59d7fb2a2850_0 .net "out", 0 0, L_0x59d7fb2a4620;  alias, 1 drivers
S_0x59d7fb2a29a0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2a2280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2a3110_0 .net "in_a", 0 0, L_0x59d7fb2a4620;  alias, 1 drivers
v0x59d7fb2a31b0_0 .net "out", 0 0, L_0x59d7fb3a1670;  alias, 1 drivers
S_0x59d7fb2a2bc0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2a29a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a1670 .functor NAND 1, L_0x59d7fb2a4620, L_0x59d7fb2a4620, C4<1>, C4<1>;
v0x59d7fb2a2e30_0 .net "in_a", 0 0, L_0x59d7fb2a4620;  alias, 1 drivers
v0x59d7fb2a2f20_0 .net "in_b", 0 0, L_0x59d7fb2a4620;  alias, 1 drivers
v0x59d7fb2a3010_0 .net "out", 0 0, L_0x59d7fb3a1670;  alias, 1 drivers
S_0x59d7fb2a36d0 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb29f760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2a3e00_0 .net "in_a", 0 0, L_0x59d7fb3a1150;  alias, 1 drivers
v0x59d7fb2a3ea0_0 .net "out", 0 0, L_0x59d7fb3a1200;  alias, 1 drivers
S_0x59d7fb2a38a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2a36d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a1200 .functor NAND 1, L_0x59d7fb3a1150, L_0x59d7fb3a1150, C4<1>, C4<1>;
v0x59d7fb2a3b10_0 .net "in_a", 0 0, L_0x59d7fb3a1150;  alias, 1 drivers
v0x59d7fb2a3bd0_0 .net "in_b", 0 0, L_0x59d7fb3a1150;  alias, 1 drivers
v0x59d7fb2a3d20_0 .net "out", 0 0, L_0x59d7fb3a1200;  alias, 1 drivers
S_0x59d7fb2a3fa0 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb29f760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2a4770_0 .net "in_a", 0 0, L_0x59d7fb3a13e0;  alias, 1 drivers
v0x59d7fb2a4810_0 .net "out", 0 0, L_0x59d7fb3a1490;  alias, 1 drivers
S_0x59d7fb2a4210 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2a3fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a1490 .functor NAND 1, L_0x59d7fb3a13e0, L_0x59d7fb3a13e0, C4<1>, C4<1>;
v0x59d7fb2a4480_0 .net "in_a", 0 0, L_0x59d7fb3a13e0;  alias, 1 drivers
v0x59d7fb2a4540_0 .net "in_b", 0 0, L_0x59d7fb3a13e0;  alias, 1 drivers
v0x59d7fb2a4690_0 .net "out", 0 0, L_0x59d7fb3a1490;  alias, 1 drivers
S_0x59d7fb2a4910 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb29f760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2a50b0_0 .net "in_a", 0 0, L_0x59d7fb3a1670;  alias, 1 drivers
v0x59d7fb2a5150_0 .net "out", 0 0, L_0x59d7fb3a1720;  alias, 1 drivers
S_0x59d7fb2a4b30 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2a4910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a1720 .functor NAND 1, L_0x59d7fb3a1670, L_0x59d7fb3a1670, C4<1>, C4<1>;
v0x59d7fb2a4da0_0 .net "in_a", 0 0, L_0x59d7fb3a1670;  alias, 1 drivers
v0x59d7fb2a4e60_0 .net "in_b", 0 0, L_0x59d7fb3a1670;  alias, 1 drivers
v0x59d7fb2a4fb0_0 .net "out", 0 0, L_0x59d7fb3a1720;  alias, 1 drivers
S_0x59d7fb2a64c0 .scope module, "ha_gate2" "HalfAdder" 3 9, 4 3 0, S_0x59d7fb29a1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb2b1fe0_0 .net "a", 0 0, L_0x59d7fb3a1720;  alias, 1 drivers
v0x59d7fb2b2080_0 .net "b", 0 0, L_0x59d7fb3a08a0;  alias, 1 drivers
v0x59d7fb2b2140_0 .net "carry", 0 0, L_0x59d7fb3a1d20;  alias, 1 drivers
v0x59d7fb2b21e0_0 .net "sum", 0 0, L_0x59d7fb3a2650;  alias, 1 drivers
S_0x59d7fb2a66e0 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb2a64c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2a7680_0 .net "in_a", 0 0, L_0x59d7fb3a1720;  alias, 1 drivers
v0x59d7fb2a7720_0 .net "in_b", 0 0, L_0x59d7fb3a08a0;  alias, 1 drivers
v0x59d7fb2a77e0_0 .net "out", 0 0, L_0x59d7fb3a1d20;  alias, 1 drivers
v0x59d7fb2a7900_0 .net "temp_out", 0 0, L_0x59d7fb2a4f40;  1 drivers
S_0x59d7fb2a6890 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2a66e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2a4f40 .functor NAND 1, L_0x59d7fb3a1720, L_0x59d7fb3a08a0, C4<1>, C4<1>;
v0x59d7fb2a6b00_0 .net "in_a", 0 0, L_0x59d7fb3a1720;  alias, 1 drivers
v0x59d7fb2a6bc0_0 .net "in_b", 0 0, L_0x59d7fb3a08a0;  alias, 1 drivers
v0x59d7fb2a6c80_0 .net "out", 0 0, L_0x59d7fb2a4f40;  alias, 1 drivers
S_0x59d7fb2a6db0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2a66e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2a74d0_0 .net "in_a", 0 0, L_0x59d7fb2a4f40;  alias, 1 drivers
v0x59d7fb2a7570_0 .net "out", 0 0, L_0x59d7fb3a1d20;  alias, 1 drivers
S_0x59d7fb2a6f80 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2a6db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a1d20 .functor NAND 1, L_0x59d7fb2a4f40, L_0x59d7fb2a4f40, C4<1>, C4<1>;
v0x59d7fb2a71f0_0 .net "in_a", 0 0, L_0x59d7fb2a4f40;  alias, 1 drivers
v0x59d7fb2a72e0_0 .net "in_b", 0 0, L_0x59d7fb2a4f40;  alias, 1 drivers
v0x59d7fb2a73d0_0 .net "out", 0 0, L_0x59d7fb3a1d20;  alias, 1 drivers
S_0x59d7fb2a7a70 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb2a64c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2b1900_0 .net "in_a", 0 0, L_0x59d7fb3a1720;  alias, 1 drivers
v0x59d7fb2b19a0_0 .net "in_b", 0 0, L_0x59d7fb3a08a0;  alias, 1 drivers
v0x59d7fb2b1a60_0 .net "out", 0 0, L_0x59d7fb3a2650;  alias, 1 drivers
v0x59d7fb2b1b00_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3a1f30;  1 drivers
v0x59d7fb2b1cb0_0 .net "temp_a_out", 0 0, L_0x59d7fb3a1dd0;  1 drivers
v0x59d7fb2b1d50_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3a2140;  1 drivers
v0x59d7fb2b1f00_0 .net "temp_b_out", 0 0, L_0x59d7fb3a1fe0;  1 drivers
S_0x59d7fb2a7c50 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb2a7a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2a8cf0_0 .net "in_a", 0 0, L_0x59d7fb3a1720;  alias, 1 drivers
v0x59d7fb2a8ea0_0 .net "in_b", 0 0, L_0x59d7fb3a1dd0;  alias, 1 drivers
v0x59d7fb2a8f90_0 .net "out", 0 0, L_0x59d7fb3a1f30;  alias, 1 drivers
v0x59d7fb2a90b0_0 .net "temp_out", 0 0, L_0x59d7fb3a1e80;  1 drivers
S_0x59d7fb2a7ec0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2a7c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a1e80 .functor NAND 1, L_0x59d7fb3a1720, L_0x59d7fb3a1dd0, C4<1>, C4<1>;
v0x59d7fb2a8130_0 .net "in_a", 0 0, L_0x59d7fb3a1720;  alias, 1 drivers
v0x59d7fb2a81f0_0 .net "in_b", 0 0, L_0x59d7fb3a1dd0;  alias, 1 drivers
v0x59d7fb2a82b0_0 .net "out", 0 0, L_0x59d7fb3a1e80;  alias, 1 drivers
S_0x59d7fb2a83d0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2a7c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2a8b40_0 .net "in_a", 0 0, L_0x59d7fb3a1e80;  alias, 1 drivers
v0x59d7fb2a8be0_0 .net "out", 0 0, L_0x59d7fb3a1f30;  alias, 1 drivers
S_0x59d7fb2a85f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2a83d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a1f30 .functor NAND 1, L_0x59d7fb3a1e80, L_0x59d7fb3a1e80, C4<1>, C4<1>;
v0x59d7fb2a8860_0 .net "in_a", 0 0, L_0x59d7fb3a1e80;  alias, 1 drivers
v0x59d7fb2a8950_0 .net "in_b", 0 0, L_0x59d7fb3a1e80;  alias, 1 drivers
v0x59d7fb2a8a40_0 .net "out", 0 0, L_0x59d7fb3a1f30;  alias, 1 drivers
S_0x59d7fb2a9170 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb2a7a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2aa180_0 .net "in_a", 0 0, L_0x59d7fb3a08a0;  alias, 1 drivers
v0x59d7fb2aa220_0 .net "in_b", 0 0, L_0x59d7fb3a1fe0;  alias, 1 drivers
v0x59d7fb2aa310_0 .net "out", 0 0, L_0x59d7fb3a2140;  alias, 1 drivers
v0x59d7fb2aa430_0 .net "temp_out", 0 0, L_0x59d7fb3a2090;  1 drivers
S_0x59d7fb2a9350 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2a9170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a2090 .functor NAND 1, L_0x59d7fb3a08a0, L_0x59d7fb3a1fe0, C4<1>, C4<1>;
v0x59d7fb2a95c0_0 .net "in_a", 0 0, L_0x59d7fb3a08a0;  alias, 1 drivers
v0x59d7fb2a9680_0 .net "in_b", 0 0, L_0x59d7fb3a1fe0;  alias, 1 drivers
v0x59d7fb2a9740_0 .net "out", 0 0, L_0x59d7fb3a2090;  alias, 1 drivers
S_0x59d7fb2a9860 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2a9170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2a9fd0_0 .net "in_a", 0 0, L_0x59d7fb3a2090;  alias, 1 drivers
v0x59d7fb2aa070_0 .net "out", 0 0, L_0x59d7fb3a2140;  alias, 1 drivers
S_0x59d7fb2a9a80 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2a9860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a2140 .functor NAND 1, L_0x59d7fb3a2090, L_0x59d7fb3a2090, C4<1>, C4<1>;
v0x59d7fb2a9cf0_0 .net "in_a", 0 0, L_0x59d7fb3a2090;  alias, 1 drivers
v0x59d7fb2a9de0_0 .net "in_b", 0 0, L_0x59d7fb3a2090;  alias, 1 drivers
v0x59d7fb2a9ed0_0 .net "out", 0 0, L_0x59d7fb3a2140;  alias, 1 drivers
S_0x59d7fb2aa580 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb2a7a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2aad90_0 .net "in_a", 0 0, L_0x59d7fb3a08a0;  alias, 1 drivers
v0x59d7fb2aae30_0 .net "out", 0 0, L_0x59d7fb3a1dd0;  alias, 1 drivers
S_0x59d7fb2aa750 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2aa580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a1dd0 .functor NAND 1, L_0x59d7fb3a08a0, L_0x59d7fb3a08a0, C4<1>, C4<1>;
v0x59d7fb2aa9a0_0 .net "in_a", 0 0, L_0x59d7fb3a08a0;  alias, 1 drivers
v0x59d7fb2aab70_0 .net "in_b", 0 0, L_0x59d7fb3a08a0;  alias, 1 drivers
v0x59d7fb2aac30_0 .net "out", 0 0, L_0x59d7fb3a1dd0;  alias, 1 drivers
S_0x59d7fb2aaf30 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb2a7a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2ab670_0 .net "in_a", 0 0, L_0x59d7fb3a1720;  alias, 1 drivers
v0x59d7fb2ab710_0 .net "out", 0 0, L_0x59d7fb3a1fe0;  alias, 1 drivers
S_0x59d7fb2ab150 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2aaf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a1fe0 .functor NAND 1, L_0x59d7fb3a1720, L_0x59d7fb3a1720, C4<1>, C4<1>;
v0x59d7fb2ab3c0_0 .net "in_a", 0 0, L_0x59d7fb3a1720;  alias, 1 drivers
v0x59d7fb2ab480_0 .net "in_b", 0 0, L_0x59d7fb3a1720;  alias, 1 drivers
v0x59d7fb2ab540_0 .net "out", 0 0, L_0x59d7fb3a1fe0;  alias, 1 drivers
S_0x59d7fb2ab810 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb2a7a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2b1250_0 .net "branch1_out", 0 0, L_0x59d7fb3a2350;  1 drivers
v0x59d7fb2b1380_0 .net "branch2_out", 0 0, L_0x59d7fb3a24d0;  1 drivers
v0x59d7fb2b14d0_0 .net "in_a", 0 0, L_0x59d7fb3a1f30;  alias, 1 drivers
v0x59d7fb2b15a0_0 .net "in_b", 0 0, L_0x59d7fb3a2140;  alias, 1 drivers
v0x59d7fb2b1640_0 .net "out", 0 0, L_0x59d7fb3a2650;  alias, 1 drivers
v0x59d7fb2b16e0_0 .net "temp1_out", 0 0, L_0x59d7fb3a22a0;  1 drivers
v0x59d7fb2b1780_0 .net "temp2_out", 0 0, L_0x59d7fb3a2420;  1 drivers
v0x59d7fb2b1820_0 .net "temp3_out", 0 0, L_0x59d7fb3a25a0;  1 drivers
S_0x59d7fb2aba90 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb2ab810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2aca90_0 .net "in_a", 0 0, L_0x59d7fb3a1f30;  alias, 1 drivers
v0x59d7fb2acb30_0 .net "in_b", 0 0, L_0x59d7fb3a1f30;  alias, 1 drivers
v0x59d7fb2acbf0_0 .net "out", 0 0, L_0x59d7fb3a22a0;  alias, 1 drivers
v0x59d7fb2acd10_0 .net "temp_out", 0 0, L_0x59d7fb3a21f0;  1 drivers
S_0x59d7fb2abd00 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2aba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a21f0 .functor NAND 1, L_0x59d7fb3a1f30, L_0x59d7fb3a1f30, C4<1>, C4<1>;
v0x59d7fb2abf70_0 .net "in_a", 0 0, L_0x59d7fb3a1f30;  alias, 1 drivers
v0x59d7fb2ac030_0 .net "in_b", 0 0, L_0x59d7fb3a1f30;  alias, 1 drivers
v0x59d7fb2ac0f0_0 .net "out", 0 0, L_0x59d7fb3a21f0;  alias, 1 drivers
S_0x59d7fb2ac1f0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2aba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2ac8e0_0 .net "in_a", 0 0, L_0x59d7fb3a21f0;  alias, 1 drivers
v0x59d7fb2ac980_0 .net "out", 0 0, L_0x59d7fb3a22a0;  alias, 1 drivers
S_0x59d7fb2ac3c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2ac1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a22a0 .functor NAND 1, L_0x59d7fb3a21f0, L_0x59d7fb3a21f0, C4<1>, C4<1>;
v0x59d7fb2ac630_0 .net "in_a", 0 0, L_0x59d7fb3a21f0;  alias, 1 drivers
v0x59d7fb2ac6f0_0 .net "in_b", 0 0, L_0x59d7fb3a21f0;  alias, 1 drivers
v0x59d7fb2ac7e0_0 .net "out", 0 0, L_0x59d7fb3a22a0;  alias, 1 drivers
S_0x59d7fb2ace80 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb2ab810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2adeb0_0 .net "in_a", 0 0, L_0x59d7fb3a2140;  alias, 1 drivers
v0x59d7fb2adf50_0 .net "in_b", 0 0, L_0x59d7fb3a2140;  alias, 1 drivers
v0x59d7fb2ae010_0 .net "out", 0 0, L_0x59d7fb3a2420;  alias, 1 drivers
v0x59d7fb2ae130_0 .net "temp_out", 0 0, L_0x59d7fb2afcd0;  1 drivers
S_0x59d7fb2ad060 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2ace80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2afcd0 .functor NAND 1, L_0x59d7fb3a2140, L_0x59d7fb3a2140, C4<1>, C4<1>;
v0x59d7fb2ad2d0_0 .net "in_a", 0 0, L_0x59d7fb3a2140;  alias, 1 drivers
v0x59d7fb2ad390_0 .net "in_b", 0 0, L_0x59d7fb3a2140;  alias, 1 drivers
v0x59d7fb2ad4e0_0 .net "out", 0 0, L_0x59d7fb2afcd0;  alias, 1 drivers
S_0x59d7fb2ad5e0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2ace80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2add00_0 .net "in_a", 0 0, L_0x59d7fb2afcd0;  alias, 1 drivers
v0x59d7fb2adda0_0 .net "out", 0 0, L_0x59d7fb3a2420;  alias, 1 drivers
S_0x59d7fb2ad7b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2ad5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a2420 .functor NAND 1, L_0x59d7fb2afcd0, L_0x59d7fb2afcd0, C4<1>, C4<1>;
v0x59d7fb2ada20_0 .net "in_a", 0 0, L_0x59d7fb2afcd0;  alias, 1 drivers
v0x59d7fb2adb10_0 .net "in_b", 0 0, L_0x59d7fb2afcd0;  alias, 1 drivers
v0x59d7fb2adc00_0 .net "out", 0 0, L_0x59d7fb3a2420;  alias, 1 drivers
S_0x59d7fb2ae2a0 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb2ab810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2af2e0_0 .net "in_a", 0 0, L_0x59d7fb3a2350;  alias, 1 drivers
v0x59d7fb2af3b0_0 .net "in_b", 0 0, L_0x59d7fb3a24d0;  alias, 1 drivers
v0x59d7fb2af480_0 .net "out", 0 0, L_0x59d7fb3a25a0;  alias, 1 drivers
v0x59d7fb2af5a0_0 .net "temp_out", 0 0, L_0x59d7fb2b0640;  1 drivers
S_0x59d7fb2ae480 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2ae2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2b0640 .functor NAND 1, L_0x59d7fb3a2350, L_0x59d7fb3a24d0, C4<1>, C4<1>;
v0x59d7fb2ae6d0_0 .net "in_a", 0 0, L_0x59d7fb3a2350;  alias, 1 drivers
v0x59d7fb2ae7b0_0 .net "in_b", 0 0, L_0x59d7fb3a24d0;  alias, 1 drivers
v0x59d7fb2ae870_0 .net "out", 0 0, L_0x59d7fb2b0640;  alias, 1 drivers
S_0x59d7fb2ae9c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2ae2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2af130_0 .net "in_a", 0 0, L_0x59d7fb2b0640;  alias, 1 drivers
v0x59d7fb2af1d0_0 .net "out", 0 0, L_0x59d7fb3a25a0;  alias, 1 drivers
S_0x59d7fb2aebe0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2ae9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a25a0 .functor NAND 1, L_0x59d7fb2b0640, L_0x59d7fb2b0640, C4<1>, C4<1>;
v0x59d7fb2aee50_0 .net "in_a", 0 0, L_0x59d7fb2b0640;  alias, 1 drivers
v0x59d7fb2aef40_0 .net "in_b", 0 0, L_0x59d7fb2b0640;  alias, 1 drivers
v0x59d7fb2af030_0 .net "out", 0 0, L_0x59d7fb3a25a0;  alias, 1 drivers
S_0x59d7fb2af6f0 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb2ab810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2afe20_0 .net "in_a", 0 0, L_0x59d7fb3a22a0;  alias, 1 drivers
v0x59d7fb2afec0_0 .net "out", 0 0, L_0x59d7fb3a2350;  alias, 1 drivers
S_0x59d7fb2af8c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2af6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a2350 .functor NAND 1, L_0x59d7fb3a22a0, L_0x59d7fb3a22a0, C4<1>, C4<1>;
v0x59d7fb2afb30_0 .net "in_a", 0 0, L_0x59d7fb3a22a0;  alias, 1 drivers
v0x59d7fb2afbf0_0 .net "in_b", 0 0, L_0x59d7fb3a22a0;  alias, 1 drivers
v0x59d7fb2afd40_0 .net "out", 0 0, L_0x59d7fb3a2350;  alias, 1 drivers
S_0x59d7fb2affc0 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb2ab810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2b0790_0 .net "in_a", 0 0, L_0x59d7fb3a2420;  alias, 1 drivers
v0x59d7fb2b0830_0 .net "out", 0 0, L_0x59d7fb3a24d0;  alias, 1 drivers
S_0x59d7fb2b0230 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2affc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a24d0 .functor NAND 1, L_0x59d7fb3a2420, L_0x59d7fb3a2420, C4<1>, C4<1>;
v0x59d7fb2b04a0_0 .net "in_a", 0 0, L_0x59d7fb3a2420;  alias, 1 drivers
v0x59d7fb2b0560_0 .net "in_b", 0 0, L_0x59d7fb3a2420;  alias, 1 drivers
v0x59d7fb2b06b0_0 .net "out", 0 0, L_0x59d7fb3a24d0;  alias, 1 drivers
S_0x59d7fb2b0930 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb2ab810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2b10d0_0 .net "in_a", 0 0, L_0x59d7fb3a25a0;  alias, 1 drivers
v0x59d7fb2b1170_0 .net "out", 0 0, L_0x59d7fb3a2650;  alias, 1 drivers
S_0x59d7fb2b0b50 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2b0930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a2650 .functor NAND 1, L_0x59d7fb3a25a0, L_0x59d7fb3a25a0, C4<1>, C4<1>;
v0x59d7fb2b0dc0_0 .net "in_a", 0 0, L_0x59d7fb3a25a0;  alias, 1 drivers
v0x59d7fb2b0e80_0 .net "in_b", 0 0, L_0x59d7fb3a25a0;  alias, 1 drivers
v0x59d7fb2b0fd0_0 .net "out", 0 0, L_0x59d7fb3a2650;  alias, 1 drivers
S_0x59d7fb2b2350 .scope module, "or_gate" "Or" 3 10, 9 3 0, S_0x59d7fb29a1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2b7d40_0 .net "branch1_out", 0 0, L_0x59d7fb3a28e0;  1 drivers
v0x59d7fb2b7e70_0 .net "branch2_out", 0 0, L_0x59d7fb3a2b70;  1 drivers
v0x59d7fb2b7fc0_0 .net "in_a", 0 0, L_0x59d7fb3a0bf0;  alias, 1 drivers
v0x59d7fb2b81a0_0 .net "in_b", 0 0, L_0x59d7fb3a1d20;  alias, 1 drivers
v0x59d7fb2b8350_0 .net "out", 0 0, L_0x59d7fb3a2e00;  alias, 1 drivers
v0x59d7fb2b83f0_0 .net "temp1_out", 0 0, L_0x59d7fb3a2830;  1 drivers
v0x59d7fb2b8490_0 .net "temp2_out", 0 0, L_0x59d7fb3a2ac0;  1 drivers
v0x59d7fb2b8530_0 .net "temp3_out", 0 0, L_0x59d7fb3a2d50;  1 drivers
S_0x59d7fb2b24e0 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb2b2350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2b3580_0 .net "in_a", 0 0, L_0x59d7fb3a0bf0;  alias, 1 drivers
v0x59d7fb2b3620_0 .net "in_b", 0 0, L_0x59d7fb3a0bf0;  alias, 1 drivers
v0x59d7fb2b36e0_0 .net "out", 0 0, L_0x59d7fb3a2830;  alias, 1 drivers
v0x59d7fb2b3800_0 .net "temp_out", 0 0, L_0x59d7fb2b0f60;  1 drivers
S_0x59d7fb2b2700 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2b24e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2b0f60 .functor NAND 1, L_0x59d7fb3a0bf0, L_0x59d7fb3a0bf0, C4<1>, C4<1>;
v0x59d7fb2b2970_0 .net "in_a", 0 0, L_0x59d7fb3a0bf0;  alias, 1 drivers
v0x59d7fb2b2ac0_0 .net "in_b", 0 0, L_0x59d7fb3a0bf0;  alias, 1 drivers
v0x59d7fb2b2b80_0 .net "out", 0 0, L_0x59d7fb2b0f60;  alias, 1 drivers
S_0x59d7fb2b2cb0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2b24e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2b33d0_0 .net "in_a", 0 0, L_0x59d7fb2b0f60;  alias, 1 drivers
v0x59d7fb2b3470_0 .net "out", 0 0, L_0x59d7fb3a2830;  alias, 1 drivers
S_0x59d7fb2b2e80 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2b2cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a2830 .functor NAND 1, L_0x59d7fb2b0f60, L_0x59d7fb2b0f60, C4<1>, C4<1>;
v0x59d7fb2b30f0_0 .net "in_a", 0 0, L_0x59d7fb2b0f60;  alias, 1 drivers
v0x59d7fb2b31e0_0 .net "in_b", 0 0, L_0x59d7fb2b0f60;  alias, 1 drivers
v0x59d7fb2b32d0_0 .net "out", 0 0, L_0x59d7fb3a2830;  alias, 1 drivers
S_0x59d7fb2b3970 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb2b2350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2b49a0_0 .net "in_a", 0 0, L_0x59d7fb3a1d20;  alias, 1 drivers
v0x59d7fb2b4a40_0 .net "in_b", 0 0, L_0x59d7fb3a1d20;  alias, 1 drivers
v0x59d7fb2b4b00_0 .net "out", 0 0, L_0x59d7fb3a2ac0;  alias, 1 drivers
v0x59d7fb2b4c20_0 .net "temp_out", 0 0, L_0x59d7fb2b67c0;  1 drivers
S_0x59d7fb2b3b50 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2b3970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2b67c0 .functor NAND 1, L_0x59d7fb3a1d20, L_0x59d7fb3a1d20, C4<1>, C4<1>;
v0x59d7fb2b3dc0_0 .net "in_a", 0 0, L_0x59d7fb3a1d20;  alias, 1 drivers
v0x59d7fb2b3f10_0 .net "in_b", 0 0, L_0x59d7fb3a1d20;  alias, 1 drivers
v0x59d7fb2b3fd0_0 .net "out", 0 0, L_0x59d7fb2b67c0;  alias, 1 drivers
S_0x59d7fb2b40d0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2b3970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2b47f0_0 .net "in_a", 0 0, L_0x59d7fb2b67c0;  alias, 1 drivers
v0x59d7fb2b4890_0 .net "out", 0 0, L_0x59d7fb3a2ac0;  alias, 1 drivers
S_0x59d7fb2b42a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2b40d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a2ac0 .functor NAND 1, L_0x59d7fb2b67c0, L_0x59d7fb2b67c0, C4<1>, C4<1>;
v0x59d7fb2b4510_0 .net "in_a", 0 0, L_0x59d7fb2b67c0;  alias, 1 drivers
v0x59d7fb2b4600_0 .net "in_b", 0 0, L_0x59d7fb2b67c0;  alias, 1 drivers
v0x59d7fb2b46f0_0 .net "out", 0 0, L_0x59d7fb3a2ac0;  alias, 1 drivers
S_0x59d7fb2b4d90 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb2b2350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2b5dd0_0 .net "in_a", 0 0, L_0x59d7fb3a28e0;  alias, 1 drivers
v0x59d7fb2b5ea0_0 .net "in_b", 0 0, L_0x59d7fb3a2b70;  alias, 1 drivers
v0x59d7fb2b5f70_0 .net "out", 0 0, L_0x59d7fb3a2d50;  alias, 1 drivers
v0x59d7fb2b6090_0 .net "temp_out", 0 0, L_0x59d7fb2b7130;  1 drivers
S_0x59d7fb2b4f70 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2b4d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2b7130 .functor NAND 1, L_0x59d7fb3a28e0, L_0x59d7fb3a2b70, C4<1>, C4<1>;
v0x59d7fb2b51c0_0 .net "in_a", 0 0, L_0x59d7fb3a28e0;  alias, 1 drivers
v0x59d7fb2b52a0_0 .net "in_b", 0 0, L_0x59d7fb3a2b70;  alias, 1 drivers
v0x59d7fb2b5360_0 .net "out", 0 0, L_0x59d7fb2b7130;  alias, 1 drivers
S_0x59d7fb2b54b0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2b4d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2b5c20_0 .net "in_a", 0 0, L_0x59d7fb2b7130;  alias, 1 drivers
v0x59d7fb2b5cc0_0 .net "out", 0 0, L_0x59d7fb3a2d50;  alias, 1 drivers
S_0x59d7fb2b56d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2b54b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a2d50 .functor NAND 1, L_0x59d7fb2b7130, L_0x59d7fb2b7130, C4<1>, C4<1>;
v0x59d7fb2b5940_0 .net "in_a", 0 0, L_0x59d7fb2b7130;  alias, 1 drivers
v0x59d7fb2b5a30_0 .net "in_b", 0 0, L_0x59d7fb2b7130;  alias, 1 drivers
v0x59d7fb2b5b20_0 .net "out", 0 0, L_0x59d7fb3a2d50;  alias, 1 drivers
S_0x59d7fb2b61e0 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb2b2350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2b6910_0 .net "in_a", 0 0, L_0x59d7fb3a2830;  alias, 1 drivers
v0x59d7fb2b69b0_0 .net "out", 0 0, L_0x59d7fb3a28e0;  alias, 1 drivers
S_0x59d7fb2b63b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2b61e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a28e0 .functor NAND 1, L_0x59d7fb3a2830, L_0x59d7fb3a2830, C4<1>, C4<1>;
v0x59d7fb2b6620_0 .net "in_a", 0 0, L_0x59d7fb3a2830;  alias, 1 drivers
v0x59d7fb2b66e0_0 .net "in_b", 0 0, L_0x59d7fb3a2830;  alias, 1 drivers
v0x59d7fb2b6830_0 .net "out", 0 0, L_0x59d7fb3a28e0;  alias, 1 drivers
S_0x59d7fb2b6ab0 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb2b2350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2b7280_0 .net "in_a", 0 0, L_0x59d7fb3a2ac0;  alias, 1 drivers
v0x59d7fb2b7320_0 .net "out", 0 0, L_0x59d7fb3a2b70;  alias, 1 drivers
S_0x59d7fb2b6d20 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2b6ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a2b70 .functor NAND 1, L_0x59d7fb3a2ac0, L_0x59d7fb3a2ac0, C4<1>, C4<1>;
v0x59d7fb2b6f90_0 .net "in_a", 0 0, L_0x59d7fb3a2ac0;  alias, 1 drivers
v0x59d7fb2b7050_0 .net "in_b", 0 0, L_0x59d7fb3a2ac0;  alias, 1 drivers
v0x59d7fb2b71a0_0 .net "out", 0 0, L_0x59d7fb3a2b70;  alias, 1 drivers
S_0x59d7fb2b7420 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb2b2350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2b7bc0_0 .net "in_a", 0 0, L_0x59d7fb3a2d50;  alias, 1 drivers
v0x59d7fb2b7c60_0 .net "out", 0 0, L_0x59d7fb3a2e00;  alias, 1 drivers
S_0x59d7fb2b7640 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2b7420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a2e00 .functor NAND 1, L_0x59d7fb3a2d50, L_0x59d7fb3a2d50, C4<1>, C4<1>;
v0x59d7fb2b78b0_0 .net "in_a", 0 0, L_0x59d7fb3a2d50;  alias, 1 drivers
v0x59d7fb2b7970_0 .net "in_b", 0 0, L_0x59d7fb3a2d50;  alias, 1 drivers
v0x59d7fb2b7ac0_0 .net "out", 0 0, L_0x59d7fb3a2e00;  alias, 1 drivers
S_0x59d7fb2b8b90 .scope module, "fa_gate4" "FullAdder" 2 11, 3 3 0, S_0x59d7fb15f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
v0x59d7fb2d6fc0_0 .net "a", 0 0, L_0x59d7fb3a5540;  1 drivers
v0x59d7fb2d7060_0 .net "b", 0 0, L_0x59d7fb3a55e0;  1 drivers
v0x59d7fb2d7120_0 .net "c", 0 0, L_0x59d7fb3a2e00;  alias, 1 drivers
v0x59d7fb2d71c0_0 .net "carry", 0 0, L_0x59d7fb3a53a0;  alias, 1 drivers
v0x59d7fb2d7260_0 .net "sum", 0 0, L_0x59d7fb3a4bf0;  1 drivers
v0x59d7fb2d7300_0 .net "tmp_carry_out_1", 0 0, L_0x59d7fb3a3170;  1 drivers
v0x59d7fb2d73a0_0 .net "tmp_carry_out_2", 0 0, L_0x59d7fb3a42c0;  1 drivers
v0x59d7fb2d7440_0 .net "tmp_sum_out", 0 0, L_0x59d7fb3a3cc0;  1 drivers
S_0x59d7fb2b8df0 .scope module, "ha_gate1" "HalfAdder" 3 8, 4 3 0, S_0x59d7fb2b8b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb2c4970_0 .net "a", 0 0, L_0x59d7fb3a5540;  alias, 1 drivers
v0x59d7fb2c4b20_0 .net "b", 0 0, L_0x59d7fb3a55e0;  alias, 1 drivers
v0x59d7fb2c4cf0_0 .net "carry", 0 0, L_0x59d7fb3a3170;  alias, 1 drivers
v0x59d7fb2c4d90_0 .net "sum", 0 0, L_0x59d7fb3a3cc0;  alias, 1 drivers
S_0x59d7fb2b9060 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb2b8df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2ba150_0 .net "in_a", 0 0, L_0x59d7fb3a5540;  alias, 1 drivers
v0x59d7fb2ba220_0 .net "in_b", 0 0, L_0x59d7fb3a55e0;  alias, 1 drivers
v0x59d7fb2ba2f0_0 .net "out", 0 0, L_0x59d7fb3a3170;  alias, 1 drivers
v0x59d7fb2ba410_0 .net "temp_out", 0 0, L_0x59d7fb3a30e0;  1 drivers
S_0x59d7fb2b92d0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2b9060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a30e0 .functor NAND 1, L_0x59d7fb3a5540, L_0x59d7fb3a55e0, C4<1>, C4<1>;
v0x59d7fb2b9540_0 .net "in_a", 0 0, L_0x59d7fb3a5540;  alias, 1 drivers
v0x59d7fb2b9620_0 .net "in_b", 0 0, L_0x59d7fb3a55e0;  alias, 1 drivers
v0x59d7fb2b96e0_0 .net "out", 0 0, L_0x59d7fb3a30e0;  alias, 1 drivers
S_0x59d7fb2b9830 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2b9060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2b9fa0_0 .net "in_a", 0 0, L_0x59d7fb3a30e0;  alias, 1 drivers
v0x59d7fb2ba040_0 .net "out", 0 0, L_0x59d7fb3a3170;  alias, 1 drivers
S_0x59d7fb2b9a50 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2b9830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a3170 .functor NAND 1, L_0x59d7fb3a30e0, L_0x59d7fb3a30e0, C4<1>, C4<1>;
v0x59d7fb2b9cc0_0 .net "in_a", 0 0, L_0x59d7fb3a30e0;  alias, 1 drivers
v0x59d7fb2b9db0_0 .net "in_b", 0 0, L_0x59d7fb3a30e0;  alias, 1 drivers
v0x59d7fb2b9ea0_0 .net "out", 0 0, L_0x59d7fb3a3170;  alias, 1 drivers
S_0x59d7fb2ba4d0 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb2b8df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2c4290_0 .net "in_a", 0 0, L_0x59d7fb3a5540;  alias, 1 drivers
v0x59d7fb2c4330_0 .net "in_b", 0 0, L_0x59d7fb3a55e0;  alias, 1 drivers
v0x59d7fb2c43f0_0 .net "out", 0 0, L_0x59d7fb3a3cc0;  alias, 1 drivers
v0x59d7fb2c4490_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3a3380;  1 drivers
v0x59d7fb2c4640_0 .net "temp_a_out", 0 0, L_0x59d7fb3a3220;  1 drivers
v0x59d7fb2c46e0_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3a3590;  1 drivers
v0x59d7fb2c4890_0 .net "temp_b_out", 0 0, L_0x59d7fb3a3430;  1 drivers
S_0x59d7fb2ba6b0 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb2ba4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2bb770_0 .net "in_a", 0 0, L_0x59d7fb3a5540;  alias, 1 drivers
v0x59d7fb2bb810_0 .net "in_b", 0 0, L_0x59d7fb3a3220;  alias, 1 drivers
v0x59d7fb2bb900_0 .net "out", 0 0, L_0x59d7fb3a3380;  alias, 1 drivers
v0x59d7fb2bba20_0 .net "temp_out", 0 0, L_0x59d7fb3a32d0;  1 drivers
S_0x59d7fb2ba920 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2ba6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a32d0 .functor NAND 1, L_0x59d7fb3a5540, L_0x59d7fb3a3220, C4<1>, C4<1>;
v0x59d7fb2bab90_0 .net "in_a", 0 0, L_0x59d7fb3a5540;  alias, 1 drivers
v0x59d7fb2baca0_0 .net "in_b", 0 0, L_0x59d7fb3a3220;  alias, 1 drivers
v0x59d7fb2bad60_0 .net "out", 0 0, L_0x59d7fb3a32d0;  alias, 1 drivers
S_0x59d7fb2bae80 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2ba6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2bb5c0_0 .net "in_a", 0 0, L_0x59d7fb3a32d0;  alias, 1 drivers
v0x59d7fb2bb660_0 .net "out", 0 0, L_0x59d7fb3a3380;  alias, 1 drivers
S_0x59d7fb2bb0a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2bae80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a3380 .functor NAND 1, L_0x59d7fb3a32d0, L_0x59d7fb3a32d0, C4<1>, C4<1>;
v0x59d7fb2bb310_0 .net "in_a", 0 0, L_0x59d7fb3a32d0;  alias, 1 drivers
v0x59d7fb2bb3d0_0 .net "in_b", 0 0, L_0x59d7fb3a32d0;  alias, 1 drivers
v0x59d7fb2bb4c0_0 .net "out", 0 0, L_0x59d7fb3a3380;  alias, 1 drivers
S_0x59d7fb2bbae0 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb2ba4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2bcb10_0 .net "in_a", 0 0, L_0x59d7fb3a55e0;  alias, 1 drivers
v0x59d7fb2bcbb0_0 .net "in_b", 0 0, L_0x59d7fb3a3430;  alias, 1 drivers
v0x59d7fb2bcca0_0 .net "out", 0 0, L_0x59d7fb3a3590;  alias, 1 drivers
v0x59d7fb2bcdc0_0 .net "temp_out", 0 0, L_0x59d7fb3a34e0;  1 drivers
S_0x59d7fb2bbcc0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2bbae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a34e0 .functor NAND 1, L_0x59d7fb3a55e0, L_0x59d7fb3a3430, C4<1>, C4<1>;
v0x59d7fb2bbf30_0 .net "in_a", 0 0, L_0x59d7fb3a55e0;  alias, 1 drivers
v0x59d7fb2bc040_0 .net "in_b", 0 0, L_0x59d7fb3a3430;  alias, 1 drivers
v0x59d7fb2bc100_0 .net "out", 0 0, L_0x59d7fb3a34e0;  alias, 1 drivers
S_0x59d7fb2bc220 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2bbae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2bc960_0 .net "in_a", 0 0, L_0x59d7fb3a34e0;  alias, 1 drivers
v0x59d7fb2bca00_0 .net "out", 0 0, L_0x59d7fb3a3590;  alias, 1 drivers
S_0x59d7fb2bc440 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2bc220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a3590 .functor NAND 1, L_0x59d7fb3a34e0, L_0x59d7fb3a34e0, C4<1>, C4<1>;
v0x59d7fb2bc6b0_0 .net "in_a", 0 0, L_0x59d7fb3a34e0;  alias, 1 drivers
v0x59d7fb2bc770_0 .net "in_b", 0 0, L_0x59d7fb3a34e0;  alias, 1 drivers
v0x59d7fb2bc860_0 .net "out", 0 0, L_0x59d7fb3a3590;  alias, 1 drivers
S_0x59d7fb2bcf10 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb2ba4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2bd650_0 .net "in_a", 0 0, L_0x59d7fb3a55e0;  alias, 1 drivers
v0x59d7fb2bd6f0_0 .net "out", 0 0, L_0x59d7fb3a3220;  alias, 1 drivers
S_0x59d7fb2bd0e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2bcf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a3220 .functor NAND 1, L_0x59d7fb3a55e0, L_0x59d7fb3a55e0, C4<1>, C4<1>;
v0x59d7fb2bd330_0 .net "in_a", 0 0, L_0x59d7fb3a55e0;  alias, 1 drivers
v0x59d7fb2bd480_0 .net "in_b", 0 0, L_0x59d7fb3a55e0;  alias, 1 drivers
v0x59d7fb2bd540_0 .net "out", 0 0, L_0x59d7fb3a3220;  alias, 1 drivers
S_0x59d7fb2bd7f0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb2ba4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2bdf70_0 .net "in_a", 0 0, L_0x59d7fb3a5540;  alias, 1 drivers
v0x59d7fb2be010_0 .net "out", 0 0, L_0x59d7fb3a3430;  alias, 1 drivers
S_0x59d7fb2bda10 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2bd7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a3430 .functor NAND 1, L_0x59d7fb3a5540, L_0x59d7fb3a5540, C4<1>, C4<1>;
v0x59d7fb2bdc80_0 .net "in_a", 0 0, L_0x59d7fb3a5540;  alias, 1 drivers
v0x59d7fb2bddd0_0 .net "in_b", 0 0, L_0x59d7fb3a5540;  alias, 1 drivers
v0x59d7fb2bde90_0 .net "out", 0 0, L_0x59d7fb3a3430;  alias, 1 drivers
S_0x59d7fb2be110 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb2ba4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2c3be0_0 .net "branch1_out", 0 0, L_0x59d7fb3a37a0;  1 drivers
v0x59d7fb2c3d10_0 .net "branch2_out", 0 0, L_0x59d7fb3a3a30;  1 drivers
v0x59d7fb2c3e60_0 .net "in_a", 0 0, L_0x59d7fb3a3380;  alias, 1 drivers
v0x59d7fb2c3f30_0 .net "in_b", 0 0, L_0x59d7fb3a3590;  alias, 1 drivers
v0x59d7fb2c3fd0_0 .net "out", 0 0, L_0x59d7fb3a3cc0;  alias, 1 drivers
v0x59d7fb2c4070_0 .net "temp1_out", 0 0, L_0x59d7fb3a36f0;  1 drivers
v0x59d7fb2c4110_0 .net "temp2_out", 0 0, L_0x59d7fb3a3980;  1 drivers
v0x59d7fb2c41b0_0 .net "temp3_out", 0 0, L_0x59d7fb3a3c10;  1 drivers
S_0x59d7fb2be390 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb2be110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2bf420_0 .net "in_a", 0 0, L_0x59d7fb3a3380;  alias, 1 drivers
v0x59d7fb2bf4c0_0 .net "in_b", 0 0, L_0x59d7fb3a3380;  alias, 1 drivers
v0x59d7fb2bf580_0 .net "out", 0 0, L_0x59d7fb3a36f0;  alias, 1 drivers
v0x59d7fb2bf6a0_0 .net "temp_out", 0 0, L_0x59d7fb3a3640;  1 drivers
S_0x59d7fb2be600 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2be390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a3640 .functor NAND 1, L_0x59d7fb3a3380, L_0x59d7fb3a3380, C4<1>, C4<1>;
v0x59d7fb2be870_0 .net "in_a", 0 0, L_0x59d7fb3a3380;  alias, 1 drivers
v0x59d7fb2be930_0 .net "in_b", 0 0, L_0x59d7fb3a3380;  alias, 1 drivers
v0x59d7fb2bea80_0 .net "out", 0 0, L_0x59d7fb3a3640;  alias, 1 drivers
S_0x59d7fb2beb80 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2be390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2bf270_0 .net "in_a", 0 0, L_0x59d7fb3a3640;  alias, 1 drivers
v0x59d7fb2bf310_0 .net "out", 0 0, L_0x59d7fb3a36f0;  alias, 1 drivers
S_0x59d7fb2bed50 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2beb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a36f0 .functor NAND 1, L_0x59d7fb3a3640, L_0x59d7fb3a3640, C4<1>, C4<1>;
v0x59d7fb2befc0_0 .net "in_a", 0 0, L_0x59d7fb3a3640;  alias, 1 drivers
v0x59d7fb2bf080_0 .net "in_b", 0 0, L_0x59d7fb3a3640;  alias, 1 drivers
v0x59d7fb2bf170_0 .net "out", 0 0, L_0x59d7fb3a36f0;  alias, 1 drivers
S_0x59d7fb2bf810 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb2be110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2c0840_0 .net "in_a", 0 0, L_0x59d7fb3a3590;  alias, 1 drivers
v0x59d7fb2c08e0_0 .net "in_b", 0 0, L_0x59d7fb3a3590;  alias, 1 drivers
v0x59d7fb2c09a0_0 .net "out", 0 0, L_0x59d7fb3a3980;  alias, 1 drivers
v0x59d7fb2c0ac0_0 .net "temp_out", 0 0, L_0x59d7fb2c2660;  1 drivers
S_0x59d7fb2bf9f0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2bf810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2c2660 .functor NAND 1, L_0x59d7fb3a3590, L_0x59d7fb3a3590, C4<1>, C4<1>;
v0x59d7fb2bfc60_0 .net "in_a", 0 0, L_0x59d7fb3a3590;  alias, 1 drivers
v0x59d7fb2bfd20_0 .net "in_b", 0 0, L_0x59d7fb3a3590;  alias, 1 drivers
v0x59d7fb2bfe70_0 .net "out", 0 0, L_0x59d7fb2c2660;  alias, 1 drivers
S_0x59d7fb2bff70 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2bf810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2c0690_0 .net "in_a", 0 0, L_0x59d7fb2c2660;  alias, 1 drivers
v0x59d7fb2c0730_0 .net "out", 0 0, L_0x59d7fb3a3980;  alias, 1 drivers
S_0x59d7fb2c0140 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2bff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a3980 .functor NAND 1, L_0x59d7fb2c2660, L_0x59d7fb2c2660, C4<1>, C4<1>;
v0x59d7fb2c03b0_0 .net "in_a", 0 0, L_0x59d7fb2c2660;  alias, 1 drivers
v0x59d7fb2c04a0_0 .net "in_b", 0 0, L_0x59d7fb2c2660;  alias, 1 drivers
v0x59d7fb2c0590_0 .net "out", 0 0, L_0x59d7fb3a3980;  alias, 1 drivers
S_0x59d7fb2c0c30 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb2be110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2c1c70_0 .net "in_a", 0 0, L_0x59d7fb3a37a0;  alias, 1 drivers
v0x59d7fb2c1d40_0 .net "in_b", 0 0, L_0x59d7fb3a3a30;  alias, 1 drivers
v0x59d7fb2c1e10_0 .net "out", 0 0, L_0x59d7fb3a3c10;  alias, 1 drivers
v0x59d7fb2c1f30_0 .net "temp_out", 0 0, L_0x59d7fb2c2fd0;  1 drivers
S_0x59d7fb2c0e10 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2c0c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2c2fd0 .functor NAND 1, L_0x59d7fb3a37a0, L_0x59d7fb3a3a30, C4<1>, C4<1>;
v0x59d7fb2c1060_0 .net "in_a", 0 0, L_0x59d7fb3a37a0;  alias, 1 drivers
v0x59d7fb2c1140_0 .net "in_b", 0 0, L_0x59d7fb3a3a30;  alias, 1 drivers
v0x59d7fb2c1200_0 .net "out", 0 0, L_0x59d7fb2c2fd0;  alias, 1 drivers
S_0x59d7fb2c1350 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2c0c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2c1ac0_0 .net "in_a", 0 0, L_0x59d7fb2c2fd0;  alias, 1 drivers
v0x59d7fb2c1b60_0 .net "out", 0 0, L_0x59d7fb3a3c10;  alias, 1 drivers
S_0x59d7fb2c1570 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2c1350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a3c10 .functor NAND 1, L_0x59d7fb2c2fd0, L_0x59d7fb2c2fd0, C4<1>, C4<1>;
v0x59d7fb2c17e0_0 .net "in_a", 0 0, L_0x59d7fb2c2fd0;  alias, 1 drivers
v0x59d7fb2c18d0_0 .net "in_b", 0 0, L_0x59d7fb2c2fd0;  alias, 1 drivers
v0x59d7fb2c19c0_0 .net "out", 0 0, L_0x59d7fb3a3c10;  alias, 1 drivers
S_0x59d7fb2c2080 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb2be110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2c27b0_0 .net "in_a", 0 0, L_0x59d7fb3a36f0;  alias, 1 drivers
v0x59d7fb2c2850_0 .net "out", 0 0, L_0x59d7fb3a37a0;  alias, 1 drivers
S_0x59d7fb2c2250 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2c2080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a37a0 .functor NAND 1, L_0x59d7fb3a36f0, L_0x59d7fb3a36f0, C4<1>, C4<1>;
v0x59d7fb2c24c0_0 .net "in_a", 0 0, L_0x59d7fb3a36f0;  alias, 1 drivers
v0x59d7fb2c2580_0 .net "in_b", 0 0, L_0x59d7fb3a36f0;  alias, 1 drivers
v0x59d7fb2c26d0_0 .net "out", 0 0, L_0x59d7fb3a37a0;  alias, 1 drivers
S_0x59d7fb2c2950 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb2be110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2c3120_0 .net "in_a", 0 0, L_0x59d7fb3a3980;  alias, 1 drivers
v0x59d7fb2c31c0_0 .net "out", 0 0, L_0x59d7fb3a3a30;  alias, 1 drivers
S_0x59d7fb2c2bc0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2c2950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a3a30 .functor NAND 1, L_0x59d7fb3a3980, L_0x59d7fb3a3980, C4<1>, C4<1>;
v0x59d7fb2c2e30_0 .net "in_a", 0 0, L_0x59d7fb3a3980;  alias, 1 drivers
v0x59d7fb2c2ef0_0 .net "in_b", 0 0, L_0x59d7fb3a3980;  alias, 1 drivers
v0x59d7fb2c3040_0 .net "out", 0 0, L_0x59d7fb3a3a30;  alias, 1 drivers
S_0x59d7fb2c32c0 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb2be110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2c3a60_0 .net "in_a", 0 0, L_0x59d7fb3a3c10;  alias, 1 drivers
v0x59d7fb2c3b00_0 .net "out", 0 0, L_0x59d7fb3a3cc0;  alias, 1 drivers
S_0x59d7fb2c34e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2c32c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a3cc0 .functor NAND 1, L_0x59d7fb3a3c10, L_0x59d7fb3a3c10, C4<1>, C4<1>;
v0x59d7fb2c3750_0 .net "in_a", 0 0, L_0x59d7fb3a3c10;  alias, 1 drivers
v0x59d7fb2c3810_0 .net "in_b", 0 0, L_0x59d7fb3a3c10;  alias, 1 drivers
v0x59d7fb2c3960_0 .net "out", 0 0, L_0x59d7fb3a3cc0;  alias, 1 drivers
S_0x59d7fb2c4e70 .scope module, "ha_gate2" "HalfAdder" 3 9, 4 3 0, S_0x59d7fb2b8b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb2d0990_0 .net "a", 0 0, L_0x59d7fb3a3cc0;  alias, 1 drivers
v0x59d7fb2d0a30_0 .net "b", 0 0, L_0x59d7fb3a2e00;  alias, 1 drivers
v0x59d7fb2d0af0_0 .net "carry", 0 0, L_0x59d7fb3a42c0;  alias, 1 drivers
v0x59d7fb2d0b90_0 .net "sum", 0 0, L_0x59d7fb3a4bf0;  alias, 1 drivers
S_0x59d7fb2c5090 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb2c4e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2c6030_0 .net "in_a", 0 0, L_0x59d7fb3a3cc0;  alias, 1 drivers
v0x59d7fb2c60d0_0 .net "in_b", 0 0, L_0x59d7fb3a2e00;  alias, 1 drivers
v0x59d7fb2c6190_0 .net "out", 0 0, L_0x59d7fb3a42c0;  alias, 1 drivers
v0x59d7fb2c62b0_0 .net "temp_out", 0 0, L_0x59d7fb2c38f0;  1 drivers
S_0x59d7fb2c5240 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2c5090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2c38f0 .functor NAND 1, L_0x59d7fb3a3cc0, L_0x59d7fb3a2e00, C4<1>, C4<1>;
v0x59d7fb2c54b0_0 .net "in_a", 0 0, L_0x59d7fb3a3cc0;  alias, 1 drivers
v0x59d7fb2c5570_0 .net "in_b", 0 0, L_0x59d7fb3a2e00;  alias, 1 drivers
v0x59d7fb2c5630_0 .net "out", 0 0, L_0x59d7fb2c38f0;  alias, 1 drivers
S_0x59d7fb2c5760 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2c5090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2c5e80_0 .net "in_a", 0 0, L_0x59d7fb2c38f0;  alias, 1 drivers
v0x59d7fb2c5f20_0 .net "out", 0 0, L_0x59d7fb3a42c0;  alias, 1 drivers
S_0x59d7fb2c5930 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2c5760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a42c0 .functor NAND 1, L_0x59d7fb2c38f0, L_0x59d7fb2c38f0, C4<1>, C4<1>;
v0x59d7fb2c5ba0_0 .net "in_a", 0 0, L_0x59d7fb2c38f0;  alias, 1 drivers
v0x59d7fb2c5c90_0 .net "in_b", 0 0, L_0x59d7fb2c38f0;  alias, 1 drivers
v0x59d7fb2c5d80_0 .net "out", 0 0, L_0x59d7fb3a42c0;  alias, 1 drivers
S_0x59d7fb2c6420 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb2c4e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2d02b0_0 .net "in_a", 0 0, L_0x59d7fb3a3cc0;  alias, 1 drivers
v0x59d7fb2d0350_0 .net "in_b", 0 0, L_0x59d7fb3a2e00;  alias, 1 drivers
v0x59d7fb2d0410_0 .net "out", 0 0, L_0x59d7fb3a4bf0;  alias, 1 drivers
v0x59d7fb2d04b0_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3a44d0;  1 drivers
v0x59d7fb2d0660_0 .net "temp_a_out", 0 0, L_0x59d7fb3a4370;  1 drivers
v0x59d7fb2d0700_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3a46e0;  1 drivers
v0x59d7fb2d08b0_0 .net "temp_b_out", 0 0, L_0x59d7fb3a4580;  1 drivers
S_0x59d7fb2c6600 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb2c6420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2c76a0_0 .net "in_a", 0 0, L_0x59d7fb3a3cc0;  alias, 1 drivers
v0x59d7fb2c7850_0 .net "in_b", 0 0, L_0x59d7fb3a4370;  alias, 1 drivers
v0x59d7fb2c7940_0 .net "out", 0 0, L_0x59d7fb3a44d0;  alias, 1 drivers
v0x59d7fb2c7a60_0 .net "temp_out", 0 0, L_0x59d7fb3a4420;  1 drivers
S_0x59d7fb2c6870 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2c6600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a4420 .functor NAND 1, L_0x59d7fb3a3cc0, L_0x59d7fb3a4370, C4<1>, C4<1>;
v0x59d7fb2c6ae0_0 .net "in_a", 0 0, L_0x59d7fb3a3cc0;  alias, 1 drivers
v0x59d7fb2c6ba0_0 .net "in_b", 0 0, L_0x59d7fb3a4370;  alias, 1 drivers
v0x59d7fb2c6c60_0 .net "out", 0 0, L_0x59d7fb3a4420;  alias, 1 drivers
S_0x59d7fb2c6d80 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2c6600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2c74f0_0 .net "in_a", 0 0, L_0x59d7fb3a4420;  alias, 1 drivers
v0x59d7fb2c7590_0 .net "out", 0 0, L_0x59d7fb3a44d0;  alias, 1 drivers
S_0x59d7fb2c6fa0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2c6d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a44d0 .functor NAND 1, L_0x59d7fb3a4420, L_0x59d7fb3a4420, C4<1>, C4<1>;
v0x59d7fb2c7210_0 .net "in_a", 0 0, L_0x59d7fb3a4420;  alias, 1 drivers
v0x59d7fb2c7300_0 .net "in_b", 0 0, L_0x59d7fb3a4420;  alias, 1 drivers
v0x59d7fb2c73f0_0 .net "out", 0 0, L_0x59d7fb3a44d0;  alias, 1 drivers
S_0x59d7fb2c7b20 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb2c6420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2c8b30_0 .net "in_a", 0 0, L_0x59d7fb3a2e00;  alias, 1 drivers
v0x59d7fb2c8bd0_0 .net "in_b", 0 0, L_0x59d7fb3a4580;  alias, 1 drivers
v0x59d7fb2c8cc0_0 .net "out", 0 0, L_0x59d7fb3a46e0;  alias, 1 drivers
v0x59d7fb2c8de0_0 .net "temp_out", 0 0, L_0x59d7fb3a4630;  1 drivers
S_0x59d7fb2c7d00 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2c7b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a4630 .functor NAND 1, L_0x59d7fb3a2e00, L_0x59d7fb3a4580, C4<1>, C4<1>;
v0x59d7fb2c7f70_0 .net "in_a", 0 0, L_0x59d7fb3a2e00;  alias, 1 drivers
v0x59d7fb2c8030_0 .net "in_b", 0 0, L_0x59d7fb3a4580;  alias, 1 drivers
v0x59d7fb2c80f0_0 .net "out", 0 0, L_0x59d7fb3a4630;  alias, 1 drivers
S_0x59d7fb2c8210 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2c7b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2c8980_0 .net "in_a", 0 0, L_0x59d7fb3a4630;  alias, 1 drivers
v0x59d7fb2c8a20_0 .net "out", 0 0, L_0x59d7fb3a46e0;  alias, 1 drivers
S_0x59d7fb2c8430 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2c8210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a46e0 .functor NAND 1, L_0x59d7fb3a4630, L_0x59d7fb3a4630, C4<1>, C4<1>;
v0x59d7fb2c86a0_0 .net "in_a", 0 0, L_0x59d7fb3a4630;  alias, 1 drivers
v0x59d7fb2c8790_0 .net "in_b", 0 0, L_0x59d7fb3a4630;  alias, 1 drivers
v0x59d7fb2c8880_0 .net "out", 0 0, L_0x59d7fb3a46e0;  alias, 1 drivers
S_0x59d7fb2c8f30 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb2c6420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2c9740_0 .net "in_a", 0 0, L_0x59d7fb3a2e00;  alias, 1 drivers
v0x59d7fb2c97e0_0 .net "out", 0 0, L_0x59d7fb3a4370;  alias, 1 drivers
S_0x59d7fb2c9100 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2c8f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a4370 .functor NAND 1, L_0x59d7fb3a2e00, L_0x59d7fb3a2e00, C4<1>, C4<1>;
v0x59d7fb2c9350_0 .net "in_a", 0 0, L_0x59d7fb3a2e00;  alias, 1 drivers
v0x59d7fb2c9520_0 .net "in_b", 0 0, L_0x59d7fb3a2e00;  alias, 1 drivers
v0x59d7fb2c95e0_0 .net "out", 0 0, L_0x59d7fb3a4370;  alias, 1 drivers
S_0x59d7fb2c98e0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb2c6420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2ca020_0 .net "in_a", 0 0, L_0x59d7fb3a3cc0;  alias, 1 drivers
v0x59d7fb2ca0c0_0 .net "out", 0 0, L_0x59d7fb3a4580;  alias, 1 drivers
S_0x59d7fb2c9b00 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2c98e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a4580 .functor NAND 1, L_0x59d7fb3a3cc0, L_0x59d7fb3a3cc0, C4<1>, C4<1>;
v0x59d7fb2c9d70_0 .net "in_a", 0 0, L_0x59d7fb3a3cc0;  alias, 1 drivers
v0x59d7fb2c9e30_0 .net "in_b", 0 0, L_0x59d7fb3a3cc0;  alias, 1 drivers
v0x59d7fb2c9ef0_0 .net "out", 0 0, L_0x59d7fb3a4580;  alias, 1 drivers
S_0x59d7fb2ca1c0 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb2c6420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2cfc00_0 .net "branch1_out", 0 0, L_0x59d7fb3a48f0;  1 drivers
v0x59d7fb2cfd30_0 .net "branch2_out", 0 0, L_0x59d7fb3a4a70;  1 drivers
v0x59d7fb2cfe80_0 .net "in_a", 0 0, L_0x59d7fb3a44d0;  alias, 1 drivers
v0x59d7fb2cff50_0 .net "in_b", 0 0, L_0x59d7fb3a46e0;  alias, 1 drivers
v0x59d7fb2cfff0_0 .net "out", 0 0, L_0x59d7fb3a4bf0;  alias, 1 drivers
v0x59d7fb2d0090_0 .net "temp1_out", 0 0, L_0x59d7fb3a4840;  1 drivers
v0x59d7fb2d0130_0 .net "temp2_out", 0 0, L_0x59d7fb3a49c0;  1 drivers
v0x59d7fb2d01d0_0 .net "temp3_out", 0 0, L_0x59d7fb3a4b40;  1 drivers
S_0x59d7fb2ca440 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb2ca1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2cb440_0 .net "in_a", 0 0, L_0x59d7fb3a44d0;  alias, 1 drivers
v0x59d7fb2cb4e0_0 .net "in_b", 0 0, L_0x59d7fb3a44d0;  alias, 1 drivers
v0x59d7fb2cb5a0_0 .net "out", 0 0, L_0x59d7fb3a4840;  alias, 1 drivers
v0x59d7fb2cb6c0_0 .net "temp_out", 0 0, L_0x59d7fb3a4790;  1 drivers
S_0x59d7fb2ca6b0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2ca440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a4790 .functor NAND 1, L_0x59d7fb3a44d0, L_0x59d7fb3a44d0, C4<1>, C4<1>;
v0x59d7fb2ca920_0 .net "in_a", 0 0, L_0x59d7fb3a44d0;  alias, 1 drivers
v0x59d7fb2ca9e0_0 .net "in_b", 0 0, L_0x59d7fb3a44d0;  alias, 1 drivers
v0x59d7fb2caaa0_0 .net "out", 0 0, L_0x59d7fb3a4790;  alias, 1 drivers
S_0x59d7fb2caba0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2ca440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2cb290_0 .net "in_a", 0 0, L_0x59d7fb3a4790;  alias, 1 drivers
v0x59d7fb2cb330_0 .net "out", 0 0, L_0x59d7fb3a4840;  alias, 1 drivers
S_0x59d7fb2cad70 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2caba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a4840 .functor NAND 1, L_0x59d7fb3a4790, L_0x59d7fb3a4790, C4<1>, C4<1>;
v0x59d7fb2cafe0_0 .net "in_a", 0 0, L_0x59d7fb3a4790;  alias, 1 drivers
v0x59d7fb2cb0a0_0 .net "in_b", 0 0, L_0x59d7fb3a4790;  alias, 1 drivers
v0x59d7fb2cb190_0 .net "out", 0 0, L_0x59d7fb3a4840;  alias, 1 drivers
S_0x59d7fb2cb830 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb2ca1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2cc860_0 .net "in_a", 0 0, L_0x59d7fb3a46e0;  alias, 1 drivers
v0x59d7fb2cc900_0 .net "in_b", 0 0, L_0x59d7fb3a46e0;  alias, 1 drivers
v0x59d7fb2cc9c0_0 .net "out", 0 0, L_0x59d7fb3a49c0;  alias, 1 drivers
v0x59d7fb2ccae0_0 .net "temp_out", 0 0, L_0x59d7fb2ce680;  1 drivers
S_0x59d7fb2cba10 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2cb830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2ce680 .functor NAND 1, L_0x59d7fb3a46e0, L_0x59d7fb3a46e0, C4<1>, C4<1>;
v0x59d7fb2cbc80_0 .net "in_a", 0 0, L_0x59d7fb3a46e0;  alias, 1 drivers
v0x59d7fb2cbd40_0 .net "in_b", 0 0, L_0x59d7fb3a46e0;  alias, 1 drivers
v0x59d7fb2cbe90_0 .net "out", 0 0, L_0x59d7fb2ce680;  alias, 1 drivers
S_0x59d7fb2cbf90 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2cb830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2cc6b0_0 .net "in_a", 0 0, L_0x59d7fb2ce680;  alias, 1 drivers
v0x59d7fb2cc750_0 .net "out", 0 0, L_0x59d7fb3a49c0;  alias, 1 drivers
S_0x59d7fb2cc160 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2cbf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a49c0 .functor NAND 1, L_0x59d7fb2ce680, L_0x59d7fb2ce680, C4<1>, C4<1>;
v0x59d7fb2cc3d0_0 .net "in_a", 0 0, L_0x59d7fb2ce680;  alias, 1 drivers
v0x59d7fb2cc4c0_0 .net "in_b", 0 0, L_0x59d7fb2ce680;  alias, 1 drivers
v0x59d7fb2cc5b0_0 .net "out", 0 0, L_0x59d7fb3a49c0;  alias, 1 drivers
S_0x59d7fb2ccc50 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb2ca1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2cdc90_0 .net "in_a", 0 0, L_0x59d7fb3a48f0;  alias, 1 drivers
v0x59d7fb2cdd60_0 .net "in_b", 0 0, L_0x59d7fb3a4a70;  alias, 1 drivers
v0x59d7fb2cde30_0 .net "out", 0 0, L_0x59d7fb3a4b40;  alias, 1 drivers
v0x59d7fb2cdf50_0 .net "temp_out", 0 0, L_0x59d7fb2ceff0;  1 drivers
S_0x59d7fb2cce30 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2ccc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2ceff0 .functor NAND 1, L_0x59d7fb3a48f0, L_0x59d7fb3a4a70, C4<1>, C4<1>;
v0x59d7fb2cd080_0 .net "in_a", 0 0, L_0x59d7fb3a48f0;  alias, 1 drivers
v0x59d7fb2cd160_0 .net "in_b", 0 0, L_0x59d7fb3a4a70;  alias, 1 drivers
v0x59d7fb2cd220_0 .net "out", 0 0, L_0x59d7fb2ceff0;  alias, 1 drivers
S_0x59d7fb2cd370 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2ccc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2cdae0_0 .net "in_a", 0 0, L_0x59d7fb2ceff0;  alias, 1 drivers
v0x59d7fb2cdb80_0 .net "out", 0 0, L_0x59d7fb3a4b40;  alias, 1 drivers
S_0x59d7fb2cd590 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2cd370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a4b40 .functor NAND 1, L_0x59d7fb2ceff0, L_0x59d7fb2ceff0, C4<1>, C4<1>;
v0x59d7fb2cd800_0 .net "in_a", 0 0, L_0x59d7fb2ceff0;  alias, 1 drivers
v0x59d7fb2cd8f0_0 .net "in_b", 0 0, L_0x59d7fb2ceff0;  alias, 1 drivers
v0x59d7fb2cd9e0_0 .net "out", 0 0, L_0x59d7fb3a4b40;  alias, 1 drivers
S_0x59d7fb2ce0a0 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb2ca1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2ce7d0_0 .net "in_a", 0 0, L_0x59d7fb3a4840;  alias, 1 drivers
v0x59d7fb2ce870_0 .net "out", 0 0, L_0x59d7fb3a48f0;  alias, 1 drivers
S_0x59d7fb2ce270 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2ce0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a48f0 .functor NAND 1, L_0x59d7fb3a4840, L_0x59d7fb3a4840, C4<1>, C4<1>;
v0x59d7fb2ce4e0_0 .net "in_a", 0 0, L_0x59d7fb3a4840;  alias, 1 drivers
v0x59d7fb2ce5a0_0 .net "in_b", 0 0, L_0x59d7fb3a4840;  alias, 1 drivers
v0x59d7fb2ce6f0_0 .net "out", 0 0, L_0x59d7fb3a48f0;  alias, 1 drivers
S_0x59d7fb2ce970 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb2ca1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2cf140_0 .net "in_a", 0 0, L_0x59d7fb3a49c0;  alias, 1 drivers
v0x59d7fb2cf1e0_0 .net "out", 0 0, L_0x59d7fb3a4a70;  alias, 1 drivers
S_0x59d7fb2cebe0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2ce970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a4a70 .functor NAND 1, L_0x59d7fb3a49c0, L_0x59d7fb3a49c0, C4<1>, C4<1>;
v0x59d7fb2cee50_0 .net "in_a", 0 0, L_0x59d7fb3a49c0;  alias, 1 drivers
v0x59d7fb2cef10_0 .net "in_b", 0 0, L_0x59d7fb3a49c0;  alias, 1 drivers
v0x59d7fb2cf060_0 .net "out", 0 0, L_0x59d7fb3a4a70;  alias, 1 drivers
S_0x59d7fb2cf2e0 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb2ca1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2cfa80_0 .net "in_a", 0 0, L_0x59d7fb3a4b40;  alias, 1 drivers
v0x59d7fb2cfb20_0 .net "out", 0 0, L_0x59d7fb3a4bf0;  alias, 1 drivers
S_0x59d7fb2cf500 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2cf2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a4bf0 .functor NAND 1, L_0x59d7fb3a4b40, L_0x59d7fb3a4b40, C4<1>, C4<1>;
v0x59d7fb2cf770_0 .net "in_a", 0 0, L_0x59d7fb3a4b40;  alias, 1 drivers
v0x59d7fb2cf830_0 .net "in_b", 0 0, L_0x59d7fb3a4b40;  alias, 1 drivers
v0x59d7fb2cf980_0 .net "out", 0 0, L_0x59d7fb3a4bf0;  alias, 1 drivers
S_0x59d7fb2d0d00 .scope module, "or_gate" "Or" 3 10, 9 3 0, S_0x59d7fb2b8b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2d66f0_0 .net "branch1_out", 0 0, L_0x59d7fb3a4e80;  1 drivers
v0x59d7fb2d6820_0 .net "branch2_out", 0 0, L_0x59d7fb3a5110;  1 drivers
v0x59d7fb2d6970_0 .net "in_a", 0 0, L_0x59d7fb3a3170;  alias, 1 drivers
v0x59d7fb2d6b50_0 .net "in_b", 0 0, L_0x59d7fb3a42c0;  alias, 1 drivers
v0x59d7fb2d6d00_0 .net "out", 0 0, L_0x59d7fb3a53a0;  alias, 1 drivers
v0x59d7fb2d6da0_0 .net "temp1_out", 0 0, L_0x59d7fb3a4dd0;  1 drivers
v0x59d7fb2d6e40_0 .net "temp2_out", 0 0, L_0x59d7fb3a5060;  1 drivers
v0x59d7fb2d6ee0_0 .net "temp3_out", 0 0, L_0x59d7fb3a52f0;  1 drivers
S_0x59d7fb2d0e90 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb2d0d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2d1f30_0 .net "in_a", 0 0, L_0x59d7fb3a3170;  alias, 1 drivers
v0x59d7fb2d1fd0_0 .net "in_b", 0 0, L_0x59d7fb3a3170;  alias, 1 drivers
v0x59d7fb2d2090_0 .net "out", 0 0, L_0x59d7fb3a4dd0;  alias, 1 drivers
v0x59d7fb2d21b0_0 .net "temp_out", 0 0, L_0x59d7fb2cf910;  1 drivers
S_0x59d7fb2d10b0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2d0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2cf910 .functor NAND 1, L_0x59d7fb3a3170, L_0x59d7fb3a3170, C4<1>, C4<1>;
v0x59d7fb2d1320_0 .net "in_a", 0 0, L_0x59d7fb3a3170;  alias, 1 drivers
v0x59d7fb2d1470_0 .net "in_b", 0 0, L_0x59d7fb3a3170;  alias, 1 drivers
v0x59d7fb2d1530_0 .net "out", 0 0, L_0x59d7fb2cf910;  alias, 1 drivers
S_0x59d7fb2d1660 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2d0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2d1d80_0 .net "in_a", 0 0, L_0x59d7fb2cf910;  alias, 1 drivers
v0x59d7fb2d1e20_0 .net "out", 0 0, L_0x59d7fb3a4dd0;  alias, 1 drivers
S_0x59d7fb2d1830 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2d1660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a4dd0 .functor NAND 1, L_0x59d7fb2cf910, L_0x59d7fb2cf910, C4<1>, C4<1>;
v0x59d7fb2d1aa0_0 .net "in_a", 0 0, L_0x59d7fb2cf910;  alias, 1 drivers
v0x59d7fb2d1b90_0 .net "in_b", 0 0, L_0x59d7fb2cf910;  alias, 1 drivers
v0x59d7fb2d1c80_0 .net "out", 0 0, L_0x59d7fb3a4dd0;  alias, 1 drivers
S_0x59d7fb2d2320 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb2d0d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2d3350_0 .net "in_a", 0 0, L_0x59d7fb3a42c0;  alias, 1 drivers
v0x59d7fb2d33f0_0 .net "in_b", 0 0, L_0x59d7fb3a42c0;  alias, 1 drivers
v0x59d7fb2d34b0_0 .net "out", 0 0, L_0x59d7fb3a5060;  alias, 1 drivers
v0x59d7fb2d35d0_0 .net "temp_out", 0 0, L_0x59d7fb2d5170;  1 drivers
S_0x59d7fb2d2500 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2d2320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2d5170 .functor NAND 1, L_0x59d7fb3a42c0, L_0x59d7fb3a42c0, C4<1>, C4<1>;
v0x59d7fb2d2770_0 .net "in_a", 0 0, L_0x59d7fb3a42c0;  alias, 1 drivers
v0x59d7fb2d28c0_0 .net "in_b", 0 0, L_0x59d7fb3a42c0;  alias, 1 drivers
v0x59d7fb2d2980_0 .net "out", 0 0, L_0x59d7fb2d5170;  alias, 1 drivers
S_0x59d7fb2d2a80 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2d2320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2d31a0_0 .net "in_a", 0 0, L_0x59d7fb2d5170;  alias, 1 drivers
v0x59d7fb2d3240_0 .net "out", 0 0, L_0x59d7fb3a5060;  alias, 1 drivers
S_0x59d7fb2d2c50 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2d2a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a5060 .functor NAND 1, L_0x59d7fb2d5170, L_0x59d7fb2d5170, C4<1>, C4<1>;
v0x59d7fb2d2ec0_0 .net "in_a", 0 0, L_0x59d7fb2d5170;  alias, 1 drivers
v0x59d7fb2d2fb0_0 .net "in_b", 0 0, L_0x59d7fb2d5170;  alias, 1 drivers
v0x59d7fb2d30a0_0 .net "out", 0 0, L_0x59d7fb3a5060;  alias, 1 drivers
S_0x59d7fb2d3740 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb2d0d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2d4780_0 .net "in_a", 0 0, L_0x59d7fb3a4e80;  alias, 1 drivers
v0x59d7fb2d4850_0 .net "in_b", 0 0, L_0x59d7fb3a5110;  alias, 1 drivers
v0x59d7fb2d4920_0 .net "out", 0 0, L_0x59d7fb3a52f0;  alias, 1 drivers
v0x59d7fb2d4a40_0 .net "temp_out", 0 0, L_0x59d7fb2d5ae0;  1 drivers
S_0x59d7fb2d3920 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2d3740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2d5ae0 .functor NAND 1, L_0x59d7fb3a4e80, L_0x59d7fb3a5110, C4<1>, C4<1>;
v0x59d7fb2d3b70_0 .net "in_a", 0 0, L_0x59d7fb3a4e80;  alias, 1 drivers
v0x59d7fb2d3c50_0 .net "in_b", 0 0, L_0x59d7fb3a5110;  alias, 1 drivers
v0x59d7fb2d3d10_0 .net "out", 0 0, L_0x59d7fb2d5ae0;  alias, 1 drivers
S_0x59d7fb2d3e60 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2d3740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2d45d0_0 .net "in_a", 0 0, L_0x59d7fb2d5ae0;  alias, 1 drivers
v0x59d7fb2d4670_0 .net "out", 0 0, L_0x59d7fb3a52f0;  alias, 1 drivers
S_0x59d7fb2d4080 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2d3e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a52f0 .functor NAND 1, L_0x59d7fb2d5ae0, L_0x59d7fb2d5ae0, C4<1>, C4<1>;
v0x59d7fb2d42f0_0 .net "in_a", 0 0, L_0x59d7fb2d5ae0;  alias, 1 drivers
v0x59d7fb2d43e0_0 .net "in_b", 0 0, L_0x59d7fb2d5ae0;  alias, 1 drivers
v0x59d7fb2d44d0_0 .net "out", 0 0, L_0x59d7fb3a52f0;  alias, 1 drivers
S_0x59d7fb2d4b90 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb2d0d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2d52c0_0 .net "in_a", 0 0, L_0x59d7fb3a4dd0;  alias, 1 drivers
v0x59d7fb2d5360_0 .net "out", 0 0, L_0x59d7fb3a4e80;  alias, 1 drivers
S_0x59d7fb2d4d60 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2d4b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a4e80 .functor NAND 1, L_0x59d7fb3a4dd0, L_0x59d7fb3a4dd0, C4<1>, C4<1>;
v0x59d7fb2d4fd0_0 .net "in_a", 0 0, L_0x59d7fb3a4dd0;  alias, 1 drivers
v0x59d7fb2d5090_0 .net "in_b", 0 0, L_0x59d7fb3a4dd0;  alias, 1 drivers
v0x59d7fb2d51e0_0 .net "out", 0 0, L_0x59d7fb3a4e80;  alias, 1 drivers
S_0x59d7fb2d5460 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb2d0d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2d5c30_0 .net "in_a", 0 0, L_0x59d7fb3a5060;  alias, 1 drivers
v0x59d7fb2d5cd0_0 .net "out", 0 0, L_0x59d7fb3a5110;  alias, 1 drivers
S_0x59d7fb2d56d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2d5460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a5110 .functor NAND 1, L_0x59d7fb3a5060, L_0x59d7fb3a5060, C4<1>, C4<1>;
v0x59d7fb2d5940_0 .net "in_a", 0 0, L_0x59d7fb3a5060;  alias, 1 drivers
v0x59d7fb2d5a00_0 .net "in_b", 0 0, L_0x59d7fb3a5060;  alias, 1 drivers
v0x59d7fb2d5b50_0 .net "out", 0 0, L_0x59d7fb3a5110;  alias, 1 drivers
S_0x59d7fb2d5dd0 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb2d0d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2d6570_0 .net "in_a", 0 0, L_0x59d7fb3a52f0;  alias, 1 drivers
v0x59d7fb2d6610_0 .net "out", 0 0, L_0x59d7fb3a53a0;  alias, 1 drivers
S_0x59d7fb2d5ff0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2d5dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a53a0 .functor NAND 1, L_0x59d7fb3a52f0, L_0x59d7fb3a52f0, C4<1>, C4<1>;
v0x59d7fb2d6260_0 .net "in_a", 0 0, L_0x59d7fb3a52f0;  alias, 1 drivers
v0x59d7fb2d6320_0 .net "in_b", 0 0, L_0x59d7fb3a52f0;  alias, 1 drivers
v0x59d7fb2d6470_0 .net "out", 0 0, L_0x59d7fb3a53a0;  alias, 1 drivers
S_0x59d7fb2d7540 .scope module, "fa_gate5" "FullAdder" 2 12, 3 3 0, S_0x59d7fb15f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
v0x59d7fb2f5970_0 .net "a", 0 0, L_0x59d7fb3a7c00;  1 drivers
v0x59d7fb2f5a10_0 .net "b", 0 0, L_0x59d7fb3a7ca0;  1 drivers
v0x59d7fb2f5ad0_0 .net "c", 0 0, L_0x59d7fb3a53a0;  alias, 1 drivers
v0x59d7fb2f5b70_0 .net "carry", 0 0, L_0x59d7fb3a7a60;  alias, 1 drivers
v0x59d7fb2f5c10_0 .net "sum", 0 0, L_0x59d7fb3a72b0;  1 drivers
v0x59d7fb2f5cb0_0 .net "tmp_carry_out_1", 0 0, L_0x59d7fb3a5710;  1 drivers
v0x59d7fb2f5d50_0 .net "tmp_carry_out_2", 0 0, L_0x59d7fb3a6980;  1 drivers
v0x59d7fb2f5df0_0 .net "tmp_sum_out", 0 0, L_0x59d7fb3a6380;  1 drivers
S_0x59d7fb2d77a0 .scope module, "ha_gate1" "HalfAdder" 3 8, 4 3 0, S_0x59d7fb2d7540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb2e3320_0 .net "a", 0 0, L_0x59d7fb3a7c00;  alias, 1 drivers
v0x59d7fb2e34d0_0 .net "b", 0 0, L_0x59d7fb3a7ca0;  alias, 1 drivers
v0x59d7fb2e36a0_0 .net "carry", 0 0, L_0x59d7fb3a5710;  alias, 1 drivers
v0x59d7fb2e3740_0 .net "sum", 0 0, L_0x59d7fb3a6380;  alias, 1 drivers
S_0x59d7fb2d7a10 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb2d77a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2d8b00_0 .net "in_a", 0 0, L_0x59d7fb3a7c00;  alias, 1 drivers
v0x59d7fb2d8bd0_0 .net "in_b", 0 0, L_0x59d7fb3a7ca0;  alias, 1 drivers
v0x59d7fb2d8ca0_0 .net "out", 0 0, L_0x59d7fb3a5710;  alias, 1 drivers
v0x59d7fb2d8dc0_0 .net "temp_out", 0 0, L_0x59d7fb3a5680;  1 drivers
S_0x59d7fb2d7c80 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2d7a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a5680 .functor NAND 1, L_0x59d7fb3a7c00, L_0x59d7fb3a7ca0, C4<1>, C4<1>;
v0x59d7fb2d7ef0_0 .net "in_a", 0 0, L_0x59d7fb3a7c00;  alias, 1 drivers
v0x59d7fb2d7fd0_0 .net "in_b", 0 0, L_0x59d7fb3a7ca0;  alias, 1 drivers
v0x59d7fb2d8090_0 .net "out", 0 0, L_0x59d7fb3a5680;  alias, 1 drivers
S_0x59d7fb2d81e0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2d7a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2d8950_0 .net "in_a", 0 0, L_0x59d7fb3a5680;  alias, 1 drivers
v0x59d7fb2d89f0_0 .net "out", 0 0, L_0x59d7fb3a5710;  alias, 1 drivers
S_0x59d7fb2d8400 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2d81e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a5710 .functor NAND 1, L_0x59d7fb3a5680, L_0x59d7fb3a5680, C4<1>, C4<1>;
v0x59d7fb2d8670_0 .net "in_a", 0 0, L_0x59d7fb3a5680;  alias, 1 drivers
v0x59d7fb2d8760_0 .net "in_b", 0 0, L_0x59d7fb3a5680;  alias, 1 drivers
v0x59d7fb2d8850_0 .net "out", 0 0, L_0x59d7fb3a5710;  alias, 1 drivers
S_0x59d7fb2d8e80 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb2d77a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2e2c40_0 .net "in_a", 0 0, L_0x59d7fb3a7c00;  alias, 1 drivers
v0x59d7fb2e2ce0_0 .net "in_b", 0 0, L_0x59d7fb3a7ca0;  alias, 1 drivers
v0x59d7fb2e2da0_0 .net "out", 0 0, L_0x59d7fb3a6380;  alias, 1 drivers
v0x59d7fb2e2e40_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3a5920;  1 drivers
v0x59d7fb2e2ff0_0 .net "temp_a_out", 0 0, L_0x59d7fb3a57c0;  1 drivers
v0x59d7fb2e3090_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3a5b30;  1 drivers
v0x59d7fb2e3240_0 .net "temp_b_out", 0 0, L_0x59d7fb3a59d0;  1 drivers
S_0x59d7fb2d9060 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb2d8e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2da120_0 .net "in_a", 0 0, L_0x59d7fb3a7c00;  alias, 1 drivers
v0x59d7fb2da1c0_0 .net "in_b", 0 0, L_0x59d7fb3a57c0;  alias, 1 drivers
v0x59d7fb2da2b0_0 .net "out", 0 0, L_0x59d7fb3a5920;  alias, 1 drivers
v0x59d7fb2da3d0_0 .net "temp_out", 0 0, L_0x59d7fb3a5870;  1 drivers
S_0x59d7fb2d92d0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2d9060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a5870 .functor NAND 1, L_0x59d7fb3a7c00, L_0x59d7fb3a57c0, C4<1>, C4<1>;
v0x59d7fb2d9540_0 .net "in_a", 0 0, L_0x59d7fb3a7c00;  alias, 1 drivers
v0x59d7fb2d9650_0 .net "in_b", 0 0, L_0x59d7fb3a57c0;  alias, 1 drivers
v0x59d7fb2d9710_0 .net "out", 0 0, L_0x59d7fb3a5870;  alias, 1 drivers
S_0x59d7fb2d9830 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2d9060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2d9f70_0 .net "in_a", 0 0, L_0x59d7fb3a5870;  alias, 1 drivers
v0x59d7fb2da010_0 .net "out", 0 0, L_0x59d7fb3a5920;  alias, 1 drivers
S_0x59d7fb2d9a50 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2d9830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a5920 .functor NAND 1, L_0x59d7fb3a5870, L_0x59d7fb3a5870, C4<1>, C4<1>;
v0x59d7fb2d9cc0_0 .net "in_a", 0 0, L_0x59d7fb3a5870;  alias, 1 drivers
v0x59d7fb2d9d80_0 .net "in_b", 0 0, L_0x59d7fb3a5870;  alias, 1 drivers
v0x59d7fb2d9e70_0 .net "out", 0 0, L_0x59d7fb3a5920;  alias, 1 drivers
S_0x59d7fb2da490 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb2d8e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2db4c0_0 .net "in_a", 0 0, L_0x59d7fb3a7ca0;  alias, 1 drivers
v0x59d7fb2db560_0 .net "in_b", 0 0, L_0x59d7fb3a59d0;  alias, 1 drivers
v0x59d7fb2db650_0 .net "out", 0 0, L_0x59d7fb3a5b30;  alias, 1 drivers
v0x59d7fb2db770_0 .net "temp_out", 0 0, L_0x59d7fb3a5a80;  1 drivers
S_0x59d7fb2da670 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2da490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a5a80 .functor NAND 1, L_0x59d7fb3a7ca0, L_0x59d7fb3a59d0, C4<1>, C4<1>;
v0x59d7fb2da8e0_0 .net "in_a", 0 0, L_0x59d7fb3a7ca0;  alias, 1 drivers
v0x59d7fb2da9f0_0 .net "in_b", 0 0, L_0x59d7fb3a59d0;  alias, 1 drivers
v0x59d7fb2daab0_0 .net "out", 0 0, L_0x59d7fb3a5a80;  alias, 1 drivers
S_0x59d7fb2dabd0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2da490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2db310_0 .net "in_a", 0 0, L_0x59d7fb3a5a80;  alias, 1 drivers
v0x59d7fb2db3b0_0 .net "out", 0 0, L_0x59d7fb3a5b30;  alias, 1 drivers
S_0x59d7fb2dadf0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2dabd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a5b30 .functor NAND 1, L_0x59d7fb3a5a80, L_0x59d7fb3a5a80, C4<1>, C4<1>;
v0x59d7fb2db060_0 .net "in_a", 0 0, L_0x59d7fb3a5a80;  alias, 1 drivers
v0x59d7fb2db120_0 .net "in_b", 0 0, L_0x59d7fb3a5a80;  alias, 1 drivers
v0x59d7fb2db210_0 .net "out", 0 0, L_0x59d7fb3a5b30;  alias, 1 drivers
S_0x59d7fb2db8c0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb2d8e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2dc000_0 .net "in_a", 0 0, L_0x59d7fb3a7ca0;  alias, 1 drivers
v0x59d7fb2dc0a0_0 .net "out", 0 0, L_0x59d7fb3a57c0;  alias, 1 drivers
S_0x59d7fb2dba90 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2db8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a57c0 .functor NAND 1, L_0x59d7fb3a7ca0, L_0x59d7fb3a7ca0, C4<1>, C4<1>;
v0x59d7fb2dbce0_0 .net "in_a", 0 0, L_0x59d7fb3a7ca0;  alias, 1 drivers
v0x59d7fb2dbe30_0 .net "in_b", 0 0, L_0x59d7fb3a7ca0;  alias, 1 drivers
v0x59d7fb2dbef0_0 .net "out", 0 0, L_0x59d7fb3a57c0;  alias, 1 drivers
S_0x59d7fb2dc1a0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb2d8e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2dc920_0 .net "in_a", 0 0, L_0x59d7fb3a7c00;  alias, 1 drivers
v0x59d7fb2dc9c0_0 .net "out", 0 0, L_0x59d7fb3a59d0;  alias, 1 drivers
S_0x59d7fb2dc3c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2dc1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a59d0 .functor NAND 1, L_0x59d7fb3a7c00, L_0x59d7fb3a7c00, C4<1>, C4<1>;
v0x59d7fb2dc630_0 .net "in_a", 0 0, L_0x59d7fb3a7c00;  alias, 1 drivers
v0x59d7fb2dc780_0 .net "in_b", 0 0, L_0x59d7fb3a7c00;  alias, 1 drivers
v0x59d7fb2dc840_0 .net "out", 0 0, L_0x59d7fb3a59d0;  alias, 1 drivers
S_0x59d7fb2dcac0 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb2d8e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2e2590_0 .net "branch1_out", 0 0, L_0x59d7fb3a5d40;  1 drivers
v0x59d7fb2e26c0_0 .net "branch2_out", 0 0, L_0x59d7fb3a6060;  1 drivers
v0x59d7fb2e2810_0 .net "in_a", 0 0, L_0x59d7fb3a5920;  alias, 1 drivers
v0x59d7fb2e28e0_0 .net "in_b", 0 0, L_0x59d7fb3a5b30;  alias, 1 drivers
v0x59d7fb2e2980_0 .net "out", 0 0, L_0x59d7fb3a6380;  alias, 1 drivers
v0x59d7fb2e2a20_0 .net "temp1_out", 0 0, L_0x59d7fb3a5c90;  1 drivers
v0x59d7fb2e2ac0_0 .net "temp2_out", 0 0, L_0x59d7fb3a5fb0;  1 drivers
v0x59d7fb2e2b60_0 .net "temp3_out", 0 0, L_0x59d7fb3a62d0;  1 drivers
S_0x59d7fb2dcd40 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb2dcac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2dddd0_0 .net "in_a", 0 0, L_0x59d7fb3a5920;  alias, 1 drivers
v0x59d7fb2dde70_0 .net "in_b", 0 0, L_0x59d7fb3a5920;  alias, 1 drivers
v0x59d7fb2ddf30_0 .net "out", 0 0, L_0x59d7fb3a5c90;  alias, 1 drivers
v0x59d7fb2de050_0 .net "temp_out", 0 0, L_0x59d7fb3a5be0;  1 drivers
S_0x59d7fb2dcfb0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2dcd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a5be0 .functor NAND 1, L_0x59d7fb3a5920, L_0x59d7fb3a5920, C4<1>, C4<1>;
v0x59d7fb2dd220_0 .net "in_a", 0 0, L_0x59d7fb3a5920;  alias, 1 drivers
v0x59d7fb2dd2e0_0 .net "in_b", 0 0, L_0x59d7fb3a5920;  alias, 1 drivers
v0x59d7fb2dd430_0 .net "out", 0 0, L_0x59d7fb3a5be0;  alias, 1 drivers
S_0x59d7fb2dd530 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2dcd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2ddc20_0 .net "in_a", 0 0, L_0x59d7fb3a5be0;  alias, 1 drivers
v0x59d7fb2ddcc0_0 .net "out", 0 0, L_0x59d7fb3a5c90;  alias, 1 drivers
S_0x59d7fb2dd700 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2dd530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a5c90 .functor NAND 1, L_0x59d7fb3a5be0, L_0x59d7fb3a5be0, C4<1>, C4<1>;
v0x59d7fb2dd970_0 .net "in_a", 0 0, L_0x59d7fb3a5be0;  alias, 1 drivers
v0x59d7fb2dda30_0 .net "in_b", 0 0, L_0x59d7fb3a5be0;  alias, 1 drivers
v0x59d7fb2ddb20_0 .net "out", 0 0, L_0x59d7fb3a5c90;  alias, 1 drivers
S_0x59d7fb2de1c0 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb2dcac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2df1f0_0 .net "in_a", 0 0, L_0x59d7fb3a5b30;  alias, 1 drivers
v0x59d7fb2df290_0 .net "in_b", 0 0, L_0x59d7fb3a5b30;  alias, 1 drivers
v0x59d7fb2df350_0 .net "out", 0 0, L_0x59d7fb3a5fb0;  alias, 1 drivers
v0x59d7fb2df470_0 .net "temp_out", 0 0, L_0x59d7fb3a5f00;  1 drivers
S_0x59d7fb2de3a0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a5f00 .functor NAND 1, L_0x59d7fb3a5b30, L_0x59d7fb3a5b30, C4<1>, C4<1>;
v0x59d7fb2de610_0 .net "in_a", 0 0, L_0x59d7fb3a5b30;  alias, 1 drivers
v0x59d7fb2de6d0_0 .net "in_b", 0 0, L_0x59d7fb3a5b30;  alias, 1 drivers
v0x59d7fb2de820_0 .net "out", 0 0, L_0x59d7fb3a5f00;  alias, 1 drivers
S_0x59d7fb2de920 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2df040_0 .net "in_a", 0 0, L_0x59d7fb3a5f00;  alias, 1 drivers
v0x59d7fb2df0e0_0 .net "out", 0 0, L_0x59d7fb3a5fb0;  alias, 1 drivers
S_0x59d7fb2deaf0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2de920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a5fb0 .functor NAND 1, L_0x59d7fb3a5f00, L_0x59d7fb3a5f00, C4<1>, C4<1>;
v0x59d7fb2ded60_0 .net "in_a", 0 0, L_0x59d7fb3a5f00;  alias, 1 drivers
v0x59d7fb2dee50_0 .net "in_b", 0 0, L_0x59d7fb3a5f00;  alias, 1 drivers
v0x59d7fb2def40_0 .net "out", 0 0, L_0x59d7fb3a5fb0;  alias, 1 drivers
S_0x59d7fb2df5e0 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb2dcac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2e0620_0 .net "in_a", 0 0, L_0x59d7fb3a5d40;  alias, 1 drivers
v0x59d7fb2e06f0_0 .net "in_b", 0 0, L_0x59d7fb3a6060;  alias, 1 drivers
v0x59d7fb2e07c0_0 .net "out", 0 0, L_0x59d7fb3a62d0;  alias, 1 drivers
v0x59d7fb2e08e0_0 .net "temp_out", 0 0, L_0x59d7fb3a6220;  1 drivers
S_0x59d7fb2df7c0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2df5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a6220 .functor NAND 1, L_0x59d7fb3a5d40, L_0x59d7fb3a6060, C4<1>, C4<1>;
v0x59d7fb2dfa10_0 .net "in_a", 0 0, L_0x59d7fb3a5d40;  alias, 1 drivers
v0x59d7fb2dfaf0_0 .net "in_b", 0 0, L_0x59d7fb3a6060;  alias, 1 drivers
v0x59d7fb2dfbb0_0 .net "out", 0 0, L_0x59d7fb3a6220;  alias, 1 drivers
S_0x59d7fb2dfd00 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2df5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2e0470_0 .net "in_a", 0 0, L_0x59d7fb3a6220;  alias, 1 drivers
v0x59d7fb2e0510_0 .net "out", 0 0, L_0x59d7fb3a62d0;  alias, 1 drivers
S_0x59d7fb2dff20 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2dfd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a62d0 .functor NAND 1, L_0x59d7fb3a6220, L_0x59d7fb3a6220, C4<1>, C4<1>;
v0x59d7fb2e0190_0 .net "in_a", 0 0, L_0x59d7fb3a6220;  alias, 1 drivers
v0x59d7fb2e0280_0 .net "in_b", 0 0, L_0x59d7fb3a6220;  alias, 1 drivers
v0x59d7fb2e0370_0 .net "out", 0 0, L_0x59d7fb3a62d0;  alias, 1 drivers
S_0x59d7fb2e0a30 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb2dcac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2e1160_0 .net "in_a", 0 0, L_0x59d7fb3a5c90;  alias, 1 drivers
v0x59d7fb2e1200_0 .net "out", 0 0, L_0x59d7fb3a5d40;  alias, 1 drivers
S_0x59d7fb2e0c00 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2e0a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a5d40 .functor NAND 1, L_0x59d7fb3a5c90, L_0x59d7fb3a5c90, C4<1>, C4<1>;
v0x59d7fb2e0e70_0 .net "in_a", 0 0, L_0x59d7fb3a5c90;  alias, 1 drivers
v0x59d7fb2e0f30_0 .net "in_b", 0 0, L_0x59d7fb3a5c90;  alias, 1 drivers
v0x59d7fb2e1080_0 .net "out", 0 0, L_0x59d7fb3a5d40;  alias, 1 drivers
S_0x59d7fb2e1300 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb2dcac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2e1ad0_0 .net "in_a", 0 0, L_0x59d7fb3a5fb0;  alias, 1 drivers
v0x59d7fb2e1b70_0 .net "out", 0 0, L_0x59d7fb3a6060;  alias, 1 drivers
S_0x59d7fb2e1570 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2e1300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a6060 .functor NAND 1, L_0x59d7fb3a5fb0, L_0x59d7fb3a5fb0, C4<1>, C4<1>;
v0x59d7fb2e17e0_0 .net "in_a", 0 0, L_0x59d7fb3a5fb0;  alias, 1 drivers
v0x59d7fb2e18a0_0 .net "in_b", 0 0, L_0x59d7fb3a5fb0;  alias, 1 drivers
v0x59d7fb2e19f0_0 .net "out", 0 0, L_0x59d7fb3a6060;  alias, 1 drivers
S_0x59d7fb2e1c70 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb2dcac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2e2410_0 .net "in_a", 0 0, L_0x59d7fb3a62d0;  alias, 1 drivers
v0x59d7fb2e24b0_0 .net "out", 0 0, L_0x59d7fb3a6380;  alias, 1 drivers
S_0x59d7fb2e1e90 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2e1c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a6380 .functor NAND 1, L_0x59d7fb3a62d0, L_0x59d7fb3a62d0, C4<1>, C4<1>;
v0x59d7fb2e2100_0 .net "in_a", 0 0, L_0x59d7fb3a62d0;  alias, 1 drivers
v0x59d7fb2e21c0_0 .net "in_b", 0 0, L_0x59d7fb3a62d0;  alias, 1 drivers
v0x59d7fb2e2310_0 .net "out", 0 0, L_0x59d7fb3a6380;  alias, 1 drivers
S_0x59d7fb2e3820 .scope module, "ha_gate2" "HalfAdder" 3 9, 4 3 0, S_0x59d7fb2d7540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb2ef340_0 .net "a", 0 0, L_0x59d7fb3a6380;  alias, 1 drivers
v0x59d7fb2ef3e0_0 .net "b", 0 0, L_0x59d7fb3a53a0;  alias, 1 drivers
v0x59d7fb2ef4a0_0 .net "carry", 0 0, L_0x59d7fb3a6980;  alias, 1 drivers
v0x59d7fb2ef540_0 .net "sum", 0 0, L_0x59d7fb3a72b0;  alias, 1 drivers
S_0x59d7fb2e3a40 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb2e3820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2e49e0_0 .net "in_a", 0 0, L_0x59d7fb3a6380;  alias, 1 drivers
v0x59d7fb2e4a80_0 .net "in_b", 0 0, L_0x59d7fb3a53a0;  alias, 1 drivers
v0x59d7fb2e4b40_0 .net "out", 0 0, L_0x59d7fb3a6980;  alias, 1 drivers
v0x59d7fb2e4c60_0 .net "temp_out", 0 0, L_0x59d7fb2e22a0;  1 drivers
S_0x59d7fb2e3bf0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2e3a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2e22a0 .functor NAND 1, L_0x59d7fb3a6380, L_0x59d7fb3a53a0, C4<1>, C4<1>;
v0x59d7fb2e3e60_0 .net "in_a", 0 0, L_0x59d7fb3a6380;  alias, 1 drivers
v0x59d7fb2e3f20_0 .net "in_b", 0 0, L_0x59d7fb3a53a0;  alias, 1 drivers
v0x59d7fb2e3fe0_0 .net "out", 0 0, L_0x59d7fb2e22a0;  alias, 1 drivers
S_0x59d7fb2e4110 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2e3a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2e4830_0 .net "in_a", 0 0, L_0x59d7fb2e22a0;  alias, 1 drivers
v0x59d7fb2e48d0_0 .net "out", 0 0, L_0x59d7fb3a6980;  alias, 1 drivers
S_0x59d7fb2e42e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2e4110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a6980 .functor NAND 1, L_0x59d7fb2e22a0, L_0x59d7fb2e22a0, C4<1>, C4<1>;
v0x59d7fb2e4550_0 .net "in_a", 0 0, L_0x59d7fb2e22a0;  alias, 1 drivers
v0x59d7fb2e4640_0 .net "in_b", 0 0, L_0x59d7fb2e22a0;  alias, 1 drivers
v0x59d7fb2e4730_0 .net "out", 0 0, L_0x59d7fb3a6980;  alias, 1 drivers
S_0x59d7fb2e4dd0 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb2e3820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2eec60_0 .net "in_a", 0 0, L_0x59d7fb3a6380;  alias, 1 drivers
v0x59d7fb2eed00_0 .net "in_b", 0 0, L_0x59d7fb3a53a0;  alias, 1 drivers
v0x59d7fb2eedc0_0 .net "out", 0 0, L_0x59d7fb3a72b0;  alias, 1 drivers
v0x59d7fb2eee60_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3a6b90;  1 drivers
v0x59d7fb2ef010_0 .net "temp_a_out", 0 0, L_0x59d7fb3a6a30;  1 drivers
v0x59d7fb2ef0b0_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3a6da0;  1 drivers
v0x59d7fb2ef260_0 .net "temp_b_out", 0 0, L_0x59d7fb3a6c40;  1 drivers
S_0x59d7fb2e4fb0 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb2e4dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2e6050_0 .net "in_a", 0 0, L_0x59d7fb3a6380;  alias, 1 drivers
v0x59d7fb2e6200_0 .net "in_b", 0 0, L_0x59d7fb3a6a30;  alias, 1 drivers
v0x59d7fb2e62f0_0 .net "out", 0 0, L_0x59d7fb3a6b90;  alias, 1 drivers
v0x59d7fb2e6410_0 .net "temp_out", 0 0, L_0x59d7fb3a6ae0;  1 drivers
S_0x59d7fb2e5220 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2e4fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a6ae0 .functor NAND 1, L_0x59d7fb3a6380, L_0x59d7fb3a6a30, C4<1>, C4<1>;
v0x59d7fb2e5490_0 .net "in_a", 0 0, L_0x59d7fb3a6380;  alias, 1 drivers
v0x59d7fb2e5550_0 .net "in_b", 0 0, L_0x59d7fb3a6a30;  alias, 1 drivers
v0x59d7fb2e5610_0 .net "out", 0 0, L_0x59d7fb3a6ae0;  alias, 1 drivers
S_0x59d7fb2e5730 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2e4fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2e5ea0_0 .net "in_a", 0 0, L_0x59d7fb3a6ae0;  alias, 1 drivers
v0x59d7fb2e5f40_0 .net "out", 0 0, L_0x59d7fb3a6b90;  alias, 1 drivers
S_0x59d7fb2e5950 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2e5730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a6b90 .functor NAND 1, L_0x59d7fb3a6ae0, L_0x59d7fb3a6ae0, C4<1>, C4<1>;
v0x59d7fb2e5bc0_0 .net "in_a", 0 0, L_0x59d7fb3a6ae0;  alias, 1 drivers
v0x59d7fb2e5cb0_0 .net "in_b", 0 0, L_0x59d7fb3a6ae0;  alias, 1 drivers
v0x59d7fb2e5da0_0 .net "out", 0 0, L_0x59d7fb3a6b90;  alias, 1 drivers
S_0x59d7fb2e64d0 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb2e4dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2e74e0_0 .net "in_a", 0 0, L_0x59d7fb3a53a0;  alias, 1 drivers
v0x59d7fb2e7580_0 .net "in_b", 0 0, L_0x59d7fb3a6c40;  alias, 1 drivers
v0x59d7fb2e7670_0 .net "out", 0 0, L_0x59d7fb3a6da0;  alias, 1 drivers
v0x59d7fb2e7790_0 .net "temp_out", 0 0, L_0x59d7fb3a6cf0;  1 drivers
S_0x59d7fb2e66b0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2e64d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a6cf0 .functor NAND 1, L_0x59d7fb3a53a0, L_0x59d7fb3a6c40, C4<1>, C4<1>;
v0x59d7fb2e6920_0 .net "in_a", 0 0, L_0x59d7fb3a53a0;  alias, 1 drivers
v0x59d7fb2e69e0_0 .net "in_b", 0 0, L_0x59d7fb3a6c40;  alias, 1 drivers
v0x59d7fb2e6aa0_0 .net "out", 0 0, L_0x59d7fb3a6cf0;  alias, 1 drivers
S_0x59d7fb2e6bc0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2e64d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2e7330_0 .net "in_a", 0 0, L_0x59d7fb3a6cf0;  alias, 1 drivers
v0x59d7fb2e73d0_0 .net "out", 0 0, L_0x59d7fb3a6da0;  alias, 1 drivers
S_0x59d7fb2e6de0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2e6bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a6da0 .functor NAND 1, L_0x59d7fb3a6cf0, L_0x59d7fb3a6cf0, C4<1>, C4<1>;
v0x59d7fb2e7050_0 .net "in_a", 0 0, L_0x59d7fb3a6cf0;  alias, 1 drivers
v0x59d7fb2e7140_0 .net "in_b", 0 0, L_0x59d7fb3a6cf0;  alias, 1 drivers
v0x59d7fb2e7230_0 .net "out", 0 0, L_0x59d7fb3a6da0;  alias, 1 drivers
S_0x59d7fb2e78e0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb2e4dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2e80f0_0 .net "in_a", 0 0, L_0x59d7fb3a53a0;  alias, 1 drivers
v0x59d7fb2e8190_0 .net "out", 0 0, L_0x59d7fb3a6a30;  alias, 1 drivers
S_0x59d7fb2e7ab0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2e78e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a6a30 .functor NAND 1, L_0x59d7fb3a53a0, L_0x59d7fb3a53a0, C4<1>, C4<1>;
v0x59d7fb2e7d00_0 .net "in_a", 0 0, L_0x59d7fb3a53a0;  alias, 1 drivers
v0x59d7fb2e7ed0_0 .net "in_b", 0 0, L_0x59d7fb3a53a0;  alias, 1 drivers
v0x59d7fb2e7f90_0 .net "out", 0 0, L_0x59d7fb3a6a30;  alias, 1 drivers
S_0x59d7fb2e8290 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb2e4dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2e89d0_0 .net "in_a", 0 0, L_0x59d7fb3a6380;  alias, 1 drivers
v0x59d7fb2e8a70_0 .net "out", 0 0, L_0x59d7fb3a6c40;  alias, 1 drivers
S_0x59d7fb2e84b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2e8290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a6c40 .functor NAND 1, L_0x59d7fb3a6380, L_0x59d7fb3a6380, C4<1>, C4<1>;
v0x59d7fb2e8720_0 .net "in_a", 0 0, L_0x59d7fb3a6380;  alias, 1 drivers
v0x59d7fb2e87e0_0 .net "in_b", 0 0, L_0x59d7fb3a6380;  alias, 1 drivers
v0x59d7fb2e88a0_0 .net "out", 0 0, L_0x59d7fb3a6c40;  alias, 1 drivers
S_0x59d7fb2e8b70 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb2e4dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2ee5b0_0 .net "branch1_out", 0 0, L_0x59d7fb3a6fb0;  1 drivers
v0x59d7fb2ee6e0_0 .net "branch2_out", 0 0, L_0x59d7fb3a7130;  1 drivers
v0x59d7fb2ee830_0 .net "in_a", 0 0, L_0x59d7fb3a6b90;  alias, 1 drivers
v0x59d7fb2ee900_0 .net "in_b", 0 0, L_0x59d7fb3a6da0;  alias, 1 drivers
v0x59d7fb2ee9a0_0 .net "out", 0 0, L_0x59d7fb3a72b0;  alias, 1 drivers
v0x59d7fb2eea40_0 .net "temp1_out", 0 0, L_0x59d7fb3a6f00;  1 drivers
v0x59d7fb2eeae0_0 .net "temp2_out", 0 0, L_0x59d7fb3a7080;  1 drivers
v0x59d7fb2eeb80_0 .net "temp3_out", 0 0, L_0x59d7fb3a7200;  1 drivers
S_0x59d7fb2e8df0 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb2e8b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2e9df0_0 .net "in_a", 0 0, L_0x59d7fb3a6b90;  alias, 1 drivers
v0x59d7fb2e9e90_0 .net "in_b", 0 0, L_0x59d7fb3a6b90;  alias, 1 drivers
v0x59d7fb2e9f50_0 .net "out", 0 0, L_0x59d7fb3a6f00;  alias, 1 drivers
v0x59d7fb2ea070_0 .net "temp_out", 0 0, L_0x59d7fb3a6e50;  1 drivers
S_0x59d7fb2e9060 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2e8df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a6e50 .functor NAND 1, L_0x59d7fb3a6b90, L_0x59d7fb3a6b90, C4<1>, C4<1>;
v0x59d7fb2e92d0_0 .net "in_a", 0 0, L_0x59d7fb3a6b90;  alias, 1 drivers
v0x59d7fb2e9390_0 .net "in_b", 0 0, L_0x59d7fb3a6b90;  alias, 1 drivers
v0x59d7fb2e9450_0 .net "out", 0 0, L_0x59d7fb3a6e50;  alias, 1 drivers
S_0x59d7fb2e9550 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2e8df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2e9c40_0 .net "in_a", 0 0, L_0x59d7fb3a6e50;  alias, 1 drivers
v0x59d7fb2e9ce0_0 .net "out", 0 0, L_0x59d7fb3a6f00;  alias, 1 drivers
S_0x59d7fb2e9720 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2e9550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a6f00 .functor NAND 1, L_0x59d7fb3a6e50, L_0x59d7fb3a6e50, C4<1>, C4<1>;
v0x59d7fb2e9990_0 .net "in_a", 0 0, L_0x59d7fb3a6e50;  alias, 1 drivers
v0x59d7fb2e9a50_0 .net "in_b", 0 0, L_0x59d7fb3a6e50;  alias, 1 drivers
v0x59d7fb2e9b40_0 .net "out", 0 0, L_0x59d7fb3a6f00;  alias, 1 drivers
S_0x59d7fb2ea1e0 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb2e8b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2eb210_0 .net "in_a", 0 0, L_0x59d7fb3a6da0;  alias, 1 drivers
v0x59d7fb2eb2b0_0 .net "in_b", 0 0, L_0x59d7fb3a6da0;  alias, 1 drivers
v0x59d7fb2eb370_0 .net "out", 0 0, L_0x59d7fb3a7080;  alias, 1 drivers
v0x59d7fb2eb490_0 .net "temp_out", 0 0, L_0x59d7fb2ed030;  1 drivers
S_0x59d7fb2ea3c0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2ea1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2ed030 .functor NAND 1, L_0x59d7fb3a6da0, L_0x59d7fb3a6da0, C4<1>, C4<1>;
v0x59d7fb2ea630_0 .net "in_a", 0 0, L_0x59d7fb3a6da0;  alias, 1 drivers
v0x59d7fb2ea6f0_0 .net "in_b", 0 0, L_0x59d7fb3a6da0;  alias, 1 drivers
v0x59d7fb2ea840_0 .net "out", 0 0, L_0x59d7fb2ed030;  alias, 1 drivers
S_0x59d7fb2ea940 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2ea1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2eb060_0 .net "in_a", 0 0, L_0x59d7fb2ed030;  alias, 1 drivers
v0x59d7fb2eb100_0 .net "out", 0 0, L_0x59d7fb3a7080;  alias, 1 drivers
S_0x59d7fb2eab10 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2ea940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a7080 .functor NAND 1, L_0x59d7fb2ed030, L_0x59d7fb2ed030, C4<1>, C4<1>;
v0x59d7fb2ead80_0 .net "in_a", 0 0, L_0x59d7fb2ed030;  alias, 1 drivers
v0x59d7fb2eae70_0 .net "in_b", 0 0, L_0x59d7fb2ed030;  alias, 1 drivers
v0x59d7fb2eaf60_0 .net "out", 0 0, L_0x59d7fb3a7080;  alias, 1 drivers
S_0x59d7fb2eb600 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb2e8b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2ec640_0 .net "in_a", 0 0, L_0x59d7fb3a6fb0;  alias, 1 drivers
v0x59d7fb2ec710_0 .net "in_b", 0 0, L_0x59d7fb3a7130;  alias, 1 drivers
v0x59d7fb2ec7e0_0 .net "out", 0 0, L_0x59d7fb3a7200;  alias, 1 drivers
v0x59d7fb2ec900_0 .net "temp_out", 0 0, L_0x59d7fb2ed9a0;  1 drivers
S_0x59d7fb2eb7e0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2eb600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2ed9a0 .functor NAND 1, L_0x59d7fb3a6fb0, L_0x59d7fb3a7130, C4<1>, C4<1>;
v0x59d7fb2eba30_0 .net "in_a", 0 0, L_0x59d7fb3a6fb0;  alias, 1 drivers
v0x59d7fb2ebb10_0 .net "in_b", 0 0, L_0x59d7fb3a7130;  alias, 1 drivers
v0x59d7fb2ebbd0_0 .net "out", 0 0, L_0x59d7fb2ed9a0;  alias, 1 drivers
S_0x59d7fb2ebd20 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2eb600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2ec490_0 .net "in_a", 0 0, L_0x59d7fb2ed9a0;  alias, 1 drivers
v0x59d7fb2ec530_0 .net "out", 0 0, L_0x59d7fb3a7200;  alias, 1 drivers
S_0x59d7fb2ebf40 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2ebd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a7200 .functor NAND 1, L_0x59d7fb2ed9a0, L_0x59d7fb2ed9a0, C4<1>, C4<1>;
v0x59d7fb2ec1b0_0 .net "in_a", 0 0, L_0x59d7fb2ed9a0;  alias, 1 drivers
v0x59d7fb2ec2a0_0 .net "in_b", 0 0, L_0x59d7fb2ed9a0;  alias, 1 drivers
v0x59d7fb2ec390_0 .net "out", 0 0, L_0x59d7fb3a7200;  alias, 1 drivers
S_0x59d7fb2eca50 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb2e8b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2ed180_0 .net "in_a", 0 0, L_0x59d7fb3a6f00;  alias, 1 drivers
v0x59d7fb2ed220_0 .net "out", 0 0, L_0x59d7fb3a6fb0;  alias, 1 drivers
S_0x59d7fb2ecc20 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2eca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a6fb0 .functor NAND 1, L_0x59d7fb3a6f00, L_0x59d7fb3a6f00, C4<1>, C4<1>;
v0x59d7fb2ece90_0 .net "in_a", 0 0, L_0x59d7fb3a6f00;  alias, 1 drivers
v0x59d7fb2ecf50_0 .net "in_b", 0 0, L_0x59d7fb3a6f00;  alias, 1 drivers
v0x59d7fb2ed0a0_0 .net "out", 0 0, L_0x59d7fb3a6fb0;  alias, 1 drivers
S_0x59d7fb2ed320 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb2e8b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2edaf0_0 .net "in_a", 0 0, L_0x59d7fb3a7080;  alias, 1 drivers
v0x59d7fb2edb90_0 .net "out", 0 0, L_0x59d7fb3a7130;  alias, 1 drivers
S_0x59d7fb2ed590 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2ed320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a7130 .functor NAND 1, L_0x59d7fb3a7080, L_0x59d7fb3a7080, C4<1>, C4<1>;
v0x59d7fb2ed800_0 .net "in_a", 0 0, L_0x59d7fb3a7080;  alias, 1 drivers
v0x59d7fb2ed8c0_0 .net "in_b", 0 0, L_0x59d7fb3a7080;  alias, 1 drivers
v0x59d7fb2eda10_0 .net "out", 0 0, L_0x59d7fb3a7130;  alias, 1 drivers
S_0x59d7fb2edc90 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb2e8b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2ee430_0 .net "in_a", 0 0, L_0x59d7fb3a7200;  alias, 1 drivers
v0x59d7fb2ee4d0_0 .net "out", 0 0, L_0x59d7fb3a72b0;  alias, 1 drivers
S_0x59d7fb2edeb0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2edc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a72b0 .functor NAND 1, L_0x59d7fb3a7200, L_0x59d7fb3a7200, C4<1>, C4<1>;
v0x59d7fb2ee120_0 .net "in_a", 0 0, L_0x59d7fb3a7200;  alias, 1 drivers
v0x59d7fb2ee1e0_0 .net "in_b", 0 0, L_0x59d7fb3a7200;  alias, 1 drivers
v0x59d7fb2ee330_0 .net "out", 0 0, L_0x59d7fb3a72b0;  alias, 1 drivers
S_0x59d7fb2ef6b0 .scope module, "or_gate" "Or" 3 10, 9 3 0, S_0x59d7fb2d7540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2f50a0_0 .net "branch1_out", 0 0, L_0x59d7fb3a7540;  1 drivers
v0x59d7fb2f51d0_0 .net "branch2_out", 0 0, L_0x59d7fb3a77d0;  1 drivers
v0x59d7fb2f5320_0 .net "in_a", 0 0, L_0x59d7fb3a5710;  alias, 1 drivers
v0x59d7fb2f5500_0 .net "in_b", 0 0, L_0x59d7fb3a6980;  alias, 1 drivers
v0x59d7fb2f56b0_0 .net "out", 0 0, L_0x59d7fb3a7a60;  alias, 1 drivers
v0x59d7fb2f5750_0 .net "temp1_out", 0 0, L_0x59d7fb3a7490;  1 drivers
v0x59d7fb2f57f0_0 .net "temp2_out", 0 0, L_0x59d7fb3a7720;  1 drivers
v0x59d7fb2f5890_0 .net "temp3_out", 0 0, L_0x59d7fb3a79b0;  1 drivers
S_0x59d7fb2ef840 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb2ef6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2f08e0_0 .net "in_a", 0 0, L_0x59d7fb3a5710;  alias, 1 drivers
v0x59d7fb2f0980_0 .net "in_b", 0 0, L_0x59d7fb3a5710;  alias, 1 drivers
v0x59d7fb2f0a40_0 .net "out", 0 0, L_0x59d7fb3a7490;  alias, 1 drivers
v0x59d7fb2f0b60_0 .net "temp_out", 0 0, L_0x59d7fb2ee2c0;  1 drivers
S_0x59d7fb2efa60 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2ef840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2ee2c0 .functor NAND 1, L_0x59d7fb3a5710, L_0x59d7fb3a5710, C4<1>, C4<1>;
v0x59d7fb2efcd0_0 .net "in_a", 0 0, L_0x59d7fb3a5710;  alias, 1 drivers
v0x59d7fb2efe20_0 .net "in_b", 0 0, L_0x59d7fb3a5710;  alias, 1 drivers
v0x59d7fb2efee0_0 .net "out", 0 0, L_0x59d7fb2ee2c0;  alias, 1 drivers
S_0x59d7fb2f0010 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2ef840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2f0730_0 .net "in_a", 0 0, L_0x59d7fb2ee2c0;  alias, 1 drivers
v0x59d7fb2f07d0_0 .net "out", 0 0, L_0x59d7fb3a7490;  alias, 1 drivers
S_0x59d7fb2f01e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2f0010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a7490 .functor NAND 1, L_0x59d7fb2ee2c0, L_0x59d7fb2ee2c0, C4<1>, C4<1>;
v0x59d7fb2f0450_0 .net "in_a", 0 0, L_0x59d7fb2ee2c0;  alias, 1 drivers
v0x59d7fb2f0540_0 .net "in_b", 0 0, L_0x59d7fb2ee2c0;  alias, 1 drivers
v0x59d7fb2f0630_0 .net "out", 0 0, L_0x59d7fb3a7490;  alias, 1 drivers
S_0x59d7fb2f0cd0 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb2ef6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2f1d00_0 .net "in_a", 0 0, L_0x59d7fb3a6980;  alias, 1 drivers
v0x59d7fb2f1da0_0 .net "in_b", 0 0, L_0x59d7fb3a6980;  alias, 1 drivers
v0x59d7fb2f1e60_0 .net "out", 0 0, L_0x59d7fb3a7720;  alias, 1 drivers
v0x59d7fb2f1f80_0 .net "temp_out", 0 0, L_0x59d7fb2f3b20;  1 drivers
S_0x59d7fb2f0eb0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2f3b20 .functor NAND 1, L_0x59d7fb3a6980, L_0x59d7fb3a6980, C4<1>, C4<1>;
v0x59d7fb2f1120_0 .net "in_a", 0 0, L_0x59d7fb3a6980;  alias, 1 drivers
v0x59d7fb2f1270_0 .net "in_b", 0 0, L_0x59d7fb3a6980;  alias, 1 drivers
v0x59d7fb2f1330_0 .net "out", 0 0, L_0x59d7fb2f3b20;  alias, 1 drivers
S_0x59d7fb2f1430 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2f1b50_0 .net "in_a", 0 0, L_0x59d7fb2f3b20;  alias, 1 drivers
v0x59d7fb2f1bf0_0 .net "out", 0 0, L_0x59d7fb3a7720;  alias, 1 drivers
S_0x59d7fb2f1600 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2f1430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a7720 .functor NAND 1, L_0x59d7fb2f3b20, L_0x59d7fb2f3b20, C4<1>, C4<1>;
v0x59d7fb2f1870_0 .net "in_a", 0 0, L_0x59d7fb2f3b20;  alias, 1 drivers
v0x59d7fb2f1960_0 .net "in_b", 0 0, L_0x59d7fb2f3b20;  alias, 1 drivers
v0x59d7fb2f1a50_0 .net "out", 0 0, L_0x59d7fb3a7720;  alias, 1 drivers
S_0x59d7fb2f20f0 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb2ef6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2f3130_0 .net "in_a", 0 0, L_0x59d7fb3a7540;  alias, 1 drivers
v0x59d7fb2f3200_0 .net "in_b", 0 0, L_0x59d7fb3a77d0;  alias, 1 drivers
v0x59d7fb2f32d0_0 .net "out", 0 0, L_0x59d7fb3a79b0;  alias, 1 drivers
v0x59d7fb2f33f0_0 .net "temp_out", 0 0, L_0x59d7fb2f4490;  1 drivers
S_0x59d7fb2f22d0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2f20f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2f4490 .functor NAND 1, L_0x59d7fb3a7540, L_0x59d7fb3a77d0, C4<1>, C4<1>;
v0x59d7fb2f2520_0 .net "in_a", 0 0, L_0x59d7fb3a7540;  alias, 1 drivers
v0x59d7fb2f2600_0 .net "in_b", 0 0, L_0x59d7fb3a77d0;  alias, 1 drivers
v0x59d7fb2f26c0_0 .net "out", 0 0, L_0x59d7fb2f4490;  alias, 1 drivers
S_0x59d7fb2f2810 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2f20f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2f2f80_0 .net "in_a", 0 0, L_0x59d7fb2f4490;  alias, 1 drivers
v0x59d7fb2f3020_0 .net "out", 0 0, L_0x59d7fb3a79b0;  alias, 1 drivers
S_0x59d7fb2f2a30 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2f2810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a79b0 .functor NAND 1, L_0x59d7fb2f4490, L_0x59d7fb2f4490, C4<1>, C4<1>;
v0x59d7fb2f2ca0_0 .net "in_a", 0 0, L_0x59d7fb2f4490;  alias, 1 drivers
v0x59d7fb2f2d90_0 .net "in_b", 0 0, L_0x59d7fb2f4490;  alias, 1 drivers
v0x59d7fb2f2e80_0 .net "out", 0 0, L_0x59d7fb3a79b0;  alias, 1 drivers
S_0x59d7fb2f3540 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb2ef6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2f3c70_0 .net "in_a", 0 0, L_0x59d7fb3a7490;  alias, 1 drivers
v0x59d7fb2f3d10_0 .net "out", 0 0, L_0x59d7fb3a7540;  alias, 1 drivers
S_0x59d7fb2f3710 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2f3540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a7540 .functor NAND 1, L_0x59d7fb3a7490, L_0x59d7fb3a7490, C4<1>, C4<1>;
v0x59d7fb2f3980_0 .net "in_a", 0 0, L_0x59d7fb3a7490;  alias, 1 drivers
v0x59d7fb2f3a40_0 .net "in_b", 0 0, L_0x59d7fb3a7490;  alias, 1 drivers
v0x59d7fb2f3b90_0 .net "out", 0 0, L_0x59d7fb3a7540;  alias, 1 drivers
S_0x59d7fb2f3e10 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb2ef6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2f45e0_0 .net "in_a", 0 0, L_0x59d7fb3a7720;  alias, 1 drivers
v0x59d7fb2f4680_0 .net "out", 0 0, L_0x59d7fb3a77d0;  alias, 1 drivers
S_0x59d7fb2f4080 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2f3e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a77d0 .functor NAND 1, L_0x59d7fb3a7720, L_0x59d7fb3a7720, C4<1>, C4<1>;
v0x59d7fb2f42f0_0 .net "in_a", 0 0, L_0x59d7fb3a7720;  alias, 1 drivers
v0x59d7fb2f43b0_0 .net "in_b", 0 0, L_0x59d7fb3a7720;  alias, 1 drivers
v0x59d7fb2f4500_0 .net "out", 0 0, L_0x59d7fb3a77d0;  alias, 1 drivers
S_0x59d7fb2f4780 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb2ef6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2f4f20_0 .net "in_a", 0 0, L_0x59d7fb3a79b0;  alias, 1 drivers
v0x59d7fb2f4fc0_0 .net "out", 0 0, L_0x59d7fb3a7a60;  alias, 1 drivers
S_0x59d7fb2f49a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2f4780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a7a60 .functor NAND 1, L_0x59d7fb3a79b0, L_0x59d7fb3a79b0, C4<1>, C4<1>;
v0x59d7fb2f4c10_0 .net "in_a", 0 0, L_0x59d7fb3a79b0;  alias, 1 drivers
v0x59d7fb2f4cd0_0 .net "in_b", 0 0, L_0x59d7fb3a79b0;  alias, 1 drivers
v0x59d7fb2f4e20_0 .net "out", 0 0, L_0x59d7fb3a7a60;  alias, 1 drivers
S_0x59d7fb2f5ef0 .scope module, "fa_gate6" "FullAdder" 2 13, 3 3 0, S_0x59d7fb15f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
v0x59d7fb314320_0 .net "a", 0 0, L_0x59d7fb3aa1c0;  1 drivers
v0x59d7fb3143c0_0 .net "b", 0 0, L_0x59d7fb3aa260;  1 drivers
v0x59d7fb314480_0 .net "c", 0 0, L_0x59d7fb3a7a60;  alias, 1 drivers
v0x59d7fb314520_0 .net "carry", 0 0, L_0x59d7fb3aa020;  alias, 1 drivers
v0x59d7fb3145c0_0 .net "sum", 0 0, L_0x59d7fb3a9870;  1 drivers
v0x59d7fb314660_0 .net "tmp_carry_out_1", 0 0, L_0x59d7fb3a7df0;  1 drivers
v0x59d7fb314700_0 .net "tmp_carry_out_2", 0 0, L_0x59d7fb3a8f40;  1 drivers
v0x59d7fb3147a0_0 .net "tmp_sum_out", 0 0, L_0x59d7fb3a8940;  1 drivers
S_0x59d7fb2f6150 .scope module, "ha_gate1" "HalfAdder" 3 8, 4 3 0, S_0x59d7fb2f5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb301cd0_0 .net "a", 0 0, L_0x59d7fb3aa1c0;  alias, 1 drivers
v0x59d7fb301e80_0 .net "b", 0 0, L_0x59d7fb3aa260;  alias, 1 drivers
v0x59d7fb302050_0 .net "carry", 0 0, L_0x59d7fb3a7df0;  alias, 1 drivers
v0x59d7fb3020f0_0 .net "sum", 0 0, L_0x59d7fb3a8940;  alias, 1 drivers
S_0x59d7fb2f63c0 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb2f6150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2f74b0_0 .net "in_a", 0 0, L_0x59d7fb3aa1c0;  alias, 1 drivers
v0x59d7fb2f7580_0 .net "in_b", 0 0, L_0x59d7fb3aa260;  alias, 1 drivers
v0x59d7fb2f7650_0 .net "out", 0 0, L_0x59d7fb3a7df0;  alias, 1 drivers
v0x59d7fb2f7770_0 .net "temp_out", 0 0, L_0x59d7fb3a7d40;  1 drivers
S_0x59d7fb2f6630 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2f63c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a7d40 .functor NAND 1, L_0x59d7fb3aa1c0, L_0x59d7fb3aa260, C4<1>, C4<1>;
v0x59d7fb2f68a0_0 .net "in_a", 0 0, L_0x59d7fb3aa1c0;  alias, 1 drivers
v0x59d7fb2f6980_0 .net "in_b", 0 0, L_0x59d7fb3aa260;  alias, 1 drivers
v0x59d7fb2f6a40_0 .net "out", 0 0, L_0x59d7fb3a7d40;  alias, 1 drivers
S_0x59d7fb2f6b90 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2f63c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2f7300_0 .net "in_a", 0 0, L_0x59d7fb3a7d40;  alias, 1 drivers
v0x59d7fb2f73a0_0 .net "out", 0 0, L_0x59d7fb3a7df0;  alias, 1 drivers
S_0x59d7fb2f6db0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2f6b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a7df0 .functor NAND 1, L_0x59d7fb3a7d40, L_0x59d7fb3a7d40, C4<1>, C4<1>;
v0x59d7fb2f7020_0 .net "in_a", 0 0, L_0x59d7fb3a7d40;  alias, 1 drivers
v0x59d7fb2f7110_0 .net "in_b", 0 0, L_0x59d7fb3a7d40;  alias, 1 drivers
v0x59d7fb2f7200_0 .net "out", 0 0, L_0x59d7fb3a7df0;  alias, 1 drivers
S_0x59d7fb2f7830 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb2f6150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb3015f0_0 .net "in_a", 0 0, L_0x59d7fb3aa1c0;  alias, 1 drivers
v0x59d7fb301690_0 .net "in_b", 0 0, L_0x59d7fb3aa260;  alias, 1 drivers
v0x59d7fb301750_0 .net "out", 0 0, L_0x59d7fb3a8940;  alias, 1 drivers
v0x59d7fb3017f0_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3a8000;  1 drivers
v0x59d7fb3019a0_0 .net "temp_a_out", 0 0, L_0x59d7fb3a7ea0;  1 drivers
v0x59d7fb301a40_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3a8210;  1 drivers
v0x59d7fb301bf0_0 .net "temp_b_out", 0 0, L_0x59d7fb3a80b0;  1 drivers
S_0x59d7fb2f7a10 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb2f7830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2f8ad0_0 .net "in_a", 0 0, L_0x59d7fb3aa1c0;  alias, 1 drivers
v0x59d7fb2f8b70_0 .net "in_b", 0 0, L_0x59d7fb3a7ea0;  alias, 1 drivers
v0x59d7fb2f8c60_0 .net "out", 0 0, L_0x59d7fb3a8000;  alias, 1 drivers
v0x59d7fb2f8d80_0 .net "temp_out", 0 0, L_0x59d7fb3a7f50;  1 drivers
S_0x59d7fb2f7c80 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2f7a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a7f50 .functor NAND 1, L_0x59d7fb3aa1c0, L_0x59d7fb3a7ea0, C4<1>, C4<1>;
v0x59d7fb2f7ef0_0 .net "in_a", 0 0, L_0x59d7fb3aa1c0;  alias, 1 drivers
v0x59d7fb2f8000_0 .net "in_b", 0 0, L_0x59d7fb3a7ea0;  alias, 1 drivers
v0x59d7fb2f80c0_0 .net "out", 0 0, L_0x59d7fb3a7f50;  alias, 1 drivers
S_0x59d7fb2f81e0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2f7a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2f8920_0 .net "in_a", 0 0, L_0x59d7fb3a7f50;  alias, 1 drivers
v0x59d7fb2f89c0_0 .net "out", 0 0, L_0x59d7fb3a8000;  alias, 1 drivers
S_0x59d7fb2f8400 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2f81e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a8000 .functor NAND 1, L_0x59d7fb3a7f50, L_0x59d7fb3a7f50, C4<1>, C4<1>;
v0x59d7fb2f8670_0 .net "in_a", 0 0, L_0x59d7fb3a7f50;  alias, 1 drivers
v0x59d7fb2f8730_0 .net "in_b", 0 0, L_0x59d7fb3a7f50;  alias, 1 drivers
v0x59d7fb2f8820_0 .net "out", 0 0, L_0x59d7fb3a8000;  alias, 1 drivers
S_0x59d7fb2f8e40 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb2f7830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2f9e70_0 .net "in_a", 0 0, L_0x59d7fb3aa260;  alias, 1 drivers
v0x59d7fb2f9f10_0 .net "in_b", 0 0, L_0x59d7fb3a80b0;  alias, 1 drivers
v0x59d7fb2fa000_0 .net "out", 0 0, L_0x59d7fb3a8210;  alias, 1 drivers
v0x59d7fb2fa120_0 .net "temp_out", 0 0, L_0x59d7fb3a8160;  1 drivers
S_0x59d7fb2f9020 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2f8e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a8160 .functor NAND 1, L_0x59d7fb3aa260, L_0x59d7fb3a80b0, C4<1>, C4<1>;
v0x59d7fb2f9290_0 .net "in_a", 0 0, L_0x59d7fb3aa260;  alias, 1 drivers
v0x59d7fb2f93a0_0 .net "in_b", 0 0, L_0x59d7fb3a80b0;  alias, 1 drivers
v0x59d7fb2f9460_0 .net "out", 0 0, L_0x59d7fb3a8160;  alias, 1 drivers
S_0x59d7fb2f9580 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2f8e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2f9cc0_0 .net "in_a", 0 0, L_0x59d7fb3a8160;  alias, 1 drivers
v0x59d7fb2f9d60_0 .net "out", 0 0, L_0x59d7fb3a8210;  alias, 1 drivers
S_0x59d7fb2f97a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2f9580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a8210 .functor NAND 1, L_0x59d7fb3a8160, L_0x59d7fb3a8160, C4<1>, C4<1>;
v0x59d7fb2f9a10_0 .net "in_a", 0 0, L_0x59d7fb3a8160;  alias, 1 drivers
v0x59d7fb2f9ad0_0 .net "in_b", 0 0, L_0x59d7fb3a8160;  alias, 1 drivers
v0x59d7fb2f9bc0_0 .net "out", 0 0, L_0x59d7fb3a8210;  alias, 1 drivers
S_0x59d7fb2fa270 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb2f7830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2fa9b0_0 .net "in_a", 0 0, L_0x59d7fb3aa260;  alias, 1 drivers
v0x59d7fb2faa50_0 .net "out", 0 0, L_0x59d7fb3a7ea0;  alias, 1 drivers
S_0x59d7fb2fa440 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2fa270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a7ea0 .functor NAND 1, L_0x59d7fb3aa260, L_0x59d7fb3aa260, C4<1>, C4<1>;
v0x59d7fb2fa690_0 .net "in_a", 0 0, L_0x59d7fb3aa260;  alias, 1 drivers
v0x59d7fb2fa7e0_0 .net "in_b", 0 0, L_0x59d7fb3aa260;  alias, 1 drivers
v0x59d7fb2fa8a0_0 .net "out", 0 0, L_0x59d7fb3a7ea0;  alias, 1 drivers
S_0x59d7fb2fab50 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb2f7830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2fb2d0_0 .net "in_a", 0 0, L_0x59d7fb3aa1c0;  alias, 1 drivers
v0x59d7fb2fb370_0 .net "out", 0 0, L_0x59d7fb3a80b0;  alias, 1 drivers
S_0x59d7fb2fad70 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2fab50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a80b0 .functor NAND 1, L_0x59d7fb3aa1c0, L_0x59d7fb3aa1c0, C4<1>, C4<1>;
v0x59d7fb2fafe0_0 .net "in_a", 0 0, L_0x59d7fb3aa1c0;  alias, 1 drivers
v0x59d7fb2fb130_0 .net "in_b", 0 0, L_0x59d7fb3aa1c0;  alias, 1 drivers
v0x59d7fb2fb1f0_0 .net "out", 0 0, L_0x59d7fb3a80b0;  alias, 1 drivers
S_0x59d7fb2fb470 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb2f7830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb300f40_0 .net "branch1_out", 0 0, L_0x59d7fb3a8420;  1 drivers
v0x59d7fb301070_0 .net "branch2_out", 0 0, L_0x59d7fb3a86b0;  1 drivers
v0x59d7fb3011c0_0 .net "in_a", 0 0, L_0x59d7fb3a8000;  alias, 1 drivers
v0x59d7fb301290_0 .net "in_b", 0 0, L_0x59d7fb3a8210;  alias, 1 drivers
v0x59d7fb301330_0 .net "out", 0 0, L_0x59d7fb3a8940;  alias, 1 drivers
v0x59d7fb3013d0_0 .net "temp1_out", 0 0, L_0x59d7fb3a8370;  1 drivers
v0x59d7fb301470_0 .net "temp2_out", 0 0, L_0x59d7fb3a8600;  1 drivers
v0x59d7fb301510_0 .net "temp3_out", 0 0, L_0x59d7fb3a8890;  1 drivers
S_0x59d7fb2fb6f0 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb2fb470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2fc780_0 .net "in_a", 0 0, L_0x59d7fb3a8000;  alias, 1 drivers
v0x59d7fb2fc820_0 .net "in_b", 0 0, L_0x59d7fb3a8000;  alias, 1 drivers
v0x59d7fb2fc8e0_0 .net "out", 0 0, L_0x59d7fb3a8370;  alias, 1 drivers
v0x59d7fb2fca00_0 .net "temp_out", 0 0, L_0x59d7fb3a82c0;  1 drivers
S_0x59d7fb2fb960 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2fb6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a82c0 .functor NAND 1, L_0x59d7fb3a8000, L_0x59d7fb3a8000, C4<1>, C4<1>;
v0x59d7fb2fbbd0_0 .net "in_a", 0 0, L_0x59d7fb3a8000;  alias, 1 drivers
v0x59d7fb2fbc90_0 .net "in_b", 0 0, L_0x59d7fb3a8000;  alias, 1 drivers
v0x59d7fb2fbde0_0 .net "out", 0 0, L_0x59d7fb3a82c0;  alias, 1 drivers
S_0x59d7fb2fbee0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2fb6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2fc5d0_0 .net "in_a", 0 0, L_0x59d7fb3a82c0;  alias, 1 drivers
v0x59d7fb2fc670_0 .net "out", 0 0, L_0x59d7fb3a8370;  alias, 1 drivers
S_0x59d7fb2fc0b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2fbee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a8370 .functor NAND 1, L_0x59d7fb3a82c0, L_0x59d7fb3a82c0, C4<1>, C4<1>;
v0x59d7fb2fc320_0 .net "in_a", 0 0, L_0x59d7fb3a82c0;  alias, 1 drivers
v0x59d7fb2fc3e0_0 .net "in_b", 0 0, L_0x59d7fb3a82c0;  alias, 1 drivers
v0x59d7fb2fc4d0_0 .net "out", 0 0, L_0x59d7fb3a8370;  alias, 1 drivers
S_0x59d7fb2fcb70 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb2fb470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2fdba0_0 .net "in_a", 0 0, L_0x59d7fb3a8210;  alias, 1 drivers
v0x59d7fb2fdc40_0 .net "in_b", 0 0, L_0x59d7fb3a8210;  alias, 1 drivers
v0x59d7fb2fdd00_0 .net "out", 0 0, L_0x59d7fb3a8600;  alias, 1 drivers
v0x59d7fb2fde20_0 .net "temp_out", 0 0, L_0x59d7fb2ff9c0;  1 drivers
S_0x59d7fb2fcd50 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2fcb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2ff9c0 .functor NAND 1, L_0x59d7fb3a8210, L_0x59d7fb3a8210, C4<1>, C4<1>;
v0x59d7fb2fcfc0_0 .net "in_a", 0 0, L_0x59d7fb3a8210;  alias, 1 drivers
v0x59d7fb2fd080_0 .net "in_b", 0 0, L_0x59d7fb3a8210;  alias, 1 drivers
v0x59d7fb2fd1d0_0 .net "out", 0 0, L_0x59d7fb2ff9c0;  alias, 1 drivers
S_0x59d7fb2fd2d0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2fcb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2fd9f0_0 .net "in_a", 0 0, L_0x59d7fb2ff9c0;  alias, 1 drivers
v0x59d7fb2fda90_0 .net "out", 0 0, L_0x59d7fb3a8600;  alias, 1 drivers
S_0x59d7fb2fd4a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2fd2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a8600 .functor NAND 1, L_0x59d7fb2ff9c0, L_0x59d7fb2ff9c0, C4<1>, C4<1>;
v0x59d7fb2fd710_0 .net "in_a", 0 0, L_0x59d7fb2ff9c0;  alias, 1 drivers
v0x59d7fb2fd800_0 .net "in_b", 0 0, L_0x59d7fb2ff9c0;  alias, 1 drivers
v0x59d7fb2fd8f0_0 .net "out", 0 0, L_0x59d7fb3a8600;  alias, 1 drivers
S_0x59d7fb2fdf90 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb2fb470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb2fefd0_0 .net "in_a", 0 0, L_0x59d7fb3a8420;  alias, 1 drivers
v0x59d7fb2ff0a0_0 .net "in_b", 0 0, L_0x59d7fb3a86b0;  alias, 1 drivers
v0x59d7fb2ff170_0 .net "out", 0 0, L_0x59d7fb3a8890;  alias, 1 drivers
v0x59d7fb2ff290_0 .net "temp_out", 0 0, L_0x59d7fb300330;  1 drivers
S_0x59d7fb2fe170 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb2fdf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb300330 .functor NAND 1, L_0x59d7fb3a8420, L_0x59d7fb3a86b0, C4<1>, C4<1>;
v0x59d7fb2fe3c0_0 .net "in_a", 0 0, L_0x59d7fb3a8420;  alias, 1 drivers
v0x59d7fb2fe4a0_0 .net "in_b", 0 0, L_0x59d7fb3a86b0;  alias, 1 drivers
v0x59d7fb2fe560_0 .net "out", 0 0, L_0x59d7fb300330;  alias, 1 drivers
S_0x59d7fb2fe6b0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb2fdf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2fee20_0 .net "in_a", 0 0, L_0x59d7fb300330;  alias, 1 drivers
v0x59d7fb2feec0_0 .net "out", 0 0, L_0x59d7fb3a8890;  alias, 1 drivers
S_0x59d7fb2fe8d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2fe6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a8890 .functor NAND 1, L_0x59d7fb300330, L_0x59d7fb300330, C4<1>, C4<1>;
v0x59d7fb2feb40_0 .net "in_a", 0 0, L_0x59d7fb300330;  alias, 1 drivers
v0x59d7fb2fec30_0 .net "in_b", 0 0, L_0x59d7fb300330;  alias, 1 drivers
v0x59d7fb2fed20_0 .net "out", 0 0, L_0x59d7fb3a8890;  alias, 1 drivers
S_0x59d7fb2ff3e0 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb2fb470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb2ffb10_0 .net "in_a", 0 0, L_0x59d7fb3a8370;  alias, 1 drivers
v0x59d7fb2ffbb0_0 .net "out", 0 0, L_0x59d7fb3a8420;  alias, 1 drivers
S_0x59d7fb2ff5b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2ff3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a8420 .functor NAND 1, L_0x59d7fb3a8370, L_0x59d7fb3a8370, C4<1>, C4<1>;
v0x59d7fb2ff820_0 .net "in_a", 0 0, L_0x59d7fb3a8370;  alias, 1 drivers
v0x59d7fb2ff8e0_0 .net "in_b", 0 0, L_0x59d7fb3a8370;  alias, 1 drivers
v0x59d7fb2ffa30_0 .net "out", 0 0, L_0x59d7fb3a8420;  alias, 1 drivers
S_0x59d7fb2ffcb0 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb2fb470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb300480_0 .net "in_a", 0 0, L_0x59d7fb3a8600;  alias, 1 drivers
v0x59d7fb300520_0 .net "out", 0 0, L_0x59d7fb3a86b0;  alias, 1 drivers
S_0x59d7fb2fff20 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb2ffcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a86b0 .functor NAND 1, L_0x59d7fb3a8600, L_0x59d7fb3a8600, C4<1>, C4<1>;
v0x59d7fb300190_0 .net "in_a", 0 0, L_0x59d7fb3a8600;  alias, 1 drivers
v0x59d7fb300250_0 .net "in_b", 0 0, L_0x59d7fb3a8600;  alias, 1 drivers
v0x59d7fb3003a0_0 .net "out", 0 0, L_0x59d7fb3a86b0;  alias, 1 drivers
S_0x59d7fb300620 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb2fb470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb300dc0_0 .net "in_a", 0 0, L_0x59d7fb3a8890;  alias, 1 drivers
v0x59d7fb300e60_0 .net "out", 0 0, L_0x59d7fb3a8940;  alias, 1 drivers
S_0x59d7fb300840 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb300620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a8940 .functor NAND 1, L_0x59d7fb3a8890, L_0x59d7fb3a8890, C4<1>, C4<1>;
v0x59d7fb300ab0_0 .net "in_a", 0 0, L_0x59d7fb3a8890;  alias, 1 drivers
v0x59d7fb300b70_0 .net "in_b", 0 0, L_0x59d7fb3a8890;  alias, 1 drivers
v0x59d7fb300cc0_0 .net "out", 0 0, L_0x59d7fb3a8940;  alias, 1 drivers
S_0x59d7fb3021d0 .scope module, "ha_gate2" "HalfAdder" 3 9, 4 3 0, S_0x59d7fb2f5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb30dcf0_0 .net "a", 0 0, L_0x59d7fb3a8940;  alias, 1 drivers
v0x59d7fb30dd90_0 .net "b", 0 0, L_0x59d7fb3a7a60;  alias, 1 drivers
v0x59d7fb30de50_0 .net "carry", 0 0, L_0x59d7fb3a8f40;  alias, 1 drivers
v0x59d7fb30def0_0 .net "sum", 0 0, L_0x59d7fb3a9870;  alias, 1 drivers
S_0x59d7fb3023f0 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb3021d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb303390_0 .net "in_a", 0 0, L_0x59d7fb3a8940;  alias, 1 drivers
v0x59d7fb303430_0 .net "in_b", 0 0, L_0x59d7fb3a7a60;  alias, 1 drivers
v0x59d7fb3034f0_0 .net "out", 0 0, L_0x59d7fb3a8f40;  alias, 1 drivers
v0x59d7fb303610_0 .net "temp_out", 0 0, L_0x59d7fb300c50;  1 drivers
S_0x59d7fb3025a0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb3023f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb300c50 .functor NAND 1, L_0x59d7fb3a8940, L_0x59d7fb3a7a60, C4<1>, C4<1>;
v0x59d7fb302810_0 .net "in_a", 0 0, L_0x59d7fb3a8940;  alias, 1 drivers
v0x59d7fb3028d0_0 .net "in_b", 0 0, L_0x59d7fb3a7a60;  alias, 1 drivers
v0x59d7fb302990_0 .net "out", 0 0, L_0x59d7fb300c50;  alias, 1 drivers
S_0x59d7fb302ac0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb3023f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb3031e0_0 .net "in_a", 0 0, L_0x59d7fb300c50;  alias, 1 drivers
v0x59d7fb303280_0 .net "out", 0 0, L_0x59d7fb3a8f40;  alias, 1 drivers
S_0x59d7fb302c90 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb302ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a8f40 .functor NAND 1, L_0x59d7fb300c50, L_0x59d7fb300c50, C4<1>, C4<1>;
v0x59d7fb302f00_0 .net "in_a", 0 0, L_0x59d7fb300c50;  alias, 1 drivers
v0x59d7fb302ff0_0 .net "in_b", 0 0, L_0x59d7fb300c50;  alias, 1 drivers
v0x59d7fb3030e0_0 .net "out", 0 0, L_0x59d7fb3a8f40;  alias, 1 drivers
S_0x59d7fb303780 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb3021d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb30d610_0 .net "in_a", 0 0, L_0x59d7fb3a8940;  alias, 1 drivers
v0x59d7fb30d6b0_0 .net "in_b", 0 0, L_0x59d7fb3a7a60;  alias, 1 drivers
v0x59d7fb30d770_0 .net "out", 0 0, L_0x59d7fb3a9870;  alias, 1 drivers
v0x59d7fb30d810_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3a9150;  1 drivers
v0x59d7fb30d9c0_0 .net "temp_a_out", 0 0, L_0x59d7fb3a8ff0;  1 drivers
v0x59d7fb30da60_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3a9360;  1 drivers
v0x59d7fb30dc10_0 .net "temp_b_out", 0 0, L_0x59d7fb3a9200;  1 drivers
S_0x59d7fb303960 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb303780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb304a00_0 .net "in_a", 0 0, L_0x59d7fb3a8940;  alias, 1 drivers
v0x59d7fb304bb0_0 .net "in_b", 0 0, L_0x59d7fb3a8ff0;  alias, 1 drivers
v0x59d7fb304ca0_0 .net "out", 0 0, L_0x59d7fb3a9150;  alias, 1 drivers
v0x59d7fb304dc0_0 .net "temp_out", 0 0, L_0x59d7fb3a90a0;  1 drivers
S_0x59d7fb303bd0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb303960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a90a0 .functor NAND 1, L_0x59d7fb3a8940, L_0x59d7fb3a8ff0, C4<1>, C4<1>;
v0x59d7fb303e40_0 .net "in_a", 0 0, L_0x59d7fb3a8940;  alias, 1 drivers
v0x59d7fb303f00_0 .net "in_b", 0 0, L_0x59d7fb3a8ff0;  alias, 1 drivers
v0x59d7fb303fc0_0 .net "out", 0 0, L_0x59d7fb3a90a0;  alias, 1 drivers
S_0x59d7fb3040e0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb303960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb304850_0 .net "in_a", 0 0, L_0x59d7fb3a90a0;  alias, 1 drivers
v0x59d7fb3048f0_0 .net "out", 0 0, L_0x59d7fb3a9150;  alias, 1 drivers
S_0x59d7fb304300 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb3040e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a9150 .functor NAND 1, L_0x59d7fb3a90a0, L_0x59d7fb3a90a0, C4<1>, C4<1>;
v0x59d7fb304570_0 .net "in_a", 0 0, L_0x59d7fb3a90a0;  alias, 1 drivers
v0x59d7fb304660_0 .net "in_b", 0 0, L_0x59d7fb3a90a0;  alias, 1 drivers
v0x59d7fb304750_0 .net "out", 0 0, L_0x59d7fb3a9150;  alias, 1 drivers
S_0x59d7fb304e80 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb303780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb305e90_0 .net "in_a", 0 0, L_0x59d7fb3a7a60;  alias, 1 drivers
v0x59d7fb305f30_0 .net "in_b", 0 0, L_0x59d7fb3a9200;  alias, 1 drivers
v0x59d7fb306020_0 .net "out", 0 0, L_0x59d7fb3a9360;  alias, 1 drivers
v0x59d7fb306140_0 .net "temp_out", 0 0, L_0x59d7fb3a92b0;  1 drivers
S_0x59d7fb305060 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb304e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a92b0 .functor NAND 1, L_0x59d7fb3a7a60, L_0x59d7fb3a9200, C4<1>, C4<1>;
v0x59d7fb3052d0_0 .net "in_a", 0 0, L_0x59d7fb3a7a60;  alias, 1 drivers
v0x59d7fb305390_0 .net "in_b", 0 0, L_0x59d7fb3a9200;  alias, 1 drivers
v0x59d7fb305450_0 .net "out", 0 0, L_0x59d7fb3a92b0;  alias, 1 drivers
S_0x59d7fb305570 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb304e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb305ce0_0 .net "in_a", 0 0, L_0x59d7fb3a92b0;  alias, 1 drivers
v0x59d7fb305d80_0 .net "out", 0 0, L_0x59d7fb3a9360;  alias, 1 drivers
S_0x59d7fb305790 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb305570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a9360 .functor NAND 1, L_0x59d7fb3a92b0, L_0x59d7fb3a92b0, C4<1>, C4<1>;
v0x59d7fb305a00_0 .net "in_a", 0 0, L_0x59d7fb3a92b0;  alias, 1 drivers
v0x59d7fb305af0_0 .net "in_b", 0 0, L_0x59d7fb3a92b0;  alias, 1 drivers
v0x59d7fb305be0_0 .net "out", 0 0, L_0x59d7fb3a9360;  alias, 1 drivers
S_0x59d7fb306290 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb303780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb306aa0_0 .net "in_a", 0 0, L_0x59d7fb3a7a60;  alias, 1 drivers
v0x59d7fb306b40_0 .net "out", 0 0, L_0x59d7fb3a8ff0;  alias, 1 drivers
S_0x59d7fb306460 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb306290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a8ff0 .functor NAND 1, L_0x59d7fb3a7a60, L_0x59d7fb3a7a60, C4<1>, C4<1>;
v0x59d7fb3066b0_0 .net "in_a", 0 0, L_0x59d7fb3a7a60;  alias, 1 drivers
v0x59d7fb306880_0 .net "in_b", 0 0, L_0x59d7fb3a7a60;  alias, 1 drivers
v0x59d7fb306940_0 .net "out", 0 0, L_0x59d7fb3a8ff0;  alias, 1 drivers
S_0x59d7fb306c40 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb303780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb307380_0 .net "in_a", 0 0, L_0x59d7fb3a8940;  alias, 1 drivers
v0x59d7fb307420_0 .net "out", 0 0, L_0x59d7fb3a9200;  alias, 1 drivers
S_0x59d7fb306e60 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb306c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a9200 .functor NAND 1, L_0x59d7fb3a8940, L_0x59d7fb3a8940, C4<1>, C4<1>;
v0x59d7fb3070d0_0 .net "in_a", 0 0, L_0x59d7fb3a8940;  alias, 1 drivers
v0x59d7fb307190_0 .net "in_b", 0 0, L_0x59d7fb3a8940;  alias, 1 drivers
v0x59d7fb307250_0 .net "out", 0 0, L_0x59d7fb3a9200;  alias, 1 drivers
S_0x59d7fb307520 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb303780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb30cf60_0 .net "branch1_out", 0 0, L_0x59d7fb3a9570;  1 drivers
v0x59d7fb30d090_0 .net "branch2_out", 0 0, L_0x59d7fb3a96f0;  1 drivers
v0x59d7fb30d1e0_0 .net "in_a", 0 0, L_0x59d7fb3a9150;  alias, 1 drivers
v0x59d7fb30d2b0_0 .net "in_b", 0 0, L_0x59d7fb3a9360;  alias, 1 drivers
v0x59d7fb30d350_0 .net "out", 0 0, L_0x59d7fb3a9870;  alias, 1 drivers
v0x59d7fb30d3f0_0 .net "temp1_out", 0 0, L_0x59d7fb3a94c0;  1 drivers
v0x59d7fb30d490_0 .net "temp2_out", 0 0, L_0x59d7fb3a9640;  1 drivers
v0x59d7fb30d530_0 .net "temp3_out", 0 0, L_0x59d7fb3a97c0;  1 drivers
S_0x59d7fb3077a0 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb307520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb3087a0_0 .net "in_a", 0 0, L_0x59d7fb3a9150;  alias, 1 drivers
v0x59d7fb308840_0 .net "in_b", 0 0, L_0x59d7fb3a9150;  alias, 1 drivers
v0x59d7fb308900_0 .net "out", 0 0, L_0x59d7fb3a94c0;  alias, 1 drivers
v0x59d7fb308a20_0 .net "temp_out", 0 0, L_0x59d7fb3a9410;  1 drivers
S_0x59d7fb307a10 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb3077a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a9410 .functor NAND 1, L_0x59d7fb3a9150, L_0x59d7fb3a9150, C4<1>, C4<1>;
v0x59d7fb307c80_0 .net "in_a", 0 0, L_0x59d7fb3a9150;  alias, 1 drivers
v0x59d7fb307d40_0 .net "in_b", 0 0, L_0x59d7fb3a9150;  alias, 1 drivers
v0x59d7fb307e00_0 .net "out", 0 0, L_0x59d7fb3a9410;  alias, 1 drivers
S_0x59d7fb307f00 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb3077a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb3085f0_0 .net "in_a", 0 0, L_0x59d7fb3a9410;  alias, 1 drivers
v0x59d7fb308690_0 .net "out", 0 0, L_0x59d7fb3a94c0;  alias, 1 drivers
S_0x59d7fb3080d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb307f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a94c0 .functor NAND 1, L_0x59d7fb3a9410, L_0x59d7fb3a9410, C4<1>, C4<1>;
v0x59d7fb308340_0 .net "in_a", 0 0, L_0x59d7fb3a9410;  alias, 1 drivers
v0x59d7fb308400_0 .net "in_b", 0 0, L_0x59d7fb3a9410;  alias, 1 drivers
v0x59d7fb3084f0_0 .net "out", 0 0, L_0x59d7fb3a94c0;  alias, 1 drivers
S_0x59d7fb308b90 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb307520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb309bc0_0 .net "in_a", 0 0, L_0x59d7fb3a9360;  alias, 1 drivers
v0x59d7fb309c60_0 .net "in_b", 0 0, L_0x59d7fb3a9360;  alias, 1 drivers
v0x59d7fb309d20_0 .net "out", 0 0, L_0x59d7fb3a9640;  alias, 1 drivers
v0x59d7fb309e40_0 .net "temp_out", 0 0, L_0x59d7fb30b9e0;  1 drivers
S_0x59d7fb308d70 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb308b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb30b9e0 .functor NAND 1, L_0x59d7fb3a9360, L_0x59d7fb3a9360, C4<1>, C4<1>;
v0x59d7fb308fe0_0 .net "in_a", 0 0, L_0x59d7fb3a9360;  alias, 1 drivers
v0x59d7fb3090a0_0 .net "in_b", 0 0, L_0x59d7fb3a9360;  alias, 1 drivers
v0x59d7fb3091f0_0 .net "out", 0 0, L_0x59d7fb30b9e0;  alias, 1 drivers
S_0x59d7fb3092f0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb308b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb309a10_0 .net "in_a", 0 0, L_0x59d7fb30b9e0;  alias, 1 drivers
v0x59d7fb309ab0_0 .net "out", 0 0, L_0x59d7fb3a9640;  alias, 1 drivers
S_0x59d7fb3094c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb3092f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a9640 .functor NAND 1, L_0x59d7fb30b9e0, L_0x59d7fb30b9e0, C4<1>, C4<1>;
v0x59d7fb309730_0 .net "in_a", 0 0, L_0x59d7fb30b9e0;  alias, 1 drivers
v0x59d7fb309820_0 .net "in_b", 0 0, L_0x59d7fb30b9e0;  alias, 1 drivers
v0x59d7fb309910_0 .net "out", 0 0, L_0x59d7fb3a9640;  alias, 1 drivers
S_0x59d7fb309fb0 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb307520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb30aff0_0 .net "in_a", 0 0, L_0x59d7fb3a9570;  alias, 1 drivers
v0x59d7fb30b0c0_0 .net "in_b", 0 0, L_0x59d7fb3a96f0;  alias, 1 drivers
v0x59d7fb30b190_0 .net "out", 0 0, L_0x59d7fb3a97c0;  alias, 1 drivers
v0x59d7fb30b2b0_0 .net "temp_out", 0 0, L_0x59d7fb30c350;  1 drivers
S_0x59d7fb30a190 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb309fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb30c350 .functor NAND 1, L_0x59d7fb3a9570, L_0x59d7fb3a96f0, C4<1>, C4<1>;
v0x59d7fb30a3e0_0 .net "in_a", 0 0, L_0x59d7fb3a9570;  alias, 1 drivers
v0x59d7fb30a4c0_0 .net "in_b", 0 0, L_0x59d7fb3a96f0;  alias, 1 drivers
v0x59d7fb30a580_0 .net "out", 0 0, L_0x59d7fb30c350;  alias, 1 drivers
S_0x59d7fb30a6d0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb309fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb30ae40_0 .net "in_a", 0 0, L_0x59d7fb30c350;  alias, 1 drivers
v0x59d7fb30aee0_0 .net "out", 0 0, L_0x59d7fb3a97c0;  alias, 1 drivers
S_0x59d7fb30a8f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb30a6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a97c0 .functor NAND 1, L_0x59d7fb30c350, L_0x59d7fb30c350, C4<1>, C4<1>;
v0x59d7fb30ab60_0 .net "in_a", 0 0, L_0x59d7fb30c350;  alias, 1 drivers
v0x59d7fb30ac50_0 .net "in_b", 0 0, L_0x59d7fb30c350;  alias, 1 drivers
v0x59d7fb30ad40_0 .net "out", 0 0, L_0x59d7fb3a97c0;  alias, 1 drivers
S_0x59d7fb30b400 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb307520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb30bb30_0 .net "in_a", 0 0, L_0x59d7fb3a94c0;  alias, 1 drivers
v0x59d7fb30bbd0_0 .net "out", 0 0, L_0x59d7fb3a9570;  alias, 1 drivers
S_0x59d7fb30b5d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb30b400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a9570 .functor NAND 1, L_0x59d7fb3a94c0, L_0x59d7fb3a94c0, C4<1>, C4<1>;
v0x59d7fb30b840_0 .net "in_a", 0 0, L_0x59d7fb3a94c0;  alias, 1 drivers
v0x59d7fb30b900_0 .net "in_b", 0 0, L_0x59d7fb3a94c0;  alias, 1 drivers
v0x59d7fb30ba50_0 .net "out", 0 0, L_0x59d7fb3a9570;  alias, 1 drivers
S_0x59d7fb30bcd0 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb307520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb30c4a0_0 .net "in_a", 0 0, L_0x59d7fb3a9640;  alias, 1 drivers
v0x59d7fb30c540_0 .net "out", 0 0, L_0x59d7fb3a96f0;  alias, 1 drivers
S_0x59d7fb30bf40 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb30bcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a96f0 .functor NAND 1, L_0x59d7fb3a9640, L_0x59d7fb3a9640, C4<1>, C4<1>;
v0x59d7fb30c1b0_0 .net "in_a", 0 0, L_0x59d7fb3a9640;  alias, 1 drivers
v0x59d7fb30c270_0 .net "in_b", 0 0, L_0x59d7fb3a9640;  alias, 1 drivers
v0x59d7fb30c3c0_0 .net "out", 0 0, L_0x59d7fb3a96f0;  alias, 1 drivers
S_0x59d7fb30c640 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb307520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb30cde0_0 .net "in_a", 0 0, L_0x59d7fb3a97c0;  alias, 1 drivers
v0x59d7fb30ce80_0 .net "out", 0 0, L_0x59d7fb3a9870;  alias, 1 drivers
S_0x59d7fb30c860 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb30c640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a9870 .functor NAND 1, L_0x59d7fb3a97c0, L_0x59d7fb3a97c0, C4<1>, C4<1>;
v0x59d7fb30cad0_0 .net "in_a", 0 0, L_0x59d7fb3a97c0;  alias, 1 drivers
v0x59d7fb30cb90_0 .net "in_b", 0 0, L_0x59d7fb3a97c0;  alias, 1 drivers
v0x59d7fb30cce0_0 .net "out", 0 0, L_0x59d7fb3a9870;  alias, 1 drivers
S_0x59d7fb30e060 .scope module, "or_gate" "Or" 3 10, 9 3 0, S_0x59d7fb2f5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb313a50_0 .net "branch1_out", 0 0, L_0x59d7fb3a9b00;  1 drivers
v0x59d7fb313b80_0 .net "branch2_out", 0 0, L_0x59d7fb3a9d90;  1 drivers
v0x59d7fb313cd0_0 .net "in_a", 0 0, L_0x59d7fb3a7df0;  alias, 1 drivers
v0x59d7fb313eb0_0 .net "in_b", 0 0, L_0x59d7fb3a8f40;  alias, 1 drivers
v0x59d7fb314060_0 .net "out", 0 0, L_0x59d7fb3aa020;  alias, 1 drivers
v0x59d7fb314100_0 .net "temp1_out", 0 0, L_0x59d7fb3a9a50;  1 drivers
v0x59d7fb3141a0_0 .net "temp2_out", 0 0, L_0x59d7fb3a9ce0;  1 drivers
v0x59d7fb314240_0 .net "temp3_out", 0 0, L_0x59d7fb3a9f70;  1 drivers
S_0x59d7fb30e1f0 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb30e060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb30f290_0 .net "in_a", 0 0, L_0x59d7fb3a7df0;  alias, 1 drivers
v0x59d7fb30f330_0 .net "in_b", 0 0, L_0x59d7fb3a7df0;  alias, 1 drivers
v0x59d7fb30f3f0_0 .net "out", 0 0, L_0x59d7fb3a9a50;  alias, 1 drivers
v0x59d7fb30f510_0 .net "temp_out", 0 0, L_0x59d7fb30cc70;  1 drivers
S_0x59d7fb30e410 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb30e1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb30cc70 .functor NAND 1, L_0x59d7fb3a7df0, L_0x59d7fb3a7df0, C4<1>, C4<1>;
v0x59d7fb30e680_0 .net "in_a", 0 0, L_0x59d7fb3a7df0;  alias, 1 drivers
v0x59d7fb30e7d0_0 .net "in_b", 0 0, L_0x59d7fb3a7df0;  alias, 1 drivers
v0x59d7fb30e890_0 .net "out", 0 0, L_0x59d7fb30cc70;  alias, 1 drivers
S_0x59d7fb30e9c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb30e1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb30f0e0_0 .net "in_a", 0 0, L_0x59d7fb30cc70;  alias, 1 drivers
v0x59d7fb30f180_0 .net "out", 0 0, L_0x59d7fb3a9a50;  alias, 1 drivers
S_0x59d7fb30eb90 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb30e9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a9a50 .functor NAND 1, L_0x59d7fb30cc70, L_0x59d7fb30cc70, C4<1>, C4<1>;
v0x59d7fb30ee00_0 .net "in_a", 0 0, L_0x59d7fb30cc70;  alias, 1 drivers
v0x59d7fb30eef0_0 .net "in_b", 0 0, L_0x59d7fb30cc70;  alias, 1 drivers
v0x59d7fb30efe0_0 .net "out", 0 0, L_0x59d7fb3a9a50;  alias, 1 drivers
S_0x59d7fb30f680 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb30e060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb3106b0_0 .net "in_a", 0 0, L_0x59d7fb3a8f40;  alias, 1 drivers
v0x59d7fb310750_0 .net "in_b", 0 0, L_0x59d7fb3a8f40;  alias, 1 drivers
v0x59d7fb310810_0 .net "out", 0 0, L_0x59d7fb3a9ce0;  alias, 1 drivers
v0x59d7fb310930_0 .net "temp_out", 0 0, L_0x59d7fb3124d0;  1 drivers
S_0x59d7fb30f860 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb30f680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3124d0 .functor NAND 1, L_0x59d7fb3a8f40, L_0x59d7fb3a8f40, C4<1>, C4<1>;
v0x59d7fb30fad0_0 .net "in_a", 0 0, L_0x59d7fb3a8f40;  alias, 1 drivers
v0x59d7fb30fc20_0 .net "in_b", 0 0, L_0x59d7fb3a8f40;  alias, 1 drivers
v0x59d7fb30fce0_0 .net "out", 0 0, L_0x59d7fb3124d0;  alias, 1 drivers
S_0x59d7fb30fde0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb30f680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb310500_0 .net "in_a", 0 0, L_0x59d7fb3124d0;  alias, 1 drivers
v0x59d7fb3105a0_0 .net "out", 0 0, L_0x59d7fb3a9ce0;  alias, 1 drivers
S_0x59d7fb30ffb0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb30fde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a9ce0 .functor NAND 1, L_0x59d7fb3124d0, L_0x59d7fb3124d0, C4<1>, C4<1>;
v0x59d7fb310220_0 .net "in_a", 0 0, L_0x59d7fb3124d0;  alias, 1 drivers
v0x59d7fb310310_0 .net "in_b", 0 0, L_0x59d7fb3124d0;  alias, 1 drivers
v0x59d7fb310400_0 .net "out", 0 0, L_0x59d7fb3a9ce0;  alias, 1 drivers
S_0x59d7fb310aa0 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb30e060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb311ae0_0 .net "in_a", 0 0, L_0x59d7fb3a9b00;  alias, 1 drivers
v0x59d7fb311bb0_0 .net "in_b", 0 0, L_0x59d7fb3a9d90;  alias, 1 drivers
v0x59d7fb311c80_0 .net "out", 0 0, L_0x59d7fb3a9f70;  alias, 1 drivers
v0x59d7fb311da0_0 .net "temp_out", 0 0, L_0x59d7fb312e40;  1 drivers
S_0x59d7fb310c80 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb310aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb312e40 .functor NAND 1, L_0x59d7fb3a9b00, L_0x59d7fb3a9d90, C4<1>, C4<1>;
v0x59d7fb310ed0_0 .net "in_a", 0 0, L_0x59d7fb3a9b00;  alias, 1 drivers
v0x59d7fb310fb0_0 .net "in_b", 0 0, L_0x59d7fb3a9d90;  alias, 1 drivers
v0x59d7fb311070_0 .net "out", 0 0, L_0x59d7fb312e40;  alias, 1 drivers
S_0x59d7fb3111c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb310aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb311930_0 .net "in_a", 0 0, L_0x59d7fb312e40;  alias, 1 drivers
v0x59d7fb3119d0_0 .net "out", 0 0, L_0x59d7fb3a9f70;  alias, 1 drivers
S_0x59d7fb3113e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb3111c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a9f70 .functor NAND 1, L_0x59d7fb312e40, L_0x59d7fb312e40, C4<1>, C4<1>;
v0x59d7fb311650_0 .net "in_a", 0 0, L_0x59d7fb312e40;  alias, 1 drivers
v0x59d7fb311740_0 .net "in_b", 0 0, L_0x59d7fb312e40;  alias, 1 drivers
v0x59d7fb311830_0 .net "out", 0 0, L_0x59d7fb3a9f70;  alias, 1 drivers
S_0x59d7fb311ef0 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb30e060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb312620_0 .net "in_a", 0 0, L_0x59d7fb3a9a50;  alias, 1 drivers
v0x59d7fb3126c0_0 .net "out", 0 0, L_0x59d7fb3a9b00;  alias, 1 drivers
S_0x59d7fb3120c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb311ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a9b00 .functor NAND 1, L_0x59d7fb3a9a50, L_0x59d7fb3a9a50, C4<1>, C4<1>;
v0x59d7fb312330_0 .net "in_a", 0 0, L_0x59d7fb3a9a50;  alias, 1 drivers
v0x59d7fb3123f0_0 .net "in_b", 0 0, L_0x59d7fb3a9a50;  alias, 1 drivers
v0x59d7fb312540_0 .net "out", 0 0, L_0x59d7fb3a9b00;  alias, 1 drivers
S_0x59d7fb3127c0 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb30e060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb312f90_0 .net "in_a", 0 0, L_0x59d7fb3a9ce0;  alias, 1 drivers
v0x59d7fb313030_0 .net "out", 0 0, L_0x59d7fb3a9d90;  alias, 1 drivers
S_0x59d7fb312a30 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb3127c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3a9d90 .functor NAND 1, L_0x59d7fb3a9ce0, L_0x59d7fb3a9ce0, C4<1>, C4<1>;
v0x59d7fb312ca0_0 .net "in_a", 0 0, L_0x59d7fb3a9ce0;  alias, 1 drivers
v0x59d7fb312d60_0 .net "in_b", 0 0, L_0x59d7fb3a9ce0;  alias, 1 drivers
v0x59d7fb312eb0_0 .net "out", 0 0, L_0x59d7fb3a9d90;  alias, 1 drivers
S_0x59d7fb313130 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb30e060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb3138d0_0 .net "in_a", 0 0, L_0x59d7fb3a9f70;  alias, 1 drivers
v0x59d7fb313970_0 .net "out", 0 0, L_0x59d7fb3aa020;  alias, 1 drivers
S_0x59d7fb313350 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb313130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3aa020 .functor NAND 1, L_0x59d7fb3a9f70, L_0x59d7fb3a9f70, C4<1>, C4<1>;
v0x59d7fb3135c0_0 .net "in_a", 0 0, L_0x59d7fb3a9f70;  alias, 1 drivers
v0x59d7fb313680_0 .net "in_b", 0 0, L_0x59d7fb3a9f70;  alias, 1 drivers
v0x59d7fb3137d0_0 .net "out", 0 0, L_0x59d7fb3aa020;  alias, 1 drivers
S_0x59d7fb3148a0 .scope module, "fa_gate7" "FullAdder" 2 14, 3 3 0, S_0x59d7fb15f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
v0x59d7fb332cd0_0 .net "a", 0 0, L_0x59d7fb3ac710;  1 drivers
v0x59d7fb332d70_0 .net "b", 0 0, L_0x59d7fb3ac7b0;  1 drivers
v0x59d7fb332e30_0 .net "c", 0 0, L_0x59d7fb3aa020;  alias, 1 drivers
v0x59d7fb332ed0_0 .net "carry", 0 0, L_0x59d7fb3ac570;  alias, 1 drivers
v0x59d7fb332f70_0 .net "sum", 0 0, L_0x59d7fb3abdc0;  1 drivers
v0x59d7fb333010_0 .net "tmp_carry_out_1", 0 0, L_0x59d7fb3aa340;  1 drivers
v0x59d7fb3330b0_0 .net "tmp_carry_out_2", 0 0, L_0x59d7fb3ab490;  1 drivers
v0x59d7fb333150_0 .net "tmp_sum_out", 0 0, L_0x59d7fb3aae90;  1 drivers
S_0x59d7fb314b00 .scope module, "ha_gate1" "HalfAdder" 3 8, 4 3 0, S_0x59d7fb3148a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb320680_0 .net "a", 0 0, L_0x59d7fb3ac710;  alias, 1 drivers
v0x59d7fb320830_0 .net "b", 0 0, L_0x59d7fb3ac7b0;  alias, 1 drivers
v0x59d7fb320a00_0 .net "carry", 0 0, L_0x59d7fb3aa340;  alias, 1 drivers
v0x59d7fb320aa0_0 .net "sum", 0 0, L_0x59d7fb3aae90;  alias, 1 drivers
S_0x59d7fb314d70 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb314b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb315e60_0 .net "in_a", 0 0, L_0x59d7fb3ac710;  alias, 1 drivers
v0x59d7fb315f30_0 .net "in_b", 0 0, L_0x59d7fb3ac7b0;  alias, 1 drivers
v0x59d7fb316000_0 .net "out", 0 0, L_0x59d7fb3aa340;  alias, 1 drivers
v0x59d7fb316120_0 .net "temp_out", 0 0, L_0x59d7fb313760;  1 drivers
S_0x59d7fb314fe0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb314d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb313760 .functor NAND 1, L_0x59d7fb3ac710, L_0x59d7fb3ac7b0, C4<1>, C4<1>;
v0x59d7fb315250_0 .net "in_a", 0 0, L_0x59d7fb3ac710;  alias, 1 drivers
v0x59d7fb315330_0 .net "in_b", 0 0, L_0x59d7fb3ac7b0;  alias, 1 drivers
v0x59d7fb3153f0_0 .net "out", 0 0, L_0x59d7fb313760;  alias, 1 drivers
S_0x59d7fb315540 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb314d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb315cb0_0 .net "in_a", 0 0, L_0x59d7fb313760;  alias, 1 drivers
v0x59d7fb315d50_0 .net "out", 0 0, L_0x59d7fb3aa340;  alias, 1 drivers
S_0x59d7fb315760 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb315540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3aa340 .functor NAND 1, L_0x59d7fb313760, L_0x59d7fb313760, C4<1>, C4<1>;
v0x59d7fb3159d0_0 .net "in_a", 0 0, L_0x59d7fb313760;  alias, 1 drivers
v0x59d7fb315ac0_0 .net "in_b", 0 0, L_0x59d7fb313760;  alias, 1 drivers
v0x59d7fb315bb0_0 .net "out", 0 0, L_0x59d7fb3aa340;  alias, 1 drivers
S_0x59d7fb3161e0 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb314b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb31ffa0_0 .net "in_a", 0 0, L_0x59d7fb3ac710;  alias, 1 drivers
v0x59d7fb320040_0 .net "in_b", 0 0, L_0x59d7fb3ac7b0;  alias, 1 drivers
v0x59d7fb320100_0 .net "out", 0 0, L_0x59d7fb3aae90;  alias, 1 drivers
v0x59d7fb3201a0_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3aa550;  1 drivers
v0x59d7fb320350_0 .net "temp_a_out", 0 0, L_0x59d7fb3aa3f0;  1 drivers
v0x59d7fb3203f0_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3aa760;  1 drivers
v0x59d7fb3205a0_0 .net "temp_b_out", 0 0, L_0x59d7fb3aa600;  1 drivers
S_0x59d7fb3163c0 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb3161e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb317480_0 .net "in_a", 0 0, L_0x59d7fb3ac710;  alias, 1 drivers
v0x59d7fb317520_0 .net "in_b", 0 0, L_0x59d7fb3aa3f0;  alias, 1 drivers
v0x59d7fb317610_0 .net "out", 0 0, L_0x59d7fb3aa550;  alias, 1 drivers
v0x59d7fb317730_0 .net "temp_out", 0 0, L_0x59d7fb3aa4a0;  1 drivers
S_0x59d7fb316630 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb3163c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3aa4a0 .functor NAND 1, L_0x59d7fb3ac710, L_0x59d7fb3aa3f0, C4<1>, C4<1>;
v0x59d7fb3168a0_0 .net "in_a", 0 0, L_0x59d7fb3ac710;  alias, 1 drivers
v0x59d7fb3169b0_0 .net "in_b", 0 0, L_0x59d7fb3aa3f0;  alias, 1 drivers
v0x59d7fb316a70_0 .net "out", 0 0, L_0x59d7fb3aa4a0;  alias, 1 drivers
S_0x59d7fb316b90 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb3163c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb3172d0_0 .net "in_a", 0 0, L_0x59d7fb3aa4a0;  alias, 1 drivers
v0x59d7fb317370_0 .net "out", 0 0, L_0x59d7fb3aa550;  alias, 1 drivers
S_0x59d7fb316db0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb316b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3aa550 .functor NAND 1, L_0x59d7fb3aa4a0, L_0x59d7fb3aa4a0, C4<1>, C4<1>;
v0x59d7fb317020_0 .net "in_a", 0 0, L_0x59d7fb3aa4a0;  alias, 1 drivers
v0x59d7fb3170e0_0 .net "in_b", 0 0, L_0x59d7fb3aa4a0;  alias, 1 drivers
v0x59d7fb3171d0_0 .net "out", 0 0, L_0x59d7fb3aa550;  alias, 1 drivers
S_0x59d7fb3177f0 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb3161e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb318820_0 .net "in_a", 0 0, L_0x59d7fb3ac7b0;  alias, 1 drivers
v0x59d7fb3188c0_0 .net "in_b", 0 0, L_0x59d7fb3aa600;  alias, 1 drivers
v0x59d7fb3189b0_0 .net "out", 0 0, L_0x59d7fb3aa760;  alias, 1 drivers
v0x59d7fb318ad0_0 .net "temp_out", 0 0, L_0x59d7fb3aa6b0;  1 drivers
S_0x59d7fb3179d0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb3177f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3aa6b0 .functor NAND 1, L_0x59d7fb3ac7b0, L_0x59d7fb3aa600, C4<1>, C4<1>;
v0x59d7fb317c40_0 .net "in_a", 0 0, L_0x59d7fb3ac7b0;  alias, 1 drivers
v0x59d7fb317d50_0 .net "in_b", 0 0, L_0x59d7fb3aa600;  alias, 1 drivers
v0x59d7fb317e10_0 .net "out", 0 0, L_0x59d7fb3aa6b0;  alias, 1 drivers
S_0x59d7fb317f30 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb3177f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb318670_0 .net "in_a", 0 0, L_0x59d7fb3aa6b0;  alias, 1 drivers
v0x59d7fb318710_0 .net "out", 0 0, L_0x59d7fb3aa760;  alias, 1 drivers
S_0x59d7fb318150 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb317f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3aa760 .functor NAND 1, L_0x59d7fb3aa6b0, L_0x59d7fb3aa6b0, C4<1>, C4<1>;
v0x59d7fb3183c0_0 .net "in_a", 0 0, L_0x59d7fb3aa6b0;  alias, 1 drivers
v0x59d7fb318480_0 .net "in_b", 0 0, L_0x59d7fb3aa6b0;  alias, 1 drivers
v0x59d7fb318570_0 .net "out", 0 0, L_0x59d7fb3aa760;  alias, 1 drivers
S_0x59d7fb318c20 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb3161e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb319360_0 .net "in_a", 0 0, L_0x59d7fb3ac7b0;  alias, 1 drivers
v0x59d7fb319400_0 .net "out", 0 0, L_0x59d7fb3aa3f0;  alias, 1 drivers
S_0x59d7fb318df0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb318c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3aa3f0 .functor NAND 1, L_0x59d7fb3ac7b0, L_0x59d7fb3ac7b0, C4<1>, C4<1>;
v0x59d7fb319040_0 .net "in_a", 0 0, L_0x59d7fb3ac7b0;  alias, 1 drivers
v0x59d7fb319190_0 .net "in_b", 0 0, L_0x59d7fb3ac7b0;  alias, 1 drivers
v0x59d7fb319250_0 .net "out", 0 0, L_0x59d7fb3aa3f0;  alias, 1 drivers
S_0x59d7fb319500 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb3161e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb319c80_0 .net "in_a", 0 0, L_0x59d7fb3ac710;  alias, 1 drivers
v0x59d7fb319d20_0 .net "out", 0 0, L_0x59d7fb3aa600;  alias, 1 drivers
S_0x59d7fb319720 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb319500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3aa600 .functor NAND 1, L_0x59d7fb3ac710, L_0x59d7fb3ac710, C4<1>, C4<1>;
v0x59d7fb319990_0 .net "in_a", 0 0, L_0x59d7fb3ac710;  alias, 1 drivers
v0x59d7fb319ae0_0 .net "in_b", 0 0, L_0x59d7fb3ac710;  alias, 1 drivers
v0x59d7fb319ba0_0 .net "out", 0 0, L_0x59d7fb3aa600;  alias, 1 drivers
S_0x59d7fb319e20 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb3161e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb31f8f0_0 .net "branch1_out", 0 0, L_0x59d7fb3aa970;  1 drivers
v0x59d7fb31fa20_0 .net "branch2_out", 0 0, L_0x59d7fb3aac00;  1 drivers
v0x59d7fb31fb70_0 .net "in_a", 0 0, L_0x59d7fb3aa550;  alias, 1 drivers
v0x59d7fb31fc40_0 .net "in_b", 0 0, L_0x59d7fb3aa760;  alias, 1 drivers
v0x59d7fb31fce0_0 .net "out", 0 0, L_0x59d7fb3aae90;  alias, 1 drivers
v0x59d7fb31fd80_0 .net "temp1_out", 0 0, L_0x59d7fb3aa8c0;  1 drivers
v0x59d7fb31fe20_0 .net "temp2_out", 0 0, L_0x59d7fb3aab50;  1 drivers
v0x59d7fb31fec0_0 .net "temp3_out", 0 0, L_0x59d7fb3aade0;  1 drivers
S_0x59d7fb31a0a0 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb319e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb31b130_0 .net "in_a", 0 0, L_0x59d7fb3aa550;  alias, 1 drivers
v0x59d7fb31b1d0_0 .net "in_b", 0 0, L_0x59d7fb3aa550;  alias, 1 drivers
v0x59d7fb31b290_0 .net "out", 0 0, L_0x59d7fb3aa8c0;  alias, 1 drivers
v0x59d7fb31b3b0_0 .net "temp_out", 0 0, L_0x59d7fb3aa810;  1 drivers
S_0x59d7fb31a310 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb31a0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3aa810 .functor NAND 1, L_0x59d7fb3aa550, L_0x59d7fb3aa550, C4<1>, C4<1>;
v0x59d7fb31a580_0 .net "in_a", 0 0, L_0x59d7fb3aa550;  alias, 1 drivers
v0x59d7fb31a640_0 .net "in_b", 0 0, L_0x59d7fb3aa550;  alias, 1 drivers
v0x59d7fb31a790_0 .net "out", 0 0, L_0x59d7fb3aa810;  alias, 1 drivers
S_0x59d7fb31a890 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb31a0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb31af80_0 .net "in_a", 0 0, L_0x59d7fb3aa810;  alias, 1 drivers
v0x59d7fb31b020_0 .net "out", 0 0, L_0x59d7fb3aa8c0;  alias, 1 drivers
S_0x59d7fb31aa60 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb31a890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3aa8c0 .functor NAND 1, L_0x59d7fb3aa810, L_0x59d7fb3aa810, C4<1>, C4<1>;
v0x59d7fb31acd0_0 .net "in_a", 0 0, L_0x59d7fb3aa810;  alias, 1 drivers
v0x59d7fb31ad90_0 .net "in_b", 0 0, L_0x59d7fb3aa810;  alias, 1 drivers
v0x59d7fb31ae80_0 .net "out", 0 0, L_0x59d7fb3aa8c0;  alias, 1 drivers
S_0x59d7fb31b520 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb319e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb31c550_0 .net "in_a", 0 0, L_0x59d7fb3aa760;  alias, 1 drivers
v0x59d7fb31c5f0_0 .net "in_b", 0 0, L_0x59d7fb3aa760;  alias, 1 drivers
v0x59d7fb31c6b0_0 .net "out", 0 0, L_0x59d7fb3aab50;  alias, 1 drivers
v0x59d7fb31c7d0_0 .net "temp_out", 0 0, L_0x59d7fb31e370;  1 drivers
S_0x59d7fb31b700 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb31b520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb31e370 .functor NAND 1, L_0x59d7fb3aa760, L_0x59d7fb3aa760, C4<1>, C4<1>;
v0x59d7fb31b970_0 .net "in_a", 0 0, L_0x59d7fb3aa760;  alias, 1 drivers
v0x59d7fb31ba30_0 .net "in_b", 0 0, L_0x59d7fb3aa760;  alias, 1 drivers
v0x59d7fb31bb80_0 .net "out", 0 0, L_0x59d7fb31e370;  alias, 1 drivers
S_0x59d7fb31bc80 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb31b520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb31c3a0_0 .net "in_a", 0 0, L_0x59d7fb31e370;  alias, 1 drivers
v0x59d7fb31c440_0 .net "out", 0 0, L_0x59d7fb3aab50;  alias, 1 drivers
S_0x59d7fb31be50 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb31bc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3aab50 .functor NAND 1, L_0x59d7fb31e370, L_0x59d7fb31e370, C4<1>, C4<1>;
v0x59d7fb31c0c0_0 .net "in_a", 0 0, L_0x59d7fb31e370;  alias, 1 drivers
v0x59d7fb31c1b0_0 .net "in_b", 0 0, L_0x59d7fb31e370;  alias, 1 drivers
v0x59d7fb31c2a0_0 .net "out", 0 0, L_0x59d7fb3aab50;  alias, 1 drivers
S_0x59d7fb31c940 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb319e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb31d980_0 .net "in_a", 0 0, L_0x59d7fb3aa970;  alias, 1 drivers
v0x59d7fb31da50_0 .net "in_b", 0 0, L_0x59d7fb3aac00;  alias, 1 drivers
v0x59d7fb31db20_0 .net "out", 0 0, L_0x59d7fb3aade0;  alias, 1 drivers
v0x59d7fb31dc40_0 .net "temp_out", 0 0, L_0x59d7fb31ece0;  1 drivers
S_0x59d7fb31cb20 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb31c940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb31ece0 .functor NAND 1, L_0x59d7fb3aa970, L_0x59d7fb3aac00, C4<1>, C4<1>;
v0x59d7fb31cd70_0 .net "in_a", 0 0, L_0x59d7fb3aa970;  alias, 1 drivers
v0x59d7fb31ce50_0 .net "in_b", 0 0, L_0x59d7fb3aac00;  alias, 1 drivers
v0x59d7fb31cf10_0 .net "out", 0 0, L_0x59d7fb31ece0;  alias, 1 drivers
S_0x59d7fb31d060 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb31c940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb31d7d0_0 .net "in_a", 0 0, L_0x59d7fb31ece0;  alias, 1 drivers
v0x59d7fb31d870_0 .net "out", 0 0, L_0x59d7fb3aade0;  alias, 1 drivers
S_0x59d7fb31d280 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb31d060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3aade0 .functor NAND 1, L_0x59d7fb31ece0, L_0x59d7fb31ece0, C4<1>, C4<1>;
v0x59d7fb31d4f0_0 .net "in_a", 0 0, L_0x59d7fb31ece0;  alias, 1 drivers
v0x59d7fb31d5e0_0 .net "in_b", 0 0, L_0x59d7fb31ece0;  alias, 1 drivers
v0x59d7fb31d6d0_0 .net "out", 0 0, L_0x59d7fb3aade0;  alias, 1 drivers
S_0x59d7fb31dd90 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb319e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb31e4c0_0 .net "in_a", 0 0, L_0x59d7fb3aa8c0;  alias, 1 drivers
v0x59d7fb31e560_0 .net "out", 0 0, L_0x59d7fb3aa970;  alias, 1 drivers
S_0x59d7fb31df60 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb31dd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3aa970 .functor NAND 1, L_0x59d7fb3aa8c0, L_0x59d7fb3aa8c0, C4<1>, C4<1>;
v0x59d7fb31e1d0_0 .net "in_a", 0 0, L_0x59d7fb3aa8c0;  alias, 1 drivers
v0x59d7fb31e290_0 .net "in_b", 0 0, L_0x59d7fb3aa8c0;  alias, 1 drivers
v0x59d7fb31e3e0_0 .net "out", 0 0, L_0x59d7fb3aa970;  alias, 1 drivers
S_0x59d7fb31e660 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb319e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb31ee30_0 .net "in_a", 0 0, L_0x59d7fb3aab50;  alias, 1 drivers
v0x59d7fb31eed0_0 .net "out", 0 0, L_0x59d7fb3aac00;  alias, 1 drivers
S_0x59d7fb31e8d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb31e660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3aac00 .functor NAND 1, L_0x59d7fb3aab50, L_0x59d7fb3aab50, C4<1>, C4<1>;
v0x59d7fb31eb40_0 .net "in_a", 0 0, L_0x59d7fb3aab50;  alias, 1 drivers
v0x59d7fb31ec00_0 .net "in_b", 0 0, L_0x59d7fb3aab50;  alias, 1 drivers
v0x59d7fb31ed50_0 .net "out", 0 0, L_0x59d7fb3aac00;  alias, 1 drivers
S_0x59d7fb31efd0 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb319e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb31f770_0 .net "in_a", 0 0, L_0x59d7fb3aade0;  alias, 1 drivers
v0x59d7fb31f810_0 .net "out", 0 0, L_0x59d7fb3aae90;  alias, 1 drivers
S_0x59d7fb31f1f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb31efd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3aae90 .functor NAND 1, L_0x59d7fb3aade0, L_0x59d7fb3aade0, C4<1>, C4<1>;
v0x59d7fb31f460_0 .net "in_a", 0 0, L_0x59d7fb3aade0;  alias, 1 drivers
v0x59d7fb31f520_0 .net "in_b", 0 0, L_0x59d7fb3aade0;  alias, 1 drivers
v0x59d7fb31f670_0 .net "out", 0 0, L_0x59d7fb3aae90;  alias, 1 drivers
S_0x59d7fb320b80 .scope module, "ha_gate2" "HalfAdder" 3 9, 4 3 0, S_0x59d7fb3148a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb32c6a0_0 .net "a", 0 0, L_0x59d7fb3aae90;  alias, 1 drivers
v0x59d7fb32c740_0 .net "b", 0 0, L_0x59d7fb3aa020;  alias, 1 drivers
v0x59d7fb32c800_0 .net "carry", 0 0, L_0x59d7fb3ab490;  alias, 1 drivers
v0x59d7fb32c8a0_0 .net "sum", 0 0, L_0x59d7fb3abdc0;  alias, 1 drivers
S_0x59d7fb320da0 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb320b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb321d40_0 .net "in_a", 0 0, L_0x59d7fb3aae90;  alias, 1 drivers
v0x59d7fb321de0_0 .net "in_b", 0 0, L_0x59d7fb3aa020;  alias, 1 drivers
v0x59d7fb321ea0_0 .net "out", 0 0, L_0x59d7fb3ab490;  alias, 1 drivers
v0x59d7fb321fc0_0 .net "temp_out", 0 0, L_0x59d7fb31f600;  1 drivers
S_0x59d7fb320f50 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb320da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb31f600 .functor NAND 1, L_0x59d7fb3aae90, L_0x59d7fb3aa020, C4<1>, C4<1>;
v0x59d7fb3211c0_0 .net "in_a", 0 0, L_0x59d7fb3aae90;  alias, 1 drivers
v0x59d7fb321280_0 .net "in_b", 0 0, L_0x59d7fb3aa020;  alias, 1 drivers
v0x59d7fb321340_0 .net "out", 0 0, L_0x59d7fb31f600;  alias, 1 drivers
S_0x59d7fb321470 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb320da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb321b90_0 .net "in_a", 0 0, L_0x59d7fb31f600;  alias, 1 drivers
v0x59d7fb321c30_0 .net "out", 0 0, L_0x59d7fb3ab490;  alias, 1 drivers
S_0x59d7fb321640 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb321470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ab490 .functor NAND 1, L_0x59d7fb31f600, L_0x59d7fb31f600, C4<1>, C4<1>;
v0x59d7fb3218b0_0 .net "in_a", 0 0, L_0x59d7fb31f600;  alias, 1 drivers
v0x59d7fb3219a0_0 .net "in_b", 0 0, L_0x59d7fb31f600;  alias, 1 drivers
v0x59d7fb321a90_0 .net "out", 0 0, L_0x59d7fb3ab490;  alias, 1 drivers
S_0x59d7fb322130 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb320b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb32bfc0_0 .net "in_a", 0 0, L_0x59d7fb3aae90;  alias, 1 drivers
v0x59d7fb32c060_0 .net "in_b", 0 0, L_0x59d7fb3aa020;  alias, 1 drivers
v0x59d7fb32c120_0 .net "out", 0 0, L_0x59d7fb3abdc0;  alias, 1 drivers
v0x59d7fb32c1c0_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3ab6a0;  1 drivers
v0x59d7fb32c370_0 .net "temp_a_out", 0 0, L_0x59d7fb3ab540;  1 drivers
v0x59d7fb32c410_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3ab8b0;  1 drivers
v0x59d7fb32c5c0_0 .net "temp_b_out", 0 0, L_0x59d7fb3ab750;  1 drivers
S_0x59d7fb322310 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb322130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb3233b0_0 .net "in_a", 0 0, L_0x59d7fb3aae90;  alias, 1 drivers
v0x59d7fb323560_0 .net "in_b", 0 0, L_0x59d7fb3ab540;  alias, 1 drivers
v0x59d7fb323650_0 .net "out", 0 0, L_0x59d7fb3ab6a0;  alias, 1 drivers
v0x59d7fb323770_0 .net "temp_out", 0 0, L_0x59d7fb3ab5f0;  1 drivers
S_0x59d7fb322580 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb322310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ab5f0 .functor NAND 1, L_0x59d7fb3aae90, L_0x59d7fb3ab540, C4<1>, C4<1>;
v0x59d7fb3227f0_0 .net "in_a", 0 0, L_0x59d7fb3aae90;  alias, 1 drivers
v0x59d7fb3228b0_0 .net "in_b", 0 0, L_0x59d7fb3ab540;  alias, 1 drivers
v0x59d7fb322970_0 .net "out", 0 0, L_0x59d7fb3ab5f0;  alias, 1 drivers
S_0x59d7fb322a90 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb322310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb323200_0 .net "in_a", 0 0, L_0x59d7fb3ab5f0;  alias, 1 drivers
v0x59d7fb3232a0_0 .net "out", 0 0, L_0x59d7fb3ab6a0;  alias, 1 drivers
S_0x59d7fb322cb0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb322a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ab6a0 .functor NAND 1, L_0x59d7fb3ab5f0, L_0x59d7fb3ab5f0, C4<1>, C4<1>;
v0x59d7fb322f20_0 .net "in_a", 0 0, L_0x59d7fb3ab5f0;  alias, 1 drivers
v0x59d7fb323010_0 .net "in_b", 0 0, L_0x59d7fb3ab5f0;  alias, 1 drivers
v0x59d7fb323100_0 .net "out", 0 0, L_0x59d7fb3ab6a0;  alias, 1 drivers
S_0x59d7fb323830 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb322130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb324840_0 .net "in_a", 0 0, L_0x59d7fb3aa020;  alias, 1 drivers
v0x59d7fb3248e0_0 .net "in_b", 0 0, L_0x59d7fb3ab750;  alias, 1 drivers
v0x59d7fb3249d0_0 .net "out", 0 0, L_0x59d7fb3ab8b0;  alias, 1 drivers
v0x59d7fb324af0_0 .net "temp_out", 0 0, L_0x59d7fb3ab800;  1 drivers
S_0x59d7fb323a10 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb323830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ab800 .functor NAND 1, L_0x59d7fb3aa020, L_0x59d7fb3ab750, C4<1>, C4<1>;
v0x59d7fb323c80_0 .net "in_a", 0 0, L_0x59d7fb3aa020;  alias, 1 drivers
v0x59d7fb323d40_0 .net "in_b", 0 0, L_0x59d7fb3ab750;  alias, 1 drivers
v0x59d7fb323e00_0 .net "out", 0 0, L_0x59d7fb3ab800;  alias, 1 drivers
S_0x59d7fb323f20 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb323830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb324690_0 .net "in_a", 0 0, L_0x59d7fb3ab800;  alias, 1 drivers
v0x59d7fb324730_0 .net "out", 0 0, L_0x59d7fb3ab8b0;  alias, 1 drivers
S_0x59d7fb324140 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb323f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ab8b0 .functor NAND 1, L_0x59d7fb3ab800, L_0x59d7fb3ab800, C4<1>, C4<1>;
v0x59d7fb3243b0_0 .net "in_a", 0 0, L_0x59d7fb3ab800;  alias, 1 drivers
v0x59d7fb3244a0_0 .net "in_b", 0 0, L_0x59d7fb3ab800;  alias, 1 drivers
v0x59d7fb324590_0 .net "out", 0 0, L_0x59d7fb3ab8b0;  alias, 1 drivers
S_0x59d7fb324c40 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb322130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb325450_0 .net "in_a", 0 0, L_0x59d7fb3aa020;  alias, 1 drivers
v0x59d7fb3254f0_0 .net "out", 0 0, L_0x59d7fb3ab540;  alias, 1 drivers
S_0x59d7fb324e10 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb324c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ab540 .functor NAND 1, L_0x59d7fb3aa020, L_0x59d7fb3aa020, C4<1>, C4<1>;
v0x59d7fb325060_0 .net "in_a", 0 0, L_0x59d7fb3aa020;  alias, 1 drivers
v0x59d7fb325230_0 .net "in_b", 0 0, L_0x59d7fb3aa020;  alias, 1 drivers
v0x59d7fb3252f0_0 .net "out", 0 0, L_0x59d7fb3ab540;  alias, 1 drivers
S_0x59d7fb3255f0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb322130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb325d30_0 .net "in_a", 0 0, L_0x59d7fb3aae90;  alias, 1 drivers
v0x59d7fb325dd0_0 .net "out", 0 0, L_0x59d7fb3ab750;  alias, 1 drivers
S_0x59d7fb325810 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb3255f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ab750 .functor NAND 1, L_0x59d7fb3aae90, L_0x59d7fb3aae90, C4<1>, C4<1>;
v0x59d7fb325a80_0 .net "in_a", 0 0, L_0x59d7fb3aae90;  alias, 1 drivers
v0x59d7fb325b40_0 .net "in_b", 0 0, L_0x59d7fb3aae90;  alias, 1 drivers
v0x59d7fb325c00_0 .net "out", 0 0, L_0x59d7fb3ab750;  alias, 1 drivers
S_0x59d7fb325ed0 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb322130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb32b910_0 .net "branch1_out", 0 0, L_0x59d7fb3abac0;  1 drivers
v0x59d7fb32ba40_0 .net "branch2_out", 0 0, L_0x59d7fb3abc40;  1 drivers
v0x59d7fb32bb90_0 .net "in_a", 0 0, L_0x59d7fb3ab6a0;  alias, 1 drivers
v0x59d7fb32bc60_0 .net "in_b", 0 0, L_0x59d7fb3ab8b0;  alias, 1 drivers
v0x59d7fb32bd00_0 .net "out", 0 0, L_0x59d7fb3abdc0;  alias, 1 drivers
v0x59d7fb32bda0_0 .net "temp1_out", 0 0, L_0x59d7fb3aba10;  1 drivers
v0x59d7fb32be40_0 .net "temp2_out", 0 0, L_0x59d7fb3abb90;  1 drivers
v0x59d7fb32bee0_0 .net "temp3_out", 0 0, L_0x59d7fb3abd10;  1 drivers
S_0x59d7fb326150 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb325ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb327150_0 .net "in_a", 0 0, L_0x59d7fb3ab6a0;  alias, 1 drivers
v0x59d7fb3271f0_0 .net "in_b", 0 0, L_0x59d7fb3ab6a0;  alias, 1 drivers
v0x59d7fb3272b0_0 .net "out", 0 0, L_0x59d7fb3aba10;  alias, 1 drivers
v0x59d7fb3273d0_0 .net "temp_out", 0 0, L_0x59d7fb3ab960;  1 drivers
S_0x59d7fb3263c0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb326150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ab960 .functor NAND 1, L_0x59d7fb3ab6a0, L_0x59d7fb3ab6a0, C4<1>, C4<1>;
v0x59d7fb326630_0 .net "in_a", 0 0, L_0x59d7fb3ab6a0;  alias, 1 drivers
v0x59d7fb3266f0_0 .net "in_b", 0 0, L_0x59d7fb3ab6a0;  alias, 1 drivers
v0x59d7fb3267b0_0 .net "out", 0 0, L_0x59d7fb3ab960;  alias, 1 drivers
S_0x59d7fb3268b0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb326150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb326fa0_0 .net "in_a", 0 0, L_0x59d7fb3ab960;  alias, 1 drivers
v0x59d7fb327040_0 .net "out", 0 0, L_0x59d7fb3aba10;  alias, 1 drivers
S_0x59d7fb326a80 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb3268b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3aba10 .functor NAND 1, L_0x59d7fb3ab960, L_0x59d7fb3ab960, C4<1>, C4<1>;
v0x59d7fb326cf0_0 .net "in_a", 0 0, L_0x59d7fb3ab960;  alias, 1 drivers
v0x59d7fb326db0_0 .net "in_b", 0 0, L_0x59d7fb3ab960;  alias, 1 drivers
v0x59d7fb326ea0_0 .net "out", 0 0, L_0x59d7fb3aba10;  alias, 1 drivers
S_0x59d7fb327540 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb325ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb328570_0 .net "in_a", 0 0, L_0x59d7fb3ab8b0;  alias, 1 drivers
v0x59d7fb328610_0 .net "in_b", 0 0, L_0x59d7fb3ab8b0;  alias, 1 drivers
v0x59d7fb3286d0_0 .net "out", 0 0, L_0x59d7fb3abb90;  alias, 1 drivers
v0x59d7fb3287f0_0 .net "temp_out", 0 0, L_0x59d7fb32a390;  1 drivers
S_0x59d7fb327720 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb327540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb32a390 .functor NAND 1, L_0x59d7fb3ab8b0, L_0x59d7fb3ab8b0, C4<1>, C4<1>;
v0x59d7fb327990_0 .net "in_a", 0 0, L_0x59d7fb3ab8b0;  alias, 1 drivers
v0x59d7fb327a50_0 .net "in_b", 0 0, L_0x59d7fb3ab8b0;  alias, 1 drivers
v0x59d7fb327ba0_0 .net "out", 0 0, L_0x59d7fb32a390;  alias, 1 drivers
S_0x59d7fb327ca0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb327540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb3283c0_0 .net "in_a", 0 0, L_0x59d7fb32a390;  alias, 1 drivers
v0x59d7fb328460_0 .net "out", 0 0, L_0x59d7fb3abb90;  alias, 1 drivers
S_0x59d7fb327e70 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb327ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3abb90 .functor NAND 1, L_0x59d7fb32a390, L_0x59d7fb32a390, C4<1>, C4<1>;
v0x59d7fb3280e0_0 .net "in_a", 0 0, L_0x59d7fb32a390;  alias, 1 drivers
v0x59d7fb3281d0_0 .net "in_b", 0 0, L_0x59d7fb32a390;  alias, 1 drivers
v0x59d7fb3282c0_0 .net "out", 0 0, L_0x59d7fb3abb90;  alias, 1 drivers
S_0x59d7fb328960 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb325ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb3299a0_0 .net "in_a", 0 0, L_0x59d7fb3abac0;  alias, 1 drivers
v0x59d7fb329a70_0 .net "in_b", 0 0, L_0x59d7fb3abc40;  alias, 1 drivers
v0x59d7fb329b40_0 .net "out", 0 0, L_0x59d7fb3abd10;  alias, 1 drivers
v0x59d7fb329c60_0 .net "temp_out", 0 0, L_0x59d7fb32ad00;  1 drivers
S_0x59d7fb328b40 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb328960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb32ad00 .functor NAND 1, L_0x59d7fb3abac0, L_0x59d7fb3abc40, C4<1>, C4<1>;
v0x59d7fb328d90_0 .net "in_a", 0 0, L_0x59d7fb3abac0;  alias, 1 drivers
v0x59d7fb328e70_0 .net "in_b", 0 0, L_0x59d7fb3abc40;  alias, 1 drivers
v0x59d7fb328f30_0 .net "out", 0 0, L_0x59d7fb32ad00;  alias, 1 drivers
S_0x59d7fb329080 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb328960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb3297f0_0 .net "in_a", 0 0, L_0x59d7fb32ad00;  alias, 1 drivers
v0x59d7fb329890_0 .net "out", 0 0, L_0x59d7fb3abd10;  alias, 1 drivers
S_0x59d7fb3292a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb329080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3abd10 .functor NAND 1, L_0x59d7fb32ad00, L_0x59d7fb32ad00, C4<1>, C4<1>;
v0x59d7fb329510_0 .net "in_a", 0 0, L_0x59d7fb32ad00;  alias, 1 drivers
v0x59d7fb329600_0 .net "in_b", 0 0, L_0x59d7fb32ad00;  alias, 1 drivers
v0x59d7fb3296f0_0 .net "out", 0 0, L_0x59d7fb3abd10;  alias, 1 drivers
S_0x59d7fb329db0 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb325ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb32a4e0_0 .net "in_a", 0 0, L_0x59d7fb3aba10;  alias, 1 drivers
v0x59d7fb32a580_0 .net "out", 0 0, L_0x59d7fb3abac0;  alias, 1 drivers
S_0x59d7fb329f80 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb329db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3abac0 .functor NAND 1, L_0x59d7fb3aba10, L_0x59d7fb3aba10, C4<1>, C4<1>;
v0x59d7fb32a1f0_0 .net "in_a", 0 0, L_0x59d7fb3aba10;  alias, 1 drivers
v0x59d7fb32a2b0_0 .net "in_b", 0 0, L_0x59d7fb3aba10;  alias, 1 drivers
v0x59d7fb32a400_0 .net "out", 0 0, L_0x59d7fb3abac0;  alias, 1 drivers
S_0x59d7fb32a680 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb325ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb32ae50_0 .net "in_a", 0 0, L_0x59d7fb3abb90;  alias, 1 drivers
v0x59d7fb32aef0_0 .net "out", 0 0, L_0x59d7fb3abc40;  alias, 1 drivers
S_0x59d7fb32a8f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb32a680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3abc40 .functor NAND 1, L_0x59d7fb3abb90, L_0x59d7fb3abb90, C4<1>, C4<1>;
v0x59d7fb32ab60_0 .net "in_a", 0 0, L_0x59d7fb3abb90;  alias, 1 drivers
v0x59d7fb32ac20_0 .net "in_b", 0 0, L_0x59d7fb3abb90;  alias, 1 drivers
v0x59d7fb32ad70_0 .net "out", 0 0, L_0x59d7fb3abc40;  alias, 1 drivers
S_0x59d7fb32aff0 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb325ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb32b790_0 .net "in_a", 0 0, L_0x59d7fb3abd10;  alias, 1 drivers
v0x59d7fb32b830_0 .net "out", 0 0, L_0x59d7fb3abdc0;  alias, 1 drivers
S_0x59d7fb32b210 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb32aff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3abdc0 .functor NAND 1, L_0x59d7fb3abd10, L_0x59d7fb3abd10, C4<1>, C4<1>;
v0x59d7fb32b480_0 .net "in_a", 0 0, L_0x59d7fb3abd10;  alias, 1 drivers
v0x59d7fb32b540_0 .net "in_b", 0 0, L_0x59d7fb3abd10;  alias, 1 drivers
v0x59d7fb32b690_0 .net "out", 0 0, L_0x59d7fb3abdc0;  alias, 1 drivers
S_0x59d7fb32ca10 .scope module, "or_gate" "Or" 3 10, 9 3 0, S_0x59d7fb3148a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb332400_0 .net "branch1_out", 0 0, L_0x59d7fb3ac050;  1 drivers
v0x59d7fb332530_0 .net "branch2_out", 0 0, L_0x59d7fb3ac2e0;  1 drivers
v0x59d7fb332680_0 .net "in_a", 0 0, L_0x59d7fb3aa340;  alias, 1 drivers
v0x59d7fb332860_0 .net "in_b", 0 0, L_0x59d7fb3ab490;  alias, 1 drivers
v0x59d7fb332a10_0 .net "out", 0 0, L_0x59d7fb3ac570;  alias, 1 drivers
v0x59d7fb332ab0_0 .net "temp1_out", 0 0, L_0x59d7fb3abfa0;  1 drivers
v0x59d7fb332b50_0 .net "temp2_out", 0 0, L_0x59d7fb3ac230;  1 drivers
v0x59d7fb332bf0_0 .net "temp3_out", 0 0, L_0x59d7fb3ac4c0;  1 drivers
S_0x59d7fb32cba0 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb32ca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb32dc40_0 .net "in_a", 0 0, L_0x59d7fb3aa340;  alias, 1 drivers
v0x59d7fb32dce0_0 .net "in_b", 0 0, L_0x59d7fb3aa340;  alias, 1 drivers
v0x59d7fb32dda0_0 .net "out", 0 0, L_0x59d7fb3abfa0;  alias, 1 drivers
v0x59d7fb32dec0_0 .net "temp_out", 0 0, L_0x59d7fb32b620;  1 drivers
S_0x59d7fb32cdc0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb32cba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb32b620 .functor NAND 1, L_0x59d7fb3aa340, L_0x59d7fb3aa340, C4<1>, C4<1>;
v0x59d7fb32d030_0 .net "in_a", 0 0, L_0x59d7fb3aa340;  alias, 1 drivers
v0x59d7fb32d180_0 .net "in_b", 0 0, L_0x59d7fb3aa340;  alias, 1 drivers
v0x59d7fb32d240_0 .net "out", 0 0, L_0x59d7fb32b620;  alias, 1 drivers
S_0x59d7fb32d370 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb32cba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb32da90_0 .net "in_a", 0 0, L_0x59d7fb32b620;  alias, 1 drivers
v0x59d7fb32db30_0 .net "out", 0 0, L_0x59d7fb3abfa0;  alias, 1 drivers
S_0x59d7fb32d540 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb32d370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3abfa0 .functor NAND 1, L_0x59d7fb32b620, L_0x59d7fb32b620, C4<1>, C4<1>;
v0x59d7fb32d7b0_0 .net "in_a", 0 0, L_0x59d7fb32b620;  alias, 1 drivers
v0x59d7fb32d8a0_0 .net "in_b", 0 0, L_0x59d7fb32b620;  alias, 1 drivers
v0x59d7fb32d990_0 .net "out", 0 0, L_0x59d7fb3abfa0;  alias, 1 drivers
S_0x59d7fb32e030 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb32ca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb32f060_0 .net "in_a", 0 0, L_0x59d7fb3ab490;  alias, 1 drivers
v0x59d7fb32f100_0 .net "in_b", 0 0, L_0x59d7fb3ab490;  alias, 1 drivers
v0x59d7fb32f1c0_0 .net "out", 0 0, L_0x59d7fb3ac230;  alias, 1 drivers
v0x59d7fb32f2e0_0 .net "temp_out", 0 0, L_0x59d7fb330e80;  1 drivers
S_0x59d7fb32e210 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb32e030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb330e80 .functor NAND 1, L_0x59d7fb3ab490, L_0x59d7fb3ab490, C4<1>, C4<1>;
v0x59d7fb32e480_0 .net "in_a", 0 0, L_0x59d7fb3ab490;  alias, 1 drivers
v0x59d7fb32e5d0_0 .net "in_b", 0 0, L_0x59d7fb3ab490;  alias, 1 drivers
v0x59d7fb32e690_0 .net "out", 0 0, L_0x59d7fb330e80;  alias, 1 drivers
S_0x59d7fb32e790 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb32e030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb32eeb0_0 .net "in_a", 0 0, L_0x59d7fb330e80;  alias, 1 drivers
v0x59d7fb32ef50_0 .net "out", 0 0, L_0x59d7fb3ac230;  alias, 1 drivers
S_0x59d7fb32e960 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb32e790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ac230 .functor NAND 1, L_0x59d7fb330e80, L_0x59d7fb330e80, C4<1>, C4<1>;
v0x59d7fb32ebd0_0 .net "in_a", 0 0, L_0x59d7fb330e80;  alias, 1 drivers
v0x59d7fb32ecc0_0 .net "in_b", 0 0, L_0x59d7fb330e80;  alias, 1 drivers
v0x59d7fb32edb0_0 .net "out", 0 0, L_0x59d7fb3ac230;  alias, 1 drivers
S_0x59d7fb32f450 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb32ca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb330490_0 .net "in_a", 0 0, L_0x59d7fb3ac050;  alias, 1 drivers
v0x59d7fb330560_0 .net "in_b", 0 0, L_0x59d7fb3ac2e0;  alias, 1 drivers
v0x59d7fb330630_0 .net "out", 0 0, L_0x59d7fb3ac4c0;  alias, 1 drivers
v0x59d7fb330750_0 .net "temp_out", 0 0, L_0x59d7fb3317f0;  1 drivers
S_0x59d7fb32f630 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb32f450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3317f0 .functor NAND 1, L_0x59d7fb3ac050, L_0x59d7fb3ac2e0, C4<1>, C4<1>;
v0x59d7fb32f880_0 .net "in_a", 0 0, L_0x59d7fb3ac050;  alias, 1 drivers
v0x59d7fb32f960_0 .net "in_b", 0 0, L_0x59d7fb3ac2e0;  alias, 1 drivers
v0x59d7fb32fa20_0 .net "out", 0 0, L_0x59d7fb3317f0;  alias, 1 drivers
S_0x59d7fb32fb70 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb32f450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb3302e0_0 .net "in_a", 0 0, L_0x59d7fb3317f0;  alias, 1 drivers
v0x59d7fb330380_0 .net "out", 0 0, L_0x59d7fb3ac4c0;  alias, 1 drivers
S_0x59d7fb32fd90 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb32fb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ac4c0 .functor NAND 1, L_0x59d7fb3317f0, L_0x59d7fb3317f0, C4<1>, C4<1>;
v0x59d7fb330000_0 .net "in_a", 0 0, L_0x59d7fb3317f0;  alias, 1 drivers
v0x59d7fb3300f0_0 .net "in_b", 0 0, L_0x59d7fb3317f0;  alias, 1 drivers
v0x59d7fb3301e0_0 .net "out", 0 0, L_0x59d7fb3ac4c0;  alias, 1 drivers
S_0x59d7fb3308a0 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb32ca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb330fd0_0 .net "in_a", 0 0, L_0x59d7fb3abfa0;  alias, 1 drivers
v0x59d7fb331070_0 .net "out", 0 0, L_0x59d7fb3ac050;  alias, 1 drivers
S_0x59d7fb330a70 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb3308a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ac050 .functor NAND 1, L_0x59d7fb3abfa0, L_0x59d7fb3abfa0, C4<1>, C4<1>;
v0x59d7fb330ce0_0 .net "in_a", 0 0, L_0x59d7fb3abfa0;  alias, 1 drivers
v0x59d7fb330da0_0 .net "in_b", 0 0, L_0x59d7fb3abfa0;  alias, 1 drivers
v0x59d7fb330ef0_0 .net "out", 0 0, L_0x59d7fb3ac050;  alias, 1 drivers
S_0x59d7fb331170 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb32ca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb331940_0 .net "in_a", 0 0, L_0x59d7fb3ac230;  alias, 1 drivers
v0x59d7fb3319e0_0 .net "out", 0 0, L_0x59d7fb3ac2e0;  alias, 1 drivers
S_0x59d7fb3313e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb331170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ac2e0 .functor NAND 1, L_0x59d7fb3ac230, L_0x59d7fb3ac230, C4<1>, C4<1>;
v0x59d7fb331650_0 .net "in_a", 0 0, L_0x59d7fb3ac230;  alias, 1 drivers
v0x59d7fb331710_0 .net "in_b", 0 0, L_0x59d7fb3ac230;  alias, 1 drivers
v0x59d7fb331860_0 .net "out", 0 0, L_0x59d7fb3ac2e0;  alias, 1 drivers
S_0x59d7fb331ae0 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb32ca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb332280_0 .net "in_a", 0 0, L_0x59d7fb3ac4c0;  alias, 1 drivers
v0x59d7fb332320_0 .net "out", 0 0, L_0x59d7fb3ac570;  alias, 1 drivers
S_0x59d7fb331d00 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb331ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ac570 .functor NAND 1, L_0x59d7fb3ac4c0, L_0x59d7fb3ac4c0, C4<1>, C4<1>;
v0x59d7fb331f70_0 .net "in_a", 0 0, L_0x59d7fb3ac4c0;  alias, 1 drivers
v0x59d7fb332030_0 .net "in_b", 0 0, L_0x59d7fb3ac4c0;  alias, 1 drivers
v0x59d7fb332180_0 .net "out", 0 0, L_0x59d7fb3ac570;  alias, 1 drivers
S_0x59d7fb333250 .scope module, "fa_gate8" "FullAdder" 2 15, 3 3 0, S_0x59d7fb15f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
v0x59d7fb371680_0 .net "a", 0 0, L_0x59d7fb3aec80;  1 drivers
v0x59d7fb371720_0 .net "b", 0 0, L_0x59d7fb3aee30;  1 drivers
v0x59d7fb3717e0_0 .net "c", 0 0, L_0x59d7fb3ac570;  alias, 1 drivers
v0x59d7fb371880_0 .net "carry", 0 0, L_0x59d7fb3aeae0;  alias, 1 drivers
v0x59d7fb371920_0 .net "sum", 0 0, L_0x59d7fb3ae330;  1 drivers
v0x59d7fb3719c0_0 .net "tmp_carry_out_1", 0 0, L_0x59d7fb3ac8d0;  1 drivers
v0x59d7fb371a60_0 .net "tmp_carry_out_2", 0 0, L_0x59d7fb3ada00;  1 drivers
v0x59d7fb371b00_0 .net "tmp_sum_out", 0 0, L_0x59d7fb3ad400;  1 drivers
S_0x59d7fb3334b0 .scope module, "ha_gate1" "HalfAdder" 3 8, 4 3 0, S_0x59d7fb333250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb33f030_0 .net "a", 0 0, L_0x59d7fb3aec80;  alias, 1 drivers
v0x59d7fb33f1e0_0 .net "b", 0 0, L_0x59d7fb3aee30;  alias, 1 drivers
v0x59d7fb33f3b0_0 .net "carry", 0 0, L_0x59d7fb3ac8d0;  alias, 1 drivers
v0x59d7fb33f450_0 .net "sum", 0 0, L_0x59d7fb3ad400;  alias, 1 drivers
S_0x59d7fb333720 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb3334b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb334810_0 .net "in_a", 0 0, L_0x59d7fb3aec80;  alias, 1 drivers
v0x59d7fb3348e0_0 .net "in_b", 0 0, L_0x59d7fb3aee30;  alias, 1 drivers
v0x59d7fb3349b0_0 .net "out", 0 0, L_0x59d7fb3ac8d0;  alias, 1 drivers
v0x59d7fb334ad0_0 .net "temp_out", 0 0, L_0x59d7fb2f4db0;  1 drivers
S_0x59d7fb333990 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb333720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb2f4db0 .functor NAND 1, L_0x59d7fb3aec80, L_0x59d7fb3aee30, C4<1>, C4<1>;
v0x59d7fb333c00_0 .net "in_a", 0 0, L_0x59d7fb3aec80;  alias, 1 drivers
v0x59d7fb333ce0_0 .net "in_b", 0 0, L_0x59d7fb3aee30;  alias, 1 drivers
v0x59d7fb333da0_0 .net "out", 0 0, L_0x59d7fb2f4db0;  alias, 1 drivers
S_0x59d7fb333ef0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb333720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb334660_0 .net "in_a", 0 0, L_0x59d7fb2f4db0;  alias, 1 drivers
v0x59d7fb334700_0 .net "out", 0 0, L_0x59d7fb3ac8d0;  alias, 1 drivers
S_0x59d7fb334110 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb333ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ac8d0 .functor NAND 1, L_0x59d7fb2f4db0, L_0x59d7fb2f4db0, C4<1>, C4<1>;
v0x59d7fb334380_0 .net "in_a", 0 0, L_0x59d7fb2f4db0;  alias, 1 drivers
v0x59d7fb334470_0 .net "in_b", 0 0, L_0x59d7fb2f4db0;  alias, 1 drivers
v0x59d7fb334560_0 .net "out", 0 0, L_0x59d7fb3ac8d0;  alias, 1 drivers
S_0x59d7fb334b90 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb3334b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb33e950_0 .net "in_a", 0 0, L_0x59d7fb3aec80;  alias, 1 drivers
v0x59d7fb33e9f0_0 .net "in_b", 0 0, L_0x59d7fb3aee30;  alias, 1 drivers
v0x59d7fb33eab0_0 .net "out", 0 0, L_0x59d7fb3ad400;  alias, 1 drivers
v0x59d7fb33eb50_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3acac0;  1 drivers
v0x59d7fb33ed00_0 .net "temp_a_out", 0 0, L_0x59d7fb3ac960;  1 drivers
v0x59d7fb33eda0_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3accd0;  1 drivers
v0x59d7fb33ef50_0 .net "temp_b_out", 0 0, L_0x59d7fb3acb70;  1 drivers
S_0x59d7fb334d70 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb334b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb335e30_0 .net "in_a", 0 0, L_0x59d7fb3aec80;  alias, 1 drivers
v0x59d7fb335ed0_0 .net "in_b", 0 0, L_0x59d7fb3ac960;  alias, 1 drivers
v0x59d7fb335fc0_0 .net "out", 0 0, L_0x59d7fb3acac0;  alias, 1 drivers
v0x59d7fb3360e0_0 .net "temp_out", 0 0, L_0x59d7fb3aca10;  1 drivers
S_0x59d7fb334fe0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb334d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3aca10 .functor NAND 1, L_0x59d7fb3aec80, L_0x59d7fb3ac960, C4<1>, C4<1>;
v0x59d7fb335250_0 .net "in_a", 0 0, L_0x59d7fb3aec80;  alias, 1 drivers
v0x59d7fb335360_0 .net "in_b", 0 0, L_0x59d7fb3ac960;  alias, 1 drivers
v0x59d7fb335420_0 .net "out", 0 0, L_0x59d7fb3aca10;  alias, 1 drivers
S_0x59d7fb335540 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb334d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb335c80_0 .net "in_a", 0 0, L_0x59d7fb3aca10;  alias, 1 drivers
v0x59d7fb335d20_0 .net "out", 0 0, L_0x59d7fb3acac0;  alias, 1 drivers
S_0x59d7fb335760 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb335540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3acac0 .functor NAND 1, L_0x59d7fb3aca10, L_0x59d7fb3aca10, C4<1>, C4<1>;
v0x59d7fb3359d0_0 .net "in_a", 0 0, L_0x59d7fb3aca10;  alias, 1 drivers
v0x59d7fb335a90_0 .net "in_b", 0 0, L_0x59d7fb3aca10;  alias, 1 drivers
v0x59d7fb335b80_0 .net "out", 0 0, L_0x59d7fb3acac0;  alias, 1 drivers
S_0x59d7fb3361a0 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb334b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb3371d0_0 .net "in_a", 0 0, L_0x59d7fb3aee30;  alias, 1 drivers
v0x59d7fb337270_0 .net "in_b", 0 0, L_0x59d7fb3acb70;  alias, 1 drivers
v0x59d7fb337360_0 .net "out", 0 0, L_0x59d7fb3accd0;  alias, 1 drivers
v0x59d7fb337480_0 .net "temp_out", 0 0, L_0x59d7fb3acc20;  1 drivers
S_0x59d7fb336380 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb3361a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3acc20 .functor NAND 1, L_0x59d7fb3aee30, L_0x59d7fb3acb70, C4<1>, C4<1>;
v0x59d7fb3365f0_0 .net "in_a", 0 0, L_0x59d7fb3aee30;  alias, 1 drivers
v0x59d7fb336700_0 .net "in_b", 0 0, L_0x59d7fb3acb70;  alias, 1 drivers
v0x59d7fb3367c0_0 .net "out", 0 0, L_0x59d7fb3acc20;  alias, 1 drivers
S_0x59d7fb3368e0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb3361a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb337020_0 .net "in_a", 0 0, L_0x59d7fb3acc20;  alias, 1 drivers
v0x59d7fb3370c0_0 .net "out", 0 0, L_0x59d7fb3accd0;  alias, 1 drivers
S_0x59d7fb336b00 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb3368e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3accd0 .functor NAND 1, L_0x59d7fb3acc20, L_0x59d7fb3acc20, C4<1>, C4<1>;
v0x59d7fb336d70_0 .net "in_a", 0 0, L_0x59d7fb3acc20;  alias, 1 drivers
v0x59d7fb336e30_0 .net "in_b", 0 0, L_0x59d7fb3acc20;  alias, 1 drivers
v0x59d7fb336f20_0 .net "out", 0 0, L_0x59d7fb3accd0;  alias, 1 drivers
S_0x59d7fb3375d0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb334b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb337d10_0 .net "in_a", 0 0, L_0x59d7fb3aee30;  alias, 1 drivers
v0x59d7fb337db0_0 .net "out", 0 0, L_0x59d7fb3ac960;  alias, 1 drivers
S_0x59d7fb3377a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb3375d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ac960 .functor NAND 1, L_0x59d7fb3aee30, L_0x59d7fb3aee30, C4<1>, C4<1>;
v0x59d7fb3379f0_0 .net "in_a", 0 0, L_0x59d7fb3aee30;  alias, 1 drivers
v0x59d7fb337b40_0 .net "in_b", 0 0, L_0x59d7fb3aee30;  alias, 1 drivers
v0x59d7fb337c00_0 .net "out", 0 0, L_0x59d7fb3ac960;  alias, 1 drivers
S_0x59d7fb337eb0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb334b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb338630_0 .net "in_a", 0 0, L_0x59d7fb3aec80;  alias, 1 drivers
v0x59d7fb3386d0_0 .net "out", 0 0, L_0x59d7fb3acb70;  alias, 1 drivers
S_0x59d7fb3380d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb337eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3acb70 .functor NAND 1, L_0x59d7fb3aec80, L_0x59d7fb3aec80, C4<1>, C4<1>;
v0x59d7fb338340_0 .net "in_a", 0 0, L_0x59d7fb3aec80;  alias, 1 drivers
v0x59d7fb338490_0 .net "in_b", 0 0, L_0x59d7fb3aec80;  alias, 1 drivers
v0x59d7fb338550_0 .net "out", 0 0, L_0x59d7fb3acb70;  alias, 1 drivers
S_0x59d7fb3387d0 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb334b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb33e2a0_0 .net "branch1_out", 0 0, L_0x59d7fb3acee0;  1 drivers
v0x59d7fb33e3d0_0 .net "branch2_out", 0 0, L_0x59d7fb3ad170;  1 drivers
v0x59d7fb33e520_0 .net "in_a", 0 0, L_0x59d7fb3acac0;  alias, 1 drivers
v0x59d7fb33e5f0_0 .net "in_b", 0 0, L_0x59d7fb3accd0;  alias, 1 drivers
v0x59d7fb33e690_0 .net "out", 0 0, L_0x59d7fb3ad400;  alias, 1 drivers
v0x59d7fb33e730_0 .net "temp1_out", 0 0, L_0x59d7fb3ace30;  1 drivers
v0x59d7fb33e7d0_0 .net "temp2_out", 0 0, L_0x59d7fb3ad0c0;  1 drivers
v0x59d7fb33e870_0 .net "temp3_out", 0 0, L_0x59d7fb3ad350;  1 drivers
S_0x59d7fb338a50 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb3387d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb339ae0_0 .net "in_a", 0 0, L_0x59d7fb3acac0;  alias, 1 drivers
v0x59d7fb339b80_0 .net "in_b", 0 0, L_0x59d7fb3acac0;  alias, 1 drivers
v0x59d7fb339c40_0 .net "out", 0 0, L_0x59d7fb3ace30;  alias, 1 drivers
v0x59d7fb339d60_0 .net "temp_out", 0 0, L_0x59d7fb3acd80;  1 drivers
S_0x59d7fb338cc0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb338a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3acd80 .functor NAND 1, L_0x59d7fb3acac0, L_0x59d7fb3acac0, C4<1>, C4<1>;
v0x59d7fb338f30_0 .net "in_a", 0 0, L_0x59d7fb3acac0;  alias, 1 drivers
v0x59d7fb338ff0_0 .net "in_b", 0 0, L_0x59d7fb3acac0;  alias, 1 drivers
v0x59d7fb339140_0 .net "out", 0 0, L_0x59d7fb3acd80;  alias, 1 drivers
S_0x59d7fb339240 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb338a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb339930_0 .net "in_a", 0 0, L_0x59d7fb3acd80;  alias, 1 drivers
v0x59d7fb3399d0_0 .net "out", 0 0, L_0x59d7fb3ace30;  alias, 1 drivers
S_0x59d7fb339410 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb339240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ace30 .functor NAND 1, L_0x59d7fb3acd80, L_0x59d7fb3acd80, C4<1>, C4<1>;
v0x59d7fb339680_0 .net "in_a", 0 0, L_0x59d7fb3acd80;  alias, 1 drivers
v0x59d7fb339740_0 .net "in_b", 0 0, L_0x59d7fb3acd80;  alias, 1 drivers
v0x59d7fb339830_0 .net "out", 0 0, L_0x59d7fb3ace30;  alias, 1 drivers
S_0x59d7fb339ed0 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb3387d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb33af00_0 .net "in_a", 0 0, L_0x59d7fb3accd0;  alias, 1 drivers
v0x59d7fb33afa0_0 .net "in_b", 0 0, L_0x59d7fb3accd0;  alias, 1 drivers
v0x59d7fb33b060_0 .net "out", 0 0, L_0x59d7fb3ad0c0;  alias, 1 drivers
v0x59d7fb33b180_0 .net "temp_out", 0 0, L_0x59d7fb33cd20;  1 drivers
S_0x59d7fb33a0b0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb339ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb33cd20 .functor NAND 1, L_0x59d7fb3accd0, L_0x59d7fb3accd0, C4<1>, C4<1>;
v0x59d7fb33a320_0 .net "in_a", 0 0, L_0x59d7fb3accd0;  alias, 1 drivers
v0x59d7fb33a3e0_0 .net "in_b", 0 0, L_0x59d7fb3accd0;  alias, 1 drivers
v0x59d7fb33a530_0 .net "out", 0 0, L_0x59d7fb33cd20;  alias, 1 drivers
S_0x59d7fb33a630 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb339ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb33ad50_0 .net "in_a", 0 0, L_0x59d7fb33cd20;  alias, 1 drivers
v0x59d7fb33adf0_0 .net "out", 0 0, L_0x59d7fb3ad0c0;  alias, 1 drivers
S_0x59d7fb33a800 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb33a630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ad0c0 .functor NAND 1, L_0x59d7fb33cd20, L_0x59d7fb33cd20, C4<1>, C4<1>;
v0x59d7fb33aa70_0 .net "in_a", 0 0, L_0x59d7fb33cd20;  alias, 1 drivers
v0x59d7fb33ab60_0 .net "in_b", 0 0, L_0x59d7fb33cd20;  alias, 1 drivers
v0x59d7fb33ac50_0 .net "out", 0 0, L_0x59d7fb3ad0c0;  alias, 1 drivers
S_0x59d7fb33b2f0 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb3387d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb33c330_0 .net "in_a", 0 0, L_0x59d7fb3acee0;  alias, 1 drivers
v0x59d7fb33c400_0 .net "in_b", 0 0, L_0x59d7fb3ad170;  alias, 1 drivers
v0x59d7fb33c4d0_0 .net "out", 0 0, L_0x59d7fb3ad350;  alias, 1 drivers
v0x59d7fb33c5f0_0 .net "temp_out", 0 0, L_0x59d7fb33d690;  1 drivers
S_0x59d7fb33b4d0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb33b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb33d690 .functor NAND 1, L_0x59d7fb3acee0, L_0x59d7fb3ad170, C4<1>, C4<1>;
v0x59d7fb33b720_0 .net "in_a", 0 0, L_0x59d7fb3acee0;  alias, 1 drivers
v0x59d7fb33b800_0 .net "in_b", 0 0, L_0x59d7fb3ad170;  alias, 1 drivers
v0x59d7fb33b8c0_0 .net "out", 0 0, L_0x59d7fb33d690;  alias, 1 drivers
S_0x59d7fb33ba10 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb33b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb33c180_0 .net "in_a", 0 0, L_0x59d7fb33d690;  alias, 1 drivers
v0x59d7fb33c220_0 .net "out", 0 0, L_0x59d7fb3ad350;  alias, 1 drivers
S_0x59d7fb33bc30 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb33ba10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ad350 .functor NAND 1, L_0x59d7fb33d690, L_0x59d7fb33d690, C4<1>, C4<1>;
v0x59d7fb33bea0_0 .net "in_a", 0 0, L_0x59d7fb33d690;  alias, 1 drivers
v0x59d7fb33bf90_0 .net "in_b", 0 0, L_0x59d7fb33d690;  alias, 1 drivers
v0x59d7fb33c080_0 .net "out", 0 0, L_0x59d7fb3ad350;  alias, 1 drivers
S_0x59d7fb33c740 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb3387d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb33ce70_0 .net "in_a", 0 0, L_0x59d7fb3ace30;  alias, 1 drivers
v0x59d7fb33cf10_0 .net "out", 0 0, L_0x59d7fb3acee0;  alias, 1 drivers
S_0x59d7fb33c910 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb33c740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3acee0 .functor NAND 1, L_0x59d7fb3ace30, L_0x59d7fb3ace30, C4<1>, C4<1>;
v0x59d7fb33cb80_0 .net "in_a", 0 0, L_0x59d7fb3ace30;  alias, 1 drivers
v0x59d7fb33cc40_0 .net "in_b", 0 0, L_0x59d7fb3ace30;  alias, 1 drivers
v0x59d7fb33cd90_0 .net "out", 0 0, L_0x59d7fb3acee0;  alias, 1 drivers
S_0x59d7fb33d010 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb3387d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb33d7e0_0 .net "in_a", 0 0, L_0x59d7fb3ad0c0;  alias, 1 drivers
v0x59d7fb33d880_0 .net "out", 0 0, L_0x59d7fb3ad170;  alias, 1 drivers
S_0x59d7fb33d280 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb33d010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ad170 .functor NAND 1, L_0x59d7fb3ad0c0, L_0x59d7fb3ad0c0, C4<1>, C4<1>;
v0x59d7fb33d4f0_0 .net "in_a", 0 0, L_0x59d7fb3ad0c0;  alias, 1 drivers
v0x59d7fb33d5b0_0 .net "in_b", 0 0, L_0x59d7fb3ad0c0;  alias, 1 drivers
v0x59d7fb33d700_0 .net "out", 0 0, L_0x59d7fb3ad170;  alias, 1 drivers
S_0x59d7fb33d980 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb3387d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb33e120_0 .net "in_a", 0 0, L_0x59d7fb3ad350;  alias, 1 drivers
v0x59d7fb33e1c0_0 .net "out", 0 0, L_0x59d7fb3ad400;  alias, 1 drivers
S_0x59d7fb33dba0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb33d980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ad400 .functor NAND 1, L_0x59d7fb3ad350, L_0x59d7fb3ad350, C4<1>, C4<1>;
v0x59d7fb33de10_0 .net "in_a", 0 0, L_0x59d7fb3ad350;  alias, 1 drivers
v0x59d7fb33ded0_0 .net "in_b", 0 0, L_0x59d7fb3ad350;  alias, 1 drivers
v0x59d7fb33e020_0 .net "out", 0 0, L_0x59d7fb3ad400;  alias, 1 drivers
S_0x59d7fb33f530 .scope module, "ha_gate2" "HalfAdder" 3 9, 4 3 0, S_0x59d7fb333250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb36b050_0 .net "a", 0 0, L_0x59d7fb3ad400;  alias, 1 drivers
v0x59d7fb36b0f0_0 .net "b", 0 0, L_0x59d7fb3ac570;  alias, 1 drivers
v0x59d7fb36b1b0_0 .net "carry", 0 0, L_0x59d7fb3ada00;  alias, 1 drivers
v0x59d7fb36b250_0 .net "sum", 0 0, L_0x59d7fb3ae330;  alias, 1 drivers
S_0x59d7fb33f750 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb33f530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb3406f0_0 .net "in_a", 0 0, L_0x59d7fb3ad400;  alias, 1 drivers
v0x59d7fb340790_0 .net "in_b", 0 0, L_0x59d7fb3ac570;  alias, 1 drivers
v0x59d7fb340850_0 .net "out", 0 0, L_0x59d7fb3ada00;  alias, 1 drivers
v0x59d7fb340970_0 .net "temp_out", 0 0, L_0x59d7fb33dfb0;  1 drivers
S_0x59d7fb33f900 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb33f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb33dfb0 .functor NAND 1, L_0x59d7fb3ad400, L_0x59d7fb3ac570, C4<1>, C4<1>;
v0x59d7fb33fb70_0 .net "in_a", 0 0, L_0x59d7fb3ad400;  alias, 1 drivers
v0x59d7fb33fc30_0 .net "in_b", 0 0, L_0x59d7fb3ac570;  alias, 1 drivers
v0x59d7fb33fcf0_0 .net "out", 0 0, L_0x59d7fb33dfb0;  alias, 1 drivers
S_0x59d7fb33fe20 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb33f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb340540_0 .net "in_a", 0 0, L_0x59d7fb33dfb0;  alias, 1 drivers
v0x59d7fb3405e0_0 .net "out", 0 0, L_0x59d7fb3ada00;  alias, 1 drivers
S_0x59d7fb33fff0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb33fe20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ada00 .functor NAND 1, L_0x59d7fb33dfb0, L_0x59d7fb33dfb0, C4<1>, C4<1>;
v0x59d7fb340260_0 .net "in_a", 0 0, L_0x59d7fb33dfb0;  alias, 1 drivers
v0x59d7fb340350_0 .net "in_b", 0 0, L_0x59d7fb33dfb0;  alias, 1 drivers
v0x59d7fb340440_0 .net "out", 0 0, L_0x59d7fb3ada00;  alias, 1 drivers
S_0x59d7fb340ae0 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb33f530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb36a970_0 .net "in_a", 0 0, L_0x59d7fb3ad400;  alias, 1 drivers
v0x59d7fb36aa10_0 .net "in_b", 0 0, L_0x59d7fb3ac570;  alias, 1 drivers
v0x59d7fb36aad0_0 .net "out", 0 0, L_0x59d7fb3ae330;  alias, 1 drivers
v0x59d7fb36ab70_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3adc10;  1 drivers
v0x59d7fb36ad20_0 .net "temp_a_out", 0 0, L_0x59d7fb3adab0;  1 drivers
v0x59d7fb36adc0_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3ade20;  1 drivers
v0x59d7fb36af70_0 .net "temp_b_out", 0 0, L_0x59d7fb3adcc0;  1 drivers
S_0x59d7fb340cc0 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb340ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb341d60_0 .net "in_a", 0 0, L_0x59d7fb3ad400;  alias, 1 drivers
v0x59d7fb341f10_0 .net "in_b", 0 0, L_0x59d7fb3adab0;  alias, 1 drivers
v0x59d7fb342000_0 .net "out", 0 0, L_0x59d7fb3adc10;  alias, 1 drivers
v0x59d7fb342120_0 .net "temp_out", 0 0, L_0x59d7fb3adb60;  1 drivers
S_0x59d7fb340f30 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb340cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3adb60 .functor NAND 1, L_0x59d7fb3ad400, L_0x59d7fb3adab0, C4<1>, C4<1>;
v0x59d7fb3411a0_0 .net "in_a", 0 0, L_0x59d7fb3ad400;  alias, 1 drivers
v0x59d7fb341260_0 .net "in_b", 0 0, L_0x59d7fb3adab0;  alias, 1 drivers
v0x59d7fb341320_0 .net "out", 0 0, L_0x59d7fb3adb60;  alias, 1 drivers
S_0x59d7fb341440 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb340cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb341bb0_0 .net "in_a", 0 0, L_0x59d7fb3adb60;  alias, 1 drivers
v0x59d7fb341c50_0 .net "out", 0 0, L_0x59d7fb3adc10;  alias, 1 drivers
S_0x59d7fb341660 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb341440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3adc10 .functor NAND 1, L_0x59d7fb3adb60, L_0x59d7fb3adb60, C4<1>, C4<1>;
v0x59d7fb3418d0_0 .net "in_a", 0 0, L_0x59d7fb3adb60;  alias, 1 drivers
v0x59d7fb3419c0_0 .net "in_b", 0 0, L_0x59d7fb3adb60;  alias, 1 drivers
v0x59d7fb341ab0_0 .net "out", 0 0, L_0x59d7fb3adc10;  alias, 1 drivers
S_0x59d7fb3421e0 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb340ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb3631f0_0 .net "in_a", 0 0, L_0x59d7fb3ac570;  alias, 1 drivers
v0x59d7fb363290_0 .net "in_b", 0 0, L_0x59d7fb3adcc0;  alias, 1 drivers
v0x59d7fb363380_0 .net "out", 0 0, L_0x59d7fb3ade20;  alias, 1 drivers
v0x59d7fb3634a0_0 .net "temp_out", 0 0, L_0x59d7fb3add70;  1 drivers
S_0x59d7fb3423c0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb3421e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3add70 .functor NAND 1, L_0x59d7fb3ac570, L_0x59d7fb3adcc0, C4<1>, C4<1>;
v0x59d7fb342630_0 .net "in_a", 0 0, L_0x59d7fb3ac570;  alias, 1 drivers
v0x59d7fb3426f0_0 .net "in_b", 0 0, L_0x59d7fb3adcc0;  alias, 1 drivers
v0x59d7fb3427b0_0 .net "out", 0 0, L_0x59d7fb3add70;  alias, 1 drivers
S_0x59d7fb3428d0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb3421e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb363040_0 .net "in_a", 0 0, L_0x59d7fb3add70;  alias, 1 drivers
v0x59d7fb3630e0_0 .net "out", 0 0, L_0x59d7fb3ade20;  alias, 1 drivers
S_0x59d7fb342af0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb3428d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ade20 .functor NAND 1, L_0x59d7fb3add70, L_0x59d7fb3add70, C4<1>, C4<1>;
v0x59d7fb342d60_0 .net "in_a", 0 0, L_0x59d7fb3add70;  alias, 1 drivers
v0x59d7fb342e50_0 .net "in_b", 0 0, L_0x59d7fb3add70;  alias, 1 drivers
v0x59d7fb342f40_0 .net "out", 0 0, L_0x59d7fb3ade20;  alias, 1 drivers
S_0x59d7fb3635f0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb340ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb363e00_0 .net "in_a", 0 0, L_0x59d7fb3ac570;  alias, 1 drivers
v0x59d7fb363ea0_0 .net "out", 0 0, L_0x59d7fb3adab0;  alias, 1 drivers
S_0x59d7fb3637c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb3635f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3adab0 .functor NAND 1, L_0x59d7fb3ac570, L_0x59d7fb3ac570, C4<1>, C4<1>;
v0x59d7fb363a10_0 .net "in_a", 0 0, L_0x59d7fb3ac570;  alias, 1 drivers
v0x59d7fb363be0_0 .net "in_b", 0 0, L_0x59d7fb3ac570;  alias, 1 drivers
v0x59d7fb363ca0_0 .net "out", 0 0, L_0x59d7fb3adab0;  alias, 1 drivers
S_0x59d7fb363fa0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb340ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb3646e0_0 .net "in_a", 0 0, L_0x59d7fb3ad400;  alias, 1 drivers
v0x59d7fb364780_0 .net "out", 0 0, L_0x59d7fb3adcc0;  alias, 1 drivers
S_0x59d7fb3641c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb363fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3adcc0 .functor NAND 1, L_0x59d7fb3ad400, L_0x59d7fb3ad400, C4<1>, C4<1>;
v0x59d7fb364430_0 .net "in_a", 0 0, L_0x59d7fb3ad400;  alias, 1 drivers
v0x59d7fb3644f0_0 .net "in_b", 0 0, L_0x59d7fb3ad400;  alias, 1 drivers
v0x59d7fb3645b0_0 .net "out", 0 0, L_0x59d7fb3adcc0;  alias, 1 drivers
S_0x59d7fb364880 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb340ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb36a2c0_0 .net "branch1_out", 0 0, L_0x59d7fb3ae030;  1 drivers
v0x59d7fb36a3f0_0 .net "branch2_out", 0 0, L_0x59d7fb3ae1b0;  1 drivers
v0x59d7fb36a540_0 .net "in_a", 0 0, L_0x59d7fb3adc10;  alias, 1 drivers
v0x59d7fb36a610_0 .net "in_b", 0 0, L_0x59d7fb3ade20;  alias, 1 drivers
v0x59d7fb36a6b0_0 .net "out", 0 0, L_0x59d7fb3ae330;  alias, 1 drivers
v0x59d7fb36a750_0 .net "temp1_out", 0 0, L_0x59d7fb3adf80;  1 drivers
v0x59d7fb36a7f0_0 .net "temp2_out", 0 0, L_0x59d7fb3ae100;  1 drivers
v0x59d7fb36a890_0 .net "temp3_out", 0 0, L_0x59d7fb3ae280;  1 drivers
S_0x59d7fb364b00 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb364880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb365b00_0 .net "in_a", 0 0, L_0x59d7fb3adc10;  alias, 1 drivers
v0x59d7fb365ba0_0 .net "in_b", 0 0, L_0x59d7fb3adc10;  alias, 1 drivers
v0x59d7fb365c60_0 .net "out", 0 0, L_0x59d7fb3adf80;  alias, 1 drivers
v0x59d7fb365d80_0 .net "temp_out", 0 0, L_0x59d7fb3aded0;  1 drivers
S_0x59d7fb364d70 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb364b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3aded0 .functor NAND 1, L_0x59d7fb3adc10, L_0x59d7fb3adc10, C4<1>, C4<1>;
v0x59d7fb364fe0_0 .net "in_a", 0 0, L_0x59d7fb3adc10;  alias, 1 drivers
v0x59d7fb3650a0_0 .net "in_b", 0 0, L_0x59d7fb3adc10;  alias, 1 drivers
v0x59d7fb365160_0 .net "out", 0 0, L_0x59d7fb3aded0;  alias, 1 drivers
S_0x59d7fb365260 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb364b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb365950_0 .net "in_a", 0 0, L_0x59d7fb3aded0;  alias, 1 drivers
v0x59d7fb3659f0_0 .net "out", 0 0, L_0x59d7fb3adf80;  alias, 1 drivers
S_0x59d7fb365430 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb365260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3adf80 .functor NAND 1, L_0x59d7fb3aded0, L_0x59d7fb3aded0, C4<1>, C4<1>;
v0x59d7fb3656a0_0 .net "in_a", 0 0, L_0x59d7fb3aded0;  alias, 1 drivers
v0x59d7fb365760_0 .net "in_b", 0 0, L_0x59d7fb3aded0;  alias, 1 drivers
v0x59d7fb365850_0 .net "out", 0 0, L_0x59d7fb3adf80;  alias, 1 drivers
S_0x59d7fb365ef0 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb364880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb366f20_0 .net "in_a", 0 0, L_0x59d7fb3ade20;  alias, 1 drivers
v0x59d7fb366fc0_0 .net "in_b", 0 0, L_0x59d7fb3ade20;  alias, 1 drivers
v0x59d7fb367080_0 .net "out", 0 0, L_0x59d7fb3ae100;  alias, 1 drivers
v0x59d7fb3671a0_0 .net "temp_out", 0 0, L_0x59d7fb368d40;  1 drivers
S_0x59d7fb3660d0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb365ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb368d40 .functor NAND 1, L_0x59d7fb3ade20, L_0x59d7fb3ade20, C4<1>, C4<1>;
v0x59d7fb366340_0 .net "in_a", 0 0, L_0x59d7fb3ade20;  alias, 1 drivers
v0x59d7fb366400_0 .net "in_b", 0 0, L_0x59d7fb3ade20;  alias, 1 drivers
v0x59d7fb366550_0 .net "out", 0 0, L_0x59d7fb368d40;  alias, 1 drivers
S_0x59d7fb366650 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb365ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb366d70_0 .net "in_a", 0 0, L_0x59d7fb368d40;  alias, 1 drivers
v0x59d7fb366e10_0 .net "out", 0 0, L_0x59d7fb3ae100;  alias, 1 drivers
S_0x59d7fb366820 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb366650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ae100 .functor NAND 1, L_0x59d7fb368d40, L_0x59d7fb368d40, C4<1>, C4<1>;
v0x59d7fb366a90_0 .net "in_a", 0 0, L_0x59d7fb368d40;  alias, 1 drivers
v0x59d7fb366b80_0 .net "in_b", 0 0, L_0x59d7fb368d40;  alias, 1 drivers
v0x59d7fb366c70_0 .net "out", 0 0, L_0x59d7fb3ae100;  alias, 1 drivers
S_0x59d7fb367310 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb364880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb368350_0 .net "in_a", 0 0, L_0x59d7fb3ae030;  alias, 1 drivers
v0x59d7fb368420_0 .net "in_b", 0 0, L_0x59d7fb3ae1b0;  alias, 1 drivers
v0x59d7fb3684f0_0 .net "out", 0 0, L_0x59d7fb3ae280;  alias, 1 drivers
v0x59d7fb368610_0 .net "temp_out", 0 0, L_0x59d7fb3696b0;  1 drivers
S_0x59d7fb3674f0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb367310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3696b0 .functor NAND 1, L_0x59d7fb3ae030, L_0x59d7fb3ae1b0, C4<1>, C4<1>;
v0x59d7fb367740_0 .net "in_a", 0 0, L_0x59d7fb3ae030;  alias, 1 drivers
v0x59d7fb367820_0 .net "in_b", 0 0, L_0x59d7fb3ae1b0;  alias, 1 drivers
v0x59d7fb3678e0_0 .net "out", 0 0, L_0x59d7fb3696b0;  alias, 1 drivers
S_0x59d7fb367a30 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb367310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb3681a0_0 .net "in_a", 0 0, L_0x59d7fb3696b0;  alias, 1 drivers
v0x59d7fb368240_0 .net "out", 0 0, L_0x59d7fb3ae280;  alias, 1 drivers
S_0x59d7fb367c50 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb367a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ae280 .functor NAND 1, L_0x59d7fb3696b0, L_0x59d7fb3696b0, C4<1>, C4<1>;
v0x59d7fb367ec0_0 .net "in_a", 0 0, L_0x59d7fb3696b0;  alias, 1 drivers
v0x59d7fb367fb0_0 .net "in_b", 0 0, L_0x59d7fb3696b0;  alias, 1 drivers
v0x59d7fb3680a0_0 .net "out", 0 0, L_0x59d7fb3ae280;  alias, 1 drivers
S_0x59d7fb368760 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb364880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb368e90_0 .net "in_a", 0 0, L_0x59d7fb3adf80;  alias, 1 drivers
v0x59d7fb368f30_0 .net "out", 0 0, L_0x59d7fb3ae030;  alias, 1 drivers
S_0x59d7fb368930 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb368760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ae030 .functor NAND 1, L_0x59d7fb3adf80, L_0x59d7fb3adf80, C4<1>, C4<1>;
v0x59d7fb368ba0_0 .net "in_a", 0 0, L_0x59d7fb3adf80;  alias, 1 drivers
v0x59d7fb368c60_0 .net "in_b", 0 0, L_0x59d7fb3adf80;  alias, 1 drivers
v0x59d7fb368db0_0 .net "out", 0 0, L_0x59d7fb3ae030;  alias, 1 drivers
S_0x59d7fb369030 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb364880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb369800_0 .net "in_a", 0 0, L_0x59d7fb3ae100;  alias, 1 drivers
v0x59d7fb3698a0_0 .net "out", 0 0, L_0x59d7fb3ae1b0;  alias, 1 drivers
S_0x59d7fb3692a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb369030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ae1b0 .functor NAND 1, L_0x59d7fb3ae100, L_0x59d7fb3ae100, C4<1>, C4<1>;
v0x59d7fb369510_0 .net "in_a", 0 0, L_0x59d7fb3ae100;  alias, 1 drivers
v0x59d7fb3695d0_0 .net "in_b", 0 0, L_0x59d7fb3ae100;  alias, 1 drivers
v0x59d7fb369720_0 .net "out", 0 0, L_0x59d7fb3ae1b0;  alias, 1 drivers
S_0x59d7fb3699a0 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb364880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb36a140_0 .net "in_a", 0 0, L_0x59d7fb3ae280;  alias, 1 drivers
v0x59d7fb36a1e0_0 .net "out", 0 0, L_0x59d7fb3ae330;  alias, 1 drivers
S_0x59d7fb369bc0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb3699a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ae330 .functor NAND 1, L_0x59d7fb3ae280, L_0x59d7fb3ae280, C4<1>, C4<1>;
v0x59d7fb369e30_0 .net "in_a", 0 0, L_0x59d7fb3ae280;  alias, 1 drivers
v0x59d7fb369ef0_0 .net "in_b", 0 0, L_0x59d7fb3ae280;  alias, 1 drivers
v0x59d7fb36a040_0 .net "out", 0 0, L_0x59d7fb3ae330;  alias, 1 drivers
S_0x59d7fb36b3c0 .scope module, "or_gate" "Or" 3 10, 9 3 0, S_0x59d7fb333250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb370db0_0 .net "branch1_out", 0 0, L_0x59d7fb3ae5c0;  1 drivers
v0x59d7fb370ee0_0 .net "branch2_out", 0 0, L_0x59d7fb3ae850;  1 drivers
v0x59d7fb371030_0 .net "in_a", 0 0, L_0x59d7fb3ac8d0;  alias, 1 drivers
v0x59d7fb371210_0 .net "in_b", 0 0, L_0x59d7fb3ada00;  alias, 1 drivers
v0x59d7fb3713c0_0 .net "out", 0 0, L_0x59d7fb3aeae0;  alias, 1 drivers
v0x59d7fb371460_0 .net "temp1_out", 0 0, L_0x59d7fb3ae510;  1 drivers
v0x59d7fb371500_0 .net "temp2_out", 0 0, L_0x59d7fb3ae7a0;  1 drivers
v0x59d7fb3715a0_0 .net "temp3_out", 0 0, L_0x59d7fb3aea30;  1 drivers
S_0x59d7fb36b550 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb36b3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb36c5f0_0 .net "in_a", 0 0, L_0x59d7fb3ac8d0;  alias, 1 drivers
v0x59d7fb36c690_0 .net "in_b", 0 0, L_0x59d7fb3ac8d0;  alias, 1 drivers
v0x59d7fb36c750_0 .net "out", 0 0, L_0x59d7fb3ae510;  alias, 1 drivers
v0x59d7fb36c870_0 .net "temp_out", 0 0, L_0x59d7fb369fd0;  1 drivers
S_0x59d7fb36b770 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb36b550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb369fd0 .functor NAND 1, L_0x59d7fb3ac8d0, L_0x59d7fb3ac8d0, C4<1>, C4<1>;
v0x59d7fb36b9e0_0 .net "in_a", 0 0, L_0x59d7fb3ac8d0;  alias, 1 drivers
v0x59d7fb36bb30_0 .net "in_b", 0 0, L_0x59d7fb3ac8d0;  alias, 1 drivers
v0x59d7fb36bbf0_0 .net "out", 0 0, L_0x59d7fb369fd0;  alias, 1 drivers
S_0x59d7fb36bd20 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb36b550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb36c440_0 .net "in_a", 0 0, L_0x59d7fb369fd0;  alias, 1 drivers
v0x59d7fb36c4e0_0 .net "out", 0 0, L_0x59d7fb3ae510;  alias, 1 drivers
S_0x59d7fb36bef0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb36bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ae510 .functor NAND 1, L_0x59d7fb369fd0, L_0x59d7fb369fd0, C4<1>, C4<1>;
v0x59d7fb36c160_0 .net "in_a", 0 0, L_0x59d7fb369fd0;  alias, 1 drivers
v0x59d7fb36c250_0 .net "in_b", 0 0, L_0x59d7fb369fd0;  alias, 1 drivers
v0x59d7fb36c340_0 .net "out", 0 0, L_0x59d7fb3ae510;  alias, 1 drivers
S_0x59d7fb36c9e0 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb36b3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb36da10_0 .net "in_a", 0 0, L_0x59d7fb3ada00;  alias, 1 drivers
v0x59d7fb36dab0_0 .net "in_b", 0 0, L_0x59d7fb3ada00;  alias, 1 drivers
v0x59d7fb36db70_0 .net "out", 0 0, L_0x59d7fb3ae7a0;  alias, 1 drivers
v0x59d7fb36dc90_0 .net "temp_out", 0 0, L_0x59d7fb36f830;  1 drivers
S_0x59d7fb36cbc0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb36c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb36f830 .functor NAND 1, L_0x59d7fb3ada00, L_0x59d7fb3ada00, C4<1>, C4<1>;
v0x59d7fb36ce30_0 .net "in_a", 0 0, L_0x59d7fb3ada00;  alias, 1 drivers
v0x59d7fb36cf80_0 .net "in_b", 0 0, L_0x59d7fb3ada00;  alias, 1 drivers
v0x59d7fb36d040_0 .net "out", 0 0, L_0x59d7fb36f830;  alias, 1 drivers
S_0x59d7fb36d140 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb36c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb36d860_0 .net "in_a", 0 0, L_0x59d7fb36f830;  alias, 1 drivers
v0x59d7fb36d900_0 .net "out", 0 0, L_0x59d7fb3ae7a0;  alias, 1 drivers
S_0x59d7fb36d310 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb36d140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ae7a0 .functor NAND 1, L_0x59d7fb36f830, L_0x59d7fb36f830, C4<1>, C4<1>;
v0x59d7fb36d580_0 .net "in_a", 0 0, L_0x59d7fb36f830;  alias, 1 drivers
v0x59d7fb36d670_0 .net "in_b", 0 0, L_0x59d7fb36f830;  alias, 1 drivers
v0x59d7fb36d760_0 .net "out", 0 0, L_0x59d7fb3ae7a0;  alias, 1 drivers
S_0x59d7fb36de00 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb36b3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb36ee40_0 .net "in_a", 0 0, L_0x59d7fb3ae5c0;  alias, 1 drivers
v0x59d7fb36ef10_0 .net "in_b", 0 0, L_0x59d7fb3ae850;  alias, 1 drivers
v0x59d7fb36efe0_0 .net "out", 0 0, L_0x59d7fb3aea30;  alias, 1 drivers
v0x59d7fb36f100_0 .net "temp_out", 0 0, L_0x59d7fb3701a0;  1 drivers
S_0x59d7fb36dfe0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb36de00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3701a0 .functor NAND 1, L_0x59d7fb3ae5c0, L_0x59d7fb3ae850, C4<1>, C4<1>;
v0x59d7fb36e230_0 .net "in_a", 0 0, L_0x59d7fb3ae5c0;  alias, 1 drivers
v0x59d7fb36e310_0 .net "in_b", 0 0, L_0x59d7fb3ae850;  alias, 1 drivers
v0x59d7fb36e3d0_0 .net "out", 0 0, L_0x59d7fb3701a0;  alias, 1 drivers
S_0x59d7fb36e520 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb36de00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb36ec90_0 .net "in_a", 0 0, L_0x59d7fb3701a0;  alias, 1 drivers
v0x59d7fb36ed30_0 .net "out", 0 0, L_0x59d7fb3aea30;  alias, 1 drivers
S_0x59d7fb36e740 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb36e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3aea30 .functor NAND 1, L_0x59d7fb3701a0, L_0x59d7fb3701a0, C4<1>, C4<1>;
v0x59d7fb36e9b0_0 .net "in_a", 0 0, L_0x59d7fb3701a0;  alias, 1 drivers
v0x59d7fb36eaa0_0 .net "in_b", 0 0, L_0x59d7fb3701a0;  alias, 1 drivers
v0x59d7fb36eb90_0 .net "out", 0 0, L_0x59d7fb3aea30;  alias, 1 drivers
S_0x59d7fb36f250 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb36b3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb36f980_0 .net "in_a", 0 0, L_0x59d7fb3ae510;  alias, 1 drivers
v0x59d7fb36fa20_0 .net "out", 0 0, L_0x59d7fb3ae5c0;  alias, 1 drivers
S_0x59d7fb36f420 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb36f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ae5c0 .functor NAND 1, L_0x59d7fb3ae510, L_0x59d7fb3ae510, C4<1>, C4<1>;
v0x59d7fb36f690_0 .net "in_a", 0 0, L_0x59d7fb3ae510;  alias, 1 drivers
v0x59d7fb36f750_0 .net "in_b", 0 0, L_0x59d7fb3ae510;  alias, 1 drivers
v0x59d7fb36f8a0_0 .net "out", 0 0, L_0x59d7fb3ae5c0;  alias, 1 drivers
S_0x59d7fb36fb20 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb36b3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb3702f0_0 .net "in_a", 0 0, L_0x59d7fb3ae7a0;  alias, 1 drivers
v0x59d7fb370390_0 .net "out", 0 0, L_0x59d7fb3ae850;  alias, 1 drivers
S_0x59d7fb36fd90 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb36fb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3ae850 .functor NAND 1, L_0x59d7fb3ae7a0, L_0x59d7fb3ae7a0, C4<1>, C4<1>;
v0x59d7fb370000_0 .net "in_a", 0 0, L_0x59d7fb3ae7a0;  alias, 1 drivers
v0x59d7fb3700c0_0 .net "in_b", 0 0, L_0x59d7fb3ae7a0;  alias, 1 drivers
v0x59d7fb370210_0 .net "out", 0 0, L_0x59d7fb3ae850;  alias, 1 drivers
S_0x59d7fb370490 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb36b3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb370c30_0 .net "in_a", 0 0, L_0x59d7fb3aea30;  alias, 1 drivers
v0x59d7fb370cd0_0 .net "out", 0 0, L_0x59d7fb3aeae0;  alias, 1 drivers
S_0x59d7fb3706b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb370490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3aeae0 .functor NAND 1, L_0x59d7fb3aea30, L_0x59d7fb3aea30, C4<1>, C4<1>;
v0x59d7fb370920_0 .net "in_a", 0 0, L_0x59d7fb3aea30;  alias, 1 drivers
v0x59d7fb3709e0_0 .net "in_b", 0 0, L_0x59d7fb3aea30;  alias, 1 drivers
v0x59d7fb370b30_0 .net "out", 0 0, L_0x59d7fb3aeae0;  alias, 1 drivers
S_0x59d7fb371c00 .scope module, "fa_gate9" "FullAdder" 2 16, 3 3 0, S_0x59d7fb15f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
v0x59d7fb390000_0 .net "a", 0 0, L_0x59d7fb3b1370;  1 drivers
v0x59d7fb3900a0_0 .net "b", 0 0, L_0x59d7fb3b1410;  1 drivers
v0x59d7fb390160_0 .net "c", 0 0, L_0x59d7fb3aeae0;  alias, 1 drivers
v0x59d7fb390200_0 .net "carry", 0 0, L_0x59d7fb3b11d0;  alias, 1 drivers
v0x59d7fb3902a0_0 .net "sum", 0 0, L_0x59d7fb3b0a20;  1 drivers
v0x59d7fb390340_0 .net "tmp_carry_out_1", 0 0, L_0x59d7fb3aefe0;  1 drivers
v0x59d7fb3903e0_0 .net "tmp_carry_out_2", 0 0, L_0x59d7fb3b00f0;  1 drivers
v0x59d7fb390480_0 .net "tmp_sum_out", 0 0, L_0x59d7fb3afaf0;  1 drivers
S_0x59d7fb371e60 .scope module, "ha_gate1" "HalfAdder" 3 8, 4 3 0, S_0x59d7fb371c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb37d9e0_0 .net "a", 0 0, L_0x59d7fb3b1370;  alias, 1 drivers
v0x59d7fb37db90_0 .net "b", 0 0, L_0x59d7fb3b1410;  alias, 1 drivers
v0x59d7fb37dd60_0 .net "carry", 0 0, L_0x59d7fb3aefe0;  alias, 1 drivers
v0x59d7fb37de00_0 .net "sum", 0 0, L_0x59d7fb3afaf0;  alias, 1 drivers
S_0x59d7fb3720d0 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb371e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb3731c0_0 .net "in_a", 0 0, L_0x59d7fb3b1370;  alias, 1 drivers
v0x59d7fb373290_0 .net "in_b", 0 0, L_0x59d7fb3b1410;  alias, 1 drivers
v0x59d7fb373360_0 .net "out", 0 0, L_0x59d7fb3aefe0;  alias, 1 drivers
v0x59d7fb373480_0 .net "temp_out", 0 0, L_0x59d7fb370ac0;  1 drivers
S_0x59d7fb372340 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb3720d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb370ac0 .functor NAND 1, L_0x59d7fb3b1370, L_0x59d7fb3b1410, C4<1>, C4<1>;
v0x59d7fb3725b0_0 .net "in_a", 0 0, L_0x59d7fb3b1370;  alias, 1 drivers
v0x59d7fb372690_0 .net "in_b", 0 0, L_0x59d7fb3b1410;  alias, 1 drivers
v0x59d7fb372750_0 .net "out", 0 0, L_0x59d7fb370ac0;  alias, 1 drivers
S_0x59d7fb3728a0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb3720d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb373010_0 .net "in_a", 0 0, L_0x59d7fb370ac0;  alias, 1 drivers
v0x59d7fb3730b0_0 .net "out", 0 0, L_0x59d7fb3aefe0;  alias, 1 drivers
S_0x59d7fb372ac0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb3728a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3aefe0 .functor NAND 1, L_0x59d7fb370ac0, L_0x59d7fb370ac0, C4<1>, C4<1>;
v0x59d7fb372d30_0 .net "in_a", 0 0, L_0x59d7fb370ac0;  alias, 1 drivers
v0x59d7fb372e20_0 .net "in_b", 0 0, L_0x59d7fb370ac0;  alias, 1 drivers
v0x59d7fb372f10_0 .net "out", 0 0, L_0x59d7fb3aefe0;  alias, 1 drivers
S_0x59d7fb373540 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb371e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb37d300_0 .net "in_a", 0 0, L_0x59d7fb3b1370;  alias, 1 drivers
v0x59d7fb37d3a0_0 .net "in_b", 0 0, L_0x59d7fb3b1410;  alias, 1 drivers
v0x59d7fb37d460_0 .net "out", 0 0, L_0x59d7fb3afaf0;  alias, 1 drivers
v0x59d7fb37d500_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3af1b0;  1 drivers
v0x59d7fb37d6b0_0 .net "temp_a_out", 0 0, L_0x59d7fb3af050;  1 drivers
v0x59d7fb37d750_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3af3c0;  1 drivers
v0x59d7fb37d900_0 .net "temp_b_out", 0 0, L_0x59d7fb3af260;  1 drivers
S_0x59d7fb373720 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb373540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb3747e0_0 .net "in_a", 0 0, L_0x59d7fb3b1370;  alias, 1 drivers
v0x59d7fb374880_0 .net "in_b", 0 0, L_0x59d7fb3af050;  alias, 1 drivers
v0x59d7fb374970_0 .net "out", 0 0, L_0x59d7fb3af1b0;  alias, 1 drivers
v0x59d7fb374a90_0 .net "temp_out", 0 0, L_0x59d7fb3af100;  1 drivers
S_0x59d7fb373990 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb373720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3af100 .functor NAND 1, L_0x59d7fb3b1370, L_0x59d7fb3af050, C4<1>, C4<1>;
v0x59d7fb373c00_0 .net "in_a", 0 0, L_0x59d7fb3b1370;  alias, 1 drivers
v0x59d7fb373d10_0 .net "in_b", 0 0, L_0x59d7fb3af050;  alias, 1 drivers
v0x59d7fb373dd0_0 .net "out", 0 0, L_0x59d7fb3af100;  alias, 1 drivers
S_0x59d7fb373ef0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb373720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb374630_0 .net "in_a", 0 0, L_0x59d7fb3af100;  alias, 1 drivers
v0x59d7fb3746d0_0 .net "out", 0 0, L_0x59d7fb3af1b0;  alias, 1 drivers
S_0x59d7fb374110 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb373ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3af1b0 .functor NAND 1, L_0x59d7fb3af100, L_0x59d7fb3af100, C4<1>, C4<1>;
v0x59d7fb374380_0 .net "in_a", 0 0, L_0x59d7fb3af100;  alias, 1 drivers
v0x59d7fb374440_0 .net "in_b", 0 0, L_0x59d7fb3af100;  alias, 1 drivers
v0x59d7fb374530_0 .net "out", 0 0, L_0x59d7fb3af1b0;  alias, 1 drivers
S_0x59d7fb374b50 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb373540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb375b80_0 .net "in_a", 0 0, L_0x59d7fb3b1410;  alias, 1 drivers
v0x59d7fb375c20_0 .net "in_b", 0 0, L_0x59d7fb3af260;  alias, 1 drivers
v0x59d7fb375d10_0 .net "out", 0 0, L_0x59d7fb3af3c0;  alias, 1 drivers
v0x59d7fb375e30_0 .net "temp_out", 0 0, L_0x59d7fb3af310;  1 drivers
S_0x59d7fb374d30 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb374b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3af310 .functor NAND 1, L_0x59d7fb3b1410, L_0x59d7fb3af260, C4<1>, C4<1>;
v0x59d7fb374fa0_0 .net "in_a", 0 0, L_0x59d7fb3b1410;  alias, 1 drivers
v0x59d7fb3750b0_0 .net "in_b", 0 0, L_0x59d7fb3af260;  alias, 1 drivers
v0x59d7fb375170_0 .net "out", 0 0, L_0x59d7fb3af310;  alias, 1 drivers
S_0x59d7fb375290 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb374b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb3759d0_0 .net "in_a", 0 0, L_0x59d7fb3af310;  alias, 1 drivers
v0x59d7fb375a70_0 .net "out", 0 0, L_0x59d7fb3af3c0;  alias, 1 drivers
S_0x59d7fb3754b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb375290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3af3c0 .functor NAND 1, L_0x59d7fb3af310, L_0x59d7fb3af310, C4<1>, C4<1>;
v0x59d7fb375720_0 .net "in_a", 0 0, L_0x59d7fb3af310;  alias, 1 drivers
v0x59d7fb3757e0_0 .net "in_b", 0 0, L_0x59d7fb3af310;  alias, 1 drivers
v0x59d7fb3758d0_0 .net "out", 0 0, L_0x59d7fb3af3c0;  alias, 1 drivers
S_0x59d7fb375f80 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb373540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb3766c0_0 .net "in_a", 0 0, L_0x59d7fb3b1410;  alias, 1 drivers
v0x59d7fb376760_0 .net "out", 0 0, L_0x59d7fb3af050;  alias, 1 drivers
S_0x59d7fb376150 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb375f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3af050 .functor NAND 1, L_0x59d7fb3b1410, L_0x59d7fb3b1410, C4<1>, C4<1>;
v0x59d7fb3763a0_0 .net "in_a", 0 0, L_0x59d7fb3b1410;  alias, 1 drivers
v0x59d7fb3764f0_0 .net "in_b", 0 0, L_0x59d7fb3b1410;  alias, 1 drivers
v0x59d7fb3765b0_0 .net "out", 0 0, L_0x59d7fb3af050;  alias, 1 drivers
S_0x59d7fb376860 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb373540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb376fe0_0 .net "in_a", 0 0, L_0x59d7fb3b1370;  alias, 1 drivers
v0x59d7fb377080_0 .net "out", 0 0, L_0x59d7fb3af260;  alias, 1 drivers
S_0x59d7fb376a80 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb376860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3af260 .functor NAND 1, L_0x59d7fb3b1370, L_0x59d7fb3b1370, C4<1>, C4<1>;
v0x59d7fb376cf0_0 .net "in_a", 0 0, L_0x59d7fb3b1370;  alias, 1 drivers
v0x59d7fb376e40_0 .net "in_b", 0 0, L_0x59d7fb3b1370;  alias, 1 drivers
v0x59d7fb376f00_0 .net "out", 0 0, L_0x59d7fb3af260;  alias, 1 drivers
S_0x59d7fb377180 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb373540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb37cc50_0 .net "branch1_out", 0 0, L_0x59d7fb3af5d0;  1 drivers
v0x59d7fb37cd80_0 .net "branch2_out", 0 0, L_0x59d7fb3af860;  1 drivers
v0x59d7fb37ced0_0 .net "in_a", 0 0, L_0x59d7fb3af1b0;  alias, 1 drivers
v0x59d7fb37cfa0_0 .net "in_b", 0 0, L_0x59d7fb3af3c0;  alias, 1 drivers
v0x59d7fb37d040_0 .net "out", 0 0, L_0x59d7fb3afaf0;  alias, 1 drivers
v0x59d7fb37d0e0_0 .net "temp1_out", 0 0, L_0x59d7fb3af520;  1 drivers
v0x59d7fb37d180_0 .net "temp2_out", 0 0, L_0x59d7fb3af7b0;  1 drivers
v0x59d7fb37d220_0 .net "temp3_out", 0 0, L_0x59d7fb3afa40;  1 drivers
S_0x59d7fb377400 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb377180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb378490_0 .net "in_a", 0 0, L_0x59d7fb3af1b0;  alias, 1 drivers
v0x59d7fb378530_0 .net "in_b", 0 0, L_0x59d7fb3af1b0;  alias, 1 drivers
v0x59d7fb3785f0_0 .net "out", 0 0, L_0x59d7fb3af520;  alias, 1 drivers
v0x59d7fb378710_0 .net "temp_out", 0 0, L_0x59d7fb3af470;  1 drivers
S_0x59d7fb377670 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb377400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3af470 .functor NAND 1, L_0x59d7fb3af1b0, L_0x59d7fb3af1b0, C4<1>, C4<1>;
v0x59d7fb3778e0_0 .net "in_a", 0 0, L_0x59d7fb3af1b0;  alias, 1 drivers
v0x59d7fb3779a0_0 .net "in_b", 0 0, L_0x59d7fb3af1b0;  alias, 1 drivers
v0x59d7fb377af0_0 .net "out", 0 0, L_0x59d7fb3af470;  alias, 1 drivers
S_0x59d7fb377bf0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb377400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb3782e0_0 .net "in_a", 0 0, L_0x59d7fb3af470;  alias, 1 drivers
v0x59d7fb378380_0 .net "out", 0 0, L_0x59d7fb3af520;  alias, 1 drivers
S_0x59d7fb377dc0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb377bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3af520 .functor NAND 1, L_0x59d7fb3af470, L_0x59d7fb3af470, C4<1>, C4<1>;
v0x59d7fb378030_0 .net "in_a", 0 0, L_0x59d7fb3af470;  alias, 1 drivers
v0x59d7fb3780f0_0 .net "in_b", 0 0, L_0x59d7fb3af470;  alias, 1 drivers
v0x59d7fb3781e0_0 .net "out", 0 0, L_0x59d7fb3af520;  alias, 1 drivers
S_0x59d7fb378880 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb377180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb3798b0_0 .net "in_a", 0 0, L_0x59d7fb3af3c0;  alias, 1 drivers
v0x59d7fb379950_0 .net "in_b", 0 0, L_0x59d7fb3af3c0;  alias, 1 drivers
v0x59d7fb379a10_0 .net "out", 0 0, L_0x59d7fb3af7b0;  alias, 1 drivers
v0x59d7fb379b30_0 .net "temp_out", 0 0, L_0x59d7fb37b6d0;  1 drivers
S_0x59d7fb378a60 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb378880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb37b6d0 .functor NAND 1, L_0x59d7fb3af3c0, L_0x59d7fb3af3c0, C4<1>, C4<1>;
v0x59d7fb378cd0_0 .net "in_a", 0 0, L_0x59d7fb3af3c0;  alias, 1 drivers
v0x59d7fb378d90_0 .net "in_b", 0 0, L_0x59d7fb3af3c0;  alias, 1 drivers
v0x59d7fb378ee0_0 .net "out", 0 0, L_0x59d7fb37b6d0;  alias, 1 drivers
S_0x59d7fb378fe0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb378880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb379700_0 .net "in_a", 0 0, L_0x59d7fb37b6d0;  alias, 1 drivers
v0x59d7fb3797a0_0 .net "out", 0 0, L_0x59d7fb3af7b0;  alias, 1 drivers
S_0x59d7fb3791b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb378fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3af7b0 .functor NAND 1, L_0x59d7fb37b6d0, L_0x59d7fb37b6d0, C4<1>, C4<1>;
v0x59d7fb379420_0 .net "in_a", 0 0, L_0x59d7fb37b6d0;  alias, 1 drivers
v0x59d7fb379510_0 .net "in_b", 0 0, L_0x59d7fb37b6d0;  alias, 1 drivers
v0x59d7fb379600_0 .net "out", 0 0, L_0x59d7fb3af7b0;  alias, 1 drivers
S_0x59d7fb379ca0 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb377180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb37ace0_0 .net "in_a", 0 0, L_0x59d7fb3af5d0;  alias, 1 drivers
v0x59d7fb37adb0_0 .net "in_b", 0 0, L_0x59d7fb3af860;  alias, 1 drivers
v0x59d7fb37ae80_0 .net "out", 0 0, L_0x59d7fb3afa40;  alias, 1 drivers
v0x59d7fb37afa0_0 .net "temp_out", 0 0, L_0x59d7fb37c040;  1 drivers
S_0x59d7fb379e80 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb379ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb37c040 .functor NAND 1, L_0x59d7fb3af5d0, L_0x59d7fb3af860, C4<1>, C4<1>;
v0x59d7fb37a0d0_0 .net "in_a", 0 0, L_0x59d7fb3af5d0;  alias, 1 drivers
v0x59d7fb37a1b0_0 .net "in_b", 0 0, L_0x59d7fb3af860;  alias, 1 drivers
v0x59d7fb37a270_0 .net "out", 0 0, L_0x59d7fb37c040;  alias, 1 drivers
S_0x59d7fb37a3c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb379ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb37ab30_0 .net "in_a", 0 0, L_0x59d7fb37c040;  alias, 1 drivers
v0x59d7fb37abd0_0 .net "out", 0 0, L_0x59d7fb3afa40;  alias, 1 drivers
S_0x59d7fb37a5e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb37a3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3afa40 .functor NAND 1, L_0x59d7fb37c040, L_0x59d7fb37c040, C4<1>, C4<1>;
v0x59d7fb37a850_0 .net "in_a", 0 0, L_0x59d7fb37c040;  alias, 1 drivers
v0x59d7fb37a940_0 .net "in_b", 0 0, L_0x59d7fb37c040;  alias, 1 drivers
v0x59d7fb37aa30_0 .net "out", 0 0, L_0x59d7fb3afa40;  alias, 1 drivers
S_0x59d7fb37b0f0 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb377180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb37b820_0 .net "in_a", 0 0, L_0x59d7fb3af520;  alias, 1 drivers
v0x59d7fb37b8c0_0 .net "out", 0 0, L_0x59d7fb3af5d0;  alias, 1 drivers
S_0x59d7fb37b2c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb37b0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3af5d0 .functor NAND 1, L_0x59d7fb3af520, L_0x59d7fb3af520, C4<1>, C4<1>;
v0x59d7fb37b530_0 .net "in_a", 0 0, L_0x59d7fb3af520;  alias, 1 drivers
v0x59d7fb37b5f0_0 .net "in_b", 0 0, L_0x59d7fb3af520;  alias, 1 drivers
v0x59d7fb37b740_0 .net "out", 0 0, L_0x59d7fb3af5d0;  alias, 1 drivers
S_0x59d7fb37b9c0 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb377180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb37c190_0 .net "in_a", 0 0, L_0x59d7fb3af7b0;  alias, 1 drivers
v0x59d7fb37c230_0 .net "out", 0 0, L_0x59d7fb3af860;  alias, 1 drivers
S_0x59d7fb37bc30 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb37b9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3af860 .functor NAND 1, L_0x59d7fb3af7b0, L_0x59d7fb3af7b0, C4<1>, C4<1>;
v0x59d7fb37bea0_0 .net "in_a", 0 0, L_0x59d7fb3af7b0;  alias, 1 drivers
v0x59d7fb37bf60_0 .net "in_b", 0 0, L_0x59d7fb3af7b0;  alias, 1 drivers
v0x59d7fb37c0b0_0 .net "out", 0 0, L_0x59d7fb3af860;  alias, 1 drivers
S_0x59d7fb37c330 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb377180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb37cad0_0 .net "in_a", 0 0, L_0x59d7fb3afa40;  alias, 1 drivers
v0x59d7fb37cb70_0 .net "out", 0 0, L_0x59d7fb3afaf0;  alias, 1 drivers
S_0x59d7fb37c550 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb37c330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3afaf0 .functor NAND 1, L_0x59d7fb3afa40, L_0x59d7fb3afa40, C4<1>, C4<1>;
v0x59d7fb37c7c0_0 .net "in_a", 0 0, L_0x59d7fb3afa40;  alias, 1 drivers
v0x59d7fb37c880_0 .net "in_b", 0 0, L_0x59d7fb3afa40;  alias, 1 drivers
v0x59d7fb37c9d0_0 .net "out", 0 0, L_0x59d7fb3afaf0;  alias, 1 drivers
S_0x59d7fb37dee0 .scope module, "ha_gate2" "HalfAdder" 3 9, 4 3 0, S_0x59d7fb371c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb389a00_0 .net "a", 0 0, L_0x59d7fb3afaf0;  alias, 1 drivers
v0x59d7fb389aa0_0 .net "b", 0 0, L_0x59d7fb3aeae0;  alias, 1 drivers
v0x59d7fb389b60_0 .net "carry", 0 0, L_0x59d7fb3b00f0;  alias, 1 drivers
v0x59d7fb389c00_0 .net "sum", 0 0, L_0x59d7fb3b0a20;  alias, 1 drivers
S_0x59d7fb37e100 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb37dee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb37f0a0_0 .net "in_a", 0 0, L_0x59d7fb3afaf0;  alias, 1 drivers
v0x59d7fb37f140_0 .net "in_b", 0 0, L_0x59d7fb3aeae0;  alias, 1 drivers
v0x59d7fb37f200_0 .net "out", 0 0, L_0x59d7fb3b00f0;  alias, 1 drivers
v0x59d7fb37f320_0 .net "temp_out", 0 0, L_0x59d7fb37c960;  1 drivers
S_0x59d7fb37e2b0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb37e100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb37c960 .functor NAND 1, L_0x59d7fb3afaf0, L_0x59d7fb3aeae0, C4<1>, C4<1>;
v0x59d7fb37e520_0 .net "in_a", 0 0, L_0x59d7fb3afaf0;  alias, 1 drivers
v0x59d7fb37e5e0_0 .net "in_b", 0 0, L_0x59d7fb3aeae0;  alias, 1 drivers
v0x59d7fb37e6a0_0 .net "out", 0 0, L_0x59d7fb37c960;  alias, 1 drivers
S_0x59d7fb37e7d0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb37e100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb37eef0_0 .net "in_a", 0 0, L_0x59d7fb37c960;  alias, 1 drivers
v0x59d7fb37ef90_0 .net "out", 0 0, L_0x59d7fb3b00f0;  alias, 1 drivers
S_0x59d7fb37e9a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb37e7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b00f0 .functor NAND 1, L_0x59d7fb37c960, L_0x59d7fb37c960, C4<1>, C4<1>;
v0x59d7fb37ec10_0 .net "in_a", 0 0, L_0x59d7fb37c960;  alias, 1 drivers
v0x59d7fb37ed00_0 .net "in_b", 0 0, L_0x59d7fb37c960;  alias, 1 drivers
v0x59d7fb37edf0_0 .net "out", 0 0, L_0x59d7fb3b00f0;  alias, 1 drivers
S_0x59d7fb37f490 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb37dee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb389320_0 .net "in_a", 0 0, L_0x59d7fb3afaf0;  alias, 1 drivers
v0x59d7fb3893c0_0 .net "in_b", 0 0, L_0x59d7fb3aeae0;  alias, 1 drivers
v0x59d7fb389480_0 .net "out", 0 0, L_0x59d7fb3b0a20;  alias, 1 drivers
v0x59d7fb389520_0 .net "temp_a_and_out", 0 0, L_0x59d7fb3b0300;  1 drivers
v0x59d7fb3896d0_0 .net "temp_a_out", 0 0, L_0x59d7fb3b01a0;  1 drivers
v0x59d7fb389770_0 .net "temp_b_and_out", 0 0, L_0x59d7fb3b0510;  1 drivers
v0x59d7fb389920_0 .net "temp_b_out", 0 0, L_0x59d7fb3b03b0;  1 drivers
S_0x59d7fb37f670 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb37f490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb380710_0 .net "in_a", 0 0, L_0x59d7fb3afaf0;  alias, 1 drivers
v0x59d7fb3808c0_0 .net "in_b", 0 0, L_0x59d7fb3b01a0;  alias, 1 drivers
v0x59d7fb3809b0_0 .net "out", 0 0, L_0x59d7fb3b0300;  alias, 1 drivers
v0x59d7fb380ad0_0 .net "temp_out", 0 0, L_0x59d7fb3b0250;  1 drivers
S_0x59d7fb37f8e0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb37f670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b0250 .functor NAND 1, L_0x59d7fb3afaf0, L_0x59d7fb3b01a0, C4<1>, C4<1>;
v0x59d7fb37fb50_0 .net "in_a", 0 0, L_0x59d7fb3afaf0;  alias, 1 drivers
v0x59d7fb37fc10_0 .net "in_b", 0 0, L_0x59d7fb3b01a0;  alias, 1 drivers
v0x59d7fb37fcd0_0 .net "out", 0 0, L_0x59d7fb3b0250;  alias, 1 drivers
S_0x59d7fb37fdf0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb37f670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb380560_0 .net "in_a", 0 0, L_0x59d7fb3b0250;  alias, 1 drivers
v0x59d7fb380600_0 .net "out", 0 0, L_0x59d7fb3b0300;  alias, 1 drivers
S_0x59d7fb380010 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb37fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b0300 .functor NAND 1, L_0x59d7fb3b0250, L_0x59d7fb3b0250, C4<1>, C4<1>;
v0x59d7fb380280_0 .net "in_a", 0 0, L_0x59d7fb3b0250;  alias, 1 drivers
v0x59d7fb380370_0 .net "in_b", 0 0, L_0x59d7fb3b0250;  alias, 1 drivers
v0x59d7fb380460_0 .net "out", 0 0, L_0x59d7fb3b0300;  alias, 1 drivers
S_0x59d7fb380b90 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb37f490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb381ba0_0 .net "in_a", 0 0, L_0x59d7fb3aeae0;  alias, 1 drivers
v0x59d7fb381c40_0 .net "in_b", 0 0, L_0x59d7fb3b03b0;  alias, 1 drivers
v0x59d7fb381d30_0 .net "out", 0 0, L_0x59d7fb3b0510;  alias, 1 drivers
v0x59d7fb381e50_0 .net "temp_out", 0 0, L_0x59d7fb3b0460;  1 drivers
S_0x59d7fb380d70 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb380b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b0460 .functor NAND 1, L_0x59d7fb3aeae0, L_0x59d7fb3b03b0, C4<1>, C4<1>;
v0x59d7fb380fe0_0 .net "in_a", 0 0, L_0x59d7fb3aeae0;  alias, 1 drivers
v0x59d7fb3810a0_0 .net "in_b", 0 0, L_0x59d7fb3b03b0;  alias, 1 drivers
v0x59d7fb381160_0 .net "out", 0 0, L_0x59d7fb3b0460;  alias, 1 drivers
S_0x59d7fb381280 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb380b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb3819f0_0 .net "in_a", 0 0, L_0x59d7fb3b0460;  alias, 1 drivers
v0x59d7fb381a90_0 .net "out", 0 0, L_0x59d7fb3b0510;  alias, 1 drivers
S_0x59d7fb3814a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb381280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b0510 .functor NAND 1, L_0x59d7fb3b0460, L_0x59d7fb3b0460, C4<1>, C4<1>;
v0x59d7fb381710_0 .net "in_a", 0 0, L_0x59d7fb3b0460;  alias, 1 drivers
v0x59d7fb381800_0 .net "in_b", 0 0, L_0x59d7fb3b0460;  alias, 1 drivers
v0x59d7fb3818f0_0 .net "out", 0 0, L_0x59d7fb3b0510;  alias, 1 drivers
S_0x59d7fb381fa0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb37f490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb3827b0_0 .net "in_a", 0 0, L_0x59d7fb3aeae0;  alias, 1 drivers
v0x59d7fb382850_0 .net "out", 0 0, L_0x59d7fb3b01a0;  alias, 1 drivers
S_0x59d7fb382170 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb381fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b01a0 .functor NAND 1, L_0x59d7fb3aeae0, L_0x59d7fb3aeae0, C4<1>, C4<1>;
v0x59d7fb3823c0_0 .net "in_a", 0 0, L_0x59d7fb3aeae0;  alias, 1 drivers
v0x59d7fb382590_0 .net "in_b", 0 0, L_0x59d7fb3aeae0;  alias, 1 drivers
v0x59d7fb382650_0 .net "out", 0 0, L_0x59d7fb3b01a0;  alias, 1 drivers
S_0x59d7fb382950 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb37f490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb383090_0 .net "in_a", 0 0, L_0x59d7fb3afaf0;  alias, 1 drivers
v0x59d7fb383130_0 .net "out", 0 0, L_0x59d7fb3b03b0;  alias, 1 drivers
S_0x59d7fb382b70 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb382950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b03b0 .functor NAND 1, L_0x59d7fb3afaf0, L_0x59d7fb3afaf0, C4<1>, C4<1>;
v0x59d7fb382de0_0 .net "in_a", 0 0, L_0x59d7fb3afaf0;  alias, 1 drivers
v0x59d7fb382ea0_0 .net "in_b", 0 0, L_0x59d7fb3afaf0;  alias, 1 drivers
v0x59d7fb382f60_0 .net "out", 0 0, L_0x59d7fb3b03b0;  alias, 1 drivers
S_0x59d7fb383230 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb37f490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb388c70_0 .net "branch1_out", 0 0, L_0x59d7fb3b0720;  1 drivers
v0x59d7fb388da0_0 .net "branch2_out", 0 0, L_0x59d7fb3b08a0;  1 drivers
v0x59d7fb388ef0_0 .net "in_a", 0 0, L_0x59d7fb3b0300;  alias, 1 drivers
v0x59d7fb388fc0_0 .net "in_b", 0 0, L_0x59d7fb3b0510;  alias, 1 drivers
v0x59d7fb389060_0 .net "out", 0 0, L_0x59d7fb3b0a20;  alias, 1 drivers
v0x59d7fb389100_0 .net "temp1_out", 0 0, L_0x59d7fb3b0670;  1 drivers
v0x59d7fb3891a0_0 .net "temp2_out", 0 0, L_0x59d7fb3b07f0;  1 drivers
v0x59d7fb389240_0 .net "temp3_out", 0 0, L_0x59d7fb3b0970;  1 drivers
S_0x59d7fb3834b0 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb383230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb3844b0_0 .net "in_a", 0 0, L_0x59d7fb3b0300;  alias, 1 drivers
v0x59d7fb384550_0 .net "in_b", 0 0, L_0x59d7fb3b0300;  alias, 1 drivers
v0x59d7fb384610_0 .net "out", 0 0, L_0x59d7fb3b0670;  alias, 1 drivers
v0x59d7fb384730_0 .net "temp_out", 0 0, L_0x59d7fb3b05c0;  1 drivers
S_0x59d7fb383720 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb3834b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b05c0 .functor NAND 1, L_0x59d7fb3b0300, L_0x59d7fb3b0300, C4<1>, C4<1>;
v0x59d7fb383990_0 .net "in_a", 0 0, L_0x59d7fb3b0300;  alias, 1 drivers
v0x59d7fb383a50_0 .net "in_b", 0 0, L_0x59d7fb3b0300;  alias, 1 drivers
v0x59d7fb383b10_0 .net "out", 0 0, L_0x59d7fb3b05c0;  alias, 1 drivers
S_0x59d7fb383c10 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb3834b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb384300_0 .net "in_a", 0 0, L_0x59d7fb3b05c0;  alias, 1 drivers
v0x59d7fb3843a0_0 .net "out", 0 0, L_0x59d7fb3b0670;  alias, 1 drivers
S_0x59d7fb383de0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb383c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b0670 .functor NAND 1, L_0x59d7fb3b05c0, L_0x59d7fb3b05c0, C4<1>, C4<1>;
v0x59d7fb384050_0 .net "in_a", 0 0, L_0x59d7fb3b05c0;  alias, 1 drivers
v0x59d7fb384110_0 .net "in_b", 0 0, L_0x59d7fb3b05c0;  alias, 1 drivers
v0x59d7fb384200_0 .net "out", 0 0, L_0x59d7fb3b0670;  alias, 1 drivers
S_0x59d7fb3848a0 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb383230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb3858d0_0 .net "in_a", 0 0, L_0x59d7fb3b0510;  alias, 1 drivers
v0x59d7fb385970_0 .net "in_b", 0 0, L_0x59d7fb3b0510;  alias, 1 drivers
v0x59d7fb385a30_0 .net "out", 0 0, L_0x59d7fb3b07f0;  alias, 1 drivers
v0x59d7fb385b50_0 .net "temp_out", 0 0, L_0x59d7fb3876f0;  1 drivers
S_0x59d7fb384a80 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb3848a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3876f0 .functor NAND 1, L_0x59d7fb3b0510, L_0x59d7fb3b0510, C4<1>, C4<1>;
v0x59d7fb384cf0_0 .net "in_a", 0 0, L_0x59d7fb3b0510;  alias, 1 drivers
v0x59d7fb384db0_0 .net "in_b", 0 0, L_0x59d7fb3b0510;  alias, 1 drivers
v0x59d7fb384f00_0 .net "out", 0 0, L_0x59d7fb3876f0;  alias, 1 drivers
S_0x59d7fb385000 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb3848a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb385720_0 .net "in_a", 0 0, L_0x59d7fb3876f0;  alias, 1 drivers
v0x59d7fb3857c0_0 .net "out", 0 0, L_0x59d7fb3b07f0;  alias, 1 drivers
S_0x59d7fb3851d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb385000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b07f0 .functor NAND 1, L_0x59d7fb3876f0, L_0x59d7fb3876f0, C4<1>, C4<1>;
v0x59d7fb385440_0 .net "in_a", 0 0, L_0x59d7fb3876f0;  alias, 1 drivers
v0x59d7fb385530_0 .net "in_b", 0 0, L_0x59d7fb3876f0;  alias, 1 drivers
v0x59d7fb385620_0 .net "out", 0 0, L_0x59d7fb3b07f0;  alias, 1 drivers
S_0x59d7fb385cc0 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb383230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb386d00_0 .net "in_a", 0 0, L_0x59d7fb3b0720;  alias, 1 drivers
v0x59d7fb386dd0_0 .net "in_b", 0 0, L_0x59d7fb3b08a0;  alias, 1 drivers
v0x59d7fb386ea0_0 .net "out", 0 0, L_0x59d7fb3b0970;  alias, 1 drivers
v0x59d7fb386fc0_0 .net "temp_out", 0 0, L_0x59d7fb388060;  1 drivers
S_0x59d7fb385ea0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb385cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb388060 .functor NAND 1, L_0x59d7fb3b0720, L_0x59d7fb3b08a0, C4<1>, C4<1>;
v0x59d7fb3860f0_0 .net "in_a", 0 0, L_0x59d7fb3b0720;  alias, 1 drivers
v0x59d7fb3861d0_0 .net "in_b", 0 0, L_0x59d7fb3b08a0;  alias, 1 drivers
v0x59d7fb386290_0 .net "out", 0 0, L_0x59d7fb388060;  alias, 1 drivers
S_0x59d7fb3863e0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb385cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb386b50_0 .net "in_a", 0 0, L_0x59d7fb388060;  alias, 1 drivers
v0x59d7fb386bf0_0 .net "out", 0 0, L_0x59d7fb3b0970;  alias, 1 drivers
S_0x59d7fb386600 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb3863e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b0970 .functor NAND 1, L_0x59d7fb388060, L_0x59d7fb388060, C4<1>, C4<1>;
v0x59d7fb386870_0 .net "in_a", 0 0, L_0x59d7fb388060;  alias, 1 drivers
v0x59d7fb386960_0 .net "in_b", 0 0, L_0x59d7fb388060;  alias, 1 drivers
v0x59d7fb386a50_0 .net "out", 0 0, L_0x59d7fb3b0970;  alias, 1 drivers
S_0x59d7fb387110 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb383230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb387840_0 .net "in_a", 0 0, L_0x59d7fb3b0670;  alias, 1 drivers
v0x59d7fb3878e0_0 .net "out", 0 0, L_0x59d7fb3b0720;  alias, 1 drivers
S_0x59d7fb3872e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb387110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b0720 .functor NAND 1, L_0x59d7fb3b0670, L_0x59d7fb3b0670, C4<1>, C4<1>;
v0x59d7fb387550_0 .net "in_a", 0 0, L_0x59d7fb3b0670;  alias, 1 drivers
v0x59d7fb387610_0 .net "in_b", 0 0, L_0x59d7fb3b0670;  alias, 1 drivers
v0x59d7fb387760_0 .net "out", 0 0, L_0x59d7fb3b0720;  alias, 1 drivers
S_0x59d7fb3879e0 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb383230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb3881b0_0 .net "in_a", 0 0, L_0x59d7fb3b07f0;  alias, 1 drivers
v0x59d7fb388250_0 .net "out", 0 0, L_0x59d7fb3b08a0;  alias, 1 drivers
S_0x59d7fb387c50 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb3879e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b08a0 .functor NAND 1, L_0x59d7fb3b07f0, L_0x59d7fb3b07f0, C4<1>, C4<1>;
v0x59d7fb387ec0_0 .net "in_a", 0 0, L_0x59d7fb3b07f0;  alias, 1 drivers
v0x59d7fb387f80_0 .net "in_b", 0 0, L_0x59d7fb3b07f0;  alias, 1 drivers
v0x59d7fb3880d0_0 .net "out", 0 0, L_0x59d7fb3b08a0;  alias, 1 drivers
S_0x59d7fb388350 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb383230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb388af0_0 .net "in_a", 0 0, L_0x59d7fb3b0970;  alias, 1 drivers
v0x59d7fb388b90_0 .net "out", 0 0, L_0x59d7fb3b0a20;  alias, 1 drivers
S_0x59d7fb388570 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb388350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b0a20 .functor NAND 1, L_0x59d7fb3b0970, L_0x59d7fb3b0970, C4<1>, C4<1>;
v0x59d7fb3887e0_0 .net "in_a", 0 0, L_0x59d7fb3b0970;  alias, 1 drivers
v0x59d7fb3888a0_0 .net "in_b", 0 0, L_0x59d7fb3b0970;  alias, 1 drivers
v0x59d7fb3889f0_0 .net "out", 0 0, L_0x59d7fb3b0a20;  alias, 1 drivers
S_0x59d7fb389d70 .scope module, "or_gate" "Or" 3 10, 9 3 0, S_0x59d7fb371c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb38f760_0 .net "branch1_out", 0 0, L_0x59d7fb3b0cb0;  1 drivers
v0x59d7fb38f890_0 .net "branch2_out", 0 0, L_0x59d7fb3b0f40;  1 drivers
v0x59d7fb38f9e0_0 .net "in_a", 0 0, L_0x59d7fb3aefe0;  alias, 1 drivers
v0x59d7fb38fb90_0 .net "in_b", 0 0, L_0x59d7fb3b00f0;  alias, 1 drivers
v0x59d7fb38fd40_0 .net "out", 0 0, L_0x59d7fb3b11d0;  alias, 1 drivers
v0x59d7fb38fde0_0 .net "temp1_out", 0 0, L_0x59d7fb3b0c00;  1 drivers
v0x59d7fb38fe80_0 .net "temp2_out", 0 0, L_0x59d7fb3b0e90;  1 drivers
v0x59d7fb38ff20_0 .net "temp3_out", 0 0, L_0x59d7fb3b1120;  1 drivers
S_0x59d7fb389f00 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb389d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb38afa0_0 .net "in_a", 0 0, L_0x59d7fb3aefe0;  alias, 1 drivers
v0x59d7fb38b040_0 .net "in_b", 0 0, L_0x59d7fb3aefe0;  alias, 1 drivers
v0x59d7fb38b100_0 .net "out", 0 0, L_0x59d7fb3b0c00;  alias, 1 drivers
v0x59d7fb38b220_0 .net "temp_out", 0 0, L_0x59d7fb388980;  1 drivers
S_0x59d7fb38a120 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb389f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb388980 .functor NAND 1, L_0x59d7fb3aefe0, L_0x59d7fb3aefe0, C4<1>, C4<1>;
v0x59d7fb38a390_0 .net "in_a", 0 0, L_0x59d7fb3aefe0;  alias, 1 drivers
v0x59d7fb38a4e0_0 .net "in_b", 0 0, L_0x59d7fb3aefe0;  alias, 1 drivers
v0x59d7fb38a5a0_0 .net "out", 0 0, L_0x59d7fb388980;  alias, 1 drivers
S_0x59d7fb38a6d0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb389f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb38adf0_0 .net "in_a", 0 0, L_0x59d7fb388980;  alias, 1 drivers
v0x59d7fb38ae90_0 .net "out", 0 0, L_0x59d7fb3b0c00;  alias, 1 drivers
S_0x59d7fb38a8a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb38a6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b0c00 .functor NAND 1, L_0x59d7fb388980, L_0x59d7fb388980, C4<1>, C4<1>;
v0x59d7fb38ab10_0 .net "in_a", 0 0, L_0x59d7fb388980;  alias, 1 drivers
v0x59d7fb38ac00_0 .net "in_b", 0 0, L_0x59d7fb388980;  alias, 1 drivers
v0x59d7fb38acf0_0 .net "out", 0 0, L_0x59d7fb3b0c00;  alias, 1 drivers
S_0x59d7fb38b390 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb389d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb38c3c0_0 .net "in_a", 0 0, L_0x59d7fb3b00f0;  alias, 1 drivers
v0x59d7fb38c460_0 .net "in_b", 0 0, L_0x59d7fb3b00f0;  alias, 1 drivers
v0x59d7fb38c520_0 .net "out", 0 0, L_0x59d7fb3b0e90;  alias, 1 drivers
v0x59d7fb38c640_0 .net "temp_out", 0 0, L_0x59d7fb38e1e0;  1 drivers
S_0x59d7fb38b570 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb38b390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb38e1e0 .functor NAND 1, L_0x59d7fb3b00f0, L_0x59d7fb3b00f0, C4<1>, C4<1>;
v0x59d7fb38b7e0_0 .net "in_a", 0 0, L_0x59d7fb3b00f0;  alias, 1 drivers
v0x59d7fb38b930_0 .net "in_b", 0 0, L_0x59d7fb3b00f0;  alias, 1 drivers
v0x59d7fb38b9f0_0 .net "out", 0 0, L_0x59d7fb38e1e0;  alias, 1 drivers
S_0x59d7fb38baf0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb38b390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb38c210_0 .net "in_a", 0 0, L_0x59d7fb38e1e0;  alias, 1 drivers
v0x59d7fb38c2b0_0 .net "out", 0 0, L_0x59d7fb3b0e90;  alias, 1 drivers
S_0x59d7fb38bcc0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb38baf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b0e90 .functor NAND 1, L_0x59d7fb38e1e0, L_0x59d7fb38e1e0, C4<1>, C4<1>;
v0x59d7fb38bf30_0 .net "in_a", 0 0, L_0x59d7fb38e1e0;  alias, 1 drivers
v0x59d7fb38c020_0 .net "in_b", 0 0, L_0x59d7fb38e1e0;  alias, 1 drivers
v0x59d7fb38c110_0 .net "out", 0 0, L_0x59d7fb3b0e90;  alias, 1 drivers
S_0x59d7fb38c7b0 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb389d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb38d7f0_0 .net "in_a", 0 0, L_0x59d7fb3b0cb0;  alias, 1 drivers
v0x59d7fb38d8c0_0 .net "in_b", 0 0, L_0x59d7fb3b0f40;  alias, 1 drivers
v0x59d7fb38d990_0 .net "out", 0 0, L_0x59d7fb3b1120;  alias, 1 drivers
v0x59d7fb38dab0_0 .net "temp_out", 0 0, L_0x59d7fb38eb50;  1 drivers
S_0x59d7fb38c990 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb38c7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb38eb50 .functor NAND 1, L_0x59d7fb3b0cb0, L_0x59d7fb3b0f40, C4<1>, C4<1>;
v0x59d7fb38cbe0_0 .net "in_a", 0 0, L_0x59d7fb3b0cb0;  alias, 1 drivers
v0x59d7fb38ccc0_0 .net "in_b", 0 0, L_0x59d7fb3b0f40;  alias, 1 drivers
v0x59d7fb38cd80_0 .net "out", 0 0, L_0x59d7fb38eb50;  alias, 1 drivers
S_0x59d7fb38ced0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb38c7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb38d640_0 .net "in_a", 0 0, L_0x59d7fb38eb50;  alias, 1 drivers
v0x59d7fb38d6e0_0 .net "out", 0 0, L_0x59d7fb3b1120;  alias, 1 drivers
S_0x59d7fb38d0f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb38ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b1120 .functor NAND 1, L_0x59d7fb38eb50, L_0x59d7fb38eb50, C4<1>, C4<1>;
v0x59d7fb38d360_0 .net "in_a", 0 0, L_0x59d7fb38eb50;  alias, 1 drivers
v0x59d7fb38d450_0 .net "in_b", 0 0, L_0x59d7fb38eb50;  alias, 1 drivers
v0x59d7fb38d540_0 .net "out", 0 0, L_0x59d7fb3b1120;  alias, 1 drivers
S_0x59d7fb38dc00 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb389d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb38e330_0 .net "in_a", 0 0, L_0x59d7fb3b0c00;  alias, 1 drivers
v0x59d7fb38e3d0_0 .net "out", 0 0, L_0x59d7fb3b0cb0;  alias, 1 drivers
S_0x59d7fb38ddd0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb38dc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b0cb0 .functor NAND 1, L_0x59d7fb3b0c00, L_0x59d7fb3b0c00, C4<1>, C4<1>;
v0x59d7fb38e040_0 .net "in_a", 0 0, L_0x59d7fb3b0c00;  alias, 1 drivers
v0x59d7fb38e100_0 .net "in_b", 0 0, L_0x59d7fb3b0c00;  alias, 1 drivers
v0x59d7fb38e250_0 .net "out", 0 0, L_0x59d7fb3b0cb0;  alias, 1 drivers
S_0x59d7fb38e4d0 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb389d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb38eca0_0 .net "in_a", 0 0, L_0x59d7fb3b0e90;  alias, 1 drivers
v0x59d7fb38ed40_0 .net "out", 0 0, L_0x59d7fb3b0f40;  alias, 1 drivers
S_0x59d7fb38e740 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb38e4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b0f40 .functor NAND 1, L_0x59d7fb3b0e90, L_0x59d7fb3b0e90, C4<1>, C4<1>;
v0x59d7fb38e9b0_0 .net "in_a", 0 0, L_0x59d7fb3b0e90;  alias, 1 drivers
v0x59d7fb38ea70_0 .net "in_b", 0 0, L_0x59d7fb3b0e90;  alias, 1 drivers
v0x59d7fb38ebc0_0 .net "out", 0 0, L_0x59d7fb3b0f40;  alias, 1 drivers
S_0x59d7fb38ee40 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb389d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb38f5c0_0 .net "in_a", 0 0, L_0x59d7fb3b1120;  alias, 1 drivers
v0x59d7fb38f660_0 .net "out", 0 0, L_0x59d7fb3b11d0;  alias, 1 drivers
S_0x59d7fb38f060 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb38ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb3b11d0 .functor NAND 1, L_0x59d7fb3b1120, L_0x59d7fb3b1120, C4<1>, C4<1>;
v0x59d7fb38f2d0_0 .net "in_a", 0 0, L_0x59d7fb3b1120;  alias, 1 drivers
v0x59d7fb38f390_0 .net "in_b", 0 0, L_0x59d7fb3b1120;  alias, 1 drivers
v0x59d7fb38f4e0_0 .net "out", 0 0, L_0x59d7fb3b11d0;  alias, 1 drivers
S_0x59d7fb390580 .scope module, "ha_gate1" "HalfAdder" 2 8, 4 3 0, S_0x59d7fb15f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x59d7fb39c040_0 .net "a", 0 0, L_0x59d7fb39e2c0;  1 drivers
v0x59d7fb39c1f0_0 .net "b", 0 0, L_0x59d7fb39e360;  1 drivers
v0x59d7fb39c3c0_0 .net "carry", 0 0, L_0x59d7fb39d490;  alias, 1 drivers
v0x59d7fb39c460_0 .net "sum", 0 0, L_0x59d7fb39e100;  1 drivers
S_0x59d7fb390780 .scope module, "and_gate" "And" 4 7, 5 3 0, S_0x59d7fb390580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb391840_0 .net "in_a", 0 0, L_0x59d7fb39e2c0;  alias, 1 drivers
v0x59d7fb391910_0 .net "in_b", 0 0, L_0x59d7fb39e360;  alias, 1 drivers
v0x59d7fb3919e0_0 .net "out", 0 0, L_0x59d7fb39d490;  alias, 1 drivers
v0x59d7fb391ab0_0 .net "temp_out", 0 0, L_0x59d7fb39d400;  1 drivers
S_0x59d7fb3909f0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb390780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39d400 .functor NAND 1, L_0x59d7fb39e2c0, L_0x59d7fb39e360, C4<1>, C4<1>;
v0x59d7fb390c60_0 .net "in_a", 0 0, L_0x59d7fb39e2c0;  alias, 1 drivers
v0x59d7fb390d40_0 .net "in_b", 0 0, L_0x59d7fb39e360;  alias, 1 drivers
v0x59d7fb390e00_0 .net "out", 0 0, L_0x59d7fb39d400;  alias, 1 drivers
S_0x59d7fb390f50 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb390780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb3916a0_0 .net "in_a", 0 0, L_0x59d7fb39d400;  alias, 1 drivers
v0x59d7fb391740_0 .net "out", 0 0, L_0x59d7fb39d490;  alias, 1 drivers
S_0x59d7fb391170 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb390f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39d490 .functor NAND 1, L_0x59d7fb39d400, L_0x59d7fb39d400, C4<1>, C4<1>;
v0x59d7fb3913e0_0 .net "in_a", 0 0, L_0x59d7fb39d400;  alias, 1 drivers
v0x59d7fb3914d0_0 .net "in_b", 0 0, L_0x59d7fb39d400;  alias, 1 drivers
v0x59d7fb3915c0_0 .net "out", 0 0, L_0x59d7fb39d490;  alias, 1 drivers
S_0x59d7fb391b70 .scope module, "xor_gate" "Xor" 4 8, 8 3 0, S_0x59d7fb390580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb39b960_0 .net "in_a", 0 0, L_0x59d7fb39e2c0;  alias, 1 drivers
v0x59d7fb39ba00_0 .net "in_b", 0 0, L_0x59d7fb39e360;  alias, 1 drivers
v0x59d7fb39bac0_0 .net "out", 0 0, L_0x59d7fb39e100;  alias, 1 drivers
v0x59d7fb39bb60_0 .net "temp_a_and_out", 0 0, L_0x59d7fb39d6a0;  1 drivers
v0x59d7fb39bd10_0 .net "temp_a_out", 0 0, L_0x59d7fb39d540;  1 drivers
v0x59d7fb39bdb0_0 .net "temp_b_and_out", 0 0, L_0x59d7fb39d8b0;  1 drivers
v0x59d7fb39bf60_0 .net "temp_b_out", 0 0, L_0x59d7fb39d750;  1 drivers
S_0x59d7fb391d50 .scope module, "and_gate" "And" 8 11, 5 3 0, S_0x59d7fb391b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb392e40_0 .net "in_a", 0 0, L_0x59d7fb39e2c0;  alias, 1 drivers
v0x59d7fb392ee0_0 .net "in_b", 0 0, L_0x59d7fb39d540;  alias, 1 drivers
v0x59d7fb392fd0_0 .net "out", 0 0, L_0x59d7fb39d6a0;  alias, 1 drivers
v0x59d7fb3930f0_0 .net "temp_out", 0 0, L_0x59d7fb39d5f0;  1 drivers
S_0x59d7fb391fc0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb391d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39d5f0 .functor NAND 1, L_0x59d7fb39e2c0, L_0x59d7fb39d540, C4<1>, C4<1>;
v0x59d7fb392230_0 .net "in_a", 0 0, L_0x59d7fb39e2c0;  alias, 1 drivers
v0x59d7fb392340_0 .net "in_b", 0 0, L_0x59d7fb39d540;  alias, 1 drivers
v0x59d7fb392400_0 .net "out", 0 0, L_0x59d7fb39d5f0;  alias, 1 drivers
S_0x59d7fb392520 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb391d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb392c90_0 .net "in_a", 0 0, L_0x59d7fb39d5f0;  alias, 1 drivers
v0x59d7fb392d30_0 .net "out", 0 0, L_0x59d7fb39d6a0;  alias, 1 drivers
S_0x59d7fb392740 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb392520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39d6a0 .functor NAND 1, L_0x59d7fb39d5f0, L_0x59d7fb39d5f0, C4<1>, C4<1>;
v0x59d7fb3929b0_0 .net "in_a", 0 0, L_0x59d7fb39d5f0;  alias, 1 drivers
v0x59d7fb392aa0_0 .net "in_b", 0 0, L_0x59d7fb39d5f0;  alias, 1 drivers
v0x59d7fb392b90_0 .net "out", 0 0, L_0x59d7fb39d6a0;  alias, 1 drivers
S_0x59d7fb3931b0 .scope module, "and_gate2" "And" 8 15, 5 3 0, S_0x59d7fb391b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb3941e0_0 .net "in_a", 0 0, L_0x59d7fb39e360;  alias, 1 drivers
v0x59d7fb394280_0 .net "in_b", 0 0, L_0x59d7fb39d750;  alias, 1 drivers
v0x59d7fb394370_0 .net "out", 0 0, L_0x59d7fb39d8b0;  alias, 1 drivers
v0x59d7fb394490_0 .net "temp_out", 0 0, L_0x59d7fb39d800;  1 drivers
S_0x59d7fb393390 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb3931b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39d800 .functor NAND 1, L_0x59d7fb39e360, L_0x59d7fb39d750, C4<1>, C4<1>;
v0x59d7fb393600_0 .net "in_a", 0 0, L_0x59d7fb39e360;  alias, 1 drivers
v0x59d7fb393710_0 .net "in_b", 0 0, L_0x59d7fb39d750;  alias, 1 drivers
v0x59d7fb3937d0_0 .net "out", 0 0, L_0x59d7fb39d800;  alias, 1 drivers
S_0x59d7fb3938f0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb3931b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb394030_0 .net "in_a", 0 0, L_0x59d7fb39d800;  alias, 1 drivers
v0x59d7fb3940d0_0 .net "out", 0 0, L_0x59d7fb39d8b0;  alias, 1 drivers
S_0x59d7fb393b10 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb3938f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39d8b0 .functor NAND 1, L_0x59d7fb39d800, L_0x59d7fb39d800, C4<1>, C4<1>;
v0x59d7fb393d80_0 .net "in_a", 0 0, L_0x59d7fb39d800;  alias, 1 drivers
v0x59d7fb393e40_0 .net "in_b", 0 0, L_0x59d7fb39d800;  alias, 1 drivers
v0x59d7fb393f30_0 .net "out", 0 0, L_0x59d7fb39d8b0;  alias, 1 drivers
S_0x59d7fb3945e0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x59d7fb391b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb394d20_0 .net "in_a", 0 0, L_0x59d7fb39e360;  alias, 1 drivers
v0x59d7fb394dc0_0 .net "out", 0 0, L_0x59d7fb39d540;  alias, 1 drivers
S_0x59d7fb3947b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb3945e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39d540 .functor NAND 1, L_0x59d7fb39e360, L_0x59d7fb39e360, C4<1>, C4<1>;
v0x59d7fb394a00_0 .net "in_a", 0 0, L_0x59d7fb39e360;  alias, 1 drivers
v0x59d7fb394b50_0 .net "in_b", 0 0, L_0x59d7fb39e360;  alias, 1 drivers
v0x59d7fb394c10_0 .net "out", 0 0, L_0x59d7fb39d540;  alias, 1 drivers
S_0x59d7fb394ec0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x59d7fb391b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb395640_0 .net "in_a", 0 0, L_0x59d7fb39e2c0;  alias, 1 drivers
v0x59d7fb3956e0_0 .net "out", 0 0, L_0x59d7fb39d750;  alias, 1 drivers
S_0x59d7fb3950e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb394ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39d750 .functor NAND 1, L_0x59d7fb39e2c0, L_0x59d7fb39e2c0, C4<1>, C4<1>;
v0x59d7fb395350_0 .net "in_a", 0 0, L_0x59d7fb39e2c0;  alias, 1 drivers
v0x59d7fb3954a0_0 .net "in_b", 0 0, L_0x59d7fb39e2c0;  alias, 1 drivers
v0x59d7fb395560_0 .net "out", 0 0, L_0x59d7fb39d750;  alias, 1 drivers
S_0x59d7fb3957e0 .scope module, "or_gate" "Or" 8 18, 9 3 0, S_0x59d7fb391b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb39b2b0_0 .net "branch1_out", 0 0, L_0x59d7fb39dac0;  1 drivers
v0x59d7fb39b3e0_0 .net "branch2_out", 0 0, L_0x59d7fb39dde0;  1 drivers
v0x59d7fb39b530_0 .net "in_a", 0 0, L_0x59d7fb39d6a0;  alias, 1 drivers
v0x59d7fb39b600_0 .net "in_b", 0 0, L_0x59d7fb39d8b0;  alias, 1 drivers
v0x59d7fb39b6a0_0 .net "out", 0 0, L_0x59d7fb39e100;  alias, 1 drivers
v0x59d7fb39b740_0 .net "temp1_out", 0 0, L_0x59d7fb39da10;  1 drivers
v0x59d7fb39b7e0_0 .net "temp2_out", 0 0, L_0x59d7fb39dd30;  1 drivers
v0x59d7fb39b880_0 .net "temp3_out", 0 0, L_0x59d7fb39e050;  1 drivers
S_0x59d7fb395a60 .scope module, "and_gate" "And" 9 9, 5 3 0, S_0x59d7fb3957e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb396af0_0 .net "in_a", 0 0, L_0x59d7fb39d6a0;  alias, 1 drivers
v0x59d7fb396b90_0 .net "in_b", 0 0, L_0x59d7fb39d6a0;  alias, 1 drivers
v0x59d7fb396c50_0 .net "out", 0 0, L_0x59d7fb39da10;  alias, 1 drivers
v0x59d7fb396d70_0 .net "temp_out", 0 0, L_0x59d7fb39d960;  1 drivers
S_0x59d7fb395cd0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb395a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39d960 .functor NAND 1, L_0x59d7fb39d6a0, L_0x59d7fb39d6a0, C4<1>, C4<1>;
v0x59d7fb395f40_0 .net "in_a", 0 0, L_0x59d7fb39d6a0;  alias, 1 drivers
v0x59d7fb396000_0 .net "in_b", 0 0, L_0x59d7fb39d6a0;  alias, 1 drivers
v0x59d7fb396150_0 .net "out", 0 0, L_0x59d7fb39d960;  alias, 1 drivers
S_0x59d7fb396250 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb395a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb396940_0 .net "in_a", 0 0, L_0x59d7fb39d960;  alias, 1 drivers
v0x59d7fb3969e0_0 .net "out", 0 0, L_0x59d7fb39da10;  alias, 1 drivers
S_0x59d7fb396420 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb396250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39da10 .functor NAND 1, L_0x59d7fb39d960, L_0x59d7fb39d960, C4<1>, C4<1>;
v0x59d7fb396690_0 .net "in_a", 0 0, L_0x59d7fb39d960;  alias, 1 drivers
v0x59d7fb396750_0 .net "in_b", 0 0, L_0x59d7fb39d960;  alias, 1 drivers
v0x59d7fb396840_0 .net "out", 0 0, L_0x59d7fb39da10;  alias, 1 drivers
S_0x59d7fb396ee0 .scope module, "and_gate2" "And" 9 13, 5 3 0, S_0x59d7fb3957e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb397f10_0 .net "in_a", 0 0, L_0x59d7fb39d8b0;  alias, 1 drivers
v0x59d7fb397fb0_0 .net "in_b", 0 0, L_0x59d7fb39d8b0;  alias, 1 drivers
v0x59d7fb398070_0 .net "out", 0 0, L_0x59d7fb39dd30;  alias, 1 drivers
v0x59d7fb398190_0 .net "temp_out", 0 0, L_0x59d7fb39dc80;  1 drivers
S_0x59d7fb3970c0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb396ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39dc80 .functor NAND 1, L_0x59d7fb39d8b0, L_0x59d7fb39d8b0, C4<1>, C4<1>;
v0x59d7fb397330_0 .net "in_a", 0 0, L_0x59d7fb39d8b0;  alias, 1 drivers
v0x59d7fb3973f0_0 .net "in_b", 0 0, L_0x59d7fb39d8b0;  alias, 1 drivers
v0x59d7fb397540_0 .net "out", 0 0, L_0x59d7fb39dc80;  alias, 1 drivers
S_0x59d7fb397640 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb396ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb397d60_0 .net "in_a", 0 0, L_0x59d7fb39dc80;  alias, 1 drivers
v0x59d7fb397e00_0 .net "out", 0 0, L_0x59d7fb39dd30;  alias, 1 drivers
S_0x59d7fb397810 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb397640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39dd30 .functor NAND 1, L_0x59d7fb39dc80, L_0x59d7fb39dc80, C4<1>, C4<1>;
v0x59d7fb397a80_0 .net "in_a", 0 0, L_0x59d7fb39dc80;  alias, 1 drivers
v0x59d7fb397b70_0 .net "in_b", 0 0, L_0x59d7fb39dc80;  alias, 1 drivers
v0x59d7fb397c60_0 .net "out", 0 0, L_0x59d7fb39dd30;  alias, 1 drivers
S_0x59d7fb398300 .scope module, "and_gate3" "And" 9 17, 5 3 0, S_0x59d7fb3957e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x59d7fb399340_0 .net "in_a", 0 0, L_0x59d7fb39dac0;  alias, 1 drivers
v0x59d7fb399410_0 .net "in_b", 0 0, L_0x59d7fb39dde0;  alias, 1 drivers
v0x59d7fb3994e0_0 .net "out", 0 0, L_0x59d7fb39e050;  alias, 1 drivers
v0x59d7fb399600_0 .net "temp_out", 0 0, L_0x59d7fb39dfa0;  1 drivers
S_0x59d7fb3984e0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x59d7fb398300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39dfa0 .functor NAND 1, L_0x59d7fb39dac0, L_0x59d7fb39dde0, C4<1>, C4<1>;
v0x59d7fb398730_0 .net "in_a", 0 0, L_0x59d7fb39dac0;  alias, 1 drivers
v0x59d7fb398810_0 .net "in_b", 0 0, L_0x59d7fb39dde0;  alias, 1 drivers
v0x59d7fb3988d0_0 .net "out", 0 0, L_0x59d7fb39dfa0;  alias, 1 drivers
S_0x59d7fb398a20 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x59d7fb398300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb399190_0 .net "in_a", 0 0, L_0x59d7fb39dfa0;  alias, 1 drivers
v0x59d7fb399230_0 .net "out", 0 0, L_0x59d7fb39e050;  alias, 1 drivers
S_0x59d7fb398c40 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb398a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39e050 .functor NAND 1, L_0x59d7fb39dfa0, L_0x59d7fb39dfa0, C4<1>, C4<1>;
v0x59d7fb398eb0_0 .net "in_a", 0 0, L_0x59d7fb39dfa0;  alias, 1 drivers
v0x59d7fb398fa0_0 .net "in_b", 0 0, L_0x59d7fb39dfa0;  alias, 1 drivers
v0x59d7fb399090_0 .net "out", 0 0, L_0x59d7fb39e050;  alias, 1 drivers
S_0x59d7fb399750 .scope module, "not_gate" "Not" 9 10, 7 3 0, S_0x59d7fb3957e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb399e80_0 .net "in_a", 0 0, L_0x59d7fb39da10;  alias, 1 drivers
v0x59d7fb399f20_0 .net "out", 0 0, L_0x59d7fb39dac0;  alias, 1 drivers
S_0x59d7fb399920 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb399750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39dac0 .functor NAND 1, L_0x59d7fb39da10, L_0x59d7fb39da10, C4<1>, C4<1>;
v0x59d7fb399b90_0 .net "in_a", 0 0, L_0x59d7fb39da10;  alias, 1 drivers
v0x59d7fb399c50_0 .net "in_b", 0 0, L_0x59d7fb39da10;  alias, 1 drivers
v0x59d7fb399da0_0 .net "out", 0 0, L_0x59d7fb39dac0;  alias, 1 drivers
S_0x59d7fb39a020 .scope module, "not_gate2" "Not" 9 14, 7 3 0, S_0x59d7fb3957e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb39a7f0_0 .net "in_a", 0 0, L_0x59d7fb39dd30;  alias, 1 drivers
v0x59d7fb39a890_0 .net "out", 0 0, L_0x59d7fb39dde0;  alias, 1 drivers
S_0x59d7fb39a290 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb39a020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39dde0 .functor NAND 1, L_0x59d7fb39dd30, L_0x59d7fb39dd30, C4<1>, C4<1>;
v0x59d7fb39a500_0 .net "in_a", 0 0, L_0x59d7fb39dd30;  alias, 1 drivers
v0x59d7fb39a5c0_0 .net "in_b", 0 0, L_0x59d7fb39dd30;  alias, 1 drivers
v0x59d7fb39a710_0 .net "out", 0 0, L_0x59d7fb39dde0;  alias, 1 drivers
S_0x59d7fb39a990 .scope module, "not_gate3" "Not" 9 18, 7 3 0, S_0x59d7fb3957e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x59d7fb39b130_0 .net "in_a", 0 0, L_0x59d7fb39e050;  alias, 1 drivers
v0x59d7fb39b1d0_0 .net "out", 0 0, L_0x59d7fb39e100;  alias, 1 drivers
S_0x59d7fb39abb0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x59d7fb39a990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x59d7fb39e100 .functor NAND 1, L_0x59d7fb39e050, L_0x59d7fb39e050, C4<1>, C4<1>;
v0x59d7fb39ae20_0 .net "in_a", 0 0, L_0x59d7fb39e050;  alias, 1 drivers
v0x59d7fb39aee0_0 .net "in_b", 0 0, L_0x59d7fb39e050;  alias, 1 drivers
v0x59d7fb39b030_0 .net "out", 0 0, L_0x59d7fb39e100;  alias, 1 drivers
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "Add16/src/Add16.vh";
    "./FullAdder/src/FullAdder.vh";
    "./HalfAdder/src/HalfAdder.vh";
    "./And/src/And.vh";
    "./Nand/src/Nand.vh";
    "./Not/src/Not.vh";
    "./Xor/src/Xor.vh";
    "./Or/src/Or.vh";
