# (c) Copyright 2012-2020 PRO DESIGN Electronic GmbH.                     
# All rights reserved.                                                    
#                                                                         
# This file is owned and controlled by PRO DESIGN and must be used solely 
# for design, simulation, implementation and creation of design files     
# limited to profpga systems or technologies. Use with non-profpga        
# systems or technologies is expressly prohibited and immediately         
# terminates your license.                                                
#                                                                         
# PRO DESIGN IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY
# FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR PRO DESIGN SYSTEMS. BY 
# PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE             
# IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, PRO DESIGN IS  
# MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY      
# CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY       
# RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION. PRO DESIGN EXPRESSLY    
# DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE   
# IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR          
# REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF         
# INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A   
# PARTICULAR PURPOSE.                                                     
#                                                                         
# PRO DESIGN products are not intended for use in life support appliances,
# devices, or systems. Use in such applications are expressly             
# prohibited.                                                             
#                                                                         
# This file was generated by profpga_brdgen version 14.0 
#   on Tue Jul 23 17:41:38 2024 


# FPGA module FM-XCVU19P-R1 
# pins which are not connected to an x-board 
set_property  IOSTANDARD LVDS [get_ports {CLK0_N}]
set_property  PACKAGE_PIN BY37 [get_ports {CLK0_N}]
set_property  IOSTANDARD LVDS [get_ports {CLK0_P}]
set_property  PACKAGE_PIN BW37 [get_ports {CLK0_P}]
set_property  IOSTANDARD LVDS [get_ports {CLK1_N}]
set_property  PACKAGE_PIN CA40 [get_ports {CLK1_N}]
set_property  IOSTANDARD LVDS [get_ports {CLK1_P}]
set_property  PACKAGE_PIN CA39 [get_ports {CLK1_P}]
set_property  IOSTANDARD LVDS [get_ports {CLK2_N}]
set_property  PACKAGE_PIN BM32 [get_ports {CLK2_N}]
set_property  IOSTANDARD LVDS [get_ports {CLK2_P}]
set_property  PACKAGE_PIN BL32 [get_ports {CLK2_P}]
set_property  IOSTANDARD LVDS [get_ports {CLK3_N}]
set_property  PACKAGE_PIN BK32 [get_ports {CLK3_N}]
set_property  IOSTANDARD LVDS [get_ports {CLK3_P}]
set_property  PACKAGE_PIN BJ32 [get_ports {CLK3_P}]
set_property  IOSTANDARD LVDS [get_ports {CLK4_N}]
set_property  PACKAGE_PIN BY39 [get_ports {CLK4_N}]
set_property  IOSTANDARD LVDS [get_ports {CLK4_P}]
set_property  PACKAGE_PIN BY38 [get_ports {CLK4_P}]
set_property  IOSTANDARD LVDS [get_ports {CLK5_N}]
set_property  PACKAGE_PIN CA37 [get_ports {CLK5_N}]
set_property  IOSTANDARD LVDS [get_ports {CLK5_P}]
set_property  PACKAGE_PIN CA36 [get_ports {CLK5_P}]
set_property  IOSTANDARD LVDS [get_ports {CLK6_N}]
set_property  PACKAGE_PIN BM31 [get_ports {CLK6_N}]
set_property  IOSTANDARD LVDS [get_ports {CLK6_P}]
set_property  PACKAGE_PIN BL31 [get_ports {CLK6_P}]
set_property  IOSTANDARD LVDS [get_ports {CLK7_N}]
set_property  PACKAGE_PIN BK33 [get_ports {CLK7_N}]
set_property  IOSTANDARD LVDS [get_ports {CLK7_P}]
set_property  PACKAGE_PIN BJ33 [get_ports {CLK7_P}]
set_property  IOSTANDARD LVDS [get_ports {SYNC0_N}]
set_property  PACKAGE_PIN CC34 [get_ports {SYNC0_N}]
set_property  IOSTANDARD LVDS [get_ports {SYNC0_P}]
set_property  PACKAGE_PIN CB34 [get_ports {SYNC0_P}]
set_property  IOSTANDARD LVDS [get_ports {SYNC1_N}]
set_property  PACKAGE_PIN CB41 [get_ports {SYNC1_N}]
set_property  IOSTANDARD LVDS [get_ports {SYNC1_P}]
set_property  PACKAGE_PIN CA41 [get_ports {SYNC1_P}]
set_property  IOSTANDARD LVDS [get_ports {SYNC2_N}]
set_property  PACKAGE_PIN BL30 [get_ports {SYNC2_N}]
set_property  IOSTANDARD LVDS [get_ports {SYNC2_P}]
set_property  PACKAGE_PIN BK30 [get_ports {SYNC2_P}]
set_property  IOSTANDARD LVDS [get_ports {SYNC3_N}]
set_property  PACKAGE_PIN BG33 [get_ports {SYNC3_N}]
set_property  IOSTANDARD LVDS [get_ports {SYNC3_P}]
set_property  PACKAGE_PIN BG34 [get_ports {SYNC3_P}]
set_property  IOSTANDARD LVDS [get_ports {SYNC4_N}]
set_property  PACKAGE_PIN CC38 [get_ports {SYNC4_N}]
set_property  IOSTANDARD LVDS [get_ports {SYNC4_P}]
set_property  PACKAGE_PIN CB38 [get_ports {SYNC4_P}]
set_property  IOSTANDARD LVDS [get_ports {SYNC5_N}]
set_property  PACKAGE_PIN CB37 [get_ports {SYNC5_N}]
set_property  IOSTANDARD LVDS [get_ports {SYNC5_P}]
set_property  PACKAGE_PIN CB36 [get_ports {SYNC5_P}]
set_property  IOSTANDARD LVDS [get_ports {SYNC6_N}]
set_property  PACKAGE_PIN BU32 [get_ports {SYNC6_N}]
set_property  IOSTANDARD LVDS [get_ports {SYNC6_P}]
set_property  PACKAGE_PIN BT32 [get_ports {SYNC6_P}]
set_property  IOSTANDARD LVDS [get_ports {SYNC7_N}]
set_property  PACKAGE_PIN BG31 [get_ports {SYNC7_N}]
set_property  IOSTANDARD LVDS [get_ports {SYNC7_P}]
set_property  PACKAGE_PIN BG32 [get_ports {SYNC7_P}]
set_property  IOSTANDARD LVDS [get_ports {SRC_CLK0_N}]
set_property  PACKAGE_PIN BW35 [get_ports {SRC_CLK0_N}]
set_property  IOSTANDARD LVDS [get_ports {SRC_CLK0_P}]
set_property  PACKAGE_PIN BV35 [get_ports {SRC_CLK0_P}]
set_property  IOSTANDARD LVDS [get_ports {SRC_CLK1_N}]
set_property  PACKAGE_PIN BR40 [get_ports {SRC_CLK1_N}]
set_property  IOSTANDARD LVDS [get_ports {SRC_CLK1_P}]
set_property  PACKAGE_PIN BR39 [get_ports {SRC_CLK1_P}]
set_property  IOSTANDARD LVDS [get_ports {SRC_CLK2_N}]
set_property  PACKAGE_PIN BU31 [get_ports {SRC_CLK2_N}]
set_property  IOSTANDARD LVDS [get_ports {SRC_CLK2_P}]
set_property  PACKAGE_PIN BT31 [get_ports {SRC_CLK2_P}]
set_property  IOSTANDARD LVDS [get_ports {SRC_CLK3_N}]
set_property  PACKAGE_PIN BN33 [get_ports {SRC_CLK3_N}]
set_property  IOSTANDARD LVDS [get_ports {SRC_CLK3_P}]
set_property  PACKAGE_PIN BN34 [get_ports {SRC_CLK3_P}]
set_property  IOSTANDARD LVDS [get_ports {SRC_SYNC0_N}]
set_property  PACKAGE_PIN BV38 [get_ports {SRC_SYNC0_N}]
set_property  IOSTANDARD LVDS [get_ports {SRC_SYNC0_P}]
set_property  PACKAGE_PIN BU38 [get_ports {SRC_SYNC0_P}]
set_property  IOSTANDARD LVDS [get_ports {SRC_SYNC1_N}]
set_property  PACKAGE_PIN BW41 [get_ports {SRC_SYNC1_N}]
set_property  IOSTANDARD LVDS [get_ports {SRC_SYNC1_P}]
set_property  PACKAGE_PIN BV41 [get_ports {SRC_SYNC1_P}]
set_property  IOSTANDARD LVDS [get_ports {SRC_SYNC2_N}]
set_property  PACKAGE_PIN BT30 [get_ports {SRC_SYNC2_N}]
set_property  IOSTANDARD LVDS [get_ports {SRC_SYNC2_P}]
set_property  PACKAGE_PIN BR30 [get_ports {SRC_SYNC2_P}]
set_property  IOSTANDARD LVDS [get_ports {SRC_SYNC3_N}]
set_property  PACKAGE_PIN BU33 [get_ports {SRC_SYNC3_N}]
set_property  IOSTANDARD LVDS [get_ports {SRC_SYNC3_P}]
set_property  PACKAGE_PIN BU34 [get_ports {SRC_SYNC3_P}]
set_property  IOSTANDARD LVCMOS18 [get_ports {DMBI_H2F[*]}]
set_property  PACKAGE_PIN BY35 [get_ports {DMBI_H2F[19]}]
set_property  PACKAGE_PIN BV36 [get_ports {DMBI_H2F[18]}]
set_property  PACKAGE_PIN BR38 [get_ports {DMBI_H2F[17]}]
set_property  PACKAGE_PIN BR37 [get_ports {DMBI_H2F[16]}]
set_property  PACKAGE_PIN CC39 [get_ports {DMBI_H2F[15]}]
set_property  PACKAGE_PIN CB39 [get_ports {DMBI_H2F[14]}]
set_property  PACKAGE_PIN CC41 [get_ports {DMBI_H2F[13]}]
set_property  PACKAGE_PIN CC40 [get_ports {DMBI_H2F[12]}]
set_property  PACKAGE_PIN BV39 [get_ports {DMBI_H2F[11]}]
set_property  PACKAGE_PIN BU39 [get_ports {DMBI_H2F[10]}]
set_property  PACKAGE_PIN BW40 [get_ports {DMBI_H2F[9]}]
set_property  PACKAGE_PIN BV40 [get_ports {DMBI_H2F[8]}]
set_property  PACKAGE_PIN BT40 [get_ports {DMBI_H2F[7]}]
set_property  PACKAGE_PIN BT39 [get_ports {DMBI_H2F[6]}]
set_property  PACKAGE_PIN BU41 [get_ports {DMBI_H2F[5]}]
set_property  PACKAGE_PIN BT41 [get_ports {DMBI_H2F[4]}]
set_property  PACKAGE_PIN BU37 [get_ports {DMBI_H2F[3]}]
set_property  PACKAGE_PIN BT37 [get_ports {DMBI_H2F[2]}]
set_property  PACKAGE_PIN BT36 [get_ports {DMBI_H2F[1]}]
set_property  PACKAGE_PIN BT35 [get_ports {DMBI_H2F[0]}]
set_property  IOSTANDARD LVCMOS18 [get_ports {DMBI_F2H[*]}]
set_property  PACKAGE_PIN BT34 [get_ports {DMBI_F2H[19]}]
set_property  PACKAGE_PIN BR34 [get_ports {DMBI_F2H[18]}]
set_property  PACKAGE_PIN BP30 [get_ports {DMBI_F2H[17]}]
set_property  PACKAGE_PIN BP31 [get_ports {DMBI_F2H[16]}]
set_property  PACKAGE_PIN BN30 [get_ports {DMBI_F2H[15]}]
set_property  PACKAGE_PIN BN31 [get_ports {DMBI_F2H[14]}]
set_property  PACKAGE_PIN BM33 [get_ports {DMBI_F2H[13]}]
set_property  PACKAGE_PIN BM34 [get_ports {DMBI_F2H[12]}]
set_property  PACKAGE_PIN BR32 [get_ports {DMBI_F2H[11]}]
set_property  PACKAGE_PIN BR33 [get_ports {DMBI_F2H[10]}]
set_property  PACKAGE_PIN BF31 [get_ports {DMBI_F2H[9]}]
set_property  PACKAGE_PIN BF32 [get_ports {DMBI_F2H[8]}]
set_property  PACKAGE_PIN BL34 [get_ports {DMBI_F2H[7]}]
set_property  PACKAGE_PIN BK34 [get_ports {DMBI_F2H[6]}]
set_property  PACKAGE_PIN BE32 [get_ports {DMBI_F2H[5]}]
set_property  PACKAGE_PIN BE33 [get_ports {DMBI_F2H[4]}]
set_property  PACKAGE_PIN BJ30 [get_ports {DMBI_F2H[3]}]
set_property  PACKAGE_PIN BJ31 [get_ports {DMBI_F2H[2]}]
set_property  PACKAGE_PIN BH30 [get_ports {DMBI_F2H[1]}]
set_property  PACKAGE_PIN BH31 [get_ports {DMBI_F2H[0]}]
set_property  IOSTANDARD LVCMOS18 [get_ports {LED_BLUE_LED}]
set_property  PACKAGE_PIN BE29 [get_ports {LED_BLUE_LED}]
set_property  IOSTANDARD LVCMOS18 [get_ports {LED_YELLOW_LED}]
set_property  PACKAGE_PIN BE30 [get_ports {LED_YELLOW_LED}]
set_property  IOSTANDARD LVCMOS18 [get_ports {LED_RED_LED}]
set_property  PACKAGE_PIN BF34 [get_ports {LED_RED_LED}]
set_property  IOSTANDARD LVCMOS18 [get_ports {LED_GREEN_LED}]
set_property  PACKAGE_PIN BE34 [get_ports {LED_GREEN_LED}]
set_property  IOSTANDARD LVCMOS18 [get_ports {LED_BLUE2_LED}]
set_property  PACKAGE_PIN BP32 [get_ports {LED_BLUE2_LED}]
set_property  IOSTANDARD LVCMOS18 [get_ports {LED_YELLOW2_LED}]
set_property  PACKAGE_PIN BU36 [get_ports {LED_YELLOW2_LED}]
set_property  IOSTANDARD LVCMOS18 [get_ports {LED_RED2_LED}]
set_property  PACKAGE_PIN BH34 [get_ports {LED_RED2_LED}]
set_property  IOSTANDARD LVCMOS18 [get_ports {LED_GREEN2_LED}]
set_property  PACKAGE_PIN BH33 [get_ports {LED_GREEN2_LED}]

# pins which are connected to motherboard connector FA1_TA0 
# and connector BA1 on x-board EB-PDS-GBITETHERNET-R1 
set_property  PACKAGE_PIN F15 [get_ports {fa1_ta0_eb1_ETH1_CLK_TO_MAC}]
set_property  PACKAGE_PIN T15 [get_ports {fa1_ta0_eb1_ETH1_COL_CLK_MAC_FREQ}]
set_property  PACKAGE_PIN R15 [get_ports {fa1_ta0_eb1_ETH1_CRS_RGMII_SEL0}]
set_property  PACKAGE_PIN P13 [get_ports {fa1_ta0_eb1_ETH1_GTX_CLK_TCK}]
set_property  PACKAGE_PIN A16 [get_ports {fa1_ta0_eb1_ETH1_MDC}]
set_property  PACKAGE_PIN B16 [get_ports {fa1_ta0_eb1_ETH1_MDIO}]
set_property  PACKAGE_PIN K8 [get_ports {fa1_ta0_eb1_ETH1_NINTERRUPT}]
set_property  PACKAGE_PIN F9 [get_ports {fa1_ta0_eb1_ETH1_NRESET}]
set_property  PACKAGE_PIN K10 [get_ports {fa1_ta0_eb1_ETH1_RX_CLK}]
set_property  PACKAGE_PIN K9 [get_ports {fa1_ta0_eb1_ETH1_RX_DV_RCK}]
set_property  PACKAGE_PIN R13 [get_ports {fa1_ta0_eb1_ETH1_RX_ER_RXDV_ER}]
set_property  PACKAGE_PIN R14 [get_ports {fa1_ta0_eb1_ETH1_RXD0_RX0}]
set_property  PACKAGE_PIN T14 [get_ports {fa1_ta0_eb1_ETH1_RXD1_RX1}]
set_property  PACKAGE_PIN M13 [get_ports {fa1_ta0_eb1_ETH1_RXD2_RX2}]
set_property  PACKAGE_PIN N13 [get_ports {fa1_ta0_eb1_ETH1_RXD3_RX3}]
set_property  PACKAGE_PIN M14 [get_ports {fa1_ta0_eb1_ETH1_RXD4}]
set_property  PACKAGE_PIN N14 [get_ports {fa1_ta0_eb1_ETH1_RXD5}]
set_property  PACKAGE_PIN N15 [get_ports {fa1_ta0_eb1_ETH1_RXD6}]
set_property  PACKAGE_PIN P15 [get_ports {fa1_ta0_eb1_ETH1_RXD7}]
set_property  PACKAGE_PIN G14 [get_ports {fa1_ta0_eb1_ETH1_TX_CLK_RGMII_SEL1}]
set_property  PACKAGE_PIN C13 [get_ports {fa1_ta0_eb1_ETH1_TX_EN_TXEN_ER}]
set_property  PACKAGE_PIN D13 [get_ports {fa1_ta0_eb1_ETH1_TX_ER}]
set_property  PACKAGE_PIN C15 [get_ports {fa1_ta0_eb1_ETH1_TXD0_TX0}]
set_property  PACKAGE_PIN C16 [get_ports {fa1_ta0_eb1_ETH1_TXD1_TX1}]
set_property  PACKAGE_PIN A14 [get_ports {fa1_ta0_eb1_ETH1_TXD2_TX2}]
set_property  PACKAGE_PIN A15 [get_ports {fa1_ta0_eb1_ETH1_TXD3_TX3}]
set_property  PACKAGE_PIN B14 [get_ports {fa1_ta0_eb1_ETH1_TXD4}]
set_property  PACKAGE_PIN C14 [get_ports {fa1_ta0_eb1_ETH1_TXD5}]
set_property  PACKAGE_PIN A12 [get_ports {fa1_ta0_eb1_ETH1_TXD6}]
set_property  PACKAGE_PIN B12 [get_ports {fa1_ta0_eb1_ETH1_TXD7}]
set_property  PACKAGE_PIN H15 [get_ports {fa1_ta0_eb1_ETH2_CLK_TO_MAC}]
set_property  PACKAGE_PIN A7 [get_ports {fa1_ta0_eb1_ETH2_COL_CLK_MAC_FREQ}]
set_property  PACKAGE_PIN B7 [get_ports {fa1_ta0_eb1_ETH2_CRS_RGMII_SEL0}]
set_property  PACKAGE_PIN F6 [get_ports {fa1_ta0_eb1_ETH2_GTX_CLK_TCK}]
set_property  PACKAGE_PIN F4 [get_ports {fa1_ta0_eb1_ETH2_MDC}]
set_property  PACKAGE_PIN F5 [get_ports {fa1_ta0_eb1_ETH2_MDIO}]
set_property  PACKAGE_PIN F14 [get_ports {fa1_ta0_eb1_ETH2_NINTERRUPT}]
set_property  PACKAGE_PIN G13 [get_ports {fa1_ta0_eb1_ETH2_NRESET}]
set_property  PACKAGE_PIN H10 [get_ports {fa1_ta0_eb1_ETH2_RX_CLK}]
set_property  PACKAGE_PIN G9 [get_ports {fa1_ta0_eb1_ETH2_RX_DV_RCK}]
set_property  PACKAGE_PIN F7 [get_ports {fa1_ta0_eb1_ETH2_RX_ER_RXDV_ER}]
set_property  PACKAGE_PIN C5 [get_ports {fa1_ta0_eb1_ETH2_RXD0_RX0}]
set_property  PACKAGE_PIN D5 [get_ports {fa1_ta0_eb1_ETH2_RXD1_RX1}]
set_property  PACKAGE_PIN D6 [get_ports {fa1_ta0_eb1_ETH2_RXD2_RX2}]
set_property  PACKAGE_PIN D7 [get_ports {fa1_ta0_eb1_ETH2_RXD3_RX3}]
set_property  PACKAGE_PIN B6 [get_ports {fa1_ta0_eb1_ETH2_RXD4}]
set_property  PACKAGE_PIN C6 [get_ports {fa1_ta0_eb1_ETH2_RXD5}]
set_property  PACKAGE_PIN A5 [get_ports {fa1_ta0_eb1_ETH2_RXD6}]
set_property  PACKAGE_PIN A6 [get_ports {fa1_ta0_eb1_ETH2_RXD7}]
set_property  PACKAGE_PIN H13 [get_ports {fa1_ta0_eb1_ETH2_TX_CLK_RGMII_SEL1}]
set_property  PACKAGE_PIN F1 [get_ports {fa1_ta0_eb1_ETH2_TX_EN_TXEN_ER}]
set_property  PACKAGE_PIN F2 [get_ports {fa1_ta0_eb1_ETH2_TX_ER}]
set_property  PACKAGE_PIN B4 [get_ports {fa1_ta0_eb1_ETH2_TXD0_TX0}]
set_property  PACKAGE_PIN C4 [get_ports {fa1_ta0_eb1_ETH2_TXD1_TX1}]
set_property  PACKAGE_PIN E2 [get_ports {fa1_ta0_eb1_ETH2_TXD2_TX2}]
set_property  PACKAGE_PIN E3 [get_ports {fa1_ta0_eb1_ETH2_TXD3_TX3}]
set_property  PACKAGE_PIN C3 [get_ports {fa1_ta0_eb1_ETH2_TXD4}]
set_property  PACKAGE_PIN D3 [get_ports {fa1_ta0_eb1_ETH2_TXD5}]
set_property  PACKAGE_PIN E4 [get_ports {fa1_ta0_eb1_ETH2_TXD6}]
set_property  PACKAGE_PIN E5 [get_ports {fa1_ta0_eb1_ETH2_TXD7}]

# pins which are connected to motherboard connector FA1_TA1 
# and connector BA1 on x-board EB-PDS-DDR4-R5 
set_property  PACKAGE_PIN V34 [get_ports {fa1_ta1_eb1_BUTTON1}]
set_property  PACKAGE_PIN E33 [get_ports {fa1_ta1_eb1_BUTTON2}]
set_property  PACKAGE_PIN K28 [get_ports {fa1_ta1_eb1_BUTTON3}]
set_property  PACKAGE_PIN N38 [get_ports {fa1_ta1_eb1_CLK_IN_N}]
set_property  PACKAGE_PIN P38 [get_ports {fa1_ta1_eb1_CLK_IN_P}]
set_property  PACKAGE_PIN R39 [get_ports {fa1_ta1_eb1_DDR4_A0}]
set_property  PACKAGE_PIN R40 [get_ports {fa1_ta1_eb1_DDR4_A1}]
set_property  PACKAGE_PIN W40 [get_ports {fa1_ta1_eb1_DDR4_A2}]
set_property  PACKAGE_PIN V40 [get_ports {fa1_ta1_eb1_DDR4_A3}]
set_property  PACKAGE_PIN U37 [get_ports {fa1_ta1_eb1_DDR4_A4}]
set_property  PACKAGE_PIN U38 [get_ports {fa1_ta1_eb1_DDR4_A5}]
set_property  PACKAGE_PIN W38 [get_ports {fa1_ta1_eb1_DDR4_A6}]
set_property  PACKAGE_PIN V38 [get_ports {fa1_ta1_eb1_DDR4_A7}]
set_property  PACKAGE_PIN T39 [get_ports {fa1_ta1_eb1_DDR4_A8}]
set_property  PACKAGE_PIN T40 [get_ports {fa1_ta1_eb1_DDR4_A9}]
set_property  PACKAGE_PIN L39 [get_ports {fa1_ta1_eb1_DDR4_A10_AP}]
set_property  PACKAGE_PIN L40 [get_ports {fa1_ta1_eb1_DDR4_A11}]
set_property  PACKAGE_PIN P40 [get_ports {fa1_ta1_eb1_DDR4_A12_BC_N}]
set_property  PACKAGE_PIN N40 [get_ports {fa1_ta1_eb1_DDR4_A13}]
set_property  PACKAGE_PIN M37 [get_ports {fa1_ta1_eb1_DDR4_A14_WE_N}]
set_property  PACKAGE_PIN L37 [get_ports {fa1_ta1_eb1_DDR4_A15_CAS_N}]
set_property  PACKAGE_PIN N39 [get_ports {fa1_ta1_eb1_DDR4_A16_RAS_N}]
set_property  PACKAGE_PIN W37 [get_ports {fa1_ta1_eb1_DDR4_ACT_N}]
set_property  PACKAGE_PIN U34 [get_ports {fa1_ta1_eb1_DDR4_ALERT_N}]
set_property  PACKAGE_PIN M39 [get_ports {fa1_ta1_eb1_DDR4_BA0}]
set_property  PACKAGE_PIN R37 [get_ports {fa1_ta1_eb1_DDR4_BA1}]
set_property  PACKAGE_PIN P37 [get_ports {fa1_ta1_eb1_DDR4_BG0}]
set_property  PACKAGE_PIN R35 [get_ports {fa1_ta1_eb1_DDR4_BG1}]
set_property  PACKAGE_PIN U36 [get_ports {fa1_ta1_eb1_DDR4_C0_CKE1}]
set_property  PACKAGE_PIN V35 [get_ports {fa1_ta1_eb1_DDR4_C1_CS1}]
set_property  PACKAGE_PIN V36 [get_ports {fa1_ta1_eb1_DDR4_C2_ODT1}]
set_property  PACKAGE_PIN U39 [get_ports {fa1_ta1_eb1_DDR4_CK_C}]
set_property  PACKAGE_PIN V39 [get_ports {fa1_ta1_eb1_DDR4_CK_T}]
set_property  PACKAGE_PIN M38 [get_ports {fa1_ta1_eb1_DDR4_CKE}]
set_property  PACKAGE_PIN K37 [get_ports {fa1_ta1_eb1_DDR4_CS_N}]
set_property  PACKAGE_PIN E38 [get_ports {fa1_ta1_eb1_DDR4_DQ00_D0_DX00}]
set_property  PACKAGE_PIN D38 [get_ports {fa1_ta1_eb1_DDR4_DQ00_D1_DX01}]
set_property  PACKAGE_PIN A39 [get_ports {fa1_ta1_eb1_DDR4_DQ00_D2_DX02}]
set_property  PACKAGE_PIN A40 [get_ports {fa1_ta1_eb1_DDR4_DQ00_D3_DX03}]
set_property  PACKAGE_PIN C38 [get_ports {fa1_ta1_eb1_DDR4_DQ00_D4_DX04}]
set_property  PACKAGE_PIN C39 [get_ports {fa1_ta1_eb1_DDR4_DQ00_D5_DX05}]
set_property  PACKAGE_PIN E39 [get_ports {fa1_ta1_eb1_DDR4_DQ00_D6_DX06}]
set_property  PACKAGE_PIN E40 [get_ports {fa1_ta1_eb1_DDR4_DQ00_D7_DX07}]
set_property  PACKAGE_PIN D40 [get_ports {fa1_ta1_eb1_DDR4_DQ00_DM_DBI_N}]
set_property  PACKAGE_PIN B39 [get_ports {fa1_ta1_eb1_DDR4_DQ00_DQS_C}]
set_property  PACKAGE_PIN B38 [get_ports {fa1_ta1_eb1_DDR4_DQ00_DQS_T}]
set_property  PACKAGE_PIN C40 [get_ports {fa1_ta1_eb1_DDR4_DQ00_TDQSn}]
set_property  PACKAGE_PIN C34 [get_ports {fa1_ta1_eb1_DDR4_DQ01_D0_DX08}]
set_property  PACKAGE_PIN B34 [get_ports {fa1_ta1_eb1_DDR4_DQ01_D1_DX09}]
set_property  PACKAGE_PIN B37 [get_ports {fa1_ta1_eb1_DDR4_DQ01_D2_DX10}]
set_property  PACKAGE_PIN A37 [get_ports {fa1_ta1_eb1_DDR4_DQ01_D3_DX11}]
set_property  PACKAGE_PIN D35 [get_ports {fa1_ta1_eb1_DDR4_DQ01_D4_DX12}]
set_property  PACKAGE_PIN D36 [get_ports {fa1_ta1_eb1_DDR4_DQ01_D5_DX13}]
set_property  PACKAGE_PIN C35 [get_ports {fa1_ta1_eb1_DDR4_DQ01_D6_DX14}]
set_property  PACKAGE_PIN C36 [get_ports {fa1_ta1_eb1_DDR4_DQ01_D7_DX15}]
set_property  PACKAGE_PIN A34 [get_ports {fa1_ta1_eb1_DDR4_DQ01_DM_DBI_N}]
set_property  PACKAGE_PIN A36 [get_ports {fa1_ta1_eb1_DDR4_DQ01_DQS_C}]
set_property  PACKAGE_PIN B36 [get_ports {fa1_ta1_eb1_DDR4_DQ01_DQS_T}]
set_property  PACKAGE_PIN A35 [get_ports {fa1_ta1_eb1_DDR4_DQ01_TDQSn}]
set_property  PACKAGE_PIN F32 [get_ports {fa1_ta1_eb1_DDR4_DQ02_D0_DX16}]
set_property  PACKAGE_PIN E32 [get_ports {fa1_ta1_eb1_DDR4_DQ02_D1_DX17}]
set_property  PACKAGE_PIN D32 [get_ports {fa1_ta1_eb1_DDR4_DQ02_D2_DX18}]
set_property  PACKAGE_PIN D31 [get_ports {fa1_ta1_eb1_DDR4_DQ02_D3_DX19}]
set_property  PACKAGE_PIN C31 [get_ports {fa1_ta1_eb1_DDR4_DQ02_D4_DX20}]
set_property  PACKAGE_PIN B31 [get_ports {fa1_ta1_eb1_DDR4_DQ02_D5_DX21}]
set_property  PACKAGE_PIN D33 [get_ports {fa1_ta1_eb1_DDR4_DQ02_D6_DX22}]
set_property  PACKAGE_PIN C33 [get_ports {fa1_ta1_eb1_DDR4_DQ02_D7_DX23}]
set_property  PACKAGE_PIN A32 [get_ports {fa1_ta1_eb1_DDR4_DQ02_DM_DBI_N}]
set_property  PACKAGE_PIN B32 [get_ports {fa1_ta1_eb1_DDR4_DQ02_DQS_C}]
set_property  PACKAGE_PIN B33 [get_ports {fa1_ta1_eb1_DDR4_DQ02_DQS_T}]
set_property  PACKAGE_PIN A31 [get_ports {fa1_ta1_eb1_DDR4_DQ02_TDQSn}]
set_property  PACKAGE_PIN H29 [get_ports {fa1_ta1_eb1_DDR4_DQ03_D0_DX24}]
set_property  PACKAGE_PIN H28 [get_ports {fa1_ta1_eb1_DDR4_DQ03_D1_DX25}]
set_property  PACKAGE_PIN E28 [get_ports {fa1_ta1_eb1_DDR4_DQ03_D2_DX26}]
set_property  PACKAGE_PIN E27 [get_ports {fa1_ta1_eb1_DDR4_DQ03_D3_DX27}]
set_property  PACKAGE_PIN J28 [get_ports {fa1_ta1_eb1_DDR4_DQ03_D4_DX28}]
set_property  PACKAGE_PIN J27 [get_ports {fa1_ta1_eb1_DDR4_DQ03_D5_DX29}]
set_property  PACKAGE_PIN G27 [get_ports {fa1_ta1_eb1_DDR4_DQ03_D6_DX30}]
set_property  PACKAGE_PIN F27 [get_ports {fa1_ta1_eb1_DDR4_DQ03_D7_DX31}]
set_property  PACKAGE_PIN G29 [get_ports {fa1_ta1_eb1_DDR4_DQ03_DM_DBI_N}]
set_property  PACKAGE_PIN E29 [get_ports {fa1_ta1_eb1_DDR4_DQ03_DQS_C}]
set_property  PACKAGE_PIN F29 [get_ports {fa1_ta1_eb1_DDR4_DQ03_DQS_T}]
set_property  PACKAGE_PIN G28 [get_ports {fa1_ta1_eb1_DDR4_DQ03_TDQSn}]
set_property  PACKAGE_PIN J37 [get_ports {fa1_ta1_eb1_DDR4_DQ04_D0_DX32}]
set_property  PACKAGE_PIN J38 [get_ports {fa1_ta1_eb1_DDR4_DQ04_D1_DX33}]
set_property  PACKAGE_PIN K39 [get_ports {fa1_ta1_eb1_DDR4_DQ04_D2_DX34}]
set_property  PACKAGE_PIN K40 [get_ports {fa1_ta1_eb1_DDR4_DQ04_D3_DX35}]
set_property  PACKAGE_PIN H38 [get_ports {fa1_ta1_eb1_DDR4_DQ04_D4_DX36}]
set_property  PACKAGE_PIN G38 [get_ports {fa1_ta1_eb1_DDR4_DQ04_D5_DX37}]
set_property  PACKAGE_PIN G37 [get_ports {fa1_ta1_eb1_DDR4_DQ04_D6_DX38}]
set_property  PACKAGE_PIN F37 [get_ports {fa1_ta1_eb1_DDR4_DQ04_D7_DX39}]
set_property  PACKAGE_PIN H39 [get_ports {fa1_ta1_eb1_DDR4_DQ04_DM_DBI_N}]
set_property  PACKAGE_PIN H40 [get_ports {fa1_ta1_eb1_DDR4_DQ04_DQS_C}]
set_property  PACKAGE_PIN J40 [get_ports {fa1_ta1_eb1_DDR4_DQ04_DQS_T}]
set_property  PACKAGE_PIN G39 [get_ports {fa1_ta1_eb1_DDR4_DQ04_TDQSn}]
set_property  PACKAGE_PIN N35 [get_ports {fa1_ta1_eb1_DDR4_DQ05_D0_DX40}]
set_property  PACKAGE_PIN N36 [get_ports {fa1_ta1_eb1_DDR4_DQ05_D1_DX41}]
set_property  PACKAGE_PIN M36 [get_ports {fa1_ta1_eb1_DDR4_DQ05_D2_DX42}]
set_property  PACKAGE_PIN L36 [get_ports {fa1_ta1_eb1_DDR4_DQ05_D3_DX43}]
set_property  PACKAGE_PIN N34 [get_ports {fa1_ta1_eb1_DDR4_DQ05_D4_DX44}]
set_property  PACKAGE_PIN M34 [get_ports {fa1_ta1_eb1_DDR4_DQ05_D5_DX45}]
set_property  PACKAGE_PIN L34 [get_ports {fa1_ta1_eb1_DDR4_DQ05_D6_DX46}]
set_property  PACKAGE_PIN L35 [get_ports {fa1_ta1_eb1_DDR4_DQ05_D7_DX47}]
set_property  PACKAGE_PIN P35 [get_ports {fa1_ta1_eb1_DDR4_DQ05_DM_DBI_N}]
set_property  PACKAGE_PIN K35 [get_ports {fa1_ta1_eb1_DDR4_DQ05_DQS_C}]
set_property  PACKAGE_PIN K34 [get_ports {fa1_ta1_eb1_DDR4_DQ05_DQS_T}]
set_property  PACKAGE_PIN P36 [get_ports {fa1_ta1_eb1_DDR4_DQ05_TDQSn}]
set_property  PACKAGE_PIN H34 [get_ports {fa1_ta1_eb1_DDR4_DQ07_D0_DX56}]
set_property  PACKAGE_PIN G34 [get_ports {fa1_ta1_eb1_DDR4_DQ07_D1_DX57}]
set_property  PACKAGE_PIN J35 [get_ports {fa1_ta1_eb1_DDR4_DQ07_D2_DX58}]
set_property  PACKAGE_PIN J36 [get_ports {fa1_ta1_eb1_DDR4_DQ07_D3_DX59}]
set_property  PACKAGE_PIN F35 [get_ports {fa1_ta1_eb1_DDR4_DQ07_D4_DX60}]
set_property  PACKAGE_PIN E35 [get_ports {fa1_ta1_eb1_DDR4_DQ07_D5_DX61}]
set_property  PACKAGE_PIN H35 [get_ports {fa1_ta1_eb1_DDR4_DQ07_D6_DX62}]
set_property  PACKAGE_PIN H36 [get_ports {fa1_ta1_eb1_DDR4_DQ07_D7_DX63}]
set_property  PACKAGE_PIN G36 [get_ports {fa1_ta1_eb1_DDR4_DQ07_DM_DBI_N}]
set_property  PACKAGE_PIN E34 [get_ports {fa1_ta1_eb1_DDR4_DQ07_DQS_C}]
set_property  PACKAGE_PIN F34 [get_ports {fa1_ta1_eb1_DDR4_DQ07_DQS_T}]
set_property  PACKAGE_PIN F36 [get_ports {fa1_ta1_eb1_DDR4_DQ07_TDQSn}]
set_property  PACKAGE_PIN F31 [get_ports {fa1_ta1_eb1_DDR4_DQ08_D0_DX64}]
set_property  PACKAGE_PIN F30 [get_ports {fa1_ta1_eb1_DDR4_DQ08_D1_DX65}]
set_property  PACKAGE_PIN J31 [get_ports {fa1_ta1_eb1_DDR4_DQ08_D2_DX66}]
set_property  PACKAGE_PIN H31 [get_ports {fa1_ta1_eb1_DDR4_DQ08_D3_DX67}]
set_property  PACKAGE_PIN J33 [get_ports {fa1_ta1_eb1_DDR4_DQ08_D4_DX68}]
set_property  PACKAGE_PIN J32 [get_ports {fa1_ta1_eb1_DDR4_DQ08_D5_DX69}]
set_property  PACKAGE_PIN H33 [get_ports {fa1_ta1_eb1_DDR4_DQ08_D6_DX70}]
set_property  PACKAGE_PIN G33 [get_ports {fa1_ta1_eb1_DDR4_DQ08_D7_DX71}]
set_property  PACKAGE_PIN G32 [get_ports {fa1_ta1_eb1_DDR4_DQ08_DM_DBI_N}]
set_property  PACKAGE_PIN H30 [get_ports {fa1_ta1_eb1_DDR4_DQ08_DQS_C}]
set_property  PACKAGE_PIN J30 [get_ports {fa1_ta1_eb1_DDR4_DQ08_DQS_T}]
set_property  PACKAGE_PIN G31 [get_ports {fa1_ta1_eb1_DDR4_DQ08_TDQSn}]
set_property  PACKAGE_PIN C30 [get_ports {fa1_ta1_eb1_DDR4_DQ09_D0_DX72}]
set_property  PACKAGE_PIN C29 [get_ports {fa1_ta1_eb1_DDR4_DQ09_D1_DX73}]
set_property  PACKAGE_PIN E30 [get_ports {fa1_ta1_eb1_DDR4_DQ09_D2_DX74}]
set_property  PACKAGE_PIN D30 [get_ports {fa1_ta1_eb1_DDR4_DQ09_D3_DX75}]
set_property  PACKAGE_PIN B29 [get_ports {fa1_ta1_eb1_DDR4_DQ09_D4_DX76}]
set_property  PACKAGE_PIN B28 [get_ports {fa1_ta1_eb1_DDR4_DQ09_D5_DX77}]
set_property  PACKAGE_PIN B27 [get_ports {fa1_ta1_eb1_DDR4_DQ09_D6_DX78}]
set_property  PACKAGE_PIN A27 [get_ports {fa1_ta1_eb1_DDR4_DQ09_D7_DX79}]
set_property  PACKAGE_PIN D28 [get_ports {fa1_ta1_eb1_DDR4_DQ09_DM_DBI_N}]
set_property  PACKAGE_PIN A29 [get_ports {fa1_ta1_eb1_DDR4_DQ09_DQS_C}]
set_property  PACKAGE_PIN A30 [get_ports {fa1_ta1_eb1_DDR4_DQ09_DQS_T}]
set_property  PACKAGE_PIN D27 [get_ports {fa1_ta1_eb1_DDR4_DQ09_TDQSn}]
set_property  PACKAGE_PIN T37 [get_ports {fa1_ta1_eb1_DDR4_ODT}]
set_property  PACKAGE_PIN W36 [get_ports {fa1_ta1_eb1_DDR4_PAR}]
set_property  PACKAGE_PIN R34 [get_ports {fa1_ta1_eb1_DDR4_RESET_N}]
set_property  PACKAGE_PIN T36 [get_ports {fa1_ta1_eb1_DDR4_TEN}]
set_property  PACKAGE_PIN T34 [get_ports {fa1_ta1_eb1_LED_GREEN1}]
set_property  PACKAGE_PIN E37 [get_ports {fa1_ta1_eb1_LED_GREEN2}]
set_property  PACKAGE_PIN T35 [get_ports {fa1_ta1_eb1_LED_RED1}]
set_property  PACKAGE_PIN K29 [get_ports {fa1_ta1_eb1_LED_RED2}]
set_property  PACKAGE_PIN D37 [get_ports {fa1_ta1_eb1_LED_YELLOW1}]
set_property  PACKAGE_PIN F39 [get_ports {fa1_ta1_eb1_LED_YELLOW2}]

# pins which are connected to motherboard connector FA1_TA2 
# and connector BA1 on x-board EB-PDS-DDR4-R5 
set_property  PACKAGE_PIN D52 [get_ports {fa1_ta2_eb1_BUTTON1}]
set_property  PACKAGE_PIN T50 [get_ports {fa1_ta2_eb1_BUTTON2}]
set_property  PACKAGE_PIN H46 [get_ports {fa1_ta2_eb1_BUTTON3}]
set_property  PACKAGE_PIN F57 [get_ports {fa1_ta2_eb1_CLK_IN_N}]
set_property  PACKAGE_PIN F56 [get_ports {fa1_ta2_eb1_CLK_IN_P}]
set_property  PACKAGE_PIN C58 [get_ports {fa1_ta2_eb1_DDR4_A0}]
set_property  PACKAGE_PIN C59 [get_ports {fa1_ta2_eb1_DDR4_A1}]
set_property  PACKAGE_PIN D57 [get_ports {fa1_ta2_eb1_DDR4_A2}]
set_property  PACKAGE_PIN D58 [get_ports {fa1_ta2_eb1_DDR4_A3}]
set_property  PACKAGE_PIN B59 [get_ports {fa1_ta2_eb1_DDR4_A4}]
set_property  PACKAGE_PIN A59 [get_ports {fa1_ta2_eb1_DDR4_A5}]
set_property  PACKAGE_PIN B57 [get_ports {fa1_ta2_eb1_DDR4_A6}]
set_property  PACKAGE_PIN B58 [get_ports {fa1_ta2_eb1_DDR4_A7}]
set_property  PACKAGE_PIN D56 [get_ports {fa1_ta2_eb1_DDR4_A8}]
set_property  PACKAGE_PIN C56 [get_ports {fa1_ta2_eb1_DDR4_A9}]
set_property  PACKAGE_PIN G57 [get_ports {fa1_ta2_eb1_DDR4_A10_AP}]
set_property  PACKAGE_PIN G58 [get_ports {fa1_ta2_eb1_DDR4_A11}]
set_property  PACKAGE_PIN J58 [get_ports {fa1_ta2_eb1_DDR4_A12_BC_N}]
set_property  PACKAGE_PIN H58 [get_ports {fa1_ta2_eb1_DDR4_A13}]
set_property  PACKAGE_PIN H56 [get_ports {fa1_ta2_eb1_DDR4_A14_WE_N}]
set_property  PACKAGE_PIN G56 [get_ports {fa1_ta2_eb1_DDR4_A15_CAS_N}]
set_property  PACKAGE_PIN J56 [get_ports {fa1_ta2_eb1_DDR4_A16_RAS_N}]
set_property  PACKAGE_PIN C54 [get_ports {fa1_ta2_eb1_DDR4_ACT_N}]
set_property  PACKAGE_PIN D53 [get_ports {fa1_ta2_eb1_DDR4_ALERT_N}]
set_property  PACKAGE_PIN J57 [get_ports {fa1_ta2_eb1_DDR4_BA0}]
set_property  PACKAGE_PIN E57 [get_ports {fa1_ta2_eb1_DDR4_BA1}]
set_property  PACKAGE_PIN E58 [get_ports {fa1_ta2_eb1_DDR4_BG0}]
set_property  PACKAGE_PIN B54 [get_ports {fa1_ta2_eb1_DDR4_BG1}]
set_property  PACKAGE_PIN B52 [get_ports {fa1_ta2_eb1_DDR4_C0_CKE1}]
set_property  PACKAGE_PIN D55 [get_ports {fa1_ta2_eb1_DDR4_C1_CS1}]
set_property  PACKAGE_PIN C55 [get_ports {fa1_ta2_eb1_DDR4_C2_ODT1}]
set_property  PACKAGE_PIN A56 [get_ports {fa1_ta2_eb1_DDR4_CK_C}]
set_property  PACKAGE_PIN B56 [get_ports {fa1_ta2_eb1_DDR4_CK_T}]
set_property  PACKAGE_PIN E59 [get_ports {fa1_ta2_eb1_DDR4_CKE}]
set_property  PACKAGE_PIN E53 [get_ports {fa1_ta2_eb1_DDR4_CS_N}]
set_property  PACKAGE_PIN T60 [get_ports {fa1_ta2_eb1_DDR4_DQ00_D0_DX00}]
set_property  PACKAGE_PIN R60 [get_ports {fa1_ta2_eb1_DDR4_DQ00_D1_DX01}]
set_property  PACKAGE_PIN T61 [get_ports {fa1_ta2_eb1_DDR4_DQ00_D2_DX02}]
set_property  PACKAGE_PIN T62 [get_ports {fa1_ta2_eb1_DDR4_DQ00_D3_DX03}]
set_property  PACKAGE_PIN P63 [get_ports {fa1_ta2_eb1_DDR4_DQ00_D4_DX04}]
set_property  PACKAGE_PIN N63 [get_ports {fa1_ta2_eb1_DDR4_DQ00_D5_DX05}]
set_property  PACKAGE_PIN P60 [get_ports {fa1_ta2_eb1_DDR4_DQ00_D6_DX06}]
set_property  PACKAGE_PIN P61 [get_ports {fa1_ta2_eb1_DDR4_DQ00_D7_DX07}]
set_property  PACKAGE_PIN T59 [get_ports {fa1_ta2_eb1_DDR4_DQ00_DM_DBI_N}]
set_property  PACKAGE_PIN R63 [get_ports {fa1_ta2_eb1_DDR4_DQ00_DQS_C}]
set_property  PACKAGE_PIN R62 [get_ports {fa1_ta2_eb1_DDR4_DQ00_DQS_T}]
set_property  PACKAGE_PIN R59 [get_ports {fa1_ta2_eb1_DDR4_DQ00_TDQSn}]
set_property  PACKAGE_PIN N60 [get_ports {fa1_ta2_eb1_DDR4_DQ01_D0_DX08}]
set_property  PACKAGE_PIN N61 [get_ports {fa1_ta2_eb1_DDR4_DQ01_D1_DX09}]
set_property  PACKAGE_PIN M62 [get_ports {fa1_ta2_eb1_DDR4_DQ01_D2_DX10}]
set_property  PACKAGE_PIN M63 [get_ports {fa1_ta2_eb1_DDR4_DQ01_D3_DX11}]
set_property  PACKAGE_PIN L59 [get_ports {fa1_ta2_eb1_DDR4_DQ01_D4_DX12}]
set_property  PACKAGE_PIN L60 [get_ports {fa1_ta2_eb1_DDR4_DQ01_D5_DX13}]
set_property  PACKAGE_PIN K59 [get_ports {fa1_ta2_eb1_DDR4_DQ01_D6_DX14}]
set_property  PACKAGE_PIN K60 [get_ports {fa1_ta2_eb1_DDR4_DQ01_D7_DX15}]
set_property  PACKAGE_PIN N59 [get_ports {fa1_ta2_eb1_DDR4_DQ01_DM_DBI_N}]
set_property  PACKAGE_PIN L62 [get_ports {fa1_ta2_eb1_DDR4_DQ01_DQS_C}]
set_property  PACKAGE_PIN L61 [get_ports {fa1_ta2_eb1_DDR4_DQ01_DQS_T}]
set_property  PACKAGE_PIN M59 [get_ports {fa1_ta2_eb1_DDR4_DQ01_TDQSn}]
set_property  PACKAGE_PIN N48 [get_ports {fa1_ta2_eb1_DDR4_DQ02_D0_DX16}]
set_property  PACKAGE_PIN N49 [get_ports {fa1_ta2_eb1_DDR4_DQ02_D1_DX17}]
set_property  PACKAGE_PIN P47 [get_ports {fa1_ta2_eb1_DDR4_DQ02_D2_DX18}]
set_property  PACKAGE_PIN P48 [get_ports {fa1_ta2_eb1_DDR4_DQ02_D3_DX19}]
set_property  PACKAGE_PIN P46 [get_ports {fa1_ta2_eb1_DDR4_DQ02_D4_DX20}]
set_property  PACKAGE_PIN N46 [get_ports {fa1_ta2_eb1_DDR4_DQ02_D5_DX21}]
set_property  PACKAGE_PIN R49 [get_ports {fa1_ta2_eb1_DDR4_DQ02_D6_DX22}]
set_property  PACKAGE_PIN R50 [get_ports {fa1_ta2_eb1_DDR4_DQ02_D7_DX23}]
set_property  PACKAGE_PIN R47 [get_ports {fa1_ta2_eb1_DDR4_DQ02_DM_DBI_N}]
set_property  PACKAGE_PIN N50 [get_ports {fa1_ta2_eb1_DDR4_DQ02_DQS_C}]
set_property  PACKAGE_PIN P50 [get_ports {fa1_ta2_eb1_DDR4_DQ02_DQS_T}]
set_property  PACKAGE_PIN R48 [get_ports {fa1_ta2_eb1_DDR4_DQ02_TDQSn}]
set_property  PACKAGE_PIN H51 [get_ports {fa1_ta2_eb1_DDR4_DQ03_D0_DX24}]
set_property  PACKAGE_PIN G51 [get_ports {fa1_ta2_eb1_DDR4_DQ03_D1_DX25}]
set_property  PACKAGE_PIN G46 [get_ports {fa1_ta2_eb1_DDR4_DQ03_D2_DX26}]
set_property  PACKAGE_PIN G47 [get_ports {fa1_ta2_eb1_DDR4_DQ03_D3_DX27}]
set_property  PACKAGE_PIN J47 [get_ports {fa1_ta2_eb1_DDR4_DQ03_D4_DX28}]
set_property  PACKAGE_PIN J48 [get_ports {fa1_ta2_eb1_DDR4_DQ03_D5_DX29}]
set_property  PACKAGE_PIN H49 [get_ports {fa1_ta2_eb1_DDR4_DQ03_D6_DX30}]
set_property  PACKAGE_PIN G49 [get_ports {fa1_ta2_eb1_DDR4_DQ03_D7_DX31}]
set_property  PACKAGE_PIN J50 [get_ports {fa1_ta2_eb1_DDR4_DQ03_DM_DBI_N}]
set_property  PACKAGE_PIN G48 [get_ports {fa1_ta2_eb1_DDR4_DQ03_DQS_C}]
set_property  PACKAGE_PIN H48 [get_ports {fa1_ta2_eb1_DDR4_DQ03_DQS_T}]
set_property  PACKAGE_PIN H50 [get_ports {fa1_ta2_eb1_DDR4_DQ03_TDQSn}]
set_property  PACKAGE_PIN F61 [get_ports {fa1_ta2_eb1_DDR4_DQ04_D0_DX32}]
set_property  PACKAGE_PIN F62 [get_ports {fa1_ta2_eb1_DDR4_DQ04_D1_DX33}]
set_property  PACKAGE_PIN C60 [get_ports {fa1_ta2_eb1_DDR4_DQ04_D2_DX34}]
set_property  PACKAGE_PIN C61 [get_ports {fa1_ta2_eb1_DDR4_DQ04_D3_DX35}]
set_property  PACKAGE_PIN F60 [get_ports {fa1_ta2_eb1_DDR4_DQ04_D4_DX36}]
set_property  PACKAGE_PIN E60 [get_ports {fa1_ta2_eb1_DDR4_DQ04_D5_DX37}]
set_property  PACKAGE_PIN E62 [get_ports {fa1_ta2_eb1_DDR4_DQ04_D6_DX38}]
set_property  PACKAGE_PIN D62 [get_ports {fa1_ta2_eb1_DDR4_DQ04_D7_DX39}]
set_property  PACKAGE_PIN G59 [get_ports {fa1_ta2_eb1_DDR4_DQ04_DM_DBI_N}]
set_property  PACKAGE_PIN D61 [get_ports {fa1_ta2_eb1_DDR4_DQ04_DQS_C}]
set_property  PACKAGE_PIN D60 [get_ports {fa1_ta2_eb1_DDR4_DQ04_DQS_T}]
set_property  PACKAGE_PIN F59 [get_ports {fa1_ta2_eb1_DDR4_DQ04_TDQSn}]
set_property  PACKAGE_PIN F55 [get_ports {fa1_ta2_eb1_DDR4_DQ05_D0_DX40}]
set_property  PACKAGE_PIN E55 [get_ports {fa1_ta2_eb1_DDR4_DQ05_D1_DX41}]
set_property  PACKAGE_PIN H53 [get_ports {fa1_ta2_eb1_DDR4_DQ05_D2_DX42}]
set_property  PACKAGE_PIN G53 [get_ports {fa1_ta2_eb1_DDR4_DQ05_D3_DX43}]
set_property  PACKAGE_PIN G52 [get_ports {fa1_ta2_eb1_DDR4_DQ05_D4_DX44}]
set_property  PACKAGE_PIN F52 [get_ports {fa1_ta2_eb1_DDR4_DQ05_D5_DX45}]
set_property  PACKAGE_PIN H54 [get_ports {fa1_ta2_eb1_DDR4_DQ05_D6_DX46}]
set_property  PACKAGE_PIN G54 [get_ports {fa1_ta2_eb1_DDR4_DQ05_D7_DX47}]
set_property  PACKAGE_PIN F54 [get_ports {fa1_ta2_eb1_DDR4_DQ05_DM_DBI_N}]
set_property  PACKAGE_PIN H55 [get_ports {fa1_ta2_eb1_DDR4_DQ05_DQS_C}]
set_property  PACKAGE_PIN J55 [get_ports {fa1_ta2_eb1_DDR4_DQ05_DQS_T}]
set_property  PACKAGE_PIN E54 [get_ports {fa1_ta2_eb1_DDR4_DQ05_TDQSn}]
set_property  PACKAGE_PIN G61 [get_ports {fa1_ta2_eb1_DDR4_DQ07_D0_DX56}]
set_property  PACKAGE_PIN G62 [get_ports {fa1_ta2_eb1_DDR4_DQ07_D1_DX57}]
set_property  PACKAGE_PIN J62 [get_ports {fa1_ta2_eb1_DDR4_DQ07_D2_DX58}]
set_property  PACKAGE_PIN J63 [get_ports {fa1_ta2_eb1_DDR4_DQ07_D3_DX59}]
set_property  PACKAGE_PIN H60 [get_ports {fa1_ta2_eb1_DDR4_DQ07_D4_DX60}]
set_property  PACKAGE_PIN H61 [get_ports {fa1_ta2_eb1_DDR4_DQ07_D5_DX61}]
set_property  PACKAGE_PIN K62 [get_ports {fa1_ta2_eb1_DDR4_DQ07_D6_DX62}]
set_property  PACKAGE_PIN K63 [get_ports {fa1_ta2_eb1_DDR4_DQ07_D7_DX63}]
set_property  PACKAGE_PIN J60 [get_ports {fa1_ta2_eb1_DDR4_DQ07_DM_DBI_N}]
set_property  PACKAGE_PIN G63 [get_ports {fa1_ta2_eb1_DDR4_DQ07_DQS_C}]
set_property  PACKAGE_PIN H63 [get_ports {fa1_ta2_eb1_DDR4_DQ07_DQS_T}]
set_property  PACKAGE_PIN J61 [get_ports {fa1_ta2_eb1_DDR4_DQ07_TDQSn}]
set_property  PACKAGE_PIN L49 [get_ports {fa1_ta2_eb1_DDR4_DQ08_D0_DX64}]
set_property  PACKAGE_PIN L50 [get_ports {fa1_ta2_eb1_DDR4_DQ08_D1_DX65}]
set_property  PACKAGE_PIN K49 [get_ports {fa1_ta2_eb1_DDR4_DQ08_D2_DX66}]
set_property  PACKAGE_PIN K50 [get_ports {fa1_ta2_eb1_DDR4_DQ08_D3_DX67}]
set_property  PACKAGE_PIN M46 [get_ports {fa1_ta2_eb1_DDR4_DQ08_D4_DX68}]
set_property  PACKAGE_PIN M47 [get_ports {fa1_ta2_eb1_DDR4_DQ08_D5_DX69}]
set_property  PACKAGE_PIN K47 [get_ports {fa1_ta2_eb1_DDR4_DQ08_D6_DX70}]
set_property  PACKAGE_PIN K48 [get_ports {fa1_ta2_eb1_DDR4_DQ08_D7_DX71}]
set_property  PACKAGE_PIN M48 [get_ports {fa1_ta2_eb1_DDR4_DQ08_DM_DBI_N}]
set_property  PACKAGE_PIN L47 [get_ports {fa1_ta2_eb1_DDR4_DQ08_DQS_C}]
set_property  PACKAGE_PIN L46 [get_ports {fa1_ta2_eb1_DDR4_DQ08_DQS_T}]
set_property  PACKAGE_PIN M49 [get_ports {fa1_ta2_eb1_DDR4_DQ08_TDQSn}]
set_property  PACKAGE_PIN V48 [get_ports {fa1_ta2_eb1_DDR4_DQ09_D0_DX72}]
set_property  PACKAGE_PIN U48 [get_ports {fa1_ta2_eb1_DDR4_DQ09_D1_DX73}]
set_property  PACKAGE_PIN V46 [get_ports {fa1_ta2_eb1_DDR4_DQ09_D2_DX74}]
set_property  PACKAGE_PIN U46 [get_ports {fa1_ta2_eb1_DDR4_DQ09_D3_DX75}]
set_property  PACKAGE_PIN U47 [get_ports {fa1_ta2_eb1_DDR4_DQ09_D4_DX76}]
set_property  PACKAGE_PIN T47 [get_ports {fa1_ta2_eb1_DDR4_DQ09_D5_DX77}]
set_property  PACKAGE_PIN W50 [get_ports {fa1_ta2_eb1_DDR4_DQ09_D6_DX78}]
set_property  PACKAGE_PIN V50 [get_ports {fa1_ta2_eb1_DDR4_DQ09_D7_DX79}]
set_property  PACKAGE_PIN V49 [get_ports {fa1_ta2_eb1_DDR4_DQ09_DM_DBI_N}]
set_property  PACKAGE_PIN W48 [get_ports {fa1_ta2_eb1_DDR4_DQ09_DQS_C}]
set_property  PACKAGE_PIN W47 [get_ports {fa1_ta2_eb1_DDR4_DQ09_DQS_T}]
set_property  PACKAGE_PIN U49 [get_ports {fa1_ta2_eb1_DDR4_DQ09_TDQSn}]
set_property  PACKAGE_PIN E52 [get_ports {fa1_ta2_eb1_DDR4_ODT}]
set_property  PACKAGE_PIN C53 [get_ports {fa1_ta2_eb1_DDR4_PAR}]
set_property  PACKAGE_PIN B53 [get_ports {fa1_ta2_eb1_DDR4_RESET_N}]
set_property  PACKAGE_PIN A52 [get_ports {fa1_ta2_eb1_DDR4_TEN}]
set_property  PACKAGE_PIN A54 [get_ports {fa1_ta2_eb1_LED_GREEN1}]
set_property  PACKAGE_PIN H59 [get_ports {fa1_ta2_eb1_LED_GREEN2}]
set_property  PACKAGE_PIN A55 [get_ports {fa1_ta2_eb1_LED_RED1}]
set_property  PACKAGE_PIN J46 [get_ports {fa1_ta2_eb1_LED_RED2}]
set_property  PACKAGE_PIN M61 [get_ports {fa1_ta2_eb1_LED_YELLOW1}]
set_property  PACKAGE_PIN E63 [get_ports {fa1_ta2_eb1_LED_YELLOW2}]

# pins which are connected to motherboard connector FA1_TB0 
# and connector BA1 on x-board EB-PDS-INTERFACE-R1 
set_property  PACKAGE_PIN CC11 [get_ports {fa1_tb0_eb1_DIP_SEEPROM_A0}]
set_property  PACKAGE_PIN CB11 [get_ports {fa1_tb0_eb1_DIP_SEEPROM_A1}]
set_property  PACKAGE_PIN CC13 [get_ports {fa1_tb0_eb1_DIP_SEEPROM_A2}]
set_property  PACKAGE_PIN CC14 [get_ports {fa1_tb0_eb1_DIP_SEEPROM_WP}]
set_property  PACKAGE_PIN BV21 [get_ports {fa1_tb0_eb1_EEPROM_1M_A1}]
set_property  PACKAGE_PIN CA21 [get_ports {fa1_tb0_eb1_EEPROM_1M_A2}]
set_property  PACKAGE_PIN BW21 [get_ports {fa1_tb0_eb1_EEPROM_8K_A2}]
set_property  PACKAGE_PIN BP15 [get_ports {fa1_tb0_eb1_EJTAG_DINT}]
set_property  PACKAGE_PIN BJ23 [get_ports {fa1_tb0_eb1_EJTAG_NSRST}]
set_property  PACKAGE_PIN BJ21 [get_ports {fa1_tb0_eb1_EJTAG_NTRST}]
set_property  PACKAGE_PIN BP16 [get_ports {fa1_tb0_eb1_EJTAG_TCK}]
set_property  PACKAGE_PIN BH21 [get_ports {fa1_tb0_eb1_EJTAG_TDI}]
set_property  PACKAGE_PIN BK22 [get_ports {fa1_tb0_eb1_EJTAG_TDO}]
set_property  PACKAGE_PIN BJ22 [get_ports {fa1_tb0_eb1_EJTAG_TMS}]
set_property  PACKAGE_PIN CA22 [get_ports {fa1_tb0_eb1_FAN_GPIO0}]
set_property  PACKAGE_PIN CC23 [get_ports {fa1_tb0_eb1_FAN_GPIO1}]
set_property  PACKAGE_PIN BW17 [get_ports {fa1_tb0_eb1_GPIO_0}]
set_property  PACKAGE_PIN BM17 [get_ports {fa1_tb0_eb1_GPIO_1}]
set_property  PACKAGE_PIN BL17 [get_ports {fa1_tb0_eb1_GPIO_2}]
set_property  PACKAGE_PIN CC15 [get_ports {fa1_tb0_eb1_GPIO_3}]
set_property  PACKAGE_PIN CC16 [get_ports {fa1_tb0_eb1_GPIO_4}]
set_property  PACKAGE_PIN BY20 [get_ports {fa1_tb0_eb1_GPIO_5}]
set_property  PACKAGE_PIN BW20 [get_ports {fa1_tb0_eb1_GPIO_6}]
set_property  PACKAGE_PIN CC19 [get_ports {fa1_tb0_eb1_GPIO_7}]
set_property  PACKAGE_PIN CB12 [get_ports {fa1_tb0_eb1_I2C_USER0_SCL}]
set_property  PACKAGE_PIN CB13 [get_ports {fa1_tb0_eb1_I2C_USER0_SDA}]
set_property  PACKAGE_PIN BY13 [get_ports {fa1_tb0_eb1_I2C_USER1_SCL}]
set_property  PACKAGE_PIN BW13 [get_ports {fa1_tb0_eb1_I2C_USER1_SDA}]
set_property  PACKAGE_PIN CA11 [get_ports {fa1_tb0_eb1_I2C_USER2_SCL}]
set_property  PACKAGE_PIN CA12 [get_ports {fa1_tb0_eb1_I2C_USER2_SDA}]
set_property  PACKAGE_PIN CB14 [get_ports {fa1_tb0_eb1_I2C_USER3_SCL}]
set_property  PACKAGE_PIN CA14 [get_ports {fa1_tb0_eb1_I2C_USER3_SDA}]
set_property  PACKAGE_PIN BW23 [get_ports {fa1_tb0_eb1_PMBUS_CONTROL}]
set_property  PACKAGE_PIN BR23 [get_ports {fa1_tb0_eb1_PMBUS_CTRL_AD}]
set_property  PACKAGE_PIN BR22 [get_ports {fa1_tb0_eb1_PMBUS_NALERT}]
set_property  PACKAGE_PIN CB22 [get_ports {fa1_tb0_eb1_PMBUS_NFAULT}]
set_property  PACKAGE_PIN CB21 [get_ports {fa1_tb0_eb1_PMBUS_NRESET}]
set_property  PACKAGE_PIN BR19 [get_ports {fa1_tb0_eb1_PMBUS_PG_AD}]
set_property  PACKAGE_PIN BY22 [get_ports {fa1_tb0_eb1_PMBUS_PSEN0}]
set_property  PACKAGE_PIN BY23 [get_ports {fa1_tb0_eb1_PMBUS_PSEN1}]
set_property  PACKAGE_PIN CB23 [get_ports {fa1_tb0_eb1_PMBUS_SCL}]
set_property  PACKAGE_PIN BW22 [get_ports {fa1_tb0_eb1_PMBUS_SDA}]
set_property  PACKAGE_PIN BR20 [get_ports {fa1_tb0_eb1_SGPIO0_CLK}]
set_property  PACKAGE_PIN BT21 [get_ports {fa1_tb0_eb1_SGPIO0_DIN}]
set_property  PACKAGE_PIN BT20 [get_ports {fa1_tb0_eb1_SGPIO0_DOUT}]
set_property  PACKAGE_PIN BT22 [get_ports {fa1_tb0_eb1_SGPIO0_LED_BLUE_0}]
set_property  PACKAGE_PIN BU23 [get_ports {fa1_tb0_eb1_SGPIO0_LED_BLUE_1}]
set_property  PACKAGE_PIN BM19 [get_ports {fa1_tb0_eb1_SGPIO0_LED_BLUE_2}]
set_property  PACKAGE_PIN BN23 [get_ports {fa1_tb0_eb1_SGPIO0_LED_BLUE_3}]
set_property  PACKAGE_PIN BU21 [get_ports {fa1_tb0_eb1_SGPIO0_LED_GREEN_0}]
set_property  PACKAGE_PIN BU22 [get_ports {fa1_tb0_eb1_SGPIO0_LED_GREEN_1}]
set_property  PACKAGE_PIN BN19 [get_ports {fa1_tb0_eb1_SGPIO0_LED_GREEN_2}]
set_property  PACKAGE_PIN BP23 [get_ports {fa1_tb0_eb1_SGPIO0_LED_GREEN_3}]
set_property  PACKAGE_PIN BP21 [get_ports {fa1_tb0_eb1_SGPIO0_LOAD}]
set_property  PACKAGE_PIN BL20 [get_ports {fa1_tb0_eb1_SGPIO1_LED_BLUE_0}]
set_property  PACKAGE_PIN BL22 [get_ports {fa1_tb0_eb1_SGPIO1_LED_BLUE_1}]
set_property  PACKAGE_PIN BL21 [get_ports {fa1_tb0_eb1_SGPIO1_LED_BLUE_2}]
set_property  PACKAGE_PIN BN21 [get_ports {fa1_tb0_eb1_SGPIO1_LED_BLUE_3}]
set_property  PACKAGE_PIN BL19 [get_ports {fa1_tb0_eb1_SGPIO1_LED_GREEN_0}]
set_property  PACKAGE_PIN BM22 [get_ports {fa1_tb0_eb1_SGPIO1_LED_GREEN_1}]
set_property  PACKAGE_PIN BM21 [get_ports {fa1_tb0_eb1_SGPIO1_LED_GREEN_2}]
set_property  PACKAGE_PIN BN20 [get_ports {fa1_tb0_eb1_SGPIO1_LED_GREEN_3}]
set_property  PACKAGE_PIN BP22 [get_ports {fa1_tb0_eb1_SGPIO_LED_RED}]
set_property  PACKAGE_PIN BY17 [get_ports {fa1_tb0_eb1_SPI_DIP_NCS}]
set_property  PACKAGE_PIN BY15 [get_ports {fa1_tb0_eb1_SPI_DIP_NHOLD}]
set_property  PACKAGE_PIN BW15 [get_ports {fa1_tb0_eb1_SPI_DIP_NWP}]
set_property  PACKAGE_PIN BW16 [get_ports {fa1_tb0_eb1_SPI_DIP_SCK}]
set_property  PACKAGE_PIN BM13 [get_ports {fa1_tb0_eb1_SPI_DIP_SDI}]
set_property  PACKAGE_PIN BM14 [get_ports {fa1_tb0_eb1_SPI_DIP_SDO}]
set_property  PACKAGE_PIN BG21 [get_ports {fa1_tb0_eb1_SPI_FLASH0_NCS}]
set_property  PACKAGE_PIN BE24 [get_ports {fa1_tb0_eb1_SPI_FLASH0_NHOLD}]
set_property  PACKAGE_PIN BH24 [get_ports {fa1_tb0_eb1_SPI_FLASH0_NWP}]
set_property  PACKAGE_PIN BG24 [get_ports {fa1_tb0_eb1_SPI_FLASH0_SCK}]
set_property  PACKAGE_PIN BF21 [get_ports {fa1_tb0_eb1_SPI_FLASH0_SDI}]
set_property  PACKAGE_PIN BF22 [get_ports {fa1_tb0_eb1_SPI_FLASH0_SDO}]
set_property  PACKAGE_PIN CA15 [get_ports {fa1_tb0_eb1_SPI_FLASH1_NCS}]
set_property  PACKAGE_PIN BG22 [get_ports {fa1_tb0_eb1_SPI_FLASH1_NHOLD}]
set_property  PACKAGE_PIN BE22 [get_ports {fa1_tb0_eb1_SPI_FLASH1_NWP}]
set_property  PACKAGE_PIN BE23 [get_ports {fa1_tb0_eb1_SPI_FLASH1_SCK}]
set_property  PACKAGE_PIN BF20 [get_ports {fa1_tb0_eb1_SPI_FLASH1_SDI}]
set_property  PACKAGE_PIN BE20 [get_ports {fa1_tb0_eb1_SPI_FLASH1_SDO}]
set_property  PACKAGE_PIN BH19 [get_ports {fa1_tb0_eb1_UART1_CTSN}]
set_property  PACKAGE_PIN BK20 [get_ports {fa1_tb0_eb1_UART1_RTSN}]
set_property  PACKAGE_PIN BK19 [get_ports {fa1_tb0_eb1_UART1_RXD}]
set_property  PACKAGE_PIN BH23 [get_ports {fa1_tb0_eb1_UART1_TXD}]
set_property  PACKAGE_PIN BF24 [get_ports {fa1_tb0_eb1_UART2_CTSN}]
set_property  PACKAGE_PIN BK24 [get_ports {fa1_tb0_eb1_UART2_RTSN}]
set_property  PACKAGE_PIN BK23 [get_ports {fa1_tb0_eb1_UART2_RXD}]
set_property  PACKAGE_PIN BH20 [get_ports {fa1_tb0_eb1_UART2_TXD}]

# pins which are connected to motherboard connector FA1_TB1 
# and connector BA1 on x-board EB-PDS-DDR4-R5 
set_property  PACKAGE_PIN BV51 [get_ports {fa1_tb1_eb1_BUTTON1}]
set_property  PACKAGE_PIN BW61 [get_ports {fa1_tb1_eb1_BUTTON2}]
set_property  PACKAGE_PIN BM63 [get_ports {fa1_tb1_eb1_BUTTON3}]
set_property  PACKAGE_PIN BY54 [get_ports {fa1_tb1_eb1_CLK_IN_N}]
set_property  PACKAGE_PIN BY53 [get_ports {fa1_tb1_eb1_CLK_IN_P}]
set_property  PACKAGE_PIN CC49 [get_ports {fa1_tb1_eb1_DDR4_A0}]
set_property  PACKAGE_PIN CC50 [get_ports {fa1_tb1_eb1_DDR4_A1}]
set_property  PACKAGE_PIN CA51 [get_ports {fa1_tb1_eb1_DDR4_A2}]
set_property  PACKAGE_PIN CB51 [get_ports {fa1_tb1_eb1_DDR4_A3}]
set_property  PACKAGE_PIN CA49 [get_ports {fa1_tb1_eb1_DDR4_A4}]
set_property  PACKAGE_PIN CB49 [get_ports {fa1_tb1_eb1_DDR4_A5}]
set_property  PACKAGE_PIN BY50 [get_ports {fa1_tb1_eb1_DDR4_A6}]
set_property  PACKAGE_PIN CA50 [get_ports {fa1_tb1_eb1_DDR4_A7}]
set_property  PACKAGE_PIN CB52 [get_ports {fa1_tb1_eb1_DDR4_A8}]
set_property  PACKAGE_PIN CC53 [get_ports {fa1_tb1_eb1_DDR4_A9}]
set_property  PACKAGE_PIN CA56 [get_ports {fa1_tb1_eb1_DDR4_A10_AP}]
set_property  PACKAGE_PIN CA57 [get_ports {fa1_tb1_eb1_DDR4_A11}]
set_property  PACKAGE_PIN CB56 [get_ports {fa1_tb1_eb1_DDR4_A12_BC_N}]
set_property  PACKAGE_PIN CB57 [get_ports {fa1_tb1_eb1_DDR4_A13}]
set_property  PACKAGE_PIN CB53 [get_ports {fa1_tb1_eb1_DDR4_A14_WE_N}]
set_property  PACKAGE_PIN CB54 [get_ports {fa1_tb1_eb1_DDR4_A15_CAS_N}]
set_property  PACKAGE_PIN CC54 [get_ports {fa1_tb1_eb1_DDR4_A16_RAS_N}]
set_property  PACKAGE_PIN BW53 [get_ports {fa1_tb1_eb1_DDR4_ACT_N}]
set_property  PACKAGE_PIN BW51 [get_ports {fa1_tb1_eb1_DDR4_ALERT_N}]
set_property  PACKAGE_PIN CC55 [get_ports {fa1_tb1_eb1_DDR4_BA0}]
set_property  PACKAGE_PIN CA54 [get_ports {fa1_tb1_eb1_DDR4_BA1}]
set_property  PACKAGE_PIN CA55 [get_ports {fa1_tb1_eb1_DDR4_BG0}]
set_property  PACKAGE_PIN BW50 [get_ports {fa1_tb1_eb1_DDR4_BG1}]
set_property  PACKAGE_PIN BV53 [get_ports {fa1_tb1_eb1_DDR4_C0_CKE1}]
set_property  PACKAGE_PIN BT54 [get_ports {fa1_tb1_eb1_DDR4_C1_CS1}]
set_property  PACKAGE_PIN BU54 [get_ports {fa1_tb1_eb1_DDR4_C2_ODT1}]
set_property  PACKAGE_PIN CA52 [get_ports {fa1_tb1_eb1_DDR4_CK_C}]
set_property  PACKAGE_PIN BY52 [get_ports {fa1_tb1_eb1_DDR4_CK_T}]
set_property  PACKAGE_PIN CC56 [get_ports {fa1_tb1_eb1_DDR4_CKE}]
set_property  PACKAGE_PIN BU57 [get_ports {fa1_tb1_eb1_DDR4_CS_N}]
set_property  PACKAGE_PIN BG41 [get_ports {fa1_tb1_eb1_DDR4_DQ00_D0_DX00}]
set_property  PACKAGE_PIN BG42 [get_ports {fa1_tb1_eb1_DDR4_DQ00_D1_DX01}]
set_property  PACKAGE_PIN BE44 [get_ports {fa1_tb1_eb1_DDR4_DQ00_D2_DX02}]
set_property  PACKAGE_PIN BF44 [get_ports {fa1_tb1_eb1_DDR4_DQ00_D3_DX03}]
set_property  PACKAGE_PIN BE42 [get_ports {fa1_tb1_eb1_DDR4_DQ00_D4_DX04}]
set_property  PACKAGE_PIN BE43 [get_ports {fa1_tb1_eb1_DDR4_DQ00_D5_DX05}]
set_property  PACKAGE_PIN BG44 [get_ports {fa1_tb1_eb1_DDR4_DQ00_D6_DX06}]
set_property  PACKAGE_PIN BH44 [get_ports {fa1_tb1_eb1_DDR4_DQ00_D7_DX07}]
set_property  PACKAGE_PIN BF41 [get_ports {fa1_tb1_eb1_DDR4_DQ00_DM_DBI_N}]
set_property  PACKAGE_PIN BH43 [get_ports {fa1_tb1_eb1_DDR4_DQ00_DQS_C}]
set_property  PACKAGE_PIN BG43 [get_ports {fa1_tb1_eb1_DDR4_DQ00_DQS_T}]
set_property  PACKAGE_PIN BF42 [get_ports {fa1_tb1_eb1_DDR4_DQ00_TDQSn}]
set_property  PACKAGE_PIN BR42 [get_ports {fa1_tb1_eb1_DDR4_DQ01_D0_DX08}]
set_property  PACKAGE_PIN BR43 [get_ports {fa1_tb1_eb1_DDR4_DQ01_D1_DX09}]
set_property  PACKAGE_PIN BN45 [get_ports {fa1_tb1_eb1_DDR4_DQ01_D2_DX10}]
set_property  PACKAGE_PIN BP45 [get_ports {fa1_tb1_eb1_DDR4_DQ01_D3_DX11}]
set_property  PACKAGE_PIN BM44 [get_ports {fa1_tb1_eb1_DDR4_DQ01_D4_DX12}]
set_property  PACKAGE_PIN BN44 [get_ports {fa1_tb1_eb1_DDR4_DQ01_D5_DX13}]
set_property  PACKAGE_PIN BM43 [get_ports {fa1_tb1_eb1_DDR4_DQ01_D6_DX14}]
set_property  PACKAGE_PIN BN43 [get_ports {fa1_tb1_eb1_DDR4_DQ01_D7_DX15}]
set_property  PACKAGE_PIN BN46 [get_ports {fa1_tb1_eb1_DDR4_DQ01_DM_DBI_N}]
set_property  PACKAGE_PIN BP43 [get_ports {fa1_tb1_eb1_DDR4_DQ01_DQS_C}]
set_property  PACKAGE_PIN BP42 [get_ports {fa1_tb1_eb1_DDR4_DQ01_DQS_T}]
set_property  PACKAGE_PIN BP46 [get_ports {fa1_tb1_eb1_DDR4_DQ01_TDQSn}]
set_property  PACKAGE_PIN BU61 [get_ports {fa1_tb1_eb1_DDR4_DQ02_D0_DX16}]
set_property  PACKAGE_PIN BV61 [get_ports {fa1_tb1_eb1_DDR4_DQ02_D1_DX17}]
set_property  PACKAGE_PIN BV60 [get_ports {fa1_tb1_eb1_DDR4_DQ02_D2_DX18}]
set_property  PACKAGE_PIN BW60 [get_ports {fa1_tb1_eb1_DDR4_DQ02_D3_DX19}]
set_property  PACKAGE_PIN BU63 [get_ports {fa1_tb1_eb1_DDR4_DQ02_D4_DX20}]
set_property  PACKAGE_PIN BV63 [get_ports {fa1_tb1_eb1_DDR4_DQ02_D5_DX21}]
set_property  PACKAGE_PIN BU59 [get_ports {fa1_tb1_eb1_DDR4_DQ02_D6_DX22}]
set_property  PACKAGE_PIN BV59 [get_ports {fa1_tb1_eb1_DDR4_DQ02_D7_DX23}]
set_property  PACKAGE_PIN BV58 [get_ports {fa1_tb1_eb1_DDR4_DQ02_DM_DBI_N}]
set_property  PACKAGE_PIN BU62 [get_ports {fa1_tb1_eb1_DDR4_DQ02_DQS_C}]
set_property  PACKAGE_PIN BT62 [get_ports {fa1_tb1_eb1_DDR4_DQ02_DQS_T}]
set_property  PACKAGE_PIN BW58 [get_ports {fa1_tb1_eb1_DDR4_DQ02_TDQSn}]
set_property  PACKAGE_PIN BL62 [get_ports {fa1_tb1_eb1_DDR4_DQ03_D0_DX24}]
set_property  PACKAGE_PIN BM62 [get_ports {fa1_tb1_eb1_DDR4_DQ03_D1_DX25}]
set_property  PACKAGE_PIN BL61 [get_ports {fa1_tb1_eb1_DDR4_DQ03_D2_DX26}]
set_property  PACKAGE_PIN BM61 [get_ports {fa1_tb1_eb1_DDR4_DQ03_D3_DX27}]
set_property  PACKAGE_PIN BK60 [get_ports {fa1_tb1_eb1_DDR4_DQ03_D4_DX28}]
set_property  PACKAGE_PIN BL60 [get_ports {fa1_tb1_eb1_DDR4_DQ03_D5_DX29}]
set_property  PACKAGE_PIN BL59 [get_ports {fa1_tb1_eb1_DDR4_DQ03_D6_DX30}]
set_property  PACKAGE_PIN BM59 [get_ports {fa1_tb1_eb1_DDR4_DQ03_D7_DX31}]
set_property  PACKAGE_PIN BN59 [get_ports {fa1_tb1_eb1_DDR4_DQ03_DM_DBI_N}]
set_property  PACKAGE_PIN BK63 [get_ports {fa1_tb1_eb1_DDR4_DQ03_DQS_C}]
set_property  PACKAGE_PIN BK62 [get_ports {fa1_tb1_eb1_DDR4_DQ03_DQS_T}]
set_property  PACKAGE_PIN BN60 [get_ports {fa1_tb1_eb1_DDR4_DQ03_TDQSn}]
set_property  PACKAGE_PIN BJ48 [get_ports {fa1_tb1_eb1_DDR4_DQ04_D0_DX32}]
set_property  PACKAGE_PIN BK48 [get_ports {fa1_tb1_eb1_DDR4_DQ04_D1_DX33}]
set_property  PACKAGE_PIN BL47 [get_ports {fa1_tb1_eb1_DDR4_DQ04_D2_DX34}]
set_property  PACKAGE_PIN BM47 [get_ports {fa1_tb1_eb1_DDR4_DQ04_D3_DX35}]
set_property  PACKAGE_PIN BM49 [get_ports {fa1_tb1_eb1_DDR4_DQ04_D4_DX36}]
set_property  PACKAGE_PIN BN49 [get_ports {fa1_tb1_eb1_DDR4_DQ04_D5_DX37}]
set_property  PACKAGE_PIN BM48 [get_ports {fa1_tb1_eb1_DDR4_DQ04_D6_DX38}]
set_property  PACKAGE_PIN BN48 [get_ports {fa1_tb1_eb1_DDR4_DQ04_D7_DX39}]
set_property  PACKAGE_PIN BP47 [get_ports {fa1_tb1_eb1_DDR4_DQ04_DM_DBI_N}]
set_property  PACKAGE_PIN BL49 [get_ports {fa1_tb1_eb1_DDR4_DQ04_DQS_C}]
set_property  PACKAGE_PIN BK49 [get_ports {fa1_tb1_eb1_DDR4_DQ04_DQS_T}]
set_property  PACKAGE_PIN BP48 [get_ports {fa1_tb1_eb1_DDR4_DQ04_TDQSn}]
set_property  PACKAGE_PIN BW55 [get_ports {fa1_tb1_eb1_DDR4_DQ05_D0_DX40}]
set_property  PACKAGE_PIN BY55 [get_ports {fa1_tb1_eb1_DDR4_DQ05_D1_DX41}]
set_property  PACKAGE_PIN BT57 [get_ports {fa1_tb1_eb1_DDR4_DQ05_D2_DX42}]
set_property  PACKAGE_PIN BU58 [get_ports {fa1_tb1_eb1_DDR4_DQ05_D3_DX43}]
set_property  PACKAGE_PIN BT55 [get_ports {fa1_tb1_eb1_DDR4_DQ05_D4_DX44}]
set_property  PACKAGE_PIN BT56 [get_ports {fa1_tb1_eb1_DDR4_DQ05_D5_DX45}]
set_property  PACKAGE_PIN BU56 [get_ports {fa1_tb1_eb1_DDR4_DQ05_D6_DX46}]
set_property  PACKAGE_PIN BV56 [get_ports {fa1_tb1_eb1_DDR4_DQ05_D7_DX47}]
set_property  PACKAGE_PIN BV55 [get_ports {fa1_tb1_eb1_DDR4_DQ05_DM_DBI_N}]
set_property  PACKAGE_PIN BY57 [get_ports {fa1_tb1_eb1_DDR4_DQ05_DQS_C}]
set_property  PACKAGE_PIN BW57 [get_ports {fa1_tb1_eb1_DDR4_DQ05_DQS_T}]
set_property  PACKAGE_PIN BW56 [get_ports {fa1_tb1_eb1_DDR4_DQ05_TDQSn}]
set_property  PACKAGE_PIN BJ46 [get_ports {fa1_tb1_eb1_DDR4_DQ07_D0_DX56}]
set_property  PACKAGE_PIN BJ47 [get_ports {fa1_tb1_eb1_DDR4_DQ07_D1_DX57}]
set_property  PACKAGE_PIN BL46 [get_ports {fa1_tb1_eb1_DDR4_DQ07_D2_DX58}]
set_property  PACKAGE_PIN BM46 [get_ports {fa1_tb1_eb1_DDR4_DQ07_D3_DX59}]
set_property  PACKAGE_PIN BK44 [get_ports {fa1_tb1_eb1_DDR4_DQ07_D4_DX60}]
set_property  PACKAGE_PIN BL44 [get_ports {fa1_tb1_eb1_DDR4_DQ07_D5_DX61}]
set_property  PACKAGE_PIN BJ45 [get_ports {fa1_tb1_eb1_DDR4_DQ07_D6_DX62}]
set_property  PACKAGE_PIN BK45 [get_ports {fa1_tb1_eb1_DDR4_DQ07_D7_DX63}]
set_property  PACKAGE_PIN BJ43 [get_ports {fa1_tb1_eb1_DDR4_DQ07_DM_DBI_N}]
set_property  PACKAGE_PIN BL42 [get_ports {fa1_tb1_eb1_DDR4_DQ07_DQS_C}]
set_property  PACKAGE_PIN BK42 [get_ports {fa1_tb1_eb1_DDR4_DQ07_DQS_T}]
set_property  PACKAGE_PIN BK43 [get_ports {fa1_tb1_eb1_DDR4_DQ07_TDQSn}]
set_property  PACKAGE_PIN BT60 [get_ports {fa1_tb1_eb1_DDR4_DQ08_D0_DX64}]
set_property  PACKAGE_PIN BT61 [get_ports {fa1_tb1_eb1_DDR4_DQ08_D1_DX65}]
set_property  PACKAGE_PIN BP62 [get_ports {fa1_tb1_eb1_DDR4_DQ08_D2_DX66}]
set_property  PACKAGE_PIN BP63 [get_ports {fa1_tb1_eb1_DDR4_DQ08_D3_DX67}]
set_property  PACKAGE_PIN BN61 [get_ports {fa1_tb1_eb1_DDR4_DQ08_D4_DX68}]
set_property  PACKAGE_PIN BP61 [get_ports {fa1_tb1_eb1_DDR4_DQ08_D5_DX69}]
set_property  PACKAGE_PIN BR62 [get_ports {fa1_tb1_eb1_DDR4_DQ08_D6_DX70}]
set_property  PACKAGE_PIN BR63 [get_ports {fa1_tb1_eb1_DDR4_DQ08_D7_DX71}]
set_property  PACKAGE_PIN BP60 [get_ports {fa1_tb1_eb1_DDR4_DQ08_DM_DBI_N}]
set_property  PACKAGE_PIN BT59 [get_ports {fa1_tb1_eb1_DDR4_DQ08_DQS_C}]
set_property  PACKAGE_PIN BR59 [get_ports {fa1_tb1_eb1_DDR4_DQ08_DQS_T}]
set_property  PACKAGE_PIN BR60 [get_ports {fa1_tb1_eb1_DDR4_DQ08_TDQSn}]
set_property  PACKAGE_PIN CB58 [get_ports {fa1_tb1_eb1_DDR4_DQ09_D0_DX72}]
set_property  PACKAGE_PIN CC58 [get_ports {fa1_tb1_eb1_DDR4_DQ09_D1_DX73}]
set_property  PACKAGE_PIN BY60 [get_ports {fa1_tb1_eb1_DDR4_DQ09_D2_DX74}]
set_property  PACKAGE_PIN CA61 [get_ports {fa1_tb1_eb1_DDR4_DQ09_D3_DX75}]
set_property  PACKAGE_PIN BW62 [get_ports {fa1_tb1_eb1_DDR4_DQ09_D4_DX76}]
set_property  PACKAGE_PIN BW63 [get_ports {fa1_tb1_eb1_DDR4_DQ09_D5_DX77}]
set_property  PACKAGE_PIN BY58 [get_ports {fa1_tb1_eb1_DDR4_DQ09_D6_DX78}]
set_property  PACKAGE_PIN BY59 [get_ports {fa1_tb1_eb1_DDR4_DQ09_D7_DX79}]
set_property  PACKAGE_PIN CA59 [get_ports {fa1_tb1_eb1_DDR4_DQ09_DM_DBI_N}]
set_property  PACKAGE_PIN CC59 [get_ports {fa1_tb1_eb1_DDR4_DQ09_DQS_C}]
set_property  PACKAGE_PIN CB59 [get_ports {fa1_tb1_eb1_DDR4_DQ09_DQS_T}]
set_property  PACKAGE_PIN CA60 [get_ports {fa1_tb1_eb1_DDR4_DQ09_TDQSn}]
set_property  PACKAGE_PIN BU53 [get_ports {fa1_tb1_eb1_DDR4_ODT}]
set_property  PACKAGE_PIN BW52 [get_ports {fa1_tb1_eb1_DDR4_PAR}]
set_property  PACKAGE_PIN BV50 [get_ports {fa1_tb1_eb1_DDR4_RESET_N}]
set_property  PACKAGE_PIN BV54 [get_ports {fa1_tb1_eb1_DDR4_TEN}]
set_property  PACKAGE_PIN BU51 [get_ports {fa1_tb1_eb1_LED_GREEN1}]
set_property  PACKAGE_PIN BJ42 [get_ports {fa1_tb1_eb1_LED_GREEN2}]
set_property  PACKAGE_PIN BU52 [get_ports {fa1_tb1_eb1_LED_RED1}]
set_property  PACKAGE_PIN BN63 [get_ports {fa1_tb1_eb1_LED_RED2}]
set_property  PACKAGE_PIN BM42 [get_ports {fa1_tb1_eb1_LED_YELLOW1}]
set_property  PACKAGE_PIN BH41 [get_ports {fa1_tb1_eb1_LED_YELLOW2}]

# pins which are connected to motherboard connector FA1_TB2 
# and connector BA1 on x-board EB-PDS-DDR4-R5 
set_property  PACKAGE_PIN AR47 [get_ports {fa1_tb2_eb1_BUTTON1}]
set_property  PACKAGE_PIN AU63 [get_ports {fa1_tb2_eb1_BUTTON2}]
set_property  PACKAGE_PIN AL59 [get_ports {fa1_tb2_eb1_BUTTON3}]
set_property  PACKAGE_PIN AR53 [get_ports {fa1_tb2_eb1_CLK_IN_N}]
set_property  PACKAGE_PIN AR52 [get_ports {fa1_tb2_eb1_CLK_IN_P}]
set_property  PACKAGE_PIN AV54 [get_ports {fa1_tb2_eb1_DDR4_A0}]
set_property  PACKAGE_PIN AV55 [get_ports {fa1_tb2_eb1_DDR4_A1}]
set_property  PACKAGE_PIN AU56 [get_ports {fa1_tb2_eb1_DDR4_A2}]
set_property  PACKAGE_PIN AU57 [get_ports {fa1_tb2_eb1_DDR4_A3}]
set_property  PACKAGE_PIN AP55 [get_ports {fa1_tb2_eb1_DDR4_A4}]
set_property  PACKAGE_PIN AP56 [get_ports {fa1_tb2_eb1_DDR4_A5}]
set_property  PACKAGE_PIN AR54 [get_ports {fa1_tb2_eb1_DDR4_A6}]
set_property  PACKAGE_PIN AR55 [get_ports {fa1_tb2_eb1_DDR4_A7}]
set_property  PACKAGE_PIN AT54 [get_ports {fa1_tb2_eb1_DDR4_A8}]
set_property  PACKAGE_PIN AT55 [get_ports {fa1_tb2_eb1_DDR4_A9}]
set_property  PACKAGE_PIN AP50 [get_ports {fa1_tb2_eb1_DDR4_A10_AP}]
set_property  PACKAGE_PIN AP51 [get_ports {fa1_tb2_eb1_DDR4_A11}]
set_property  PACKAGE_PIN AP52 [get_ports {fa1_tb2_eb1_DDR4_A12_BC_N}]
set_property  PACKAGE_PIN AP53 [get_ports {fa1_tb2_eb1_DDR4_A13}]
set_property  PACKAGE_PIN AU51 [get_ports {fa1_tb2_eb1_DDR4_A14_WE_N}]
set_property  PACKAGE_PIN AU52 [get_ports {fa1_tb2_eb1_DDR4_A15_CAS_N}]
set_property  PACKAGE_PIN AU53 [get_ports {fa1_tb2_eb1_DDR4_A16_RAS_N}]
set_property  PACKAGE_PIN AU47 [get_ports {fa1_tb2_eb1_DDR4_ACT_N}]
set_property  PACKAGE_PIN AT47 [get_ports {fa1_tb2_eb1_DDR4_ALERT_N}]
set_property  PACKAGE_PIN AV53 [get_ports {fa1_tb2_eb1_DDR4_BA0}]
set_property  PACKAGE_PIN AT51 [get_ports {fa1_tb2_eb1_DDR4_BA1}]
set_property  PACKAGE_PIN AT52 [get_ports {fa1_tb2_eb1_DDR4_BG0}]
set_property  PACKAGE_PIN AT45 [get_ports {fa1_tb2_eb1_DDR4_BG1}]
set_property  PACKAGE_PIN AP45 [get_ports {fa1_tb2_eb1_DDR4_C0_CKE1}]
set_property  PACKAGE_PIN AV45 [get_ports {fa1_tb2_eb1_DDR4_C1_CS1}]
set_property  PACKAGE_PIN AV46 [get_ports {fa1_tb2_eb1_DDR4_C2_ODT1}]
set_property  PACKAGE_PIN AT57 [get_ports {fa1_tb2_eb1_DDR4_CK_C}]
set_property  PACKAGE_PIN AT56 [get_ports {fa1_tb2_eb1_DDR4_CK_T}]
set_property  PACKAGE_PIN AU54 [get_ports {fa1_tb2_eb1_DDR4_CKE}]
set_property  PACKAGE_PIN AR48 [get_ports {fa1_tb2_eb1_DDR4_CS_N}]
set_property  PACKAGE_PIN AW57 [get_ports {fa1_tb2_eb1_DDR4_DQ00_D0_DX00}]
set_property  PACKAGE_PIN AW58 [get_ports {fa1_tb2_eb1_DDR4_DQ00_D1_DX01}]
set_property  PACKAGE_PIN BC55 [get_ports {fa1_tb2_eb1_DDR4_DQ00_D2_DX02}]
set_property  PACKAGE_PIN BC56 [get_ports {fa1_tb2_eb1_DDR4_DQ00_D3_DX03}]
set_property  PACKAGE_PIN BB56 [get_ports {fa1_tb2_eb1_DDR4_DQ00_D4_DX04}]
set_property  PACKAGE_PIN BB57 [get_ports {fa1_tb2_eb1_DDR4_DQ00_D5_DX05}]
set_property  PACKAGE_PIN AY57 [get_ports {fa1_tb2_eb1_DDR4_DQ00_D6_DX06}]
set_property  PACKAGE_PIN BA57 [get_ports {fa1_tb2_eb1_DDR4_DQ00_D7_DX07}]
set_property  PACKAGE_PIN BA55 [get_ports {fa1_tb2_eb1_DDR4_DQ00_DM_DBI_N}]
set_property  PACKAGE_PIN AW56 [get_ports {fa1_tb2_eb1_DDR4_DQ00_DQS_C}]
set_property  PACKAGE_PIN AV56 [get_ports {fa1_tb2_eb1_DDR4_DQ00_DQS_T}]
set_property  PACKAGE_PIN BA56 [get_ports {fa1_tb2_eb1_DDR4_DQ00_TDQSn}]
set_property  PACKAGE_PIN BA49 [get_ports {fa1_tb2_eb1_DDR4_DQ01_D0_DX08}]
set_property  PACKAGE_PIN BB49 [get_ports {fa1_tb2_eb1_DDR4_DQ01_D1_DX09}]
set_property  PACKAGE_PIN BC48 [get_ports {fa1_tb2_eb1_DDR4_DQ01_D2_DX10}]
set_property  PACKAGE_PIN BC49 [get_ports {fa1_tb2_eb1_DDR4_DQ01_D3_DX11}]
set_property  PACKAGE_PIN BA51 [get_ports {fa1_tb2_eb1_DDR4_DQ01_D4_DX12}]
set_property  PACKAGE_PIN BB51 [get_ports {fa1_tb2_eb1_DDR4_DQ01_D5_DX13}]
set_property  PACKAGE_PIN AY50 [get_ports {fa1_tb2_eb1_DDR4_DQ01_D6_DX14}]
set_property  PACKAGE_PIN BA50 [get_ports {fa1_tb2_eb1_DDR4_DQ01_D7_DX15}]
set_property  PACKAGE_PIN AW50 [get_ports {fa1_tb2_eb1_DDR4_DQ01_DM_DBI_N}]
set_property  PACKAGE_PIN BC51 [get_ports {fa1_tb2_eb1_DDR4_DQ01_DQS_C}]
set_property  PACKAGE_PIN BC50 [get_ports {fa1_tb2_eb1_DDR4_DQ01_DQS_T}]
set_property  PACKAGE_PIN AW51 [get_ports {fa1_tb2_eb1_DDR4_DQ01_TDQSn}]
set_property  PACKAGE_PIN AM61 [get_ports {fa1_tb2_eb1_DDR4_DQ02_D0_DX16}]
set_property  PACKAGE_PIN AM62 [get_ports {fa1_tb2_eb1_DDR4_DQ02_D1_DX17}]
set_property  PACKAGE_PIN AN60 [get_ports {fa1_tb2_eb1_DDR4_DQ02_D2_DX18}]
set_property  PACKAGE_PIN AN61 [get_ports {fa1_tb2_eb1_DDR4_DQ02_D3_DX19}]
set_property  PACKAGE_PIN AP62 [get_ports {fa1_tb2_eb1_DDR4_DQ02_D4_DX20}]
set_property  PACKAGE_PIN AR63 [get_ports {fa1_tb2_eb1_DDR4_DQ02_D5_DX21}]
set_property  PACKAGE_PIN AR62 [get_ports {fa1_tb2_eb1_DDR4_DQ02_D6_DX22}]
set_property  PACKAGE_PIN AT62 [get_ports {fa1_tb2_eb1_DDR4_DQ02_D7_DX23}]
set_property  PACKAGE_PIN AP60 [get_ports {fa1_tb2_eb1_DDR4_DQ02_DM_DBI_N}]
set_property  PACKAGE_PIN AP63 [get_ports {fa1_tb2_eb1_DDR4_DQ02_DQS_C}]
set_property  PACKAGE_PIN AN63 [get_ports {fa1_tb2_eb1_DDR4_DQ02_DQS_T}]
set_property  PACKAGE_PIN AP61 [get_ports {fa1_tb2_eb1_DDR4_DQ02_TDQSn}]
set_property  PACKAGE_PIN AK57 [get_ports {fa1_tb2_eb1_DDR4_DQ03_D0_DX24}]
set_property  PACKAGE_PIN AL57 [get_ports {fa1_tb2_eb1_DDR4_DQ03_D1_DX25}]
set_property  PACKAGE_PIN AJ58 [get_ports {fa1_tb2_eb1_DDR4_DQ03_D2_DX26}]
set_property  PACKAGE_PIN AK58 [get_ports {fa1_tb2_eb1_DDR4_DQ03_D3_DX27}]
set_property  PACKAGE_PIN AM59 [get_ports {fa1_tb2_eb1_DDR4_DQ03_D4_DX28}]
set_property  PACKAGE_PIN AN59 [get_ports {fa1_tb2_eb1_DDR4_DQ03_D5_DX29}]
set_property  PACKAGE_PIN AM57 [get_ports {fa1_tb2_eb1_DDR4_DQ03_D6_DX30}]
set_property  PACKAGE_PIN AM58 [get_ports {fa1_tb2_eb1_DDR4_DQ03_D7_DX31}]
set_property  PACKAGE_PIN AN58 [get_ports {fa1_tb2_eb1_DDR4_DQ03_DM_DBI_N}]
set_property  PACKAGE_PIN AK60 [get_ports {fa1_tb2_eb1_DDR4_DQ03_DQS_C}]
set_property  PACKAGE_PIN AK59 [get_ports {fa1_tb2_eb1_DDR4_DQ03_DQS_T}]
set_property  PACKAGE_PIN AP58 [get_ports {fa1_tb2_eb1_DDR4_DQ03_TDQSn}]
set_property  PACKAGE_PIN AW45 [get_ports {fa1_tb2_eb1_DDR4_DQ04_D0_DX32}]
set_property  PACKAGE_PIN AY45 [get_ports {fa1_tb2_eb1_DDR4_DQ04_D1_DX33}]
set_property  PACKAGE_PIN AW48 [get_ports {fa1_tb2_eb1_DDR4_DQ04_D2_DX34}]
set_property  PACKAGE_PIN AY48 [get_ports {fa1_tb2_eb1_DDR4_DQ04_D3_DX35}]
set_property  PACKAGE_PIN BA46 [get_ports {fa1_tb2_eb1_DDR4_DQ04_D4_DX36}]
set_property  PACKAGE_PIN BB46 [get_ports {fa1_tb2_eb1_DDR4_DQ04_D5_DX37}]
set_property  PACKAGE_PIN AW46 [get_ports {fa1_tb2_eb1_DDR4_DQ04_D6_DX38}]
set_property  PACKAGE_PIN AW47 [get_ports {fa1_tb2_eb1_DDR4_DQ04_D7_DX39}]
set_property  PACKAGE_PIN BB47 [get_ports {fa1_tb2_eb1_DDR4_DQ04_DM_DBI_N}]
set_property  PACKAGE_PIN BA47 [get_ports {fa1_tb2_eb1_DDR4_DQ04_DQS_C}]
set_property  PACKAGE_PIN AY47 [get_ports {fa1_tb2_eb1_DDR4_DQ04_DQS_T}]
set_property  PACKAGE_PIN BB48 [get_ports {fa1_tb2_eb1_DDR4_DQ04_TDQSn}]
set_property  PACKAGE_PIN AR49 [get_ports {fa1_tb2_eb1_DDR4_DQ05_D0_DX40}]
set_property  PACKAGE_PIN AR50 [get_ports {fa1_tb2_eb1_DDR4_DQ05_D1_DX41}]
set_property  PACKAGE_PIN AV50 [get_ports {fa1_tb2_eb1_DDR4_DQ05_D2_DX42}]
set_property  PACKAGE_PIN AV51 [get_ports {fa1_tb2_eb1_DDR4_DQ05_D3_DX43}]
set_property  PACKAGE_PIN AU49 [get_ports {fa1_tb2_eb1_DDR4_DQ05_D4_DX44}]
set_property  PACKAGE_PIN AV49 [get_ports {fa1_tb2_eb1_DDR4_DQ05_D5_DX45}]
set_property  PACKAGE_PIN AP47 [get_ports {fa1_tb2_eb1_DDR4_DQ05_D6_DX46}]
set_property  PACKAGE_PIN AP48 [get_ports {fa1_tb2_eb1_DDR4_DQ05_D7_DX47}]
set_property  PACKAGE_PIN AT49 [get_ports {fa1_tb2_eb1_DDR4_DQ05_DM_DBI_N}]
set_property  PACKAGE_PIN AV48 [get_ports {fa1_tb2_eb1_DDR4_DQ05_DQS_C}]
set_property  PACKAGE_PIN AU48 [get_ports {fa1_tb2_eb1_DDR4_DQ05_DQS_T}]
set_property  PACKAGE_PIN AT50 [get_ports {fa1_tb2_eb1_DDR4_DQ05_TDQSn}]
set_property  PACKAGE_PIN BB54 [get_ports {fa1_tb2_eb1_DDR4_DQ07_D0_DX56}]
set_property  PACKAGE_PIN BC54 [get_ports {fa1_tb2_eb1_DDR4_DQ07_D1_DX57}]
set_property  PACKAGE_PIN AW52 [get_ports {fa1_tb2_eb1_DDR4_DQ07_D2_DX58}]
set_property  PACKAGE_PIN AW53 [get_ports {fa1_tb2_eb1_DDR4_DQ07_D3_DX59}]
set_property  PACKAGE_PIN AY52 [get_ports {fa1_tb2_eb1_DDR4_DQ07_D4_DX60}]
set_property  PACKAGE_PIN AY53 [get_ports {fa1_tb2_eb1_DDR4_DQ07_D5_DX61}]
set_property  PACKAGE_PIN AY54 [get_ports {fa1_tb2_eb1_DDR4_DQ07_D6_DX62}]
set_property  PACKAGE_PIN BA54 [get_ports {fa1_tb2_eb1_DDR4_DQ07_D7_DX63}]
set_property  PACKAGE_PIN BA52 [get_ports {fa1_tb2_eb1_DDR4_DQ07_DM_DBI_N}]
set_property  PACKAGE_PIN BC53 [get_ports {fa1_tb2_eb1_DDR4_DQ07_DQS_C}]
set_property  PACKAGE_PIN BB53 [get_ports {fa1_tb2_eb1_DDR4_DQ07_DQS_T}]
set_property  PACKAGE_PIN BB52 [get_ports {fa1_tb2_eb1_DDR4_DQ07_TDQSn}]
set_property  PACKAGE_PIN AK62 [get_ports {fa1_tb2_eb1_DDR4_DQ08_D0_DX64}]
set_property  PACKAGE_PIN AL62 [get_ports {fa1_tb2_eb1_DDR4_DQ08_D1_DX65}]
set_property  PACKAGE_PIN AH63 [get_ports {fa1_tb2_eb1_DDR4_DQ08_D2_DX66}]
set_property  PACKAGE_PIN AJ63 [get_ports {fa1_tb2_eb1_DDR4_DQ08_D3_DX67}]
set_property  PACKAGE_PIN AJ62 [get_ports {fa1_tb2_eb1_DDR4_DQ08_D4_DX68}]
set_property  PACKAGE_PIN AK63 [get_ports {fa1_tb2_eb1_DDR4_DQ08_D5_DX69}]
set_property  PACKAGE_PIN AH60 [get_ports {fa1_tb2_eb1_DDR4_DQ08_D6_DX70}]
set_property  PACKAGE_PIN AJ60 [get_ports {fa1_tb2_eb1_DDR4_DQ08_D7_DX71}]
set_property  PACKAGE_PIN AL60 [get_ports {fa1_tb2_eb1_DDR4_DQ08_DM_DBI_N}]
set_property  PACKAGE_PIN AJ61 [get_ports {fa1_tb2_eb1_DDR4_DQ08_DQS_C}]
set_property  PACKAGE_PIN AH61 [get_ports {fa1_tb2_eb1_DDR4_DQ08_DQS_T}]
set_property  PACKAGE_PIN AL61 [get_ports {fa1_tb2_eb1_DDR4_DQ08_TDQSn}]
set_property  PACKAGE_PIN AR60 [get_ports {fa1_tb2_eb1_DDR4_DQ09_D0_DX72}]
set_property  PACKAGE_PIN AT60 [get_ports {fa1_tb2_eb1_DDR4_DQ09_D1_DX73}]
set_property  PACKAGE_PIN AT59 [get_ports {fa1_tb2_eb1_DDR4_DQ09_D2_DX74}]
set_property  PACKAGE_PIN AU59 [get_ports {fa1_tb2_eb1_DDR4_DQ09_D3_DX75}]
set_property  PACKAGE_PIN AR58 [get_ports {fa1_tb2_eb1_DDR4_DQ09_D4_DX76}]
set_property  PACKAGE_PIN AR59 [get_ports {fa1_tb2_eb1_DDR4_DQ09_D5_DX77}]
set_property  PACKAGE_PIN AT61 [get_ports {fa1_tb2_eb1_DDR4_DQ09_D6_DX78}]
set_property  PACKAGE_PIN AU61 [get_ports {fa1_tb2_eb1_DDR4_DQ09_D7_DX79}]
set_property  PACKAGE_PIN AU58 [get_ports {fa1_tb2_eb1_DDR4_DQ09_DM_DBI_N}]
set_property  PACKAGE_PIN AV60 [get_ports {fa1_tb2_eb1_DDR4_DQ09_DQS_C}]
set_property  PACKAGE_PIN AV59 [get_ports {fa1_tb2_eb1_DDR4_DQ09_DQS_T}]
set_property  PACKAGE_PIN AV58 [get_ports {fa1_tb2_eb1_DDR4_DQ09_TDQSn}]
set_property  PACKAGE_PIN AU44 [get_ports {fa1_tb2_eb1_DDR4_ODT}]
set_property  PACKAGE_PIN AU46 [get_ports {fa1_tb2_eb1_DDR4_PAR}]
set_property  PACKAGE_PIN AT44 [get_ports {fa1_tb2_eb1_DDR4_RESET_N}]
set_property  PACKAGE_PIN AP46 [get_ports {fa1_tb2_eb1_DDR4_TEN}]
set_property  PACKAGE_PIN AR44 [get_ports {fa1_tb2_eb1_LED_GREEN1}]
set_property  PACKAGE_PIN AW55 [get_ports {fa1_tb2_eb1_LED_GREEN2}]
set_property  PACKAGE_PIN AR45 [get_ports {fa1_tb2_eb1_LED_RED1}]
set_property  PACKAGE_PIN AM63 [get_ports {fa1_tb2_eb1_LED_RED2}]
set_property  PACKAGE_PIN AY49 [get_ports {fa1_tb2_eb1_LED_YELLOW1}]
set_property  PACKAGE_PIN AY55 [get_ports {fa1_tb2_eb1_LED_YELLOW2}]

# pins which are connected to motherboard connector FA1_BA1 
# and connector BA1 on x-board EB-PDS-DDR4-R5 
set_property  PACKAGE_PIN L30 [get_ports {fa1_ba1_eb1_BUTTON1}]
set_property  PACKAGE_PIN T21 [get_ports {fa1_ba1_eb1_BUTTON2}]
set_property  PACKAGE_PIN L26 [get_ports {fa1_ba1_eb1_BUTTON3}]
set_property  PACKAGE_PIN T31 [get_ports {fa1_ba1_eb1_CLK_IN_N}]
set_property  PACKAGE_PIN T32 [get_ports {fa1_ba1_eb1_CLK_IN_P}]
set_property  PACKAGE_PIN P33 [get_ports {fa1_ba1_eb1_DDR4_A0}]
set_property  PACKAGE_PIN P32 [get_ports {fa1_ba1_eb1_DDR4_A1}]
set_property  PACKAGE_PIN K33 [get_ports {fa1_ba1_eb1_DDR4_A2}]
set_property  PACKAGE_PIN K32 [get_ports {fa1_ba1_eb1_DDR4_A3}]
set_property  PACKAGE_PIN P31 [get_ports {fa1_ba1_eb1_DDR4_A4}]
set_property  PACKAGE_PIN N31 [get_ports {fa1_ba1_eb1_DDR4_A5}]
set_property  PACKAGE_PIN N33 [get_ports {fa1_ba1_eb1_DDR4_A6}]
set_property  PACKAGE_PIN M33 [get_ports {fa1_ba1_eb1_DDR4_A7}]
set_property  PACKAGE_PIN M32 [get_ports {fa1_ba1_eb1_DDR4_A8}]
set_property  PACKAGE_PIN M31 [get_ports {fa1_ba1_eb1_DDR4_A9}]
set_property  PACKAGE_PIN R33 [get_ports {fa1_ba1_eb1_DDR4_A10_AP}]
set_property  PACKAGE_PIN R32 [get_ports {fa1_ba1_eb1_DDR4_A11}]
set_property  PACKAGE_PIN W31 [get_ports {fa1_ba1_eb1_DDR4_A12_BC_N}]
set_property  PACKAGE_PIN W30 [get_ports {fa1_ba1_eb1_DDR4_A13}]
set_property  PACKAGE_PIN V33 [get_ports {fa1_ba1_eb1_DDR4_A14_WE_N}]
set_property  PACKAGE_PIN U33 [get_ports {fa1_ba1_eb1_DDR4_A15_CAS_N}]
set_property  PACKAGE_PIN W33 [get_ports {fa1_ba1_eb1_DDR4_A16_RAS_N}]
set_property  PACKAGE_PIN L27 [get_ports {fa1_ba1_eb1_DDR4_ACT_N}]
set_property  PACKAGE_PIN L29 [get_ports {fa1_ba1_eb1_DDR4_ALERT_N}]
set_property  PACKAGE_PIN W32 [get_ports {fa1_ba1_eb1_DDR4_BA0}]
set_property  PACKAGE_PIN U32 [get_ports {fa1_ba1_eb1_DDR4_BA1}]
set_property  PACKAGE_PIN U31 [get_ports {fa1_ba1_eb1_DDR4_BG0}]
set_property  PACKAGE_PIN P27 [get_ports {fa1_ba1_eb1_DDR4_BG1}]
set_property  PACKAGE_PIN M29 [get_ports {fa1_ba1_eb1_DDR4_C0_CKE1}]
set_property  PACKAGE_PIN P30 [get_ports {fa1_ba1_eb1_DDR4_C1_CS1}]
set_property  PACKAGE_PIN N30 [get_ports {fa1_ba1_eb1_DDR4_C2_ODT1}]
set_property  PACKAGE_PIN L31 [get_ports {fa1_ba1_eb1_DDR4_CK_C}]
set_property  PACKAGE_PIN L32 [get_ports {fa1_ba1_eb1_DDR4_CK_T}]
set_property  PACKAGE_PIN V31 [get_ports {fa1_ba1_eb1_DDR4_CKE}]
set_property  PACKAGE_PIN R28 [get_ports {fa1_ba1_eb1_DDR4_CS_N}]
set_property  PACKAGE_PIN AF56 [get_ports {fa1_ba1_eb1_DDR4_DQ00_D0_DX00}]
set_property  PACKAGE_PIN AF57 [get_ports {fa1_ba1_eb1_DDR4_DQ00_D1_DX01}]
set_property  PACKAGE_PIN AD55 [get_ports {fa1_ba1_eb1_DDR4_DQ00_D2_DX02}]
set_property  PACKAGE_PIN AD56 [get_ports {fa1_ba1_eb1_DDR4_DQ00_D3_DX03}]
set_property  PACKAGE_PIN AE57 [get_ports {fa1_ba1_eb1_DDR4_DQ00_D4_DX04}]
set_property  PACKAGE_PIN AD57 [get_ports {fa1_ba1_eb1_DDR4_DQ00_D5_DX05}]
set_property  PACKAGE_PIN AG56 [get_ports {fa1_ba1_eb1_DDR4_DQ00_D6_DX06}]
set_property  PACKAGE_PIN AG57 [get_ports {fa1_ba1_eb1_DDR4_DQ00_D7_DX07}]
set_property  PACKAGE_PIN AH55 [get_ports {fa1_ba1_eb1_DDR4_DQ00_DM_DBI_N}]
set_property  PACKAGE_PIN AE55 [get_ports {fa1_ba1_eb1_DDR4_DQ00_DQS_C}]
set_property  PACKAGE_PIN AE54 [get_ports {fa1_ba1_eb1_DDR4_DQ00_DQS_T}]
set_property  PACKAGE_PIN AH56 [get_ports {fa1_ba1_eb1_DDR4_DQ00_TDQSn}]
set_property  PACKAGE_PIN AG53 [get_ports {fa1_ba1_eb1_DDR4_DQ01_D0_DX08}]
set_property  PACKAGE_PIN AG54 [get_ports {fa1_ba1_eb1_DDR4_DQ01_D1_DX09}]
set_property  PACKAGE_PIN AD52 [get_ports {fa1_ba1_eb1_DDR4_DQ01_D2_DX10}]
set_property  PACKAGE_PIN AD53 [get_ports {fa1_ba1_eb1_DDR4_DQ01_D3_DX11}]
set_property  PACKAGE_PIN AF51 [get_ports {fa1_ba1_eb1_DDR4_DQ01_D4_DX12}]
set_property  PACKAGE_PIN AF52 [get_ports {fa1_ba1_eb1_DDR4_DQ01_D5_DX13}]
set_property  PACKAGE_PIN AG51 [get_ports {fa1_ba1_eb1_DDR4_DQ01_D6_DX14}]
set_property  PACKAGE_PIN AG52 [get_ports {fa1_ba1_eb1_DDR4_DQ01_D7_DX15}]
set_property  PACKAGE_PIN AH53 [get_ports {fa1_ba1_eb1_DDR4_DQ01_DM_DBI_N}]
set_property  PACKAGE_PIN AE53 [get_ports {fa1_ba1_eb1_DDR4_DQ01_DQS_C}]
set_property  PACKAGE_PIN AE52 [get_ports {fa1_ba1_eb1_DDR4_DQ01_DQS_T}]
set_property  PACKAGE_PIN AH54 [get_ports {fa1_ba1_eb1_DDR4_DQ01_TDQSn}]
set_property  PACKAGE_PIN R23 [get_ports {fa1_ba1_eb1_DDR4_DQ02_D0_DX16}]
set_property  PACKAGE_PIN P23 [get_ports {fa1_ba1_eb1_DDR4_DQ02_D1_DX17}]
set_property  PACKAGE_PIN R22 [get_ports {fa1_ba1_eb1_DDR4_DQ02_D2_DX18}]
set_property  PACKAGE_PIN P22 [get_ports {fa1_ba1_eb1_DDR4_DQ02_D3_DX19}]
set_property  PACKAGE_PIN P21 [get_ports {fa1_ba1_eb1_DDR4_DQ02_D4_DX20}]
set_property  PACKAGE_PIN N21 [get_ports {fa1_ba1_eb1_DDR4_DQ02_D5_DX21}]
set_property  PACKAGE_PIN T24 [get_ports {fa1_ba1_eb1_DDR4_DQ02_D6_DX22}]
set_property  PACKAGE_PIN R24 [get_ports {fa1_ba1_eb1_DDR4_DQ02_D7_DX23}]
set_property  PACKAGE_PIN P26 [get_ports {fa1_ba1_eb1_DDR4_DQ02_DM_DBI_N}]
set_property  PACKAGE_PIN R25 [get_ports {fa1_ba1_eb1_DDR4_DQ02_DQS_C}]
set_property  PACKAGE_PIN T25 [get_ports {fa1_ba1_eb1_DDR4_DQ02_DQS_T}]
set_property  PACKAGE_PIN P25 [get_ports {fa1_ba1_eb1_DDR4_DQ02_TDQSn}]
set_property  PACKAGE_PIN K22 [get_ports {fa1_ba1_eb1_DDR4_DQ03_D0_DX24}]
set_property  PACKAGE_PIN J22 [get_ports {fa1_ba1_eb1_DDR4_DQ03_D1_DX25}]
set_property  PACKAGE_PIN K25 [get_ports {fa1_ba1_eb1_DDR4_DQ03_D2_DX26}]
set_property  PACKAGE_PIN K24 [get_ports {fa1_ba1_eb1_DDR4_DQ03_D3_DX27}]
set_property  PACKAGE_PIN J26 [get_ports {fa1_ba1_eb1_DDR4_DQ03_D4_DX28}]
set_property  PACKAGE_PIN H26 [get_ports {fa1_ba1_eb1_DDR4_DQ03_D5_DX29}]
set_property  PACKAGE_PIN J25 [get_ports {fa1_ba1_eb1_DDR4_DQ03_D6_DX30}]
set_property  PACKAGE_PIN H25 [get_ports {fa1_ba1_eb1_DDR4_DQ03_D7_DX31}]
set_property  PACKAGE_PIN H24 [get_ports {fa1_ba1_eb1_DDR4_DQ03_DM_DBI_N}]
set_property  PACKAGE_PIN J23 [get_ports {fa1_ba1_eb1_DDR4_DQ03_DQS_C}]
set_property  PACKAGE_PIN K23 [get_ports {fa1_ba1_eb1_DDR4_DQ03_DQS_T}]
set_property  PACKAGE_PIN H23 [get_ports {fa1_ba1_eb1_DDR4_DQ03_TDQSn}]
set_property  PACKAGE_PIN AF46 [get_ports {fa1_ba1_eb1_DDR4_DQ04_D0_DX32}]
set_property  PACKAGE_PIN AF47 [get_ports {fa1_ba1_eb1_DDR4_DQ04_D1_DX33}]
set_property  PACKAGE_PIN AH44 [get_ports {fa1_ba1_eb1_DDR4_DQ04_D2_DX34}]
set_property  PACKAGE_PIN AG44 [get_ports {fa1_ba1_eb1_DDR4_DQ04_D3_DX35}]
set_property  PACKAGE_PIN AE47 [get_ports {fa1_ba1_eb1_DDR4_DQ04_D4_DX36}]
set_property  PACKAGE_PIN AE48 [get_ports {fa1_ba1_eb1_DDR4_DQ04_D5_DX37}]
set_property  PACKAGE_PIN AD46 [get_ports {fa1_ba1_eb1_DDR4_DQ04_D6_DX38}]
set_property  PACKAGE_PIN AD47 [get_ports {fa1_ba1_eb1_DDR4_DQ04_D7_DX39}]
set_property  PACKAGE_PIN AG46 [get_ports {fa1_ba1_eb1_DDR4_DQ04_DM_DBI_N}]
set_property  PACKAGE_PIN AE45 [get_ports {fa1_ba1_eb1_DDR4_DQ04_DQS_C}]
set_property  PACKAGE_PIN AF45 [get_ports {fa1_ba1_eb1_DDR4_DQ04_DQS_T}]
set_property  PACKAGE_PIN AG47 [get_ports {fa1_ba1_eb1_DDR4_DQ04_TDQSn}]
set_property  PACKAGE_PIN R30 [get_ports {fa1_ba1_eb1_DDR4_DQ05_D0_DX40}]
set_property  PACKAGE_PIN R29 [get_ports {fa1_ba1_eb1_DDR4_DQ05_D1_DX41}]
set_property  PACKAGE_PIN V30 [get_ports {fa1_ba1_eb1_DDR4_DQ05_D2_DX42}]
set_property  PACKAGE_PIN V29 [get_ports {fa1_ba1_eb1_DDR4_DQ05_D3_DX43}]
set_property  PACKAGE_PIN W28 [get_ports {fa1_ba1_eb1_DDR4_DQ05_D4_DX44}]
set_property  PACKAGE_PIN V28 [get_ports {fa1_ba1_eb1_DDR4_DQ05_D5_DX45}]
set_property  PACKAGE_PIN U27 [get_ports {fa1_ba1_eb1_DDR4_DQ05_D6_DX46}]
set_property  PACKAGE_PIN T27 [get_ports {fa1_ba1_eb1_DDR4_DQ05_D7_DX47}]
set_property  PACKAGE_PIN T30 [get_ports {fa1_ba1_eb1_DDR4_DQ05_DM_DBI_N}]
set_property  PACKAGE_PIN U28 [get_ports {fa1_ba1_eb1_DDR4_DQ05_DQS_C}]
set_property  PACKAGE_PIN U29 [get_ports {fa1_ba1_eb1_DDR4_DQ05_DQS_T}]
set_property  PACKAGE_PIN T29 [get_ports {fa1_ba1_eb1_DDR4_DQ05_TDQSn}]
set_property  PACKAGE_PIN AD50 [get_ports {fa1_ba1_eb1_DDR4_DQ07_D0_DX56}]
set_property  PACKAGE_PIN AD51 [get_ports {fa1_ba1_eb1_DDR4_DQ07_D1_DX57}]
set_property  PACKAGE_PIN AG48 [get_ports {fa1_ba1_eb1_DDR4_DQ07_D2_DX58}]
set_property  PACKAGE_PIN AG49 [get_ports {fa1_ba1_eb1_DDR4_DQ07_D3_DX59}]
set_property  PACKAGE_PIN AE49 [get_ports {fa1_ba1_eb1_DDR4_DQ07_D4_DX60}]
set_property  PACKAGE_PIN AE50 [get_ports {fa1_ba1_eb1_DDR4_DQ07_D5_DX61}]
set_property  PACKAGE_PIN AH50 [get_ports {fa1_ba1_eb1_DDR4_DQ07_D6_DX62}]
set_property  PACKAGE_PIN AH51 [get_ports {fa1_ba1_eb1_DDR4_DQ07_D7_DX63}]
set_property  PACKAGE_PIN AF49 [get_ports {fa1_ba1_eb1_DDR4_DQ07_DM_DBI_N}]
set_property  PACKAGE_PIN AH49 [get_ports {fa1_ba1_eb1_DDR4_DQ07_DQS_C}]
set_property  PACKAGE_PIN AH48 [get_ports {fa1_ba1_eb1_DDR4_DQ07_DQS_T}]
set_property  PACKAGE_PIN AF50 [get_ports {fa1_ba1_eb1_DDR4_DQ07_TDQSn}]
set_property  PACKAGE_PIN N24 [get_ports {fa1_ba1_eb1_DDR4_DQ08_D0_DX64}]
set_property  PACKAGE_PIN M24 [get_ports {fa1_ba1_eb1_DDR4_DQ08_D1_DX65}]
set_property  PACKAGE_PIN L25 [get_ports {fa1_ba1_eb1_DDR4_DQ08_D2_DX66}]
set_property  PACKAGE_PIN L24 [get_ports {fa1_ba1_eb1_DDR4_DQ08_D3_DX67}]
set_property  PACKAGE_PIN N26 [get_ports {fa1_ba1_eb1_DDR4_DQ08_D4_DX68}]
set_property  PACKAGE_PIN M26 [get_ports {fa1_ba1_eb1_DDR4_DQ08_D5_DX69}]
set_property  PACKAGE_PIN M22 [get_ports {fa1_ba1_eb1_DDR4_DQ08_D6_DX70}]
set_property  PACKAGE_PIN L22 [get_ports {fa1_ba1_eb1_DDR4_DQ08_D7_DX71}]
set_property  PACKAGE_PIN N23 [get_ports {fa1_ba1_eb1_DDR4_DQ08_DM_DBI_N}]
set_property  PACKAGE_PIN L21 [get_ports {fa1_ba1_eb1_DDR4_DQ08_DQS_C}]
set_property  PACKAGE_PIN M21 [get_ports {fa1_ba1_eb1_DDR4_DQ08_DQS_T}]
set_property  PACKAGE_PIN M23 [get_ports {fa1_ba1_eb1_DDR4_DQ08_TDQSn}]
set_property  PACKAGE_PIN V24 [get_ports {fa1_ba1_eb1_DDR4_DQ09_D0_DX72}]
set_property  PACKAGE_PIN U24 [get_ports {fa1_ba1_eb1_DDR4_DQ09_D1_DX73}]
set_property  PACKAGE_PIN V23 [get_ports {fa1_ba1_eb1_DDR4_DQ09_D2_DX74}]
set_property  PACKAGE_PIN U23 [get_ports {fa1_ba1_eb1_DDR4_DQ09_D3_DX75}]
set_property  PACKAGE_PIN U26 [get_ports {fa1_ba1_eb1_DDR4_DQ09_D4_DX76}]
set_property  PACKAGE_PIN T26 [get_ports {fa1_ba1_eb1_DDR4_DQ09_D5_DX77}]
set_property  PACKAGE_PIN U22 [get_ports {fa1_ba1_eb1_DDR4_DQ09_D6_DX78}]
set_property  PACKAGE_PIN T22 [get_ports {fa1_ba1_eb1_DDR4_DQ09_D7_DX79}]
set_property  PACKAGE_PIN W23 [get_ports {fa1_ba1_eb1_DDR4_DQ09_DM_DBI_N}]
set_property  PACKAGE_PIN V25 [get_ports {fa1_ba1_eb1_DDR4_DQ09_DQS_C}]
set_property  PACKAGE_PIN W25 [get_ports {fa1_ba1_eb1_DDR4_DQ09_DQS_T}]
set_property  PACKAGE_PIN W22 [get_ports {fa1_ba1_eb1_DDR4_DQ09_TDQSn}]
set_property  PACKAGE_PIN R27 [get_ports {fa1_ba1_eb1_DDR4_ODT}]
set_property  PACKAGE_PIN M27 [get_ports {fa1_ba1_eb1_DDR4_PAR}]
set_property  PACKAGE_PIN P28 [get_ports {fa1_ba1_eb1_DDR4_RESET_N}]
set_property  PACKAGE_PIN M28 [get_ports {fa1_ba1_eb1_DDR4_TEN}]
set_property  PACKAGE_PIN N29 [get_ports {fa1_ba1_eb1_LED_GREEN1}]
set_property  PACKAGE_PIN AD48 [get_ports {fa1_ba1_eb1_LED_GREEN2}]
set_property  PACKAGE_PIN N28 [get_ports {fa1_ba1_eb1_LED_RED1}]
set_property  PACKAGE_PIN N25 [get_ports {fa1_ba1_eb1_LED_RED2}]
set_property  PACKAGE_PIN AF54 [get_ports {fa1_ba1_eb1_LED_YELLOW1}]
set_property  PACKAGE_PIN AH46 [get_ports {fa1_ba1_eb1_LED_YELLOW2}]

# pins which are connected to motherboard connector FA1_BA2 
# and connector BA1 on x-board EB-PDS-DDR4-R5 
set_property  PACKAGE_PIN AC48 [get_ports {fa1_ba2_eb1_BUTTON1}]
set_property  PACKAGE_PIN U58 [get_ports {fa1_ba2_eb1_BUTTON2}]
set_property  PACKAGE_PIN K55 [get_ports {fa1_ba2_eb1_BUTTON3}]
set_property  PACKAGE_PIN Y53 [get_ports {fa1_ba2_eb1_CLK_IN_N}]
set_property  PACKAGE_PIN Y52 [get_ports {fa1_ba2_eb1_CLK_IN_P}]
set_property  PACKAGE_PIN AC53 [get_ports {fa1_ba2_eb1_DDR4_A0}]
set_property  PACKAGE_PIN AC54 [get_ports {fa1_ba2_eb1_DDR4_A1}]
set_property  PACKAGE_PIN AB56 [get_ports {fa1_ba2_eb1_DDR4_A2}]
set_property  PACKAGE_PIN AB57 [get_ports {fa1_ba2_eb1_DDR4_A3}]
set_property  PACKAGE_PIN AC55 [get_ports {fa1_ba2_eb1_DDR4_A4}]
set_property  PACKAGE_PIN AC56 [get_ports {fa1_ba2_eb1_DDR4_A5}]
set_property  PACKAGE_PIN AB53 [get_ports {fa1_ba2_eb1_DDR4_A6}]
set_property  PACKAGE_PIN AB54 [get_ports {fa1_ba2_eb1_DDR4_A7}]
set_property  PACKAGE_PIN AA56 [get_ports {fa1_ba2_eb1_DDR4_A8}]
set_property  PACKAGE_PIN AA57 [get_ports {fa1_ba2_eb1_DDR4_A9}]
set_property  PACKAGE_PIN V53 [get_ports {fa1_ba2_eb1_DDR4_A10_AP}]
set_property  PACKAGE_PIN V54 [get_ports {fa1_ba2_eb1_DDR4_A11}]
set_property  PACKAGE_PIN W55 [get_ports {fa1_ba2_eb1_DDR4_A12_BC_N}]
set_property  PACKAGE_PIN W56 [get_ports {fa1_ba2_eb1_DDR4_A13}]
set_property  PACKAGE_PIN V55 [get_ports {fa1_ba2_eb1_DDR4_A14_WE_N}]
set_property  PACKAGE_PIN V56 [get_ports {fa1_ba2_eb1_DDR4_A15_CAS_N}]
set_property  PACKAGE_PIN Y54 [get_ports {fa1_ba2_eb1_DDR4_A16_RAS_N}]
set_property  PACKAGE_PIN AB48 [get_ports {fa1_ba2_eb1_DDR4_ACT_N}]
set_property  PACKAGE_PIN AC49 [get_ports {fa1_ba2_eb1_DDR4_ALERT_N}]
set_property  PACKAGE_PIN Y55 [get_ports {fa1_ba2_eb1_DDR4_BA0}]
set_property  PACKAGE_PIN W52 [get_ports {fa1_ba2_eb1_DDR4_BA1}]
set_property  PACKAGE_PIN W53 [get_ports {fa1_ba2_eb1_DDR4_BG0}]
set_property  PACKAGE_PIN AA46 [get_ports {fa1_ba2_eb1_DDR4_BG1}]
set_property  PACKAGE_PIN AC45 [get_ports {fa1_ba2_eb1_DDR4_C0_CKE1}]
set_property  PACKAGE_PIN AA47 [get_ports {fa1_ba2_eb1_DDR4_C1_CS1}]
set_property  PACKAGE_PIN Y47 [get_ports {fa1_ba2_eb1_DDR4_C2_ODT1}]
set_property  PACKAGE_PIN AA55 [get_ports {fa1_ba2_eb1_DDR4_CK_C}]
set_property  PACKAGE_PIN AA54 [get_ports {fa1_ba2_eb1_DDR4_CK_T}]
set_property  PACKAGE_PIN W57 [get_ports {fa1_ba2_eb1_DDR4_CKE}]
set_property  PACKAGE_PIN AA50 [get_ports {fa1_ba2_eb1_DDR4_CS_N}]
set_property  PACKAGE_PIN AG61 [get_ports {fa1_ba2_eb1_DDR4_DQ00_D0_DX00}]
set_property  PACKAGE_PIN AF61 [get_ports {fa1_ba2_eb1_DDR4_DQ00_D1_DX01}]
set_property  PACKAGE_PIN AF62 [get_ports {fa1_ba2_eb1_DDR4_DQ00_D2_DX02}]
set_property  PACKAGE_PIN AE62 [get_ports {fa1_ba2_eb1_DDR4_DQ00_D3_DX03}]
set_property  PACKAGE_PIN AF59 [get_ports {fa1_ba2_eb1_DDR4_DQ00_D4_DX04}]
set_property  PACKAGE_PIN AF60 [get_ports {fa1_ba2_eb1_DDR4_DQ00_D5_DX05}]
set_property  PACKAGE_PIN AG58 [get_ports {fa1_ba2_eb1_DDR4_DQ00_D6_DX06}]
set_property  PACKAGE_PIN AG59 [get_ports {fa1_ba2_eb1_DDR4_DQ00_D7_DX07}]
set_property  PACKAGE_PIN AH58 [get_ports {fa1_ba2_eb1_DDR4_DQ00_DM_DBI_N}]
set_property  PACKAGE_PIN AG63 [get_ports {fa1_ba2_eb1_DDR4_DQ00_DQS_C}]
set_property  PACKAGE_PIN AG62 [get_ports {fa1_ba2_eb1_DDR4_DQ00_DQS_T}]
set_property  PACKAGE_PIN AH59 [get_ports {fa1_ba2_eb1_DDR4_DQ00_TDQSn}]
set_property  PACKAGE_PIN AC58 [get_ports {fa1_ba2_eb1_DDR4_DQ01_D0_DX08}]
set_property  PACKAGE_PIN AC59 [get_ports {fa1_ba2_eb1_DDR4_DQ01_D1_DX09}]
set_property  PACKAGE_PIN AD62 [get_ports {fa1_ba2_eb1_DDR4_DQ01_D2_DX10}]
set_property  PACKAGE_PIN AD63 [get_ports {fa1_ba2_eb1_DDR4_DQ01_D3_DX11}]
set_property  PACKAGE_PIN AD60 [get_ports {fa1_ba2_eb1_DDR4_DQ01_D4_DX12}]
set_property  PACKAGE_PIN AD61 [get_ports {fa1_ba2_eb1_DDR4_DQ01_D5_DX13}]
set_property  PACKAGE_PIN AC60 [get_ports {fa1_ba2_eb1_DDR4_DQ01_D6_DX14}]
set_property  PACKAGE_PIN AC61 [get_ports {fa1_ba2_eb1_DDR4_DQ01_D7_DX15}]
set_property  PACKAGE_PIN AE59 [get_ports {fa1_ba2_eb1_DDR4_DQ01_DM_DBI_N}]
set_property  PACKAGE_PIN AB63 [get_ports {fa1_ba2_eb1_DDR4_DQ01_DQS_C}]
set_property  PACKAGE_PIN AC63 [get_ports {fa1_ba2_eb1_DDR4_DQ01_DQS_T}]
set_property  PACKAGE_PIN AE60 [get_ports {fa1_ba2_eb1_DDR4_DQ01_TDQSn}]
set_property  PACKAGE_PIN R54 [get_ports {fa1_ba2_eb1_DDR4_DQ02_D0_DX16}]
set_property  PACKAGE_PIN R55 [get_ports {fa1_ba2_eb1_DDR4_DQ02_D1_DX17}]
set_property  PACKAGE_PIN P55 [get_ports {fa1_ba2_eb1_DDR4_DQ02_D2_DX18}]
set_property  PACKAGE_PIN P56 [get_ports {fa1_ba2_eb1_DDR4_DQ02_D3_DX19}]
set_property  PACKAGE_PIN T56 [get_ports {fa1_ba2_eb1_DDR4_DQ02_D4_DX20}]
set_property  PACKAGE_PIN T57 [get_ports {fa1_ba2_eb1_DDR4_DQ02_D5_DX21}]
set_property  PACKAGE_PIN R57 [get_ports {fa1_ba2_eb1_DDR4_DQ02_D6_DX22}]
set_property  PACKAGE_PIN R58 [get_ports {fa1_ba2_eb1_DDR4_DQ02_D7_DX23}]
set_property  PACKAGE_PIN U56 [get_ports {fa1_ba2_eb1_DDR4_DQ02_DM_DBI_N}]
set_property  PACKAGE_PIN T55 [get_ports {fa1_ba2_eb1_DDR4_DQ02_DQS_C}]
set_property  PACKAGE_PIN T54 [get_ports {fa1_ba2_eb1_DDR4_DQ02_DQS_T}]
set_property  PACKAGE_PIN U57 [get_ports {fa1_ba2_eb1_DDR4_DQ02_TDQSn}]
set_property  PACKAGE_PIN J51 [get_ports {fa1_ba2_eb1_DDR4_DQ03_D0_DX24}]
set_property  PACKAGE_PIN J52 [get_ports {fa1_ba2_eb1_DDR4_DQ03_D1_DX25}]
set_property  PACKAGE_PIN L54 [get_ports {fa1_ba2_eb1_DDR4_DQ03_D2_DX26}]
set_property  PACKAGE_PIN K54 [get_ports {fa1_ba2_eb1_DDR4_DQ03_D3_DX27}]
set_property  PACKAGE_PIN L51 [get_ports {fa1_ba2_eb1_DDR4_DQ03_D4_DX28}]
set_property  PACKAGE_PIN L52 [get_ports {fa1_ba2_eb1_DDR4_DQ03_D5_DX29}]
set_property  PACKAGE_PIN M51 [get_ports {fa1_ba2_eb1_DDR4_DQ03_D6_DX30}]
set_property  PACKAGE_PIN M52 [get_ports {fa1_ba2_eb1_DDR4_DQ03_D7_DX31}]
set_property  PACKAGE_PIN M53 [get_ports {fa1_ba2_eb1_DDR4_DQ03_DM_DBI_N}]
set_property  PACKAGE_PIN K53 [get_ports {fa1_ba2_eb1_DDR4_DQ03_DQS_C}]
set_property  PACKAGE_PIN K52 [get_ports {fa1_ba2_eb1_DDR4_DQ03_DQS_T}]
set_property  PACKAGE_PIN M54 [get_ports {fa1_ba2_eb1_DDR4_DQ03_TDQSn}]
set_property  PACKAGE_PIN W62 [get_ports {fa1_ba2_eb1_DDR4_DQ04_D0_DX32}]
set_property  PACKAGE_PIN W63 [get_ports {fa1_ba2_eb1_DDR4_DQ04_D1_DX33}]
set_property  PACKAGE_PIN V58 [get_ports {fa1_ba2_eb1_DDR4_DQ04_D2_DX34}]
set_property  PACKAGE_PIN V59 [get_ports {fa1_ba2_eb1_DDR4_DQ04_D3_DX35}]
set_property  PACKAGE_PIN V63 [get_ports {fa1_ba2_eb1_DDR4_DQ04_D4_DX36}]
set_property  PACKAGE_PIN U63 [get_ports {fa1_ba2_eb1_DDR4_DQ04_D5_DX37}]
set_property  PACKAGE_PIN U61 [get_ports {fa1_ba2_eb1_DDR4_DQ04_D6_DX38}]
set_property  PACKAGE_PIN U62 [get_ports {fa1_ba2_eb1_DDR4_DQ04_D7_DX39}]
set_property  PACKAGE_PIN W60 [get_ports {fa1_ba2_eb1_DDR4_DQ04_DM_DBI_N}]
set_property  PACKAGE_PIN V61 [get_ports {fa1_ba2_eb1_DDR4_DQ04_DQS_C}]
set_property  PACKAGE_PIN V60 [get_ports {fa1_ba2_eb1_DDR4_DQ04_DQS_T}]
set_property  PACKAGE_PIN W61 [get_ports {fa1_ba2_eb1_DDR4_DQ04_TDQSn}]
set_property  PACKAGE_PIN AA51 [get_ports {fa1_ba2_eb1_DDR4_DQ05_D0_DX40}]
set_property  PACKAGE_PIN AA52 [get_ports {fa1_ba2_eb1_DDR4_DQ05_D1_DX41}]
set_property  PACKAGE_PIN W51 [get_ports {fa1_ba2_eb1_DDR4_DQ05_D2_DX42}]
set_property  PACKAGE_PIN V51 [get_ports {fa1_ba2_eb1_DDR4_DQ05_D3_DX43}]
set_property  PACKAGE_PIN AC50 [get_ports {fa1_ba2_eb1_DDR4_DQ05_D4_DX44}]
set_property  PACKAGE_PIN AC51 [get_ports {fa1_ba2_eb1_DDR4_DQ05_D5_DX45}]
set_property  PACKAGE_PIN AB49 [get_ports {fa1_ba2_eb1_DDR4_DQ05_D6_DX46}]
set_property  PACKAGE_PIN AA49 [get_ports {fa1_ba2_eb1_DDR4_DQ05_D7_DX47}]
set_property  PACKAGE_PIN AB51 [get_ports {fa1_ba2_eb1_DDR4_DQ05_DM_DBI_N}]
set_property  PACKAGE_PIN Y50 [get_ports {fa1_ba2_eb1_DDR4_DQ05_DQS_C}]
set_property  PACKAGE_PIN Y49 [get_ports {fa1_ba2_eb1_DDR4_DQ05_DQS_T}]
set_property  PACKAGE_PIN AB52 [get_ports {fa1_ba2_eb1_DDR4_DQ05_TDQSn}]
set_property  PACKAGE_PIN AA59 [get_ports {fa1_ba2_eb1_DDR4_DQ07_D0_DX56}]
set_property  PACKAGE_PIN AA60 [get_ports {fa1_ba2_eb1_DDR4_DQ07_D1_DX57}]
set_property  PACKAGE_PIN Y62 [get_ports {fa1_ba2_eb1_DDR4_DQ07_D2_DX58}]
set_property  PACKAGE_PIN Y63 [get_ports {fa1_ba2_eb1_DDR4_DQ07_D3_DX59}]
set_property  PACKAGE_PIN AA61 [get_ports {fa1_ba2_eb1_DDR4_DQ07_D4_DX60}]
set_property  PACKAGE_PIN AA62 [get_ports {fa1_ba2_eb1_DDR4_DQ07_D5_DX61}]
set_property  PACKAGE_PIN AB58 [get_ports {fa1_ba2_eb1_DDR4_DQ07_D6_DX62}]
set_property  PACKAGE_PIN AB59 [get_ports {fa1_ba2_eb1_DDR4_DQ07_D7_DX63}]
set_property  PACKAGE_PIN AB61 [get_ports {fa1_ba2_eb1_DDR4_DQ07_DM_DBI_N}]
set_property  PACKAGE_PIN Y60 [get_ports {fa1_ba2_eb1_DDR4_DQ07_DQS_C}]
set_property  PACKAGE_PIN Y59 [get_ports {fa1_ba2_eb1_DDR4_DQ07_DQS_T}]
set_property  PACKAGE_PIN AB62 [get_ports {fa1_ba2_eb1_DDR4_DQ07_TDQSn}]
set_property  PACKAGE_PIN P52 [get_ports {fa1_ba2_eb1_DDR4_DQ08_D0_DX64}]
set_property  PACKAGE_PIN P53 [get_ports {fa1_ba2_eb1_DDR4_DQ08_D1_DX65}]
set_property  PACKAGE_PIN U52 [get_ports {fa1_ba2_eb1_DDR4_DQ08_D2_DX66}]
set_property  PACKAGE_PIN U53 [get_ports {fa1_ba2_eb1_DDR4_DQ08_D3_DX67}]
set_property  PACKAGE_PIN T51 [get_ports {fa1_ba2_eb1_DDR4_DQ08_D4_DX68}]
set_property  PACKAGE_PIN T52 [get_ports {fa1_ba2_eb1_DDR4_DQ08_D5_DX69}]
set_property  PACKAGE_PIN P51 [get_ports {fa1_ba2_eb1_DDR4_DQ08_D6_DX70}]
set_property  PACKAGE_PIN N51 [get_ports {fa1_ba2_eb1_DDR4_DQ08_D7_DX71}]
set_property  PACKAGE_PIN R52 [get_ports {fa1_ba2_eb1_DDR4_DQ08_DM_DBI_N}]
set_property  PACKAGE_PIN N54 [get_ports {fa1_ba2_eb1_DDR4_DQ08_DQS_C}]
set_property  PACKAGE_PIN N53 [get_ports {fa1_ba2_eb1_DDR4_DQ08_DQS_T}]
set_property  PACKAGE_PIN R53 [get_ports {fa1_ba2_eb1_DDR4_DQ08_TDQSn}]
set_property  PACKAGE_PIN K57 [get_ports {fa1_ba2_eb1_DDR4_DQ09_D0_DX72}]
set_property  PACKAGE_PIN K58 [get_ports {fa1_ba2_eb1_DDR4_DQ09_D1_DX73}]
set_property  PACKAGE_PIN M57 [get_ports {fa1_ba2_eb1_DDR4_DQ09_D2_DX74}]
set_property  PACKAGE_PIN L57 [get_ports {fa1_ba2_eb1_DDR4_DQ09_D3_DX75}]
set_property  PACKAGE_PIN N55 [get_ports {fa1_ba2_eb1_DDR4_DQ09_D4_DX76}]
set_property  PACKAGE_PIN N56 [get_ports {fa1_ba2_eb1_DDR4_DQ09_D5_DX77}]
set_property  PACKAGE_PIN N58 [get_ports {fa1_ba2_eb1_DDR4_DQ09_D6_DX78}]
set_property  PACKAGE_PIN M58 [get_ports {fa1_ba2_eb1_DDR4_DQ09_D7_DX79}]
set_property  PACKAGE_PIN P57 [get_ports {fa1_ba2_eb1_DDR4_DQ09_DM_DBI_N}]
set_property  PACKAGE_PIN L56 [get_ports {fa1_ba2_eb1_DDR4_DQ09_DQS_C}]
set_property  PACKAGE_PIN M56 [get_ports {fa1_ba2_eb1_DDR4_DQ09_DQS_T}]
set_property  PACKAGE_PIN P58 [get_ports {fa1_ba2_eb1_DDR4_DQ09_TDQSn}]
set_property  PACKAGE_PIN Y48 [get_ports {fa1_ba2_eb1_DDR4_ODT}]
set_property  PACKAGE_PIN AB47 [get_ports {fa1_ba2_eb1_DDR4_PAR}]
set_property  PACKAGE_PIN AB46 [get_ports {fa1_ba2_eb1_DDR4_RESET_N}]
set_property  PACKAGE_PIN AC46 [get_ports {fa1_ba2_eb1_DDR4_TEN}]
set_property  PACKAGE_PIN AA45 [get_ports {fa1_ba2_eb1_LED_GREEN1}]
set_property  PACKAGE_PIN Y58 [get_ports {fa1_ba2_eb1_LED_GREEN2}]
set_property  PACKAGE_PIN Y45 [get_ports {fa1_ba2_eb1_LED_RED1}]
set_property  PACKAGE_PIN U54 [get_ports {fa1_ba2_eb1_LED_RED2}]
set_property  PACKAGE_PIN AD58 [get_ports {fa1_ba2_eb1_LED_YELLOW1}]
set_property  PACKAGE_PIN W58 [get_ports {fa1_ba2_eb1_LED_YELLOW2}]

# pins which are connected to motherboard connector FA1_BB1 
# and connector BA1 on x-board EB-PDS-DDR4-R5 
set_property  PACKAGE_PIN BA60 [get_ports {fa1_bb1_eb1_BUTTON1}]
set_property  PACKAGE_PIN BK37 [get_ports {fa1_bb1_eb1_BUTTON2}]
set_property  PACKAGE_PIN BH40 [get_ports {fa1_bb1_eb1_BUTTON3}]
set_property  PACKAGE_PIN BF60 [get_ports {fa1_bb1_eb1_CLK_IN_N}]
set_property  PACKAGE_PIN BE60 [get_ports {fa1_bb1_eb1_CLK_IN_P}]
set_property  PACKAGE_PIN BG58 [get_ports {fa1_bb1_eb1_DDR4_A0}]
set_property  PACKAGE_PIN BH58 [get_ports {fa1_bb1_eb1_DDR4_A1}]
set_property  PACKAGE_PIN BH61 [get_ports {fa1_bb1_eb1_DDR4_A2}]
set_property  PACKAGE_PIN BJ61 [get_ports {fa1_bb1_eb1_DDR4_A3}]
set_property  PACKAGE_PIN BG59 [get_ports {fa1_bb1_eb1_DDR4_A4}]
set_property  PACKAGE_PIN BH59 [get_ports {fa1_bb1_eb1_DDR4_A5}]
set_property  PACKAGE_PIN BH60 [get_ports {fa1_bb1_eb1_DDR4_A6}]
set_property  PACKAGE_PIN BJ60 [get_ports {fa1_bb1_eb1_DDR4_A7}]
set_property  PACKAGE_PIN BJ62 [get_ports {fa1_bb1_eb1_DDR4_A8}]
set_property  PACKAGE_PIN BJ63 [get_ports {fa1_bb1_eb1_DDR4_A9}]
set_property  PACKAGE_PIN BD58 [get_ports {fa1_bb1_eb1_DDR4_A10_AP}]
set_property  PACKAGE_PIN BE58 [get_ports {fa1_bb1_eb1_DDR4_A11}]
set_property  PACKAGE_PIN BD62 [get_ports {fa1_bb1_eb1_DDR4_A12_BC_N}]
set_property  PACKAGE_PIN BE62 [get_ports {fa1_bb1_eb1_DDR4_A13}]
set_property  PACKAGE_PIN BD63 [get_ports {fa1_bb1_eb1_DDR4_A14_WE_N}]
set_property  PACKAGE_PIN BE63 [get_ports {fa1_bb1_eb1_DDR4_A15_CAS_N}]
set_property  PACKAGE_PIN BF61 [get_ports {fa1_bb1_eb1_DDR4_A16_RAS_N}]
set_property  PACKAGE_PIN AY60 [get_ports {fa1_bb1_eb1_DDR4_ACT_N}]
set_property  PACKAGE_PIN BA61 [get_ports {fa1_bb1_eb1_DDR4_ALERT_N}]
set_property  PACKAGE_PIN BF62 [get_ports {fa1_bb1_eb1_DDR4_BA0}]
set_property  PACKAGE_PIN BE59 [get_ports {fa1_bb1_eb1_DDR4_BA1}]
set_property  PACKAGE_PIN BF59 [get_ports {fa1_bb1_eb1_DDR4_BG0}]
set_property  PACKAGE_PIN AY62 [get_ports {fa1_bb1_eb1_DDR4_BG1}]
set_property  PACKAGE_PIN AV63 [get_ports {fa1_bb1_eb1_DDR4_C0_CKE1}]
set_property  PACKAGE_PIN AY59 [get_ports {fa1_bb1_eb1_DDR4_C1_CS1}]
set_property  PACKAGE_PIN BA59 [get_ports {fa1_bb1_eb1_DDR4_C2_ODT1}]
set_property  PACKAGE_PIN BG62 [get_ports {fa1_bb1_eb1_DDR4_CK_C}]
set_property  PACKAGE_PIN BG61 [get_ports {fa1_bb1_eb1_DDR4_CK_T}]
set_property  PACKAGE_PIN BG63 [get_ports {fa1_bb1_eb1_DDR4_CKE}]
set_property  PACKAGE_PIN BB61 [get_ports {fa1_bb1_eb1_DDR4_CS_N}]
set_property  PACKAGE_PIN BD55 [get_ports {fa1_bb1_eb1_DDR4_DQ00_D0_DX00}]
set_property  PACKAGE_PIN BD56 [get_ports {fa1_bb1_eb1_DDR4_DQ00_D1_DX01}]
set_property  PACKAGE_PIN BG56 [get_ports {fa1_bb1_eb1_DDR4_DQ00_D2_DX02}]
set_property  PACKAGE_PIN BH56 [get_ports {fa1_bb1_eb1_DDR4_DQ00_D3_DX03}]
set_property  PACKAGE_PIN BD57 [get_ports {fa1_bb1_eb1_DDR4_DQ00_D4_DX04}]
set_property  PACKAGE_PIN BE57 [get_ports {fa1_bb1_eb1_DDR4_DQ00_D5_DX05}]
set_property  PACKAGE_PIN BF55 [get_ports {fa1_bb1_eb1_DDR4_DQ00_D6_DX06}]
set_property  PACKAGE_PIN BF56 [get_ports {fa1_bb1_eb1_DDR4_DQ00_D7_DX07}]
set_property  PACKAGE_PIN BE54 [get_ports {fa1_bb1_eb1_DDR4_DQ00_DM_DBI_N}]
set_property  PACKAGE_PIN BG57 [get_ports {fa1_bb1_eb1_DDR4_DQ00_DQS_C}]
set_property  PACKAGE_PIN BF57 [get_ports {fa1_bb1_eb1_DDR4_DQ00_DQS_T}]
set_property  PACKAGE_PIN BE55 [get_ports {fa1_bb1_eb1_DDR4_DQ00_TDQSn}]
set_property  PACKAGE_PIN BG48 [get_ports {fa1_bb1_eb1_DDR4_DQ01_D0_DX08}]
set_property  PACKAGE_PIN BH48 [get_ports {fa1_bb1_eb1_DDR4_DQ01_D1_DX09}]
set_property  PACKAGE_PIN BD50 [get_ports {fa1_bb1_eb1_DDR4_DQ01_D2_DX10}]
set_property  PACKAGE_PIN BD51 [get_ports {fa1_bb1_eb1_DDR4_DQ01_D3_DX11}]
set_property  PACKAGE_PIN BE50 [get_ports {fa1_bb1_eb1_DDR4_DQ01_D4_DX12}]
set_property  PACKAGE_PIN BF50 [get_ports {fa1_bb1_eb1_DDR4_DQ01_D5_DX13}]
set_property  PACKAGE_PIN BE49 [get_ports {fa1_bb1_eb1_DDR4_DQ01_D6_DX14}]
set_property  PACKAGE_PIN BF49 [get_ports {fa1_bb1_eb1_DDR4_DQ01_D7_DX15}]
set_property  PACKAGE_PIN BH50 [get_ports {fa1_bb1_eb1_DDR4_DQ01_DM_DBI_N}]
set_property  PACKAGE_PIN BH49 [get_ports {fa1_bb1_eb1_DDR4_DQ01_DQS_C}]
set_property  PACKAGE_PIN BG49 [get_ports {fa1_bb1_eb1_DDR4_DQ01_DQS_T}]
set_property  PACKAGE_PIN BH51 [get_ports {fa1_bb1_eb1_DDR4_DQ01_TDQSn}]
set_property  PACKAGE_PIN BL36 [get_ports {fa1_bb1_eb1_DDR4_DQ02_D0_DX16}]
set_property  PACKAGE_PIN BL37 [get_ports {fa1_bb1_eb1_DDR4_DQ02_D1_DX17}]
set_property  PACKAGE_PIN BM36 [get_ports {fa1_bb1_eb1_DDR4_DQ02_D2_DX18}]
set_property  PACKAGE_PIN BM37 [get_ports {fa1_bb1_eb1_DDR4_DQ02_D3_DX19}]
set_property  PACKAGE_PIN BP35 [get_ports {fa1_bb1_eb1_DDR4_DQ02_D4_DX20}]
set_property  PACKAGE_PIN BP36 [get_ports {fa1_bb1_eb1_DDR4_DQ02_D5_DX21}]
set_property  PACKAGE_PIN BN35 [get_ports {fa1_bb1_eb1_DDR4_DQ02_D6_DX22}]
set_property  PACKAGE_PIN BN36 [get_ports {fa1_bb1_eb1_DDR4_DQ02_D7_DX23}]
set_property  PACKAGE_PIN BK35 [get_ports {fa1_bb1_eb1_DDR4_DQ02_DM_DBI_N}]
set_property  PACKAGE_PIN BP38 [get_ports {fa1_bb1_eb1_DDR4_DQ02_DQS_C}]
set_property  PACKAGE_PIN BP37 [get_ports {fa1_bb1_eb1_DDR4_DQ02_DQS_T}]
set_property  PACKAGE_PIN BL35 [get_ports {fa1_bb1_eb1_DDR4_DQ02_TDQSn}]
set_property  PACKAGE_PIN BF35 [get_ports {fa1_bb1_eb1_DDR4_DQ03_D0_DX24}]
set_property  PACKAGE_PIN BF36 [get_ports {fa1_bb1_eb1_DDR4_DQ03_D1_DX25}]
set_property  PACKAGE_PIN BE37 [get_ports {fa1_bb1_eb1_DDR4_DQ03_D2_DX26}]
set_property  PACKAGE_PIN BF37 [get_ports {fa1_bb1_eb1_DDR4_DQ03_D3_DX27}]
set_property  PACKAGE_PIN BG38 [get_ports {fa1_bb1_eb1_DDR4_DQ03_D4_DX28}]
set_property  PACKAGE_PIN BH38 [get_ports {fa1_bb1_eb1_DDR4_DQ03_D5_DX29}]
set_property  PACKAGE_PIN BH35 [get_ports {fa1_bb1_eb1_DDR4_DQ03_D6_DX30}]
set_property  PACKAGE_PIN BH36 [get_ports {fa1_bb1_eb1_DDR4_DQ03_D7_DX31}]
set_property  PACKAGE_PIN BJ35 [get_ports {fa1_bb1_eb1_DDR4_DQ03_DM_DBI_N}]
set_property  PACKAGE_PIN BG37 [get_ports {fa1_bb1_eb1_DDR4_DQ03_DQS_C}]
set_property  PACKAGE_PIN BG36 [get_ports {fa1_bb1_eb1_DDR4_DQ03_DQS_T}]
set_property  PACKAGE_PIN BJ36 [get_ports {fa1_bb1_eb1_DDR4_DQ03_TDQSn}]
set_property  PACKAGE_PIN BD45 [get_ports {fa1_bb1_eb1_DDR4_DQ04_D0_DX32}]
set_property  PACKAGE_PIN BD46 [get_ports {fa1_bb1_eb1_DDR4_DQ04_D1_DX33}]
set_property  PACKAGE_PIN BH45 [get_ports {fa1_bb1_eb1_DDR4_DQ04_D2_DX34}]
set_property  PACKAGE_PIN BH46 [get_ports {fa1_bb1_eb1_DDR4_DQ04_D3_DX35}]
set_property  PACKAGE_PIN BE45 [get_ports {fa1_bb1_eb1_DDR4_DQ04_D4_DX36}]
set_property  PACKAGE_PIN BF45 [get_ports {fa1_bb1_eb1_DDR4_DQ04_D5_DX37}]
set_property  PACKAGE_PIN BF46 [get_ports {fa1_bb1_eb1_DDR4_DQ04_D6_DX38}]
set_property  PACKAGE_PIN BF47 [get_ports {fa1_bb1_eb1_DDR4_DQ04_D7_DX39}]
set_property  PACKAGE_PIN BD47 [get_ports {fa1_bb1_eb1_DDR4_DQ04_DM_DBI_N}]
set_property  PACKAGE_PIN BG47 [get_ports {fa1_bb1_eb1_DDR4_DQ04_DQS_C}]
set_property  PACKAGE_PIN BG46 [get_ports {fa1_bb1_eb1_DDR4_DQ04_DQS_T}]
set_property  PACKAGE_PIN BD48 [get_ports {fa1_bb1_eb1_DDR4_DQ04_TDQSn}]
set_property  PACKAGE_PIN BC60 [get_ports {fa1_bb1_eb1_DDR4_DQ05_D0_DX40}]
set_property  PACKAGE_PIN BD60 [get_ports {fa1_bb1_eb1_DDR4_DQ05_D1_DX41}]
set_property  PACKAGE_PIN BB63 [get_ports {fa1_bb1_eb1_DDR4_DQ05_D2_DX42}]
set_property  PACKAGE_PIN BC63 [get_ports {fa1_bb1_eb1_DDR4_DQ05_D3_DX43}]
set_property  PACKAGE_PIN BC58 [get_ports {fa1_bb1_eb1_DDR4_DQ05_D4_DX44}]
set_property  PACKAGE_PIN BC59 [get_ports {fa1_bb1_eb1_DDR4_DQ05_D5_DX45}]
set_property  PACKAGE_PIN BA62 [get_ports {fa1_bb1_eb1_DDR4_DQ05_D6_DX46}]
set_property  PACKAGE_PIN BB62 [get_ports {fa1_bb1_eb1_DDR4_DQ05_D7_DX47}]
set_property  PACKAGE_PIN BC61 [get_ports {fa1_bb1_eb1_DDR4_DQ05_DM_DBI_N}]
set_property  PACKAGE_PIN BB59 [get_ports {fa1_bb1_eb1_DDR4_DQ05_DQS_C}]
set_property  PACKAGE_PIN BB58 [get_ports {fa1_bb1_eb1_DDR4_DQ05_DQS_T}]
set_property  PACKAGE_PIN BD61 [get_ports {fa1_bb1_eb1_DDR4_DQ05_TDQSn}]
set_property  PACKAGE_PIN BG54 [get_ports {fa1_bb1_eb1_DDR4_DQ07_D0_DX56}]
set_property  PACKAGE_PIN BH54 [get_ports {fa1_bb1_eb1_DDR4_DQ07_D1_DX57}]
set_property  PACKAGE_PIN BD53 [get_ports {fa1_bb1_eb1_DDR4_DQ07_D2_DX58}]
set_property  PACKAGE_PIN BE53 [get_ports {fa1_bb1_eb1_DDR4_DQ07_D3_DX59}]
set_property  PACKAGE_PIN BF51 [get_ports {fa1_bb1_eb1_DDR4_DQ07_D4_DX60}]
set_property  PACKAGE_PIN BG51 [get_ports {fa1_bb1_eb1_DDR4_DQ07_D5_DX61}]
set_property  PACKAGE_PIN BD52 [get_ports {fa1_bb1_eb1_DDR4_DQ07_D6_DX62}]
set_property  PACKAGE_PIN BE52 [get_ports {fa1_bb1_eb1_DDR4_DQ07_D7_DX63}]
set_property  PACKAGE_PIN BF52 [get_ports {fa1_bb1_eb1_DDR4_DQ07_DM_DBI_N}]
set_property  PACKAGE_PIN BH53 [get_ports {fa1_bb1_eb1_DDR4_DQ07_DQS_C}]
set_property  PACKAGE_PIN BG53 [get_ports {fa1_bb1_eb1_DDR4_DQ07_DQS_T}]
set_property  PACKAGE_PIN BG52 [get_ports {fa1_bb1_eb1_DDR4_DQ07_TDQSn}]
set_property  PACKAGE_PIN BL39 [get_ports {fa1_bb1_eb1_DDR4_DQ08_D0_DX64}]
set_property  PACKAGE_PIN BL40 [get_ports {fa1_bb1_eb1_DDR4_DQ08_D1_DX65}]
set_property  PACKAGE_PIN BN38 [get_ports {fa1_bb1_eb1_DDR4_DQ08_D2_DX66}]
set_property  PACKAGE_PIN BN39 [get_ports {fa1_bb1_eb1_DDR4_DQ08_D3_DX67}]
set_property  PACKAGE_PIN BN40 [get_ports {fa1_bb1_eb1_DDR4_DQ08_D4_DX68}]
set_property  PACKAGE_PIN BP40 [get_ports {fa1_bb1_eb1_DDR4_DQ08_D5_DX69}]
set_property  PACKAGE_PIN BL41 [get_ports {fa1_bb1_eb1_DDR4_DQ08_D6_DX70}]
set_property  PACKAGE_PIN BM41 [get_ports {fa1_bb1_eb1_DDR4_DQ08_D7_DX71}]
set_property  PACKAGE_PIN BM38 [get_ports {fa1_bb1_eb1_DDR4_DQ08_DM_DBI_N}]
set_property  PACKAGE_PIN BP41 [get_ports {fa1_bb1_eb1_DDR4_DQ08_DQS_C}]
set_property  PACKAGE_PIN BN41 [get_ports {fa1_bb1_eb1_DDR4_DQ08_DQS_T}]
set_property  PACKAGE_PIN BM39 [get_ports {fa1_bb1_eb1_DDR4_DQ08_TDQSn}]
set_property  PACKAGE_PIN BE39 [get_ports {fa1_bb1_eb1_DDR4_DQ09_D0_DX72}]
set_property  PACKAGE_PIN BE40 [get_ports {fa1_bb1_eb1_DDR4_DQ09_D1_DX73}]
set_property  PACKAGE_PIN BG39 [get_ports {fa1_bb1_eb1_DDR4_DQ09_D2_DX74}]
set_property  PACKAGE_PIN BH39 [get_ports {fa1_bb1_eb1_DDR4_DQ09_D3_DX75}]
set_property  PACKAGE_PIN BF39 [get_ports {fa1_bb1_eb1_DDR4_DQ09_D4_DX76}]
set_property  PACKAGE_PIN BF40 [get_ports {fa1_bb1_eb1_DDR4_DQ09_D5_DX77}]
set_property  PACKAGE_PIN BK39 [get_ports {fa1_bb1_eb1_DDR4_DQ09_D6_DX78}]
set_property  PACKAGE_PIN BK40 [get_ports {fa1_bb1_eb1_DDR4_DQ09_D7_DX79}]
set_property  PACKAGE_PIN BJ37 [get_ports {fa1_bb1_eb1_DDR4_DQ09_DM_DBI_N}]
set_property  PACKAGE_PIN BJ41 [get_ports {fa1_bb1_eb1_DDR4_DQ09_DQS_C}]
set_property  PACKAGE_PIN BJ40 [get_ports {fa1_bb1_eb1_DDR4_DQ09_DQS_T}]
set_property  PACKAGE_PIN BJ38 [get_ports {fa1_bb1_eb1_DDR4_DQ09_TDQSn}]
set_property  PACKAGE_PIN AY63 [get_ports {fa1_bb1_eb1_DDR4_ODT}]
set_property  PACKAGE_PIN AW60 [get_ports {fa1_bb1_eb1_DDR4_PAR}]
set_property  PACKAGE_PIN AW62 [get_ports {fa1_bb1_eb1_DDR4_RESET_N}]
set_property  PACKAGE_PIN AW63 [get_ports {fa1_bb1_eb1_DDR4_TEN}]
set_property  PACKAGE_PIN AV61 [get_ports {fa1_bb1_eb1_LED_GREEN1}]
set_property  PACKAGE_PIN BF54 [get_ports {fa1_bb1_eb1_LED_GREEN2}]
set_property  PACKAGE_PIN AW61 [get_ports {fa1_bb1_eb1_LED_RED1}]
set_property  PACKAGE_PIN BK38 [get_ports {fa1_bb1_eb1_LED_RED2}]
set_property  PACKAGE_PIN BE48 [get_ports {fa1_bb1_eb1_LED_YELLOW1}]
set_property  PACKAGE_PIN BH55 [get_ports {fa1_bb1_eb1_LED_YELLOW2}]

# pins which are connected to motherboard connector FA1_BB2 
# and connector BA1 on x-board EB-PDS-DDR4-R5 
set_property  PACKAGE_PIN AL47 [get_ports {fa1_bb2_eb1_BUTTON1}]
set_property  PACKAGE_PIN F51 [get_ports {fa1_bb2_eb1_BUTTON2}]
set_property  PACKAGE_PIN B44 [get_ports {fa1_bb2_eb1_BUTTON3}]
set_property  PACKAGE_PIN AL52 [get_ports {fa1_bb2_eb1_CLK_IN_N}]
set_property  PACKAGE_PIN AL51 [get_ports {fa1_bb2_eb1_CLK_IN_P}]
set_property  PACKAGE_PIN AN55 [get_ports {fa1_bb2_eb1_DDR4_A0}]
set_property  PACKAGE_PIN AN56 [get_ports {fa1_bb2_eb1_DDR4_A1}]
set_property  PACKAGE_PIN AL54 [get_ports {fa1_bb2_eb1_DDR4_A2}]
set_property  PACKAGE_PIN AL55 [get_ports {fa1_bb2_eb1_DDR4_A3}]
set_property  PACKAGE_PIN AM54 [get_ports {fa1_bb2_eb1_DDR4_A4}]
set_property  PACKAGE_PIN AN54 [get_ports {fa1_bb2_eb1_DDR4_A5}]
set_property  PACKAGE_PIN AL56 [get_ports {fa1_bb2_eb1_DDR4_A6}]
set_property  PACKAGE_PIN AM56 [get_ports {fa1_bb2_eb1_DDR4_A7}]
set_property  PACKAGE_PIN AJ55 [get_ports {fa1_bb2_eb1_DDR4_A8}]
set_property  PACKAGE_PIN AJ56 [get_ports {fa1_bb2_eb1_DDR4_A9}]
set_property  PACKAGE_PIN AJ50 [get_ports {fa1_bb2_eb1_DDR4_A10_AP}]
set_property  PACKAGE_PIN AJ51 [get_ports {fa1_bb2_eb1_DDR4_A11}]
set_property  PACKAGE_PIN AJ52 [get_ports {fa1_bb2_eb1_DDR4_A12_BC_N}]
set_property  PACKAGE_PIN AJ53 [get_ports {fa1_bb2_eb1_DDR4_A13}]
set_property  PACKAGE_PIN AM53 [get_ports {fa1_bb2_eb1_DDR4_A14_WE_N}]
set_property  PACKAGE_PIN AN53 [get_ports {fa1_bb2_eb1_DDR4_A15_CAS_N}]
set_property  PACKAGE_PIN AM51 [get_ports {fa1_bb2_eb1_DDR4_A16_RAS_N}]
set_property  PACKAGE_PIN AN46 [get_ports {fa1_bb2_eb1_DDR4_ACT_N}]
set_property  PACKAGE_PIN AM47 [get_ports {fa1_bb2_eb1_DDR4_ALERT_N}]
set_property  PACKAGE_PIN AN51 [get_ports {fa1_bb2_eb1_DDR4_BA0}]
set_property  PACKAGE_PIN AK52 [get_ports {fa1_bb2_eb1_DDR4_BA1}]
set_property  PACKAGE_PIN AK53 [get_ports {fa1_bb2_eb1_DDR4_BG0}]
set_property  PACKAGE_PIN AM44 [get_ports {fa1_bb2_eb1_DDR4_BG1}]
set_property  PACKAGE_PIN AJ45 [get_ports {fa1_bb2_eb1_DDR4_C0_CKE1}]
set_property  PACKAGE_PIN AN44 [get_ports {fa1_bb2_eb1_DDR4_C1_CS1}]
set_property  PACKAGE_PIN AN45 [get_ports {fa1_bb2_eb1_DDR4_C2_ODT1}]
set_property  PACKAGE_PIN AK55 [get_ports {fa1_bb2_eb1_DDR4_CK_C}]
set_property  PACKAGE_PIN AK54 [get_ports {fa1_bb2_eb1_DDR4_CK_T}]
set_property  PACKAGE_PIN AM52 [get_ports {fa1_bb2_eb1_DDR4_CKE}]
set_property  PACKAGE_PIN AN50 [get_ports {fa1_bb2_eb1_DDR4_CS_N}]
set_property  PACKAGE_PIN BK55 [get_ports {fa1_bb2_eb1_DDR4_DQ00_D0_DX00}]
set_property  PACKAGE_PIN BL55 [get_ports {fa1_bb2_eb1_DDR4_DQ00_D1_DX01}]
set_property  PACKAGE_PIN BL57 [get_ports {fa1_bb2_eb1_DDR4_DQ00_D2_DX02}]
set_property  PACKAGE_PIN BM57 [get_ports {fa1_bb2_eb1_DDR4_DQ00_D3_DX03}]
set_property  PACKAGE_PIN BJ55 [get_ports {fa1_bb2_eb1_DDR4_DQ00_D4_DX04}]
set_property  PACKAGE_PIN BJ56 [get_ports {fa1_bb2_eb1_DDR4_DQ00_D5_DX05}]
set_property  PACKAGE_PIN BJ57 [get_ports {fa1_bb2_eb1_DDR4_DQ00_D6_DX06}]
set_property  PACKAGE_PIN BJ58 [get_ports {fa1_bb2_eb1_DDR4_DQ00_D7_DX07}]
set_property  PACKAGE_PIN BK54 [get_ports {fa1_bb2_eb1_DDR4_DQ00_DM_DBI_N}]
set_property  PACKAGE_PIN BK58 [get_ports {fa1_bb2_eb1_DDR4_DQ00_DQS_C}]
set_property  PACKAGE_PIN BK57 [get_ports {fa1_bb2_eb1_DDR4_DQ00_DQS_T}]
set_property  PACKAGE_PIN BL54 [get_ports {fa1_bb2_eb1_DDR4_DQ00_TDQSn}]
set_property  PACKAGE_PIN BR52 [get_ports {fa1_bb2_eb1_DDR4_DQ01_D0_DX08}]
set_property  PACKAGE_PIN BR53 [get_ports {fa1_bb2_eb1_DDR4_DQ01_D1_DX09}]
set_property  PACKAGE_PIN BT50 [get_ports {fa1_bb2_eb1_DDR4_DQ01_D2_DX10}]
set_property  PACKAGE_PIN BT51 [get_ports {fa1_bb2_eb1_DDR4_DQ01_D3_DX11}]
set_property  PACKAGE_PIN BN53 [get_ports {fa1_bb2_eb1_DDR4_DQ01_D4_DX12}]
set_property  PACKAGE_PIN BN54 [get_ports {fa1_bb2_eb1_DDR4_DQ01_D5_DX13}]
set_property  PACKAGE_PIN BP52 [get_ports {fa1_bb2_eb1_DDR4_DQ01_D6_DX14}]
set_property  PACKAGE_PIN BP53 [get_ports {fa1_bb2_eb1_DDR4_DQ01_D7_DX15}]
set_property  PACKAGE_PIN BN50 [get_ports {fa1_bb2_eb1_DDR4_DQ01_DM_DBI_N}]
set_property  PACKAGE_PIN BR50 [get_ports {fa1_bb2_eb1_DDR4_DQ01_DQS_C}]
set_property  PACKAGE_PIN BP50 [get_ports {fa1_bb2_eb1_DDR4_DQ01_DQS_T}]
set_property  PACKAGE_PIN BN51 [get_ports {fa1_bb2_eb1_DDR4_DQ01_TDQSn}]
set_property  PACKAGE_PIN E47 [get_ports {fa1_bb2_eb1_DDR4_DQ02_D0_DX16}]
set_property  PACKAGE_PIN D47 [get_ports {fa1_bb2_eb1_DDR4_DQ02_D1_DX17}]
set_property  PACKAGE_PIN E48 [get_ports {fa1_bb2_eb1_DDR4_DQ02_D2_DX18}]
set_property  PACKAGE_PIN D48 [get_ports {fa1_bb2_eb1_DDR4_DQ02_D3_DX19}]
set_property  PACKAGE_PIN D50 [get_ports {fa1_bb2_eb1_DDR4_DQ02_D4_DX20}]
set_property  PACKAGE_PIN D51 [get_ports {fa1_bb2_eb1_DDR4_DQ02_D5_DX21}]
set_property  PACKAGE_PIN E49 [get_ports {fa1_bb2_eb1_DDR4_DQ02_D6_DX22}]
set_property  PACKAGE_PIN E50 [get_ports {fa1_bb2_eb1_DDR4_DQ02_D7_DX23}]
set_property  PACKAGE_PIN F49 [get_ports {fa1_bb2_eb1_DDR4_DQ02_DM_DBI_N}]
set_property  PACKAGE_PIN F47 [get_ports {fa1_bb2_eb1_DDR4_DQ02_DQS_C}]
set_property  PACKAGE_PIN F46 [get_ports {fa1_bb2_eb1_DDR4_DQ02_DQS_T}]
set_property  PACKAGE_PIN F50 [get_ports {fa1_bb2_eb1_DDR4_DQ02_TDQSn}]
set_property  PACKAGE_PIN C50 [get_ports {fa1_bb2_eb1_DDR4_DQ03_D0_DX24}]
set_property  PACKAGE_PIN C51 [get_ports {fa1_bb2_eb1_DDR4_DQ03_D1_DX25}]
set_property  PACKAGE_PIN A49 [get_ports {fa1_bb2_eb1_DDR4_DQ03_D2_DX26}]
set_property  PACKAGE_PIN A50 [get_ports {fa1_bb2_eb1_DDR4_DQ03_D3_DX27}]
set_property  PACKAGE_PIN C49 [get_ports {fa1_bb2_eb1_DDR4_DQ03_D4_DX28}]
set_property  PACKAGE_PIN B49 [get_ports {fa1_bb2_eb1_DDR4_DQ03_D5_DX29}]
set_property  PACKAGE_PIN B47 [get_ports {fa1_bb2_eb1_DDR4_DQ03_D6_DX30}]
set_property  PACKAGE_PIN B48 [get_ports {fa1_bb2_eb1_DDR4_DQ03_D7_DX31}]
set_property  PACKAGE_PIN B51 [get_ports {fa1_bb2_eb1_DDR4_DQ03_DM_DBI_N}]
set_property  PACKAGE_PIN A47 [get_ports {fa1_bb2_eb1_DDR4_DQ03_DQS_C}]
set_property  PACKAGE_PIN A46 [get_ports {fa1_bb2_eb1_DDR4_DQ03_DQS_T}]
set_property  PACKAGE_PIN A51 [get_ports {fa1_bb2_eb1_DDR4_DQ03_TDQSn}]
set_property  PACKAGE_PIN BK52 [get_ports {fa1_bb2_eb1_DDR4_DQ04_D0_DX32}]
set_property  PACKAGE_PIN BK53 [get_ports {fa1_bb2_eb1_DDR4_DQ04_D1_DX33}]
set_property  PACKAGE_PIN BM51 [get_ports {fa1_bb2_eb1_DDR4_DQ04_D2_DX34}]
set_property  PACKAGE_PIN BM52 [get_ports {fa1_bb2_eb1_DDR4_DQ04_D3_DX35}]
set_property  PACKAGE_PIN BM53 [get_ports {fa1_bb2_eb1_DDR4_DQ04_D4_DX36}]
set_property  PACKAGE_PIN BM54 [get_ports {fa1_bb2_eb1_DDR4_DQ04_D5_DX37}]
set_property  PACKAGE_PIN BK50 [get_ports {fa1_bb2_eb1_DDR4_DQ04_D6_DX38}]
set_property  PACKAGE_PIN BL50 [get_ports {fa1_bb2_eb1_DDR4_DQ04_D7_DX39}]
set_property  PACKAGE_PIN BJ51 [get_ports {fa1_bb2_eb1_DDR4_DQ04_DM_DBI_N}]
set_property  PACKAGE_PIN BL52 [get_ports {fa1_bb2_eb1_DDR4_DQ04_DQS_C}]
set_property  PACKAGE_PIN BL51 [get_ports {fa1_bb2_eb1_DDR4_DQ04_DQS_T}]
set_property  PACKAGE_PIN BJ52 [get_ports {fa1_bb2_eb1_DDR4_DQ04_TDQSn}]
set_property  PACKAGE_PIN AK49 [get_ports {fa1_bb2_eb1_DDR4_DQ05_D0_DX40}]
set_property  PACKAGE_PIN AK50 [get_ports {fa1_bb2_eb1_DDR4_DQ05_D1_DX41}]
set_property  PACKAGE_PIN AM49 [get_ports {fa1_bb2_eb1_DDR4_DQ05_D2_DX42}]
set_property  PACKAGE_PIN AN49 [get_ports {fa1_bb2_eb1_DDR4_DQ05_D3_DX43}]
set_property  PACKAGE_PIN AM48 [get_ports {fa1_bb2_eb1_DDR4_DQ05_D4_DX44}]
set_property  PACKAGE_PIN AN48 [get_ports {fa1_bb2_eb1_DDR4_DQ05_D5_DX45}]
set_property  PACKAGE_PIN AJ47 [get_ports {fa1_bb2_eb1_DDR4_DQ05_D6_DX46}]
set_property  PACKAGE_PIN AK47 [get_ports {fa1_bb2_eb1_DDR4_DQ05_D7_DX47}]
set_property  PACKAGE_PIN AL49 [get_ports {fa1_bb2_eb1_DDR4_DQ05_DM_DBI_N}]
set_property  PACKAGE_PIN AK48 [get_ports {fa1_bb2_eb1_DDR4_DQ05_DQS_C}]
set_property  PACKAGE_PIN AJ48 [get_ports {fa1_bb2_eb1_DDR4_DQ05_DQS_T}]
set_property  PACKAGE_PIN AL50 [get_ports {fa1_bb2_eb1_DDR4_DQ05_TDQSn}]
set_property  PACKAGE_PIN BM58 [get_ports {fa1_bb2_eb1_DDR4_DQ07_D0_DX56}]
set_property  PACKAGE_PIN BN58 [get_ports {fa1_bb2_eb1_DDR4_DQ07_D1_DX57}]
set_property  PACKAGE_PIN BR57 [get_ports {fa1_bb2_eb1_DDR4_DQ07_D2_DX58}]
set_property  PACKAGE_PIN BR58 [get_ports {fa1_bb2_eb1_DDR4_DQ07_D3_DX59}]
set_property  PACKAGE_PIN BN56 [get_ports {fa1_bb2_eb1_DDR4_DQ07_D4_DX60}]
set_property  PACKAGE_PIN BP56 [get_ports {fa1_bb2_eb1_DDR4_DQ07_D5_DX61}]
set_property  PACKAGE_PIN BR54 [get_ports {fa1_bb2_eb1_DDR4_DQ07_D6_DX62}]
set_property  PACKAGE_PIN BR55 [get_ports {fa1_bb2_eb1_DDR4_DQ07_D7_DX63}]
set_property  PACKAGE_PIN BN55 [get_ports {fa1_bb2_eb1_DDR4_DQ07_DM_DBI_N}]
set_property  PACKAGE_PIN BP58 [get_ports {fa1_bb2_eb1_DDR4_DQ07_DQS_C}]
set_property  PACKAGE_PIN BP57 [get_ports {fa1_bb2_eb1_DDR4_DQ07_DQS_T}]
set_property  PACKAGE_PIN BP55 [get_ports {fa1_bb2_eb1_DDR4_DQ07_TDQSn}]
set_property  PACKAGE_PIN E44 [get_ports {fa1_bb2_eb1_DDR4_DQ08_D0_DX64}]
set_property  PACKAGE_PIN E45 [get_ports {fa1_bb2_eb1_DDR4_DQ08_D1_DX65}]
set_property  PACKAGE_PIN D41 [get_ports {fa1_bb2_eb1_DDR4_DQ08_D2_DX66}]
set_property  PACKAGE_PIN C41 [get_ports {fa1_bb2_eb1_DDR4_DQ08_D3_DX67}]
set_property  PACKAGE_PIN F41 [get_ports {fa1_bb2_eb1_DDR4_DQ08_D4_DX68}]
set_property  PACKAGE_PIN F42 [get_ports {fa1_bb2_eb1_DDR4_DQ08_D5_DX69}]
set_property  PACKAGE_PIN E42 [get_ports {fa1_bb2_eb1_DDR4_DQ08_D6_DX70}]
set_property  PACKAGE_PIN E43 [get_ports {fa1_bb2_eb1_DDR4_DQ08_D7_DX71}]
set_property  PACKAGE_PIN D45 [get_ports {fa1_bb2_eb1_DDR4_DQ08_DM_DBI_N}]
set_property  PACKAGE_PIN D43 [get_ports {fa1_bb2_eb1_DDR4_DQ08_DQS_C}]
set_property  PACKAGE_PIN D42 [get_ports {fa1_bb2_eb1_DDR4_DQ08_DQS_T}]
set_property  PACKAGE_PIN D46 [get_ports {fa1_bb2_eb1_DDR4_DQ08_TDQSn}]
set_property  PACKAGE_PIN B41 [get_ports {fa1_bb2_eb1_DDR4_DQ09_D0_DX72}]
set_property  PACKAGE_PIN A41 [get_ports {fa1_bb2_eb1_DDR4_DQ09_D1_DX73}]
set_property  PACKAGE_PIN C44 [get_ports {fa1_bb2_eb1_DDR4_DQ09_D2_DX74}]
set_property  PACKAGE_PIN C45 [get_ports {fa1_bb2_eb1_DDR4_DQ09_D3_DX75}]
set_property  PACKAGE_PIN A44 [get_ports {fa1_bb2_eb1_DDR4_DQ09_D4_DX76}]
set_property  PACKAGE_PIN A45 [get_ports {fa1_bb2_eb1_DDR4_DQ09_D5_DX77}]
set_property  PACKAGE_PIN C43 [get_ports {fa1_bb2_eb1_DDR4_DQ09_D6_DX78}]
set_property  PACKAGE_PIN B43 [get_ports {fa1_bb2_eb1_DDR4_DQ09_D7_DX79}]
set_property  PACKAGE_PIN C46 [get_ports {fa1_bb2_eb1_DDR4_DQ09_DM_DBI_N}]
set_property  PACKAGE_PIN A42 [get_ports {fa1_bb2_eb1_DDR4_DQ09_DQS_C}]
set_property  PACKAGE_PIN B42 [get_ports {fa1_bb2_eb1_DDR4_DQ09_DQS_T}]
set_property  PACKAGE_PIN B46 [get_ports {fa1_bb2_eb1_DDR4_DQ09_TDQSn}]
set_property  PACKAGE_PIN AL46 [get_ports {fa1_bb2_eb1_DDR4_ODT}]
set_property  PACKAGE_PIN AM46 [get_ports {fa1_bb2_eb1_DDR4_PAR}]
set_property  PACKAGE_PIN AL44 [get_ports {fa1_bb2_eb1_DDR4_RESET_N}]
set_property  PACKAGE_PIN AJ46 [get_ports {fa1_bb2_eb1_DDR4_TEN}]
set_property  PACKAGE_PIN AK44 [get_ports {fa1_bb2_eb1_LED_GREEN1}]
set_property  PACKAGE_PIN BM56 [get_ports {fa1_bb2_eb1_LED_GREEN2}]
set_property  PACKAGE_PIN AK45 [get_ports {fa1_bb2_eb1_LED_RED1}]
set_property  PACKAGE_PIN F44 [get_ports {fa1_bb2_eb1_LED_RED2}]
set_property  PACKAGE_PIN BP51 [get_ports {fa1_bb2_eb1_LED_YELLOW1}]
set_property  PACKAGE_PIN BL56 [get_ports {fa1_bb2_eb1_LED_YELLOW2}]


# VREF/DCI constraints for banks related to connector TA0
#   set_property INTERNAL_VREF {0.90} [get_iobanks 76]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 77]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 78]

# VREF/DCI constraints for banks related to connector TA1
#   set_property INTERNAL_VREF {0.90} [get_iobanks 70]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 71]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 69]

# VREF/DCI constraints for banks related to connector TA2
#   set_property INTERNAL_VREF {0.90} [get_iobanks 35]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 36]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 34]

# VREF/DCI constraints for banks related to connector TB0
#   set_property INTERNAL_VREF {0.90} [get_iobanks 61]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 59]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 60]

# VREF/DCI constraints for banks related to connector TB1
#   set_property INTERNAL_VREF {0.90} [get_iobanks 21]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 22]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 20]

# VREF/DCI constraints for banks related to connector TB2
#   set_property INTERNAL_VREF {0.90} [get_iobanks 27]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 28]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 26]

# VREF/DCI constraints for banks related to connector BA0
#   set_property INTERNAL_VREF {0.90} [get_iobanks 74]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 75]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 38]

# VREF/DCI constraints for banks related to connector BA1
#   set_property INTERNAL_VREF {0.90} [get_iobanks 30]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 72]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 73]

# VREF/DCI constraints for banks related to connector BA2
#   set_property INTERNAL_VREF {0.90} [get_iobanks 31]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 32]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 33]

# VREF/DCI constraints for banks related to connector BB0
#   set_property INTERNAL_VREF {0.90} [get_iobanks 62]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 63]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 19]

# VREF/DCI constraints for banks related to connector BB1
#   set_property INTERNAL_VREF {0.90} [get_iobanks 24]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 66]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 25]

# VREF/DCI constraints for banks related to connector BB2
#   set_property INTERNAL_VREF {0.90} [get_iobanks 23]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 29]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 37]
