Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 28 19:14:08 2021
| Host         : DESKTOP-28EGR53 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cordic_rtl6_timing_summary_routed.rpt -pb cordic_rtl6_timing_summary_routed.pb -rpx cordic_rtl6_timing_summary_routed.rpx -warn_on_violation
| Design       : cordic_rtl6
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.221        0.000                      0                  307        0.155        0.000                      0                  307        1.175        0.000                       0                   130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 1.675}        3.350           298.507         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.221        0.000                      0                  307        0.155        0.000                      0                  307        1.175        0.000                       0                   130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 angle_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Destination:            angle_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.350ns  (clock rise@3.350ns - clock rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 2.038ns (65.740%)  route 1.062ns (34.260%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 7.939 - 3.350 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.112    clock_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  angle_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456     5.568 f  angle_reg[15]/Q
                         net (fo=49, routed)          0.420     5.988    angle[15]
    SLICE_X7Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.112 r  angle[3]_i_3/O
                         net (fo=2, routed)           0.342     6.454    angle[3]_i_3_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.049 r  angle_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.049    angle_reg[3]_i_2_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.166 r  angle_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.166    angle_reg[7]_i_2_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.283 r  angle_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.283    angle_reg[11]_i_2_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.606 r  angle_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.300     7.906    angle_reg[15]_i_3_n_6
    SLICE_X7Y11          LUT3 (Prop_lut3_I0_O)        0.306     8.212 r  angle[13]_i_1/O
                         net (fo=1, routed)           0.000     8.212    angle[13]_i_1_n_0
    SLICE_X7Y11          FDRE                                         r  angle_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.350     3.350 r  
    AA9                                               0.000     3.350 r  clock (IN)
                         net (fo=0)                   0.000     3.350    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.224 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.196    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.287 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.652     7.939    clock_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  angle_reg[13]/C
                         clock pessimism              0.497     8.436    
                         clock uncertainty           -0.035     8.400    
    SLICE_X7Y11          FDRE (Setup_fdre_C_D)        0.032     8.432    angle_reg[13]
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 angle_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Destination:            angle_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.350ns  (clock rise@3.350ns - clock rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 1.921ns (62.121%)  route 1.171ns (37.879%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 7.938 - 3.350 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.112    clock_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  angle_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456     5.568 f  angle_reg[15]/Q
                         net (fo=49, routed)          0.420     5.988    angle[15]
    SLICE_X7Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.112 r  angle[3]_i_3/O
                         net (fo=2, routed)           0.342     6.454    angle[3]_i_3_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.049 r  angle_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.049    angle_reg[3]_i_2_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.166 r  angle_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.166    angle_reg[7]_i_2_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.489 r  angle_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.409     7.898    angle_reg[11]_i_2_n_6
    SLICE_X7Y12          LUT3 (Prop_lut3_I0_O)        0.306     8.204 r  angle[9]_i_1/O
                         net (fo=1, routed)           0.000     8.204    angle[9]_i_1_n_0
    SLICE_X7Y12          FDRE                                         r  angle_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.350     3.350 r  
    AA9                                               0.000     3.350 r  clock (IN)
                         net (fo=0)                   0.000     3.350    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.224 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.196    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.287 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.651     7.938    clock_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  angle_reg[9]/C
                         clock pessimism              0.497     8.435    
                         clock uncertainty           -0.035     8.399    
    SLICE_X7Y12          FDRE (Setup_fdre_C_D)        0.032     8.431    angle_reg[9]
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                          -8.204    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 angle_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Destination:            angle_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.350ns  (clock rise@3.350ns - clock rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 2.031ns (65.563%)  route 1.067ns (34.437%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 7.940 - 3.350 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.112    clock_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  angle_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456     5.568 f  angle_reg[15]/Q
                         net (fo=49, routed)          0.420     5.988    angle[15]
    SLICE_X7Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.112 r  angle[3]_i_3/O
                         net (fo=2, routed)           0.342     6.454    angle[3]_i_3_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.049 r  angle_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.049    angle_reg[3]_i_2_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.166 r  angle_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.166    angle_reg[7]_i_2_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.283 r  angle_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.283    angle_reg[11]_i_2_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.598 r  angle_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.305     7.902    angle_reg[15]_i_3_n_4
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.307     8.209 r  angle[15]_i_2/O
                         net (fo=1, routed)           0.000     8.209    angle[15]_i_2_n_0
    SLICE_X7Y10          FDRE                                         r  angle_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.350     3.350 r  
    AA9                                               0.000     3.350 r  clock (IN)
                         net (fo=0)                   0.000     3.350    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.224 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.196    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.287 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.653     7.940    clock_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  angle_reg[15]/C
                         clock pessimism              0.522     8.462    
                         clock uncertainty           -0.035     8.426    
    SLICE_X7Y10          FDRE (Setup_fdre_C_D)        0.031     8.457    angle_reg[15]
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 angle_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Destination:            angle_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.350ns  (clock rise@3.350ns - clock rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 1.715ns (56.611%)  route 1.314ns (43.389%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 7.939 - 3.350 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.112    clock_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  angle_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456     5.568 f  angle_reg[15]/Q
                         net (fo=49, routed)          0.420     5.988    angle[15]
    SLICE_X7Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.112 r  angle[3]_i_3/O
                         net (fo=2, routed)           0.342     6.454    angle[3]_i_3_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.049 r  angle_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.049    angle_reg[3]_i_2_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.288 r  angle_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.552     7.840    angle_reg[7]_i_2_n_5
    SLICE_X7Y11          LUT3 (Prop_lut3_I0_O)        0.301     8.141 r  angle[6]_i_1/O
                         net (fo=1, routed)           0.000     8.141    angle[6]_i_1_n_0
    SLICE_X7Y11          FDRE                                         r  angle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.350     3.350 r  
    AA9                                               0.000     3.350 r  clock (IN)
                         net (fo=0)                   0.000     3.350    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.224 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.196    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.287 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.652     7.939    clock_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  angle_reg[6]/C
                         clock pessimism              0.497     8.436    
                         clock uncertainty           -0.035     8.400    
    SLICE_X7Y11          FDRE (Setup_fdre_C_D)        0.031     8.431    angle_reg[6]
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 angle_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Destination:            cos_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.350ns  (clock rise@3.350ns - clock rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 1.621ns (52.887%)  route 1.444ns (47.113%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 7.941 - 3.350 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.112    clock_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  angle_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456     5.568 r  angle_reg[15]/Q
                         net (fo=49, routed)          1.444     7.012    angle[15]
    SLICE_X0Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.607 r  cos_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.607    cos_reg[1]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.724 r  cos_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.724    cos_reg[5]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.841 r  cos_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.841    cos_reg[8]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.958 r  cos_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.958    cos_reg[14]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.177 r  cos_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.177    out[15]
    SLICE_X0Y10          FDRE                                         r  cos_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.350     3.350 r  
    AA9                                               0.000     3.350 r  clock (IN)
                         net (fo=0)                   0.000     3.350    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.224 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.196    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.287 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.654     7.941    clock_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  cos_reg[15]/C
                         clock pessimism              0.458     8.399    
                         clock uncertainty           -0.035     8.363    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.109     8.472    cos_reg[15]
  -------------------------------------------------------------------
                         required time                          8.472    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 angle_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Destination:            angle_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.350ns  (clock rise@3.350ns - clock rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 1.949ns (64.760%)  route 1.061ns (35.240%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 7.939 - 3.350 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.112    clock_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  angle_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456     5.568 f  angle_reg[15]/Q
                         net (fo=49, routed)          0.420     5.988    angle[15]
    SLICE_X7Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.112 r  angle[3]_i_3/O
                         net (fo=2, routed)           0.342     6.454    angle[3]_i_3_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.049 r  angle_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.049    angle_reg[3]_i_2_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.166 r  angle_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.166    angle_reg[7]_i_2_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.283 r  angle_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.283    angle_reg[11]_i_2_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.522 r  angle_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.299     7.820    angle_reg[15]_i_3_n_5
    SLICE_X7Y11          LUT3 (Prop_lut3_I0_O)        0.301     8.121 r  angle[14]_i_1/O
                         net (fo=1, routed)           0.000     8.121    angle[14]_i_1_n_0
    SLICE_X7Y11          FDRE                                         r  angle_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.350     3.350 r  
    AA9                                               0.000     3.350 r  clock (IN)
                         net (fo=0)                   0.000     3.350    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.224 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.196    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.287 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.652     7.939    clock_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  angle_reg[14]/C
                         clock pessimism              0.497     8.436    
                         clock uncertainty           -0.035     8.400    
    SLICE_X7Y11          FDRE (Setup_fdre_C_D)        0.029     8.429    angle_reg[14]
  -------------------------------------------------------------------
                         required time                          8.429    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 angle_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Destination:            cos_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.350ns  (clock rise@3.350ns - clock rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 1.608ns (52.686%)  route 1.444ns (47.314%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 7.941 - 3.350 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.112    clock_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  angle_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456     5.568 r  angle_reg[15]/Q
                         net (fo=49, routed)          1.444     7.012    angle[15]
    SLICE_X0Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.607 r  cos_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.607    cos_reg[1]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.724 r  cos_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.724    cos_reg[5]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.841 r  cos_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.841    cos_reg[8]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.164 r  cos_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.164    out[12]
    SLICE_X0Y9           FDRE                                         r  cos_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.350     3.350 r  
    AA9                                               0.000     3.350 r  clock (IN)
                         net (fo=0)                   0.000     3.350    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.224 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.196    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.287 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.654     7.941    clock_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  cos_reg[12]/C
                         clock pessimism              0.458     8.399    
                         clock uncertainty           -0.035     8.363    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)        0.109     8.472    cos_reg[12]
  -------------------------------------------------------------------
                         required time                          8.472    
                         arrival time                          -8.164    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 angle_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Destination:            cos_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.350ns  (clock rise@3.350ns - clock rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 1.600ns (52.562%)  route 1.444ns (47.438%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 7.941 - 3.350 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.112    clock_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  angle_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456     5.568 r  angle_reg[15]/Q
                         net (fo=49, routed)          1.444     7.012    angle[15]
    SLICE_X0Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.607 r  cos_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.607    cos_reg[1]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.724 r  cos_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.724    cos_reg[5]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.841 r  cos_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.841    cos_reg[8]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.156 r  cos_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.156    out[14]
    SLICE_X0Y9           FDRE                                         r  cos_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.350     3.350 r  
    AA9                                               0.000     3.350 r  clock (IN)
                         net (fo=0)                   0.000     3.350    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.224 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.196    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.287 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.654     7.941    clock_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  cos_reg[14]/C
                         clock pessimism              0.458     8.399    
                         clock uncertainty           -0.035     8.363    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)        0.109     8.472    cos_reg[14]
  -------------------------------------------------------------------
                         required time                          8.472    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 angle_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Destination:            angle_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.350ns  (clock rise@3.350ns - clock rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 1.914ns (63.323%)  route 1.109ns (36.677%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 7.940 - 3.350 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.112    clock_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  angle_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456     5.568 f  angle_reg[15]/Q
                         net (fo=49, routed)          0.420     5.988    angle[15]
    SLICE_X7Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.112 r  angle[3]_i_3/O
                         net (fo=2, routed)           0.342     6.454    angle[3]_i_3_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.049 r  angle_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.049    angle_reg[3]_i_2_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.166 r  angle_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.166    angle_reg[7]_i_2_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.481 r  angle_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.347     7.827    angle_reg[11]_i_2_n_4
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.307     8.134 r  angle[11]_i_1/O
                         net (fo=1, routed)           0.000     8.134    angle[11]_i_1_n_0
    SLICE_X7Y10          FDRE                                         r  angle_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.350     3.350 r  
    AA9                                               0.000     3.350 r  clock (IN)
                         net (fo=0)                   0.000     3.350    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.224 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.196    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.287 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.653     7.940    clock_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  angle_reg[11]/C
                         clock pessimism              0.522     8.462    
                         clock uncertainty           -0.035     8.426    
    SLICE_X7Y10          FDRE (Setup_fdre_C_D)        0.029     8.455    angle_reg[11]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 angle_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Destination:            angle_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.350ns  (clock rise@3.350ns - clock rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 1.923ns (64.583%)  route 1.055ns (35.417%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 7.938 - 3.350 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.832     5.112    clock_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  angle_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.456     5.568 f  angle_reg[15]/Q
                         net (fo=49, routed)          0.420     5.988    angle[15]
    SLICE_X7Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.112 r  angle[3]_i_3/O
                         net (fo=2, routed)           0.342     6.454    angle[3]_i_3_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.049 r  angle_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.049    angle_reg[3]_i_2_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.166 r  angle_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.166    angle_reg[7]_i_2_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.283 r  angle_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.283    angle_reg[11]_i_2_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.502 r  angle_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.293     7.794    angle_reg[15]_i_3_n_7
    SLICE_X7Y12          LUT3 (Prop_lut3_I0_O)        0.295     8.089 r  angle[12]_i_1/O
                         net (fo=1, routed)           0.000     8.089    angle[12]_i_1_n_0
    SLICE_X7Y12          FDRE                                         r  angle_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.350     3.350 r  
    AA9                                               0.000     3.350 r  clock (IN)
                         net (fo=0)                   0.000     3.350    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.224 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.196    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.287 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.651     7.938    clock_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  angle_reg[12]/C
                         clock pessimism              0.497     8.435    
                         clock uncertainty           -0.035     8.399    
    SLICE_X7Y12          FDRE (Setup_fdre_C_D)        0.031     8.430    angle_reg[12]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                  0.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 sin_frac_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Destination:            cos_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.250ns (82.753%)  route 0.052ns (17.247%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.622     1.547    clock_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  sin_frac_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.688 r  sin_frac_reg[14]/Q
                         net (fo=1, routed)           0.052     1.740    sin_frac_reg_n_0_[14]
    SLICE_X0Y9           LUT3 (Prop_lut3_I1_O)        0.045     1.785 r  cos[14]_i_2/O
                         net (fo=1, routed)           0.000     1.785    cos[14]_i_2_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.849 r  cos_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.849    out[14]
    SLICE_X0Y9           FDRE                                         r  cos_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.892     2.065    clock_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  cos_reg[14]/C
                         clock pessimism             -0.506     1.560    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.134     1.694    cos_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 sin_frac_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Destination:            cos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.622     1.547    clock_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  sin_frac_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.688 r  sin_frac_reg[11]/Q
                         net (fo=1, routed)           0.087     1.775    sin_frac_reg_n_0_[11]
    SLICE_X0Y9           LUT3 (Prop_lut3_I1_O)        0.045     1.820 r  cos[14]_i_5/O
                         net (fo=1, routed)           0.000     1.820    cos[14]_i_5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.890 r  cos_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    out[11]
    SLICE_X0Y9           FDRE                                         r  cos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.892     2.065    clock_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  cos_reg[11]/C
                         clock pessimism             -0.506     1.560    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.134     1.694    cos_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 cos_frac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Destination:            sin_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.275ns (84.849%)  route 0.049ns (15.151%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.623     1.548    clock_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  cos_frac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     1.712 r  cos_frac_reg[2]/Q
                         net (fo=1, routed)           0.049     1.761    cos_frac[2]
    SLICE_X3Y6           LUT3 (Prop_lut3_I1_O)        0.045     1.806 r  sin[3]_i_3/O
                         net (fo=1, routed)           0.000     1.806    sin[3]_i_3_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.872 r  sin_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    sin_reg[3]_i_1_n_5
    SLICE_X3Y6           FDRE                                         r  sin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.893     2.066    clock_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  sin_reg[2]/C
                         clock pessimism             -0.506     1.561    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.105     1.666    sin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 cos_frac_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Destination:            sin_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.275ns (84.849%)  route 0.049ns (15.151%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.622     1.547    clock_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  cos_frac_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     1.711 r  cos_frac_reg[6]/Q
                         net (fo=1, routed)           0.049     1.760    cos_frac[6]
    SLICE_X3Y7           LUT3 (Prop_lut3_I1_O)        0.045     1.805 r  sin[7]_i_3/O
                         net (fo=1, routed)           0.000     1.805    sin[7]_i_3_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.871 r  sin_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    sin_reg[7]_i_1_n_5
    SLICE_X3Y7           FDRE                                         r  sin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.892     2.065    clock_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  sin_reg[6]/C
                         clock pessimism             -0.506     1.560    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.105     1.665    sin_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.607%)  route 0.155ns (45.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.621     1.546    clock_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141     1.687 r  state_reg[0]/Q
                         net (fo=10, routed)          0.155     1.841    state[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I3_O)        0.045     1.886 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.886    state[1]_i_1_n_0
    SLICE_X4Y11          FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.890     2.063    clock_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  state_reg[1]/C
                         clock pessimism             -0.505     1.559    
    SLICE_X4Y11          FDRE (Hold_fdre_C_D)         0.120     1.679    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 sin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Destination:            sin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (79.999%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.623     1.548    clock_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  sin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.689 r  sin_reg[2]/Q
                         net (fo=3, routed)           0.067     1.756    sin_reg_n_0_[2]
    SLICE_X3Y6           CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.883 r  sin_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    sin_reg[3]_i_1_n_4
    SLICE_X3Y6           FDRE                                         r  sin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.893     2.066    clock_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  sin_reg[3]/C
                         clock pessimism             -0.519     1.548    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.105     1.653    sin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 sin_frac_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Destination:            cos_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.291ns (76.963%)  route 0.087ns (23.037%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.622     1.547    clock_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  sin_frac_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.688 r  sin_frac_reg[11]/Q
                         net (fo=1, routed)           0.087     1.775    sin_frac_reg_n_0_[11]
    SLICE_X0Y9           LUT3 (Prop_lut3_I1_O)        0.045     1.820 r  cos[14]_i_5/O
                         net (fo=1, routed)           0.000     1.820    cos[14]_i_5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.925 r  cos_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.925    out[12]
    SLICE_X0Y9           FDRE                                         r  cos_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.892     2.065    clock_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  cos_reg[12]/C
                         clock pessimism             -0.506     1.560    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.134     1.694    cos_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 atan_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Destination:            angle_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.250ns (65.075%)  route 0.134ns (34.925%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.622     1.547    clock_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  atan_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     1.688 r  atan_val_reg[3]/Q
                         net (fo=1, routed)           0.134     1.822    atan_val[3]
    SLICE_X6Y8           LUT3 (Prop_lut3_I1_O)        0.045     1.867 r  angle[3]_i_4/O
                         net (fo=1, routed)           0.000     1.867    angle[3]_i_4_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.931 r  angle_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.931    angle_reg[3]_i_2_n_4
    SLICE_X6Y8           FDRE                                         r  angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.891     2.064    clock_IBUF_BUFG
    SLICE_X6Y8           FDRE                                         r  angle_reg[3]/C
                         clock pessimism             -0.505     1.560    
    SLICE_X6Y8           FDRE (Hold_fdre_C_D)         0.134     1.694    angle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 cos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Destination:            cos_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.623     1.548    clock_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  cos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.164     1.712 r  cos_reg[1]/Q
                         net (fo=3, routed)           0.079     1.791    cos[1]
    SLICE_X0Y6           CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.920 r  cos_reg[1]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.920    out[2]
    SLICE_X0Y6           FDSE                                         r  cos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.893     2.066    clock_IBUF_BUFG
    SLICE_X0Y6           FDSE                                         r  cos_reg[2]/C
                         clock pessimism             -0.519     1.548    
    SLICE_X0Y6           FDSE (Hold_fdse_C_D)         0.134     1.682    cos_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 cos_frac_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Destination:            sin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.675ns period=3.350ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.274ns (76.728%)  route 0.083ns (23.272%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.623     1.548    clock_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  cos_frac_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     1.712 r  cos_frac_reg[1]/Q
                         net (fo=1, routed)           0.083     1.795    cos_frac[1]
    SLICE_X3Y6           LUT3 (Prop_lut3_I1_O)        0.045     1.840 r  sin[3]_i_4/O
                         net (fo=1, routed)           0.000     1.840    sin[3]_i_4_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.905 r  sin_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.905    sin_reg[3]_i_1_n_6
    SLICE_X3Y6           FDRE                                         r  sin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.893     2.066    clock_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  sin_reg[1]/C
                         clock pessimism             -0.506     1.561    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.105     1.666    sin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 1.675 }
Period(ns):         3.350
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         3.350       1.195      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         3.350       2.350      SLICE_X7Y12    angle_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.350       2.350      SLICE_X7Y11    angle_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.350       2.350      SLICE_X7Y11    angle_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.350       2.350      SLICE_X7Y10    angle_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.350       2.350      SLICE_X6Y8     angle_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.350       2.350      SLICE_X7Y7     angle_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.350       2.350      SLICE_X6Y8     angle_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.350       2.350      SLICE_X7Y10    angle_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.350       2.350      SLICE_X7Y10    angle_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.675       1.175      SLICE_X1Y15    sin_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.675       1.175      SLICE_X1Y15    sin_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.675       1.175      SLICE_X1Y15    sin_out_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.675       1.175      SLICE_X1Y15    sin_out_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.675       1.175      SLICE_X1Y16    sin_out_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.675       1.175      SLICE_X1Y16    sin_out_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.675       1.175      SLICE_X1Y16    sin_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.675       1.175      SLICE_X1Y16    sin_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.675       1.175      SLICE_X7Y12    angle_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.675       1.175      SLICE_X6Y8     angle_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.675       1.175      SLICE_X7Y12    angle_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.675       1.175      SLICE_X7Y11    angle_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.675       1.175      SLICE_X7Y11    angle_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.675       1.175      SLICE_X7Y10    angle_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.675       1.175      SLICE_X7Y10    angle_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.675       1.175      SLICE_X7Y10    angle_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.675       1.175      SLICE_X7Y11    angle_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.675       1.175      SLICE_X7Y11    angle_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.675       1.175      SLICE_X5Y10    angle_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.675       1.175      SLICE_X7Y12    angle_reg[9]/C



