# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../vending_machine.srcs/sources_1/new/ascii_decoder.vhd" \
"../../../../vending_machine.srcs/sources_1/new/sevseg_encoder.vhd" \
"../../../../vending_machine.srcs/sim_1/new/sevseg_encoder_tb.vhd" \

# Do not sort compile order
nosort
