Oh no...

Cycle: 665
MARS instruction number: 666	Instruction: andi $1,$2,65535
Expected:	Register Write to Reg: 0x01 Val: 0x00000000
Got     :	Register Write to Reg: 0x01 Val: 0x10010000
Incorrect write

Cycle: 666
MARS instruction number: 667	Instruction: addu $2,$4,$1
Expected:	Register Write to Reg: 0x02 Val: 0x10010000
Got     :	Register Write to Reg: 0x02 Val: 0x20020000
Incorrect write

Cycle: 667
MARS instruction number: 668	Instruction: addu $2,$3,$2
Expected:	Register Write to Reg: 0x02 Val: 0x1001000C
Got     :	Register Write to Reg: 0x02 Val: 0x2002000C
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


