{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583792453493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583792453503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 09 23:20:53 2020 " "Processing started: Mon Mar 09 23:20:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583792453503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792453503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cyclone10_SDRAMTest -c Cyclone10_SDRAMTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cyclone10_SDRAMTest -c Cyclone10_SDRAMTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792453503 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583792454482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583792454482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_scan_module.v 1 1 " "Found 1 design units, including 1 entities, in source file smg_scan_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_scan_module " "Found entity 1: smg_scan_module" {  } { { "smg_scan_module.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_scan_module.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file smg_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_interface " "Found entity 1: smg_interface" {  } { { "smg_interface.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_encode_module.v 1 1 " "Found 1 design units, including 1 entities, in source file smg_encode_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_encode_module " "Found entity 1: smg_encode_module" {  } { { "smg_encode_module.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_encode_module.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file smg_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_control_module " "Found entity 1: smg_control_module" {  } { { "smg_control_module.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_control_module.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/c10_clkctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/c10_clkctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 c10_clkctrl " "Found entity 1: c10_clkctrl" {  } { { "controller/synthesis/c10_clkctrl.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/c10_clkctrl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/c10_clkctrl_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/c10_clkctrl_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 c10_clkctrl_altclkctrl_0_sub " "Found entity 1: c10_clkctrl_altclkctrl_0_sub" {  } { { "controller/synthesis/submodules/c10_clkctrl_altclkctrl_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/c10_clkctrl_altclkctrl_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464390 ""} { "Info" "ISGN_ENTITY_NAME" "2 c10_clkctrl_altclkctrl_0 " "Found entity 2: c10_clkctrl_altclkctrl_0" {  } { { "controller/synthesis/submodules/c10_clkctrl_altclkctrl_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/c10_clkctrl_altclkctrl_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller/synthesis/controller.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "controller/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "controller/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_irq_mapper " "Found entity 1: controller_irq_mapper" {  } { { "controller/synthesis/submodules/controller_irq_mapper.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0 " "Found entity 1: controller_mm_interconnect_0" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: controller_mm_interconnect_0_avalon_st_adapter_001" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_avalon_st_adapter " "Found entity 1: controller_mm_interconnect_0_avalon_st_adapter" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "controller/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "controller/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_rsp_mux_001 " "Found entity 1: controller_mm_interconnect_0_rsp_mux_001" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "controller/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464484 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "controller/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_rsp_mux " "Found entity 1: controller_mm_interconnect_0_rsp_mux" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_rsp_demux " "Found entity 1: controller_mm_interconnect_0_rsp_demux" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_cmd_mux_002 " "Found entity 1: controller_mm_interconnect_0_cmd_mux_002" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_cmd_mux " "Found entity 1: controller_mm_interconnect_0_cmd_mux" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_cmd_demux_001 " "Found entity 1: controller_mm_interconnect_0_cmd_demux_001" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_cmd_demux " "Found entity 1: controller_mm_interconnect_0_cmd_demux" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "controller/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "controller/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464538 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464538 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464538 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464538 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "controller/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583792464553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "controller/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "controller/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "controller/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583792464569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "controller/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "controller/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "controller/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "controller/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel controller_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at controller_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583792464591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel controller_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at controller_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583792464591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_router_004_default_decode " "Found entity 1: controller_mm_interconnect_0_router_004_default_decode" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464591 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller_mm_interconnect_0_router_004 " "Found entity 2: controller_mm_interconnect_0_router_004" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel controller_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at controller_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583792464591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel controller_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at controller_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583792464591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_router_003_default_decode " "Found entity 1: controller_mm_interconnect_0_router_003_default_decode" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464591 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller_mm_interconnect_0_router_003 " "Found entity 2: controller_mm_interconnect_0_router_003" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel controller_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at controller_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583792464606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel controller_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at controller_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583792464606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_router_002_default_decode " "Found entity 1: controller_mm_interconnect_0_router_002_default_decode" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464606 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller_mm_interconnect_0_router_002 " "Found entity 2: controller_mm_interconnect_0_router_002" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel controller_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at controller_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583792464606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel controller_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at controller_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583792464606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_router_001_default_decode " "Found entity 1: controller_mm_interconnect_0_router_001_default_decode" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464606 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller_mm_interconnect_0_router_001 " "Found entity 2: controller_mm_interconnect_0_router_001" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel controller_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at controller_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583792464622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel controller_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at controller_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583792464622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_mm_interconnect_0_router_default_decode " "Found entity 1: controller_mm_interconnect_0_router_default_decode" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464622 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller_mm_interconnect_0_router " "Found entity 2: controller_mm_interconnect_0_router" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "controller/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "controller/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "controller/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "controller/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "controller/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_pio_0 " "Found entity 1: controller_pio_0" {  } { { "controller/synthesis/submodules/controller_pio_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_onchip_memory2_0 " "Found entity 1: controller_onchip_memory2_0" {  } { { "controller/synthesis/submodules/controller_onchip_memory2_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_nios2_gen2_0 " "Found entity 1: controller_nios2_gen2_0" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: controller_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464707 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: controller_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464707 ""} { "Info" "ISGN_ENTITY_NAME" "3 controller_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: controller_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464707 ""} { "Info" "ISGN_ENTITY_NAME" "4 controller_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: controller_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464707 ""} { "Info" "ISGN_ENTITY_NAME" "5 controller_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: controller_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464707 ""} { "Info" "ISGN_ENTITY_NAME" "6 controller_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: controller_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464707 ""} { "Info" "ISGN_ENTITY_NAME" "7 controller_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: controller_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464707 ""} { "Info" "ISGN_ENTITY_NAME" "8 controller_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: controller_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464707 ""} { "Info" "ISGN_ENTITY_NAME" "9 controller_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: controller_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464707 ""} { "Info" "ISGN_ENTITY_NAME" "10 controller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: controller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464707 ""} { "Info" "ISGN_ENTITY_NAME" "11 controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464707 ""} { "Info" "ISGN_ENTITY_NAME" "12 controller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: controller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464707 ""} { "Info" "ISGN_ENTITY_NAME" "13 controller_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: controller_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464707 ""} { "Info" "ISGN_ENTITY_NAME" "14 controller_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: controller_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464707 ""} { "Info" "ISGN_ENTITY_NAME" "15 controller_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: controller_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464707 ""} { "Info" "ISGN_ENTITY_NAME" "16 controller_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: controller_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464707 ""} { "Info" "ISGN_ENTITY_NAME" "17 controller_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: controller_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464707 ""} { "Info" "ISGN_ENTITY_NAME" "18 controller_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: controller_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464707 ""} { "Info" "ISGN_ENTITY_NAME" "19 controller_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: controller_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464707 ""} { "Info" "ISGN_ENTITY_NAME" "20 controller_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: controller_nios2_gen2_0_cpu_nios2_oci" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464707 ""} { "Info" "ISGN_ENTITY_NAME" "21 controller_nios2_gen2_0_cpu " "Found entity 21: controller_nios2_gen2_0_cpu" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: controller_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: controller_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: controller_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_nios2_gen2_0_cpu_test_bench " "Found entity 1: controller_nios2_gen2_0_cpu_test_bench" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file controller/synthesis/submodules/controller_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_jtag_uart_0_sim_scfifo_w " "Found entity 1: controller_jtag_uart_0_sim_scfifo_w" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464738 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller_jtag_uart_0_scfifo_w " "Found entity 2: controller_jtag_uart_0_scfifo_w" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464738 ""} { "Info" "ISGN_ENTITY_NAME" "3 controller_jtag_uart_0_sim_scfifo_r " "Found entity 3: controller_jtag_uart_0_sim_scfifo_r" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464738 ""} { "Info" "ISGN_ENTITY_NAME" "4 controller_jtag_uart_0_scfifo_r " "Found entity 4: controller_jtag_uart_0_scfifo_r" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464738 ""} { "Info" "ISGN_ENTITY_NAME" "5 controller_jtag_uart_0 " "Found entity 5: controller_jtag_uart_0" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/w9825g6kh_sdramcontroller_100mhz_cl3.v 2 2 " "Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/w9825g6kh_sdramcontroller_100mhz_cl3.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_new_sdram_controller_0_input_efifo_module " "Found entity 1: controller_new_sdram_controller_0_input_efifo_module" {  } { { "controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464754 ""} { "Info" "ISGN_ENTITY_NAME" "2 W9825G6KH_SDRAMController_100MHz_CL3 " "Found entity 2: W9825G6KH_SDRAMController_100MHz_CL3" {  } { { "controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0 " "Found entity 1: pll0" {  } { { "pll0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/pll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "w9825g6kh_sdramcontroller_100mhz_cl3.v 2 2 " "Found 2 design units, including 2 entities, in source file w9825g6kh_sdramcontroller_100mhz_cl3.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_new_sdram_controller_0_input_efifo_module " "Found entity 1: controller_new_sdram_controller_0_input_efifo_module" {  } { { "W9825G6KH_SDRAMController_100MHz_CL3.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/W9825G6KH_SDRAMController_100MHz_CL3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464769 ""} { "Info" "ISGN_ENTITY_NAME" "2 W9825G6KH_SDRAMController_100MHz_CL3 " "Found entity 2: W9825G6KH_SDRAMController_100MHz_CL3" {  } { { "W9825G6KH_SDRAMController_100MHz_CL3.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/W9825G6KH_SDRAMController_100MHz_CL3.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shallow_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file shallow_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 shallow_fifo " "Found entity 1: shallow_fifo" {  } { { "shallow_fifo.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/shallow_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdataif.v 2 2 " "Found 2 design units, including 2 entities, in source file ramdataif.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMdataIF_iobuf_bidir_i1p " "Found entity 1: RAMdataIF_iobuf_bidir_i1p" {  } { { "RAMdataIF.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/RAMdataIF.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464807 ""} { "Info" "ISGN_ENTITY_NAME" "2 RAMdataIF " "Found entity 2: RAMdataIF" {  } { { "RAMdataIF.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/RAMdataIF.v" 718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792464807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792464807 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583792464944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:u0 " "Elaborating entity \"controller\" for hierarchy \"controller:u0\"" {  } { { "top.v" "u0" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792464960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "W9825G6KH_SDRAMController_100MHz_CL3 controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0 " "Elaborating entity \"W9825G6KH_SDRAMController_100MHz_CL3\" for hierarchy \"controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\"" {  } { { "controller/synthesis/controller.v" "w9825g6kh_sdramcontroller_100mhz_cl3_0" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792464992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_new_sdram_controller_0_input_efifo_module controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"controller_new_sdram_controller_0_input_efifo_module\" for hierarchy \"controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module\"" {  } { { "controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" "the_controller_new_sdram_controller_0_input_efifo_module" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792465054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMdataIF controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|RAMdataIF:RAMdataIF_inst " "Elaborating entity \"RAMdataIF\" for hierarchy \"controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|RAMdataIF:RAMdataIF_inst\"" {  } { { "controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" "RAMdataIF_inst" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792465086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMdataIF_iobuf_bidir_i1p controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|RAMdataIF:RAMdataIF_inst\|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component " "Elaborating entity \"RAMdataIF_iobuf_bidir_i1p\" for hierarchy \"controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|RAMdataIF:RAMdataIF_inst\|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component\"" {  } { { "RAMdataIF.v" "RAMdataIF_iobuf_bidir_i1p_component" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/RAMdataIF.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792465092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_jtag_uart_0 controller:u0\|controller_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"controller_jtag_uart_0\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\"" {  } { { "controller/synthesis/controller.v" "jtag_uart_0" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792465108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_jtag_uart_0_scfifo_w controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w " "Elaborating entity \"controller_jtag_uart_0_scfifo_w\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\"" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "the_controller_jtag_uart_0_scfifo_w" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792465123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "wfifo" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792465313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792465315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792465315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792465315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792465315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792465315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792465315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792465315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792465315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792465315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792465315 ""}  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583792465315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_cr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_cr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_cr21 " "Found entity 1: scfifo_cr21" {  } { { "db/scfifo_cr21.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/scfifo_cr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792465364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792465364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_cr21 controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated " "Elaborating entity \"scfifo_cr21\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792465366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_e011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_e011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_e011 " "Found entity 1: a_dpfifo_e011" {  } { { "db/a_dpfifo_e011.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/a_dpfifo_e011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792465376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792465376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_e011 controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo " "Elaborating entity \"a_dpfifo_e011\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\"" {  } { { "db/scfifo_cr21.tdf" "dpfifo" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/scfifo_cr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792465384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792465396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792465396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_e011.tdf" "fifo_state" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/a_dpfifo_e011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792465396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6o7 " "Found entity 1: cntr_6o7" {  } { { "db/cntr_6o7.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cntr_6o7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792465447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792465447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6o7 controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw " "Elaborating entity \"cntr_6o7\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792465447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gio1 " "Found entity 1: altsyncram_gio1" {  } { { "db/altsyncram_gio1.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/altsyncram_gio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792465498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792465498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gio1 controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram " "Elaborating entity \"altsyncram_gio1\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram\"" {  } { { "db/a_dpfifo_e011.tdf" "FIFOram" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/a_dpfifo_e011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792465498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qnb " "Found entity 1: cntr_qnb" {  } { { "db/cntr_qnb.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cntr_qnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792465559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792465559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qnb controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count " "Elaborating entity \"cntr_qnb\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_e011.tdf" "rd_ptr_count" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/a_dpfifo_e011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792465559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_jtag_uart_0_scfifo_r controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r " "Elaborating entity \"controller_jtag_uart_0_scfifo_r\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r\"" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "the_controller_jtag_uart_0_scfifo_r" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792465577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic controller:u0\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "controller_jtag_uart_0_alt_jtag_atlantic" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792465863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:u0\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792465891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:u0\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792465891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792465891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792465891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792465891 ""}  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583792465891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter controller:u0\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792466412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl controller:u0\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"controller:u0\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792466544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0 controller:u0\|controller_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"controller_nios2_gen2_0\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\"" {  } { { "controller/synthesis/controller.v" "nios2_gen2_0" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792466585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu " "Elaborating entity \"controller_nios2_gen2_0_cpu\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0.v" "cpu" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792466595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_test_bench controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_test_bench:the_controller_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"controller_nios2_gen2_0_cpu_test_bench\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_test_bench:the_controller_nios2_gen2_0_cpu_test_bench\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_test_bench" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792466697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_register_bank_a_module controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"controller_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "controller_nios2_gen2_0_cpu_register_bank_a" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792466716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792466769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792466779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792466779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792466779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792466779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792466779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792466779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792466779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792466779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792466779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792466779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792466779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792466779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792466779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792466779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792466779 ""}  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583792466779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vlc1 " "Found entity 1: altsyncram_vlc1" {  } { { "db/altsyncram_vlc1.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/altsyncram_vlc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792466829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792466829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vlc1 controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated " "Elaborating entity \"altsyncram_vlc1\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792466837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_register_bank_b_module controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_register_bank_b_module:controller_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"controller_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_register_bank_b_module:controller_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "controller_nios2_gen2_0_cpu_register_bank_b" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792466860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792466880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_debug controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792466910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792466941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792466941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792466941 ""}  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583792466941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_break controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_break:the_controller_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_break:the_controller_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792466949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_xbrk controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_xbrk:the_controller_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_xbrk:the_controller_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792466992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_dbrk controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_dbrk:the_controller_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_dbrk:the_controller_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_itrace controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_itrace:the_controller_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_itrace:the_controller_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_dtrace controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_dtrace:the_controller_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_dtrace:the_controller_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_td_mode controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_dtrace:the_controller_nios2_gen2_0_cpu_nios2_oci_dtrace\|controller_nios2_gen2_0_cpu_nios2_oci_td_mode:controller_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_dtrace:the_controller_nios2_gen2_0_cpu_nios2_oci_dtrace\|controller_nios2_gen2_0_cpu_nios2_oci_td_mode:controller_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "controller_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_fifo controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_fifo:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_fifo:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_fifo:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo\|controller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_controller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_fifo:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo\|controller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_controller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_fifo:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo\|controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_fifo:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo\|controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_fifo:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo\|controller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_fifo:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo\|controller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_pib controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_pib:the_controller_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_pib:the_controller_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_oci_im controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_im:the_controller_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_im:the_controller_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_avalon_reg controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_nios2_ocimem controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"controller_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_ociram_sp_ram_module controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem\|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"controller_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem\|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "controller_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem\|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem\|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem\|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem\|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem\|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem\|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467220 ""}  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583792467220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c71 " "Found entity 1: altsyncram_3c71" {  } { { "db/altsyncram_3c71.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/altsyncram_3c71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792467274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792467274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3c71 controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem\|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated " "Elaborating entity \"altsyncram_3c71\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem\|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_debug_slave_wrapper controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"controller_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "the_controller_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_debug_slave_tck controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"controller_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_controller_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2_gen2_0_cpu_debug_slave_sysclk controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"controller_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_controller_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "controller_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467421 ""}  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583792467421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467421 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_onchip_memory2_0 controller:u0\|controller_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"controller_onchip_memory2_0\" for hierarchy \"controller:u0\|controller_onchip_memory2_0:onchip_memory2_0\"" {  } { { "controller/synthesis/controller.v" "onchip_memory2_0" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controller:u0\|controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"controller:u0\|controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "controller/synthesis/submodules/controller_onchip_memory2_0.v" "the_altsyncram" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:u0\|controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"controller:u0\|controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "controller/synthesis/submodules/controller_onchip_memory2_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:u0\|controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"controller:u0\|controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file controller_onchip_memory2_0.hex " "Parameter \"init_file\" = \"controller_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792467474 ""}  } { { "controller/synthesis/submodules/controller_onchip_memory2_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583792467474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tfh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tfh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tfh1 " "Found entity 1: altsyncram_tfh1" {  } { { "db/altsyncram_tfh1.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/altsyncram_tfh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792467521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792467521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tfh1 controller:u0\|controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_tfh1:auto_generated " "Elaborating entity \"altsyncram_tfh1\" for hierarchy \"controller:u0\|controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_tfh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_pio_0 controller:u0\|controller_pio_0:pio_0 " "Elaborating entity \"controller_pio_0\" for hierarchy \"controller:u0\|controller_pio_0:pio_0\"" {  } { { "controller/synthesis/controller.v" "pio_0" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0 controller:u0\|controller_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"controller_mm_interconnect_0\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\"" {  } { { "controller/synthesis/controller.v" "mm_interconnect_0" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_translator\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_translator" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "pio_0_s1_translator" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792467986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "controller/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "controller/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_router controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router:router " "Elaborating entity \"controller_mm_interconnect_0_router\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router:router\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "router" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_router_default_decode controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router:router\|controller_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"controller_mm_interconnect_0_router_default_decode\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router:router\|controller_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_router_001 controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"controller_mm_interconnect_0_router_001\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_001:router_001\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "router_001" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_router_001_default_decode controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_001:router_001\|controller_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"controller_mm_interconnect_0_router_001_default_decode\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_001:router_001\|controller_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_router_002 controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"controller_mm_interconnect_0_router_002\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_002:router_002\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "router_002" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_router_002_default_decode controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_002:router_002\|controller_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"controller_mm_interconnect_0_router_002_default_decode\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_002:router_002\|controller_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_router_003 controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"controller_mm_interconnect_0_router_003\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_003:router_003\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "router_003" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_router_003_default_decode controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_003:router_003\|controller_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"controller_mm_interconnect_0_router_003_default_decode\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_003:router_003\|controller_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_router_004 controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"controller_mm_interconnect_0_router_004\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_004:router_004\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "router_004" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_router_004_default_decode controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_004:router_004\|controller_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"controller_mm_interconnect_0_router_004_default_decode\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_router_004:router_004\|controller_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_burst_adapter\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_burst_adapter" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "controller/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_cmd_demux controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"controller_mm_interconnect_0_cmd_demux\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "cmd_demux" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_cmd_demux_001 controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"controller_mm_interconnect_0_cmd_demux_001\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_cmd_mux controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"controller_mm_interconnect_0_cmd_mux\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "cmd_mux" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_cmd_mux_002 controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"controller_mm_interconnect_0_cmd_mux_002\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 1955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "controller/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_rsp_demux controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"controller_mm_interconnect_0_rsp_demux\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "rsp_demux" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 2012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_rsp_mux controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"controller_mm_interconnect_0_rsp_mux\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "rsp_mux" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 2133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "controller/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_rsp_mux_001 controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"controller_mm_interconnect_0_rsp_mux_001\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 2222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468458 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "controller/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583792468466 "|top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "controller/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583792468467 "|top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "controller/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583792468468 "|top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 2288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_avalon_st_adapter controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"controller_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 2317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0 controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_avalon_st_adapter_001 controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"controller_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v" 2346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"controller:u0\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_irq_mapper controller:u0\|controller_irq_mapper:irq_mapper " "Elaborating entity \"controller_irq_mapper\" for hierarchy \"controller:u0\|controller_irq_mapper:irq_mapper\"" {  } { { "controller/synthesis/controller.v" "irq_mapper" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller controller:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"controller:u0\|altera_reset_controller:rst_controller\"" {  } { { "controller/synthesis/controller.v" "rst_controller" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer controller:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"controller:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "controller/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer controller:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"controller:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "controller/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller controller:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"controller:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "controller/synthesis/controller.v" "rst_controller_001" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0 pll0:pll0_inst " "Elaborating entity \"pll0\" for hierarchy \"pll0:pll0_inst\"" {  } { { "top.v" "pll0_inst" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll0:pll0_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll0:pll0_inst\|altpll:altpll_component\"" {  } { { "pll0.v" "altpll_component" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/pll0.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll0:pll0_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll0:pll0_inst\|altpll:altpll_component\"" {  } { { "pll0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/pll0.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll0:pll0_inst\|altpll:altpll_component " "Instantiated megafunction \"pll0:pll0_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 3000 " "Parameter \"clk1_phase_shift\" = \"3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583792468673 ""}  } { { "pll0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/pll0.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583792468673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0_altpll " "Found entity 1: pll0_altpll" {  } { { "db/pll0_altpll.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/pll0_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792468720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792468720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0_altpll pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll:auto_generated " "Elaborating entity \"pll0_altpll\" for hierarchy \"pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c10_clkctrl c10_clkctrl:c10_clkctrl_inst " "Elaborating entity \"c10_clkctrl\" for hierarchy \"c10_clkctrl:c10_clkctrl_inst\"" {  } { { "top.v" "c10_clkctrl_inst" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c10_clkctrl_altclkctrl_0 c10_clkctrl:c10_clkctrl_inst\|c10_clkctrl_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"c10_clkctrl_altclkctrl_0\" for hierarchy \"c10_clkctrl:c10_clkctrl_inst\|c10_clkctrl_altclkctrl_0:altclkctrl_0\"" {  } { { "controller/synthesis/c10_clkctrl.v" "altclkctrl_0" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/c10_clkctrl.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c10_clkctrl_altclkctrl_0_sub c10_clkctrl:c10_clkctrl_inst\|c10_clkctrl_altclkctrl_0:altclkctrl_0\|c10_clkctrl_altclkctrl_0_sub:c10_clkctrl_altclkctrl_0_sub_component " "Elaborating entity \"c10_clkctrl_altclkctrl_0_sub\" for hierarchy \"c10_clkctrl:c10_clkctrl_inst\|c10_clkctrl_altclkctrl_0:altclkctrl_0\|c10_clkctrl_altclkctrl_0_sub:c10_clkctrl_altclkctrl_0_sub_component\"" {  } { { "controller/synthesis/submodules/c10_clkctrl_altclkctrl_0.v" "c10_clkctrl_altclkctrl_0_sub_component" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/c10_clkctrl_altclkctrl_0.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_interface smg_interface:smg_interface_inst " "Elaborating entity \"smg_interface\" for hierarchy \"smg_interface:smg_interface_inst\"" {  } { { "top.v" "smg_interface_inst" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_control_module smg_interface:smg_interface_inst\|smg_control_module:U1 " "Elaborating entity \"smg_control_module\" for hierarchy \"smg_interface:smg_interface_inst\|smg_control_module:U1\"" {  } { { "smg_interface.v" "U1" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_interface.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_encode_module smg_interface:smg_interface_inst\|smg_encode_module:U2 " "Elaborating entity \"smg_encode_module\" for hierarchy \"smg_interface:smg_interface_inst\|smg_encode_module:U2\"" {  } { { "smg_interface.v" "U2" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_interface.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_scan_module smg_interface:smg_interface_inst\|smg_scan_module:U3 " "Elaborating entity \"smg_scan_module\" for hierarchy \"smg_interface:smg_interface_inst\|smg_scan_module:U3\"" {  } { { "smg_interface.v" "U3" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_interface.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792468774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3824 " "Found entity 1: altsyncram_3824" {  } { { "db/altsyncram_3824.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/altsyncram_3824.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792473728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792473728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nsc " "Found entity 1: mux_nsc" {  } { { "db/mux_nsc.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/mux_nsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792474044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792474044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6vf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6vf " "Found entity 1: decode_6vf" {  } { { "db/decode_6vf.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/decode_6vf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792474145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792474145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ii " "Found entity 1: cntr_1ii" {  } { { "db/cntr_1ii.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cntr_1ii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792474308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792474308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792474361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792474361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e6j " "Found entity 1: cntr_e6j" {  } { { "db/cntr_e6j.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cntr_e6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792474450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792474450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_agi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_agi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_agi " "Found entity 1: cntr_agi" {  } { { "db/cntr_agi.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cntr_agi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792474592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792474592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kgc " "Found entity 1: cmpr_kgc" {  } { { "db/cmpr_kgc.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cmpr_kgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792474652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792474652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r2j " "Found entity 1: cntr_r2j" {  } { { "db/cntr_r2j.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cntr_r2j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792474733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792474733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ggc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ggc " "Found entity 1: cmpr_ggc" {  } { { "db/cmpr_ggc.tdf" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cmpr_ggc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792474786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792474786 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792475213 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1583792475445 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.03.09.23:21:19 Progress: Loading sld214b27f5/alt_sld_fab_wrapper_hw.tcl " "2020.03.09.23:21:19 Progress: Loading sld214b27f5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792479585 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792482900 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792483091 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792487940 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792488113 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792488290 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792488487 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792488493 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792488493 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1583792489194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214b27f5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214b27f5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld214b27f5/alt_sld_fab.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792489425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792489425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792489533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792489533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792489549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792489549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792489625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792489625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792489726 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792489726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792489726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583792489794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792489794 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1583792493537 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "smg_encode_module.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_encode_module.v" 29 -1 0 } } { "controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" 560 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "controller/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" 441 -1 0 } } { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 352 -1 0 } } { "controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" 354 -1 0 } } { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "controller/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1583792493672 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1583792493672 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMG_Data\[7\] VCC " "Pin \"SMG_Data\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583792494566 "|top|SMG_Data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583792494566 "|top|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1583792494566 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792494779 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "112 " "112 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1583792496357 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/output_files/Cyclone10_SDRAMTest.map.smsg " "Generated suppressed messages file D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/output_files/Cyclone10_SDRAMTest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792496804 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 713 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 713 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1583792499990 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 1 0 0 " "Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583792500161 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583792500161 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7959 " "Implemented 7959 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583792500910 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583792500910 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1583792500910 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7414 " "Implemented 7414 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583792500910 ""} { "Info" "ICUT_CUT_TM_RAMS" "484 " "Implemented 484 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1583792500910 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1583792500910 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583792500910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4991 " "Peak virtual memory: 4991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583792500992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 09 23:21:40 2020 " "Processing ended: Mon Mar 09 23:21:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583792500992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583792500992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583792500992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583792500992 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1583792502387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583792502387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 09 23:21:41 2020 " "Processing started: Mon Mar 09 23:21:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583792502387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1583792502387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Cyclone10_SDRAMTest -c Cyclone10_SDRAMTest " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Cyclone10_SDRAMTest -c Cyclone10_SDRAMTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1583792502387 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1583792502487 ""}
{ "Info" "0" "" "Project  = Cyclone10_SDRAMTest" {  } {  } 0 0 "Project  = Cyclone10_SDRAMTest" 0 0 "Fitter" 0 0 1583792502487 ""}
{ "Info" "0" "" "Revision = Cyclone10_SDRAMTest" {  } {  } 0 0 "Revision = Cyclone10_SDRAMTest" 0 0 "Fitter" 0 0 1583792502487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1583792502710 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1583792502710 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Cyclone10_SDRAMTest 10CL016YU484C8G " "Selected device 10CL016YU484C8G for design \"Cyclone10_SDRAMTest\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1583792502772 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1583792502826 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1583792502826 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll0_altpll.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/pll0_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 1061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1583792502873 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 108 3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 108 degrees (3000 ps) for pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll0_altpll.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/pll0_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 1062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1583792502873 ""}  } { { "db/pll0_altpll.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/pll0_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 1061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1583792502873 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1583792503042 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1583792503042 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL040YU484C8G " "Device 10CL040YU484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583792503517 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL055YU484C8G " "Device 10CL055YU484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583792503517 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL080YU484C8G " "Device 10CL080YU484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583792503517 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1583792503517 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 24170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583792503536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 24172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583792503536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 24174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583792503536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 24176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583792503536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 24178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583792503536 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1583792503536 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1583792503542 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1583792503808 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1583792505038 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1583792505038 ""}
{ "Info" "ISTA_SDC_FOUND" "controller/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'controller/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1583792505170 ""}
{ "Info" "ISTA_SDC_FOUND" "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'controller/synthesis/submodules/controller_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1583792505201 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1583792505254 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll0_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583792505254 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 108.00 -duty_cycle 50.00 -name \{pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll0_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 108.00 -duty_cycle 50.00 -name \{pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583792505254 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1583792505254 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1583792505254 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1583792505355 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1583792505402 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583792505402 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583792505402 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583792505402 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583792505402 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583792505402 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583792505402 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1583792505402 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK_50~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583792506081 ""}  } { { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 24154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583792506081 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Promoted node pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "c10_clkctrl:c10_clkctrl_inst\|c10_clkctrl_altclkctrl_0:altclkctrl_0\|c10_clkctrl_altclkctrl_0_sub:c10_clkctrl_altclkctrl_0_sub_component\|clkctrl1 Global Clock CLKCTRL_G3 " "Automatically promoted c10_clkctrl:c10_clkctrl_inst\|c10_clkctrl_altclkctrl_0:altclkctrl_0\|c10_clkctrl_altclkctrl_0_sub:c10_clkctrl_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G3" {  } { { "controller/synthesis/submodules/c10_clkctrl_altclkctrl_0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/c10_clkctrl_altclkctrl_0.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 1059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583792506081 ""}  } { { "db/pll0_altpll.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/pll0_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 1061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583792506081 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583792506081 ""}  } { { "db/pll0_altpll.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/pll0_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 1061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583792506081 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583792506081 ""}  } { { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 7894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583792506081 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET_N~input (placed in PIN P4 (DIFFIO_L19p, DPCLK1)) " "Automatically promoted node RESET_N~input (placed in PIN P4 (DIFFIO_L19p, DPCLK1))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583792506081 ""}  } { { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 24155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583792506081 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583792506081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 16176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583792506081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 16198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583792506081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 9006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583792506081 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1583792506081 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 12331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583792506081 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node controller:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583792506081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node controller:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "controller/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 4443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583792506081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 2536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583792506081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "controller:u0\|controller_nios2_gen2_0:nios2_gen2_0\|controller_nios2_gen2_0_cpu:cpu\|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci\|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 1763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583792506081 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1583792506081 ""}  } { { "controller/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 1092 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583792506081 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node controller:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583792506081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|i_refs\[0\] " "Destination node controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|i_refs\[0\]" {  } { { "controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" 441 0 0 } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|i_refs\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583792506081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|i_refs\[1\] " "Destination node controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|i_refs\[1\]" {  } { { "controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" 441 0 0 } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|i_refs\[1\]" } } } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583792506081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|i_refs\[2\] " "Destination node controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|i_refs\[2\]" {  } { { "controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" 441 0 0 } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|i_refs\[2\]" } } } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583792506081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|i_refs\[3\] " "Destination node controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|i_refs\[3\]" {  } { { "controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" 441 0 0 } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|i_refs\[3\]" } } } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583792506081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|active_cs_n~1 " "Destination node controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|active_cs_n~1" {  } { { "controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" 221 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 4148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583792506081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|active_cs_n~2 " "Destination node controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|active_cs_n~2" {  } { { "controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" 221 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 4149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583792506081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|active_rnw~4 " "Destination node controller:u0\|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0\|active_rnw~4" {  } { { "controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v" 224 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 4154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583792506081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[183\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[183\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 12538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583792506081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[183\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[183\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 12878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583792506081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[283\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[283\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 12638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583792506081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1583792506081 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1583792506081 ""}  } { { "controller/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 1099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583792506081 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:u0\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node controller:u0\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583792506089 ""}  } { { "controller/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 5576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583792506089 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1583792507155 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1583792507173 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1583792507173 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1583792507185 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1583792507234 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1583792507234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_dqm\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_dqm\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1583792507234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_dqm\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_dqm\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1583792507234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1583792507234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1583792507234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1583792507234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1583792507234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_bank\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_bank\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1583792507234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_bank\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_bank\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1583792507234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1583792507234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1583792507234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1583792507234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1583792507234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1583792507234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1583792507234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1583792507234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1583792507234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1583792507234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1583792507234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1583792507234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1583792507234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1583792507234 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1583792507234 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1583792507236 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1583792507256 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1583792507264 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1583792507276 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1583792508445 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1583792508460 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1583792508460 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1583792508460 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "37 " "Created 37 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1583792508460 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1583792508460 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll0_altpll.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/pll0_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll0.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/pll0.v" 94 0 0 } } { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 55 0 0 } } { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 22 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1583792508601 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583792508946 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1583792508964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1583792510271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583792511815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1583792511900 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1583792520736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583792520736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1583792522055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X10_Y20 X20_Y29 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29" {  } { { "loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29"} { { 12 { 0 ""} 10 20 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1583792525973 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1583792525973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1583792527830 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1583792527830 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1583792527830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583792527830 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.81 " "Total time spent on timing analysis during the Fitter is 4.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1583792528144 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1583792528216 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1583792528890 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1583792528890 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1583792529787 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583792531395 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1583792532137 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 Cyclone 10 LP " "19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL AB9 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583792532184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL AA9 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583792532184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AB8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583792532184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA8 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583792532184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL AB7 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583792532184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL AA7 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583792532184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL AB5 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583792532184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL AA5 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583792532184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL W10 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583792532184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y10 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583792532184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL V11 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583792532184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL V12 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at V12" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583792532184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL Y13 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583792532184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL W13 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583792532184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL V14 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at V14" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583792532184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL W15 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at W15" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583792532184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL G1 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at G1" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583792532184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET_N 3.3-V LVTTL P4 " "Pin RESET_N uses I/O standard 3.3-V LVTTL at P4" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RESET_N } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET_N" } } } } { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583792532184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USER_PB 3.3-V LVTTL P3 " "Pin USER_PB uses I/O standard 3.3-V LVTTL at P3" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { USER_PB } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USER_PB" } } } } { "top.v" "" { Text "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583792532184 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1583792532184 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/output_files/Cyclone10_SDRAMTest.fit.smsg " "Generated suppressed messages file D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/output_files/Cyclone10_SDRAMTest.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1583792532726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5568 " "Peak virtual memory: 5568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583792534756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 09 23:22:14 2020 " "Processing ended: Mon Mar 09 23:22:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583792534756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583792534756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583792534756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1583792534756 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1583792535914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583792535930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 09 23:22:15 2020 " "Processing started: Mon Mar 09 23:22:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583792535930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1583792535930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Cyclone10_SDRAMTest -c Cyclone10_SDRAMTest " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Cyclone10_SDRAMTest -c Cyclone10_SDRAMTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1583792535930 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1583792536449 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1583792537572 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1583792537601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583792538319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 09 23:22:18 2020 " "Processing ended: Mon Mar 09 23:22:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583792538319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583792538319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583792538319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1583792538319 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1583792538992 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1583792539662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583792539662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 09 23:22:19 2020 " "Processing started: Mon Mar 09 23:22:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583792539662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1583792539662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Cyclone10_SDRAMTest -c Cyclone10_SDRAMTest " "Command: quartus_sta Cyclone10_SDRAMTest -c Cyclone10_SDRAMTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1583792539662 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1583792539763 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1583792540311 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1583792540311 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583792540349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583792540349 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1583792540868 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1583792540868 ""}
{ "Info" "ISTA_SDC_FOUND" "controller/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'controller/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1583792540971 ""}
{ "Info" "ISTA_SDC_FOUND" "controller/synthesis/submodules/controller_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'controller/synthesis/submodules/controller_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1583792541001 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1583792541040 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll0_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583792541042 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 108.00 -duty_cycle 50.00 -name \{pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll0_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 108.00 -duty_cycle 50.00 -name \{pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583792541042 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583792541042 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1583792541042 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583792541123 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1583792541161 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1583792541192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.090 " "Worst-case setup slack is 1.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792541252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792541252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.090               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.090               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792541252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.147               0.000 CLOCK_50  " "   15.147               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792541252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.778               0.000 altera_reserved_tck  " "   42.778               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792541252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583792541252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.397 " "Worst-case hold slack is 0.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792541262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792541262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.397               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792541262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 CLOCK_50  " "    0.455               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792541262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 altera_reserved_tck  " "    0.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792541262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583792541262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.326 " "Worst-case recovery slack is 5.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792541262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792541262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.326               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.326               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792541262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.096               0.000 altera_reserved_tck  " "   48.096               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792541262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583792541262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.323 " "Worst-case removal slack is 1.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792541272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792541272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.323               0.000 altera_reserved_tck  " "    1.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792541272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.893               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.893               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792541272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583792541272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.625 " "Worst-case minimum pulse width slack is 4.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792541288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792541288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.625               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.625               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792541288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.753               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.753               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792541288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.715               0.000 CLOCK_50  " "    9.715               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792541288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.371               0.000 altera_reserved_tck  " "   49.371               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792541288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583792541288 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 25 synchronizer chains. " "Report Metastability: Found 25 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583792541404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 25 " "Number of Synchronizer Chains Found: 25" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583792541404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583792541404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.800 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.800" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583792541404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.030 ns " "Worst Case Available Settling Time: 18.030 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583792541404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583792541404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583792541404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583792541404 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583792541404 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1583792541404 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1583792541435 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1583792542415 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583792542785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.631 " "Worst-case setup slack is 1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792542876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792542876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.631               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.631               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792542876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.395               0.000 CLOCK_50  " "   15.395               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792542876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.242               0.000 altera_reserved_tck  " "   43.242               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792542876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583792542876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.376 " "Worst-case hold slack is 0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792542884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792542884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.376               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792542884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 CLOCK_50  " "    0.403               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792542884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792542884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583792542884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.684 " "Worst-case recovery slack is 5.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792542897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792542897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.684               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.684               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792542897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.404               0.000 altera_reserved_tck  " "   48.404               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792542897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583792542897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.227 " "Worst-case removal slack is 1.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792542897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792542897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.227               0.000 altera_reserved_tck  " "    1.227               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792542897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.601               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.601               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792542897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583792542897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.612 " "Worst-case minimum pulse width slack is 4.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792542929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792542929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.612               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.612               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792542929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.724               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.724               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792542929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.729               0.000 CLOCK_50  " "    9.729               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792542929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.228               0.000 altera_reserved_tck  " "   49.228               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792542929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583792542929 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 25 synchronizer chains. " "Report Metastability: Found 25 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583792543057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 25 " "Number of Synchronizer Chains Found: 25" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583792543057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583792543057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.800 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.800" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583792543057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.223 ns " "Worst Case Available Settling Time: 18.223 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583792543057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583792543057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583792543057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583792543057 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583792543057 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1583792543057 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583792543346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.022 " "Worst-case setup slack is 6.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792543407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792543407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.022               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.022               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792543407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.912               0.000 CLOCK_50  " "   17.912               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792543407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.138               0.000 altera_reserved_tck  " "   47.138               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792543407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583792543407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.131 " "Worst-case hold slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792543420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792543420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.131               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792543420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 CLOCK_50  " "    0.187               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792543420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792543420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583792543420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.825 " "Worst-case recovery slack is 7.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792543431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792543431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.825               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.825               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792543431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.456               0.000 altera_reserved_tck  " "   49.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792543431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583792543431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.560 " "Worst-case removal slack is 0.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792543442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792543442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560               0.000 altera_reserved_tck  " "    0.560               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792543442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.306               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.306               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792543442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583792543442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.718 " "Worst-case minimum pulse width slack is 4.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792543464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792543464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.718               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.718               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792543464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.944               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.944               0.000 pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792543464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.250               0.000 CLOCK_50  " "    9.250               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792543464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.268               0.000 altera_reserved_tck  " "   49.268               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583792543464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583792543464 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 25 synchronizer chains. " "Report Metastability: Found 25 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583792543621 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 25 " "Number of Synchronizer Chains Found: 25" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583792543621 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583792543621 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.800 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.800" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583792543621 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.135 ns " "Worst Case Available Settling Time: 19.135 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583792543621 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583792543621 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583792543621 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583792543621 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583792543621 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1583792544013 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1583792544013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583792544160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 09 23:22:24 2020 " "Processing ended: Mon Mar 09 23:22:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583792544160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583792544160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583792544160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1583792544160 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus Prime Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1583792544976 ""}
