#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Nov 25 22:27:40 2025
# Process ID: 2636
# Current directory: D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.runs/impl_1/design_1_wrapper.vdi
# Journal file: D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/FPGAI'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.cache/ip 
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'd:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ip/design_1_fix_address_0_0/design_1_fix_address_0_0.dcp' for cell 'design_1_i/fix_address_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ip/design_1_nn_ctrl_0_0/design_1_nn_ctrl_0_0.dcp' for cell 'design_1_i/nn_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ip/design_1_nn_inference_0_0/design_1_nn_inference_0_0.dcp' for cell 'design_1_i/nn_inference_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ip/design_1_not_gate_0_0/design_1_not_gate_0_0.dcp' for cell 'design_1_i/not_gate_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.914 . Memory (MB): peak = 1283.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1182 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.srcs/constrs_1/new/pinmap.xdc]
Finished Parsing XDC File [D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.srcs/constrs_1/new/pinmap.xdc]
INFO: [Project 1-1714] 19 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1283.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 34 instances

20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1283.793 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.764 . Memory (MB): peak = 1283.793 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c6c5748f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1902.145 ; gain = 618.352

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 101 inverter(s) to 434 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11ada917b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2125.980 ; gain = 0.098
INFO: [Opt 31-389] Phase Retarget created 2157 cells and removed 3321 cells
INFO: [Opt 31-1021] In phase Retarget, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 25 inverter(s) to 31 load pin(s).
Phase 2 Constant propagation | Checksum: 1ab55748f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2125.980 ; gain = 0.098
INFO: [Opt 31-389] Phase Constant propagation created 152 cells and removed 268 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 171651046

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2125.980 ; gain = 0.098
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 307 cells
INFO: [Opt 31-1021] In phase Sweep, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 171651046

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2125.980 ; gain = 0.098
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 171651046

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2125.980 ; gain = 0.098
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 133f73490

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2125.980 ; gain = 0.098
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            2157  |            3321  |                                             15  |
|  Constant propagation         |             152  |             268  |                                             20  |
|  Sweep                        |               0  |             307  |                                             25  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                             15  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2125.980 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13ce9571a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2125.980 ; gain = 0.098

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 35 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 70
Ending PowerOpt Patch Enables Task | Checksum: 13ce9571a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 2329.070 ; gain = 0.000
Ending Power Optimization Task | Checksum: 13ce9571a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2329.070 ; gain = 203.090

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13ce9571a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2329.070 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2329.070 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13ce9571a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2329.070 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2329.070 ; gain = 1045.277
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2329.070 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2329.070 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2329.070 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 33 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2329.070 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9d28464c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2329.070 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2329.070 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a721f584

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2329.070 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e64f624f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2373.457 ; gain = 44.387

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e64f624f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2373.457 ; gain = 44.387
Phase 1 Placer Initialization | Checksum: 1e64f624f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2373.457 ; gain = 44.387

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 216ea4ecc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2373.457 ; gain = 44.387

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 25a6a08e1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2373.457 ; gain = 44.387

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 25a6a08e1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2373.457 ; gain = 44.387

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 165 LUTNM shape to break, 1078 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 33, two critical 132, total 165, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 552 nets or LUTs. Breaked 165 LUTs, combined 387 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2373.457 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          165  |            387  |                   552  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          165  |            387  |                   552  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 23b1ef52e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2373.457 ; gain = 44.387
Phase 2.4 Global Placement Core | Checksum: 23611e4b9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2373.457 ; gain = 44.387
Phase 2 Global Placement | Checksum: 23611e4b9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2373.457 ; gain = 44.387

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 210983710

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2373.457 ; gain = 44.387

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15ce58072

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2373.457 ; gain = 44.387

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15509c257

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2373.457 ; gain = 44.387

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b21c7261

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2373.457 ; gain = 44.387

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: e4d991c4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 2373.457 ; gain = 44.387

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1b1a4e50e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 2373.457 ; gain = 44.387

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1cf4c9609

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 2373.457 ; gain = 44.387

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 9d0e6126

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 2373.457 ; gain = 44.387

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 137d4f538

Time (s): cpu = 00:01:04 ; elapsed = 00:00:48 . Memory (MB): peak = 2373.457 ; gain = 44.387
Phase 3 Detail Placement | Checksum: 137d4f538

Time (s): cpu = 00:01:04 ; elapsed = 00:00:48 . Memory (MB): peak = 2373.457 ; gain = 44.387

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f012948c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.818 | TNS=-23524.715 |
Phase 1 Physical Synthesis Initialization | Checksum: 25f7187e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.761 . Memory (MB): peak = 2383.715 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1c300aa46

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.824 . Memory (MB): peak = 2383.715 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f012948c

Time (s): cpu = 00:01:12 ; elapsed = 00:00:54 . Memory (MB): peak = 2383.715 ; gain = 54.645

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-12.834. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2ace470e3

Time (s): cpu = 00:01:26 ; elapsed = 00:01:06 . Memory (MB): peak = 2383.715 ; gain = 54.645

Time (s): cpu = 00:01:26 ; elapsed = 00:01:06 . Memory (MB): peak = 2383.715 ; gain = 54.645
Phase 4.1 Post Commit Optimization | Checksum: 2ace470e3

Time (s): cpu = 00:01:26 ; elapsed = 00:01:06 . Memory (MB): peak = 2383.715 ; gain = 54.645

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2ace470e3

Time (s): cpu = 00:01:26 ; elapsed = 00:01:06 . Memory (MB): peak = 2383.715 ; gain = 54.645

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                2x2|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2ace470e3

Time (s): cpu = 00:01:26 ; elapsed = 00:01:06 . Memory (MB): peak = 2383.715 ; gain = 54.645
Phase 4.3 Placer Reporting | Checksum: 2ace470e3

Time (s): cpu = 00:01:26 ; elapsed = 00:01:06 . Memory (MB): peak = 2383.715 ; gain = 54.645

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2383.715 ; gain = 0.000

Time (s): cpu = 00:01:26 ; elapsed = 00:01:06 . Memory (MB): peak = 2383.715 ; gain = 54.645
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20ab48a92

Time (s): cpu = 00:01:26 ; elapsed = 00:01:06 . Memory (MB): peak = 2383.715 ; gain = 54.645
Ending Placer Task | Checksum: 130bd13db

Time (s): cpu = 00:01:26 ; elapsed = 00:01:06 . Memory (MB): peak = 2383.715 ; gain = 54.645
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:08 . Memory (MB): peak = 2383.715 ; gain = 54.645
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2384.434 ; gain = 0.719
INFO: [Common 17-1381] The checkpoint 'D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2384.434 ; gain = 0.719
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2384.434 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2384.434 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 8.00s |  WALL: 4.64s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2390.117 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.834 | TNS=-23252.271 |
Phase 1 Physical Synthesis Initialization | Checksum: 156468cd6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2404.723 ; gain = 14.605
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.834 | TNS=-23252.271 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 156468cd6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2404.723 ; gain = 14.605

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.834 | TNS=-23252.271 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/din0_buf1[0]_i_2_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/din0_buf1[0]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/din0_buf1[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[0]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1[0]_i_6
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1[0]_i_15_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1[0]_i_15
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[0]_0. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1[0]_i_6_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1[0]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.817 | TNS=-23252.254 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/din0_buf1[0]_i_5_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/din0_buf1[0]_i_5
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/din0_buf1[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[0]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[0]_i_13
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/din0_buf1[0]_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/din0_buf1[0]_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.724 | TNS=-23252.162 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/din0_buf1[0]_i_8
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/din0_buf1[0]_i_21_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/din0_buf1[0]_i_21
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/din0_buf1[0]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/ap_enable_reg_pp0_iter4_reg_0.  Re-placed instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/din0_buf1[0]_i_31
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/ap_enable_reg_pp0_iter4_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.685 | TNS=-23252.142 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/ap_enable_reg_pp0_iter4_reg_7.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1[22]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/ap_enable_reg_pp0_iter4_reg_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1_reg[22]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1[22]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/ap_CS_fsm_reg[29]_28.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/din0_buf1[22]_i_32
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/ap_CS_fsm_reg[29]_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/ap_enable_reg_pp0_iter4_reg_22.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/din0_buf1[22]_i_36
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/ap_CS_fsm_reg[29]_28. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/din0_buf1[22]_i_32_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/ap_enable_reg_pp0_iter4_reg_22. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.685 | TNS=-23252.071 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/sum_fu_42_reg[12]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[12]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/sum_fu_42_reg[12]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[12]_i_7_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[12]_i_7
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[12]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_11.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/din0_buf1[12]_i_17
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/sum_fu_42_reg[12]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/din0_buf1[12]_i_28
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_11. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/din0_buf1[12]_i_17_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/sum_fu_42_reg[12]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.681 | TNS=-23251.891 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[0]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/din0_buf1[0]_i_17
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/ap_enable_reg_pp0_iter4_reg_4.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/din0_buf1[0]_i_30
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[0]_0. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/din0_buf1[0]_i_17_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/ap_enable_reg_pp0_iter4_reg_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.674 | TNS=-23251.883 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/ap_CS_fsm_reg[29]_6.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/din0_buf1[0]_i_28
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/ap_CS_fsm_reg[29]_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/ap_enable_reg_pp0_iter4_reg_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/din0_buf1[0]_i_35
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/ap_CS_fsm_reg[29]_6. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/din0_buf1[0]_i_28_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/ap_enable_reg_pp0_iter4_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.644 | TNS=-23251.821 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/ap_enable_reg_pp0_iter4_reg_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/din0_buf1[0]_i_31
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/din0_buf1[0]_i_21_n_0. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/din0_buf1[0]_i_21_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/ap_enable_reg_pp0_iter4_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.636 | TNS=-23251.794 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[4]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/din0_buf1[4]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[4]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[4]_0.  Re-placed instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/din0_buf1[4]_i_16
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[4]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.636 | TNS=-23251.674 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_16_fu_42_reg[8].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[8]_i_5
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_16_fu_42_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.623 | TNS=-23251.634 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[15]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/din0_buf1[15]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[15]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/ap_CS_fsm_reg[18].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[15]_i_13
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/ap_CS_fsm_reg[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[15]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/din0_buf1[15]_i_23
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[15]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/sum_fu_42_reg[15]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/din0_buf1[15]_i_32
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[15]_0. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/din0_buf1[15]_i_23_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/sum_fu_42_reg[15]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.618 | TNS=-23251.578 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/ap_CS_fsm_reg[18].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[21]_i_5
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/ap_enable_reg_pp0_iter4_reg_2. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/din0_buf1[21]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/ap_CS_fsm_reg[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.616 | TNS=-23251.439 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/ap_CS_fsm_reg[47]_5.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/din0_buf1[0]_i_26
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/ap_CS_fsm_reg[47]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/ap_enable_reg_pp0_iter4_reg_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/din0_buf1[0]_i_33
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/ap_CS_fsm_reg[47]_5. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/din0_buf1[0]_i_26_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/ap_enable_reg_pp0_iter4_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.615 | TNS=-23251.918 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[13]_i_2_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[13]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/ap_CS_fsm_reg[35]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/din0_buf1[13]_i_6
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/ap_CS_fsm_reg[35]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[13]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[13]_i_19
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[13]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/ap_CS_fsm_reg[23]_18.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/din0_buf1[13]_i_31
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/ap_CS_fsm_reg[23]_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/ap_enable_reg_pp0_iter4_reg_13.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/din0_buf1[13]_i_37
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/ap_CS_fsm_reg[23]_18. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/din0_buf1[13]_i_31_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/ap_enable_reg_pp0_iter4_reg_13. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-23251.916 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/din0_buf1[22]_i_2_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/din0_buf1[22]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/din0_buf1[22]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/ap_enable_reg_pp0_iter4_reg_2.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/din0_buf1[22]_i_5
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/ap_enable_reg_pp0_iter4_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/ap_enable_reg_pp0_iter4_reg_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/din0_buf1[22]_i_15
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/ap_enable_reg_pp0_iter4_reg_2. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/din0_buf1[22]_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/ap_enable_reg_pp0_iter4_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.613 | TNS=-23252.234 |
INFO: [Physopt 32-663] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[13]_0.  Re-placed instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1[13]_i_18
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[13]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.607 | TNS=-23252.229 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[13]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1[13]_i_18
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[13]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/ap_CS_fsm_reg[29]_19.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/din0_buf1[13]_i_30
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/ap_CS_fsm_reg[29]_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/ap_enable_reg_pp0_iter4_reg_13.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/din0_buf1[13]_i_36
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/ap_CS_fsm_reg[29]_19. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/din0_buf1[13]_i_30_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/ap_enable_reg_pp0_iter4_reg_13. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.604 | TNS=-23252.194 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[13]_i_5_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[13]_i_5
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[13]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.602 | TNS=-23252.154 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/ap_CS_fsm_reg[35].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/din0_buf1[16]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/ap_CS_fsm_reg[35]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/ap_CS_fsm_reg[12].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[16]_i_14
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/ap_CS_fsm_reg[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/sum_fu_42_reg[16]_0.  Re-placed instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/din0_buf1[16]_i_26
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/sum_fu_42_reg[16]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.602 | TNS=-23252.127 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[0]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[0]_i_16
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/ap_CS_fsm_reg[23]_5.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/din0_buf1[0]_i_29
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/ap_CS_fsm_reg[23]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/ap_enable_reg_pp0_iter4_reg_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/din0_buf1[0]_i_36
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/ap_CS_fsm_reg[23]_5. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/din0_buf1[0]_i_29_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/ap_enable_reg_pp0_iter4_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.598 | TNS=-23252.634 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/din0_buf1[15]_i_2_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/din0_buf1[15]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/din0_buf1[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[15]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[15]_i_8
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/din0_buf1[15]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/din0_buf1[15]_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[15]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.596 | TNS=-23252.594 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_16_fu_42_reg[8].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[8]_i_5
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_16_fu_42_reg[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[8]_i_12_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[8]_i_12
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[8]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.584 | TNS=-23252.467 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/ap_CS_fsm_reg[18]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[27]_i_5
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/ap_CS_fsm_reg[18]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[27]_i_13_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[27]_i_13
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[27]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[27]_i_21_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[27]_i_21
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[27]_i_13_n_0. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[27]_i_13_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[27]_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.581 | TNS=-23252.440 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/din0_buf1[20]_i_2_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/din0_buf1[20]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/din0_buf1[20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/ap_enable_reg_pp0_iter4_reg_14.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/din0_buf1[20]_i_7
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/ap_enable_reg_pp0_iter4_reg_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[20]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/din0_buf1[20]_i_15
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[20]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/ap_enable_reg_pp0_iter4_reg_21.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/din0_buf1[20]_i_26
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[20]_0. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/din0_buf1[20]_i_15_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/ap_enable_reg_pp0_iter4_reg_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.581 | TNS=-23252.407 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[0]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/din0_buf1[0]_i_14
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/ap_CS_fsm_reg[41].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/din0_buf1[0]_i_27
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/ap_CS_fsm_reg[41]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/ap_enable_reg_pp0_iter4_reg_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/din0_buf1[0]_i_34
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/ap_CS_fsm_reg[41]. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/din0_buf1[0]_i_27_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/ap_enable_reg_pp0_iter4_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.579 | TNS=-23252.405 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/ap_CS_fsm_reg[36]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[17]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/ap_CS_fsm_reg[36]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[17]_i_10_n_0.  Re-placed instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[17]_i_10
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[17]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.578 | TNS=-23252.378 |
INFO: [Physopt 32-572] Net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0
INFO: [Physopt 32-134] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.576 | TNS=-23231.491 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/ap_enable_reg_pp0_iter4_reg_2.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[7]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/ap_enable_reg_pp0_iter4_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[7]_i_9_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[7]_i_9
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/ap_CS_fsm_reg[11]_9.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[7]_i_22
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/ap_CS_fsm_reg[11]_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/ap_enable_reg_pp0_iter4_reg_3.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/din0_buf1[7]_i_32
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/ap_CS_fsm_reg[11]_9. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[7]_i_22_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/ap_enable_reg_pp0_iter4_reg_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.575 | TNS=-23231.474 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[16]_i_24_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[16]_i_24
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[16]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/ap_enable_reg_pp0_iter4_reg_6.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/din0_buf1[16]_i_31
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[16]_i_24_n_0. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[16]_i_24_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/ap_enable_reg_pp0_iter4_reg_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.574 | TNS=-23231.360 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/ap_enable_reg_pp0_iter4_reg_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[14]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/ap_enable_reg_pp0_iter4_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/ap_CS_fsm_reg[30]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[14]_i_14
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/ap_CS_fsm_reg[30]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[14]_i_23_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[14]_i_23
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/ap_CS_fsm_reg[30]_0. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[14]_i_14_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[14]_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.564 | TNS=-23231.167 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[13]_i_5_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[13]_i_5
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[13]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[13]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/din0_buf1[13]_i_13
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[13]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/ap_enable_reg_pp0_iter4_reg_10.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/din0_buf1[13]_i_26
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/ap_enable_reg_pp0_iter4_reg_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[13]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.564 | TNS=-23229.824 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[28]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/din0_buf1[28]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[28]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[28]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[28]_i_9
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[28]_0. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/din0_buf1[28]_i_3_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[28]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.563 | TNS=-23229.761 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/ap_CS_fsm_reg[36].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/din0_buf1[29]_i_6
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/ap_CS_fsm_reg[36]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/din0_buf1[29]_i_14_n_0.  Re-placed instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/din0_buf1[29]_i_14
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/din0_buf1[29]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.560 | TNS=-23229.746 |
INFO: [Physopt 32-572] Net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[7].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[7]_INST_0
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/ap_CS_fsm_reg[11]_9. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[7]_i_22_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.560 | TNS=-23230.008 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/ap_enable_reg_pp0_iter4_reg_6.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1[10]_i_3
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/ap_CS_fsm_reg[36]. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/din0_buf1[10]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/ap_enable_reg_pp0_iter4_reg_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.558 | TNS=-23229.701 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/din0_buf1[15]_i_7_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/din0_buf1[15]_i_7
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/din0_buf1[15]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.557 | TNS=-23229.673 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[27]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/din0_buf1[27]_i_24
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[27]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/ap_enable_reg_pp0_iter4_reg_20.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/din0_buf1[27]_i_34
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[27]_0. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/din0_buf1[27]_i_24_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/ap_enable_reg_pp0_iter4_reg_20. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.553 | TNS=-23229.642 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[17]_i_10_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[17]_i_10
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[17]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_14.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/din0_buf1[17]_i_21
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/sum_fu_42_reg[17]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/din0_buf1[17]_i_29
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_14. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/din0_buf1[17]_i_21_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/sum_fu_42_reg[17]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.551 | TNS=-23229.613 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/ap_CS_fsm_reg[54].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/din0_buf1[22]_i_29
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/ap_enable_reg_pp0_iter4_reg_2. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/din0_buf1[22]_i_5_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/ap_CS_fsm_reg[54]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.550 | TNS=-23229.573 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/ap_CS_fsm_reg[36].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/din0_buf1[5]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/ap_CS_fsm_reg[36]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/ap_CS_fsm_reg[24]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1[5]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/ap_CS_fsm_reg[29]_11.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/din0_buf1[5]_i_31
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/ap_CS_fsm_reg[29]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/ap_enable_reg_pp0_iter4_reg_5.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/din0_buf1[5]_i_35
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/ap_CS_fsm_reg[29]_11. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/din0_buf1[5]_i_31_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/ap_enable_reg_pp0_iter4_reg_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.548 | TNS=-23229.415 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/ap_CS_fsm_reg[36].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/din0_buf1[29]_i_6
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/ap_CS_fsm_reg[36]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.548 | TNS=-23229.404 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/ap_CS_fsm_reg[36]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/din0_buf1[20]_i_5
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/ap_CS_fsm_reg[36]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/din0_buf1[20]_i_12_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/din0_buf1[20]_i_12
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/din0_buf1[20]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.537 | TNS=-23229.391 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/ap_CS_fsm_reg[36].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/din0_buf1[29]_i_6
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/ap_CS_fsm_reg[36]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/din0_buf1[29]_i_14_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/din0_buf1[29]_i_14
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/din0_buf1[29]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_26.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/din0_buf1[29]_i_23
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/sum_fu_42_reg[29]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/din0_buf1[29]_i_33
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/sum_fu_42_reg[29]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/grp_hwmm_layer1_Pipeline_prod4_fu_640_grp_fu_1239_p_din0[17].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/din0_buf1[29]_i_39
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/grp_hwmm_layer1_Pipeline_prod4_fu_640_grp_fu_1239_p_din0[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.534 | TNS=-23229.384 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/ap_CS_fsm_reg[24]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1[20]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/ap_CS_fsm_reg[29]_26.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/din0_buf1[20]_i_33
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/ap_CS_fsm_reg[29]_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/ap_enable_reg_pp0_iter4_reg_20.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/din0_buf1[20]_i_35
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/ap_enable_reg_pp0_iter4_reg_20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[20].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[20]_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.531 | TNS=-23207.802 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[15]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/din0_buf1[15]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[15]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[15]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1[15]_i_11
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[15]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/ap_CS_fsm_reg[29]_21.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/din0_buf1[15]_i_20
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/ap_CS_fsm_reg[29]_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/ap_enable_reg_pp0_iter4_reg_15.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/din0_buf1[15]_i_29
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/ap_enable_reg_pp0_iter4_reg_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[15].  Re-placed instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[15]_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.531 | TNS=-23202.902 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/din0_buf1[2]_i_2_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/din0_buf1[2]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/din0_buf1[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/ap_CS_fsm_reg[24]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/ap_CS_fsm_reg[23]_7.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/din0_buf1[2]_i_31
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/ap_CS_fsm_reg[23]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/ap_enable_reg_pp0_iter4_reg_2.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/din0_buf1[2]_i_35
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/ap_enable_reg_pp0_iter4_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[2].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[2]_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-23189.603 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/ap_enable_reg_pp0_iter4_reg_5.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[29]_i_17
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/ap_enable_reg_pp0_iter4_reg_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/ap_CS_fsm_reg[23]_34.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/din0_buf1[29]_i_28
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/ap_CS_fsm_reg[23]_34. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/ap_enable_reg_pp0_iter4_reg_29.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/din0_buf1[29]_i_38
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/ap_enable_reg_pp0_iter4_reg_29. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[29].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[29]_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.529 | TNS=-23172.312 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[13]_i_2_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[13]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[13]_i_5_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[13]_i_5
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[13]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[13]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/din0_buf1[13]_i_15
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[13]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[13]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/din0_buf1[13]_i_28
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[13]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/ap_enable_reg_pp0_iter4_reg_12.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/din0_buf1[13]_i_35
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/ap_enable_reg_pp0_iter4_reg_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[13]_repN.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[13]_INST_0_replica
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[13]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.525 | TNS=-23169.732 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[27]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/din0_buf1[27]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[27]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[27]_0.  Re-placed instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[27]_i_10
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[27]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.524 | TNS=-23169.729 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/ap_CS_fsm_reg[36]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[17]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/ap_CS_fsm_reg[36]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[17]_i_10_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[17]_i_10
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[17]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_14.  Re-placed instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/din0_buf1[17]_i_21_comp
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_14. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.522 | TNS=-23169.619 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[18]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/din0_buf1[18]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[18]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/din0_buf1[18]_i_8_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/din0_buf1[18]_i_8
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/din0_buf1[18]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/ap_CS_fsm_reg[41]_17.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/din0_buf1[18]_i_17
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/ap_CS_fsm_reg[41]_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/ap_enable_reg_pp0_iter4_reg_18.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/din0_buf1[18]_i_29
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/ap_enable_reg_pp0_iter4_reg_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[18].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[18]_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.522 | TNS=-23157.210 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[27]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[27]_i_10
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[27]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/ap_CS_fsm_reg[47]_17.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/din0_buf1[27]_i_19
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/ap_CS_fsm_reg[47]_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/ap_enable_reg_pp0_iter4_reg_22.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/din0_buf1[27]_i_31
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/ap_enable_reg_pp0_iter4_reg_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[27].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[27]_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.520 | TNS=-23146.387 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.520 | TNS=-23146.387 |
Phase 3 Critical Path Optimization | Checksum: 156468cd6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2409.973 ; gain = 19.855

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.520 | TNS=-23146.387 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/din0_buf1[3]_i_2_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/din0_buf1[3]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/din0_buf1[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[3]_0.  Re-placed instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/din0_buf1[3]_i_9
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[3]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.517 | TNS=-23146.380 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[4]_i_2_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[4]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[4]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/din0_buf1[4]_i_8
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[4]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[4]_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[4]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.514 | TNS=-23146.371 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/ap_CS_fsm_reg[36].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[3]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/ap_CS_fsm_reg[36]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[3]_i_10_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[3]_i_10
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[3]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[3]_i_18_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[3]_i_18
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[3]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/ap_CS_fsm_reg[11]_7.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[3]_i_28
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/ap_CS_fsm_reg[11]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/ap_enable_reg_pp0_iter4_reg_1.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/din0_buf1[3]_i_33
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/ap_CS_fsm_reg[11]_7. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[3]_i_28_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/ap_enable_reg_pp0_iter4_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.512 | TNS=-23146.335 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/ap_CS_fsm_reg[42]_4.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[22]_i_3
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[22]_0. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/din0_buf1[22]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/ap_CS_fsm_reg[42]_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.510 | TNS=-23146.309 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/ap_enable_reg_pp0_iter4_reg_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/din0_buf1[23]_i_3
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/ap_enable_reg_pp0_iter4_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.509 | TNS=-23146.255 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/din0_buf1[3]_i_6_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/din0_buf1[3]_i_6
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/din0_buf1[3]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/din0_buf1[3]_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/din0_buf1[3]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.507 | TNS=-23146.249 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[4]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/din0_buf1[4]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[4]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[4]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/din0_buf1[4]_i_16
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[4]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/ap_CS_fsm_reg[41]_3.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/din0_buf1[4]_i_27
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/ap_CS_fsm_reg[41]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/ap_enable_reg_pp0_iter4_reg_4.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/din0_buf1[4]_i_35
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/ap_CS_fsm_reg[41]_3. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/din0_buf1[4]_i_27_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/ap_enable_reg_pp0_iter4_reg_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.505 | TNS=-23146.784 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/sum_fu_42_reg[12]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[12]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/sum_fu_42_reg[12]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[12]_i_7_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[12]_i_7
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[12]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_11.  Re-placed instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/din0_buf1[12]_i_17_comp
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.505 | TNS=-23146.780 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/ap_enable_reg_pp0_iter4_reg_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[4]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/ap_enable_reg_pp0_iter4_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_3.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/din0_buf1[4]_i_10
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/sum_fu_42_reg[4]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/din0_buf1[4]_i_23
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_3. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/din0_buf1[4]_i_10_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/sum_fu_42_reg[4]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.504 | TNS=-23146.727 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[3]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/din0_buf1[3]_i_9
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/ap_CS_fsm_reg[41]_2.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/din0_buf1[3]_i_17
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/ap_CS_fsm_reg[41]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/ap_enable_reg_pp0_iter4_reg_3.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/din0_buf1[3]_i_27
INFO: [Physopt 32-710] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/ap_CS_fsm_reg[41]_2. Critical path length was reduced through logic transformation on cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/din0_buf1[3]_i_17_comp.
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/ap_enable_reg_pp0_iter4_reg_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.502 | TNS=-23146.722 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/ap_enable_reg_pp0_iter4_reg_2.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[7]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/ap_enable_reg_pp0_iter4_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_6.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/din0_buf1[7]_i_10
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/sum_fu_42_reg[7]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/din0_buf1[7]_i_23
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/sum_fu_42_reg[7]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/grp_hwmm_layer1_Pipeline_prod4_fu_640_grp_fu_1239_p_din0[3].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/din0_buf1[7]_i_33
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/grp_hwmm_layer1_Pipeline_prod4_fu_640_grp_fu_1239_p_din0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.501 | TNS=-23146.695 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/sum_fu_42_reg[12]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[12]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/sum_fu_42_reg[12]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[12]_i_7_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[12]_i_7
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[12]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_11.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/din0_buf1[12]_i_17_comp
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/grp_hwmm_layer1_Pipeline_prod4_fu_640_grp_fu_1239_p_din0[7].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/din0_buf1[12]_i_35
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/grp_hwmm_layer1_Pipeline_prod4_fu_640_grp_fu_1239_p_din0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.500 | TNS=-23146.633 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[28]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/din0_buf1[28]_i_3_comp
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[28]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.499 | TNS=-23146.573 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/din0_buf1[11]_i_2_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/din0_buf1[11]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/din0_buf1[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/din0_buf1[11]_i_6_n_0.  Re-placed instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/din0_buf1[11]_i_6
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/din0_buf1[11]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.498 | TNS=-23146.535 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/ap_CS_fsm_reg[36]_1.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[26]_i_5
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/ap_CS_fsm_reg[36]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/ap_CS_fsm_reg[24]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1[26]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/ap_CS_fsm_reg[29]_32.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/din0_buf1[26]_i_32
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/ap_CS_fsm_reg[29]_32. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/ap_enable_reg_pp0_iter4_reg_26.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/din0_buf1[26]_i_36
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/ap_enable_reg_pp0_iter4_reg_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[26].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[26]_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.498 | TNS=-23125.251 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/ap_CS_fsm_reg[36].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[3]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/ap_CS_fsm_reg[36]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[3]_i_10_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[3]_i_10
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[3]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[3]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/din0_buf1[3]_i_19
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/sum_fu_42_reg[3]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/din0_buf1[3]_i_29
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/sum_fu_42_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/grp_hwmm_layer1_Pipeline_prod4_fu_640_grp_fu_1239_p_din0[0].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/din0_buf1[3]_i_34
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/grp_hwmm_layer1_Pipeline_prod4_fu_640_grp_fu_1239_p_din0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.487 | TNS=-23125.185 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/ap_CS_fsm_reg[42]_4.  Re-placed instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[22]_i_3_comp
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/ap_CS_fsm_reg[42]_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.485 | TNS=-23125.156 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[4]_i_2_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[4]_i_2_comp
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.480 | TNS=-23125.074 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[13]_i_2_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[13]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/ap_CS_fsm_reg[35]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/din0_buf1[13]_i_6
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/ap_CS_fsm_reg[35]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.479 | TNS=-23125.061 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[21]_i_12_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[21]_i_12
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[21]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[21]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1[21]_i_21
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[21]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/ap_CS_fsm_reg[29]_27.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/din0_buf1[21]_i_32
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/ap_CS_fsm_reg[29]_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/ap_enable_reg_pp0_iter4_reg_21.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/din0_buf1[21]_i_36
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/ap_enable_reg_pp0_iter4_reg_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[21].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[21]_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.478 | TNS=-23112.456 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/ap_enable_reg_pp0_iter4_reg_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/din0_buf1[1]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/ap_enable_reg_pp0_iter4_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/ap_CS_fsm_reg[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1[1]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/ap_CS_fsm_reg[29]_7.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/din0_buf1[1]_i_31
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/ap_CS_fsm_reg[29]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/ap_enable_reg_pp0_iter4_reg_1.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/din0_buf1[1]_i_37
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/ap_enable_reg_pp0_iter4_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[1].  Re-placed instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[1]_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.475 | TNS=-23111.837 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[7]_i_2_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[7]_i_2
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.474 | TNS=-23111.788 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/ap_enable_reg_pp0_iter4_reg_4.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[25]_i_5
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/ap_enable_reg_pp0_iter4_reg_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_22.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/din0_buf1[25]_i_17
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/sum_fu_42_reg[25]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/din0_buf1[25]_i_29
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/sum_fu_42_reg[25]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/grp_hwmm_layer1_Pipeline_prod4_fu_640_grp_fu_1239_p_din0[15].  Re-placed instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/din0_buf1[25]_i_37
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/grp_hwmm_layer1_Pipeline_prod4_fu_640_grp_fu_1239_p_din0[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.472 | TNS=-23111.783 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/ap_CS_fsm_reg[42]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[24]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/ap_CS_fsm_reg[47]_14.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/din0_buf1[24]_i_16
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/ap_CS_fsm_reg[47]_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/ap_enable_reg_pp0_iter4_reg_19.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/din0_buf1[24]_i_27
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/ap_enable_reg_pp0_iter4_reg_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[24].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[24]_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.469 | TNS=-23094.592 |
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_16_fu_42_reg[8].  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[8]_i_5
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_16_fu_42_reg[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_7.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/din0_buf1[8]_i_14
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4_reg_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/sum_fu_42_reg[8]_0.  Re-placed instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/din0_buf1[8]_i_26
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/sum_fu_42_reg[8]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.469 | TNS=-23094.557 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/din0_buf1[25]_i_2_n_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/din0_buf1[25]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/din0_buf1[25]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/ap_enable_reg_pp0_iter4_reg_3.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/din0_buf1[25]_i_6
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/ap_enable_reg_pp0_iter4_reg_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/ap_enable_reg_pp0_iter4_reg_1.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/din0_buf1[25]_i_20
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/ap_enable_reg_pp0_iter4_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/ap_CS_fsm_reg[54]_0.  Re-placed instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/din0_buf1[25]_i_31
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/ap_CS_fsm_reg[54]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.467 | TNS=-23094.497 |
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/ap_CS_fsm_reg[35]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/din0_buf1[13]_i_6
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/ap_CS_fsm_reg[35]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[13]_0.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[13]_i_19
INFO: [Physopt 32-702] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[13]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/ap_CS_fsm_reg[23]_18.  Did not re-place instance design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/din0_buf1[13]_i_31_comp
INFO: [Physopt 32-735] Processed net design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/ap_CS_fsm_reg[23]_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.467 | TNS=-23094.452 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.467 | TNS=-23094.452 |
Phase 4 Critical Path Optimization | Checksum: 156468cd6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2409.973 ; gain = 19.855
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2409.973 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-12.467 | TNS=-23094.452 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.367  |        157.819  |            2  |              0  |                    79  |           0  |           2  |  00:00:11  |
|  Total          |          0.367  |        157.819  |            2  |              0  |                    79  |           0  |           3  |  00:00:12  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2409.973 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 18b42c7d2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2409.973 ; gain = 19.855
INFO: [Common 17-83] Releasing license: Implementation
747 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2409.973 ; gain = 25.539
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2417.633 ; gain = 7.660
INFO: [Common 17-1381] The checkpoint 'D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2417.633 ; gain = 7.660
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 94f106e5 ConstDB: 0 ShapeSum: 4b43a801 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11991fc5f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2501.152 ; gain = 76.180
Post Restoration Checksum: NetGraph: e3026f5d NumContArr: 368f8d02 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11991fc5f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2501.152 ; gain = 76.180

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11991fc5f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2509.742 ; gain = 84.770

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11991fc5f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2509.742 ; gain = 84.770
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e1135736

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2540.059 ; gain = 115.086
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.272| TNS=-22704.833| WHS=-0.349 | THS=-195.455|

Phase 2 Router Initialization | Checksum: e66d05af

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2573.660 ; gain = 148.688

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00295123 %
  Global Horizontal Routing Utilization  = 0.00262001 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 35820
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 35786
  Number of Partially Routed Nets     = 34
  Number of Node Overlaps             = 21


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: e66d05af

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2573.660 ; gain = 148.688
Phase 3 Initial Routing | Checksum: 1fb1283cd

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 2573.660 ; gain = 148.688

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5680
 Number of Nodes with overlaps = 1324
 Number of Nodes with overlaps = 497
 Number of Nodes with overlaps = 256
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.216| TNS=-24697.067| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11f99d137

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 2573.660 ; gain = 148.688

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 597
 Number of Nodes with overlaps = 289
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.331| TNS=-24954.770| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e198e017

Time (s): cpu = 00:01:22 ; elapsed = 00:01:02 . Memory (MB): peak = 2573.660 ; gain = 148.688
Phase 4 Rip-up And Reroute | Checksum: 1e198e017

Time (s): cpu = 00:01:22 ; elapsed = 00:01:02 . Memory (MB): peak = 2573.660 ; gain = 148.688

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b716429c

Time (s): cpu = 00:01:24 ; elapsed = 00:01:04 . Memory (MB): peak = 2573.660 ; gain = 148.688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.067| TNS=-24437.764| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1903b7188

Time (s): cpu = 00:01:24 ; elapsed = 00:01:04 . Memory (MB): peak = 2573.660 ; gain = 148.688

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1903b7188

Time (s): cpu = 00:01:24 ; elapsed = 00:01:04 . Memory (MB): peak = 2573.660 ; gain = 148.688
Phase 5 Delay and Skew Optimization | Checksum: 1903b7188

Time (s): cpu = 00:01:25 ; elapsed = 00:01:04 . Memory (MB): peak = 2573.660 ; gain = 148.688

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22755f176

Time (s): cpu = 00:01:27 ; elapsed = 00:01:06 . Memory (MB): peak = 2573.660 ; gain = 148.688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.973| TNS=-24312.063| WHS=-0.002 | THS=-0.002 |

Phase 6.1 Hold Fix Iter | Checksum: 1466e27b3

Time (s): cpu = 00:01:27 ; elapsed = 00:01:06 . Memory (MB): peak = 2573.660 ; gain = 148.688
Phase 6 Post Hold Fix | Checksum: 141965f4e

Time (s): cpu = 00:01:27 ; elapsed = 00:01:06 . Memory (MB): peak = 2573.660 ; gain = 148.688

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.1211 %
  Global Horizontal Routing Utilization  = 10.7369 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X34Y38 -> INT_L_X34Y38

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 114130d94

Time (s): cpu = 00:01:27 ; elapsed = 00:01:06 . Memory (MB): peak = 2573.660 ; gain = 148.688

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 114130d94

Time (s): cpu = 00:01:27 ; elapsed = 00:01:06 . Memory (MB): peak = 2573.660 ; gain = 148.688

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12b783bbf

Time (s): cpu = 00:01:29 ; elapsed = 00:01:08 . Memory (MB): peak = 2573.660 ; gain = 148.688

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1aab409b7

Time (s): cpu = 00:01:31 ; elapsed = 00:01:10 . Memory (MB): peak = 2573.660 ; gain = 148.688
INFO: [Route 35-57] Estimated Timing Summary | WNS=-12.973| TNS=-24312.063| WHS=0.061  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1aab409b7

Time (s): cpu = 00:01:31 ; elapsed = 00:01:10 . Memory (MB): peak = 2573.660 ; gain = 148.688
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:31 ; elapsed = 00:01:10 . Memory (MB): peak = 2573.660 ; gain = 148.688

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
765 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:15 . Memory (MB): peak = 2573.660 ; gain = 156.027
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2573.660 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2573.660 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2588.500 ; gain = 14.840
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2588.500 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
777 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2611.871 ; gain = 23.371
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U404/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U404/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U404/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U404/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U404/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U404/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U404/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U404/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U404/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U404/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U404/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U404/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U404/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U404/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U405/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U405/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U405/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U405/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U405/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U405/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U406/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U406/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U406/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U406/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U406/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U406/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U407/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U407/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U407/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U407/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U407/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U407/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U408/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U408/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U408/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U408/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U408/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U408/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U409/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U409/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U409/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U409/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U409/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U409/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U410/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U410/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U410/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U410/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U410/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U410/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U411/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U411/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U411/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U411/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U411/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U411/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U412/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U412/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U412/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U412/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U412/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U412/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U413/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U413/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U413/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U413/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U413/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U413/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U414/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U414/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U414/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U414/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U414/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U414/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U415/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U415/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U415/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U415/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U415/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U415/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U416/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U416/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U416/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U416/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U416/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U416/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U417/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U417/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U417/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U417/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U417/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U417/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U418/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U418/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U418/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U418/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U418/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U418/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U419/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U419/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U419/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U419/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U419/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U419/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U420/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U420/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U420/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U420/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U420/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U420/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U421/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U421/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U421/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U421/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U421/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U421/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U422/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U422/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U422/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U422/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U422/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U422/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U423/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U423/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U423/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U423/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U423/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U423/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U424/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U424/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U424/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U424/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U424/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U424/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U425/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U425/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U425/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U425/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U425/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U425/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U426/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U426/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U426/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U426/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nn_ctrl_0/inst/start_signal is a gated clock net sourced by a combinational pin design_1_i/nn_ctrl_0/inst//i_/O, cell design_1_i/nn_ctrl_0/inst//i_. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U404/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U404/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U404/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U405/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U405/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U405/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U406/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U406/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U406/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U407/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U407/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U407/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U408/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U408/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U408/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U409/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U409/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U409/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U410/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U410/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U410/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U411/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U411/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U411/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U412/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U412/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U412/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U413/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U413/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U413/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U414/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U414/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U414/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U415/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U415/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U415/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U416/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U416/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U416/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U417/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U417/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U417/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U418/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U418/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U418/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U419/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U419/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U419/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U420/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U420/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U420/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U421/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U421/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U421/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U422/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U422/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U422/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U423/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U423/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U423/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U424/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U424/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U424/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U425/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U425/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U425/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U426/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U426/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Common 17-14] Message 'DRC AVAL-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U404/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U405/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U406/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U407/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U408/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U409/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U410/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U411/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U412/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U413/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U414/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U415/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U416/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U417/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U418/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U419/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U420/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U421/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U422/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U423/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U424/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U425/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U426/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U427/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U428/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U429/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U430/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U431/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U432/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U433/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U434/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U435/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-32] with_OPMODE_USE_MULT_NONE: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 760 Warnings, 199 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
188 Infos, 334 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3110.066 ; gain = 498.195
INFO: [Common 17-206] Exiting Vivado at Tue Nov 25 22:32:26 2025...
