MEMORY {
    TCM_A (RWX) :         ORIGIN = 0x00000000, LENGTH =   0x100000
    TCM_B (RWX) :         ORIGIN = 0x00100000, LENGTH =   0x100000
    /* TODO: TCM C (not in device tree) */

    PERIPH (RW) :         ORIGIN = 0x24000000, LENGTH = 0x1c000000

    /* Split only to place at same place as U-boot (the higher half) */
    RTPS_DDR_LOW_0 (RWX): ORIGIN = 0x40000000, LENGTH = 0x30000000
    RTPS_DDR_LOW_1 (RWX): ORIGIN = 0x70000000, LENGTH = 0x4e000000

    /* Just to define symbols for MPU */
    HPPS_DDR_LOW (RW):    ORIGIN = 0xc0000000, LENGTH = 0x20000000

    HSIO (RW):            ORIGIN = 0xf4000000, LENGTH = 0x04000000
    HPPS_MBOX (RW):       ORIGIN = 0xe0890000, LENGTH = 0x00010000
}

REGION_ALIAS ("REGION_START",          RTPS_DDR_LOW_1);
REGION_ALIAS ("REGION_VECTOR",         RTPS_DDR_LOW_1);
REGION_ALIAS ("REGION_TEXT",           RTPS_DDR_LOW_1);
REGION_ALIAS ("REGION_TEXT_LOAD",      RTPS_DDR_LOW_1);
REGION_ALIAS ("REGION_RODATA",         RTPS_DDR_LOW_1);
REGION_ALIAS ("REGION_RODATA_LOAD",    RTPS_DDR_LOW_1);
REGION_ALIAS ("REGION_DATA",           RTPS_DDR_LOW_1);
REGION_ALIAS ("REGION_DATA_LOAD",      RTPS_DDR_LOW_1);
REGION_ALIAS ("REGION_FAST_TEXT",      RTPS_DDR_LOW_1);
REGION_ALIAS ("REGION_FAST_TEXT_LOAD", RTPS_DDR_LOW_1);
REGION_ALIAS ("REGION_FAST_DATA",      RTPS_DDR_LOW_1);
REGION_ALIAS ("REGION_FAST_DATA_LOAD", RTPS_DDR_LOW_1);
REGION_ALIAS ("REGION_BSS",            RTPS_DDR_LOW_1);
REGION_ALIAS ("REGION_WORK",           RTPS_DDR_LOW_1);
REGION_ALIAS ("REGION_STACK",          RTPS_DDR_LOW_1);
REGION_ALIAS ("REGION_NOCACHE",        RTPS_DDR_LOW_1);
REGION_ALIAS ("REGION_NOCACHE_LOAD",   RTPS_DDR_LOW_1);

INCLUDE linkcmds.armv4

/* All the start/end symbols need to be 64-byte aligned for MPU */
SECTIONS
{
   __tcm_a_start__ = ORIGIN(TCM_A);
   __tcm_a_end__ = ORIGIN(TCM_A) + LENGTH(TCM_A) - 64;
   __tcm_b_start__ = ORIGIN(TCM_B);
   __tcm_b_end__ = ORIGIN(TCM_B) + LENGTH(TCM_B) - 64;
   __rtps_ddr_low_0_start__ = ORIGIN(RTPS_DDR_LOW_0);
   __rtps_ddr_low_0_end__ = ORIGIN(RTPS_DDR_LOW_0) + LENGTH(RTPS_DDR_LOW_0) - 64;
   __rtps_ddr_low_1_start__ = ORIGIN(RTPS_DDR_LOW_1);
   __rtps_ddr_low_1_end__ = ORIGIN(RTPS_DDR_LOW_1) + LENGTH(RTPS_DDR_LOW_1) - 64;
   __rtps_ddr_low_1_end_buffer__ = ORIGIN(RTPS_DDR_LOW_1) + LENGTH(RTPS_DDR_LOW_1) - 64 + 0x2000000;
   __periph_start__ = ORIGIN(PERIPH);
   __periph_end__ = ORIGIN(PERIPH) + LENGTH(PERIPH) - 64;
   __hpps_ddr_low_start__ = ORIGIN(HPPS_DDR_LOW);
   __hpps_ddr_low_end__ = ORIGIN(HPPS_DDR_LOW) + LENGTH(HPPS_DDR_LOW) - 64;
   __hsio_start__ = ORIGIN(HSIO);
   __hsio_end__ = ORIGIN(HSIO) + LENGTH(HSIO) - 64;
   __hpps_mbox_start__ = ORIGIN(HPPS_MBOX);
   __hpps_mbox_end__ = ORIGIN(HPPS_MBOX) + LENGTH(HPPS_MBOX) - 64;
}
