
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _1010_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     1    0.005000    0.022069    0.004218    2.004218 ^ rst_n (in)
                                                         rst_n (net)
                      0.022069    0.000000    2.004218 ^ input6/A (sg13g2_buf_1)
     1    0.003771    0.025155    0.059213    2.063431 ^ input6/X (sg13g2_buf_1)
                                                         net6 (net)
                      0.025155    0.000273    2.063704 ^ fanout86/A (sg13g2_buf_1)
     4    0.033036    0.140552    0.142143    2.205847 ^ fanout86/X (sg13g2_buf_1)
                                                         net86 (net)
                      0.140574    0.001471    2.207318 ^ fanout82/A (sg13g2_buf_1)
     7    0.054487    0.227161    0.242556    2.449874 ^ fanout82/X (sg13g2_buf_1)
                                                         net82 (net)
                      0.227236    0.003473    2.453346 ^ fanout81/A (sg13g2_buf_1)
     8    0.053735    0.224020    0.263482    2.716828 ^ fanout81/X (sg13g2_buf_1)
                                                         net81 (net)
                      0.224056    0.002369    2.719197 ^ fanout80/A (sg13g2_buf_1)
     8    0.056405    0.234614    0.270724    2.989921 ^ fanout80/X (sg13g2_buf_1)
                                                         net80 (net)
                      0.234691    0.003544    2.993465 ^ _1010_/RESET_B (sg13g2_dfrbpq_1)
                                              2.993465   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.027663    0.042342    0.025152   10.025152 ^ clk (in)
                                                         clk (net)
                      0.043140    0.000000   10.025152 ^ clkbuf_0_clk/A (sg13g2_buf_16)
     8    0.159837    0.053390    0.091020   10.116172 ^ clkbuf_0_clk/X (sg13g2_buf_16)
                                                         clknet_0_clk (net)
                      0.058094    0.011846   10.128017 ^ clkbuf_3_2__f_clk/A (sg13g2_buf_16)
     6    0.025369    0.022008    0.079755   10.207772 ^ clkbuf_3_2__f_clk/X (sg13g2_buf_16)
                                                         clknet_3_2__leaf_clk (net)
                      0.022014    0.000692   10.208465 ^ _1010_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.958465   clock uncertainty
                                  0.000000    9.958465   clock reconvergence pessimism
                                 -0.185284    9.773181   library recovery time
                                              9.773181   data required time
---------------------------------------------------------------------------------------------
                                              9.773181   data required time
                                             -2.993465   data arrival time
---------------------------------------------------------------------------------------------
                                              6.779716   slack (MET)


Startpoint: x_int4[2] (input port clocked by clk)
Endpoint: _1007_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     1    0.003871    0.021032    0.003284    2.003284 ^ x_int4[2] (in)
                                                         x_int4[2] (net)
                      0.021032    0.000000    2.003284 ^ input17/A (sg13g2_buf_1)
     1    0.003829    0.025329    0.058942    2.062226 ^ input17/X (sg13g2_buf_1)
                                                         net17 (net)
                      0.025330    0.000268    2.062495 ^ fanout89/A (sg13g2_buf_1)
     8    0.034304    0.145463    0.146863    2.209358 ^ fanout89/X (sg13g2_buf_1)
                                                         net89 (net)
                      0.145553    0.002992    2.212349 ^ fanout88/A (sg13g2_buf_1)
     8    0.033291    0.141317    0.188577    2.400927 ^ fanout88/X (sg13g2_buf_1)
                                                         net88 (net)
                      0.141446    0.003513    2.404440 ^ _0578_/A (sg13g2_nand2_1)
     2    0.008048    0.075337    0.099819    2.504259 v _0578_/Y (sg13g2_nand2_1)
                                                         _0123_ (net)
                      0.075337    0.000215    2.504474 v _0580_/B_N (sg13g2_nor2b_1)
     1    0.003868    0.039170    0.090168    2.594643 v _0580_/Y (sg13g2_nor2b_1)
                                                         _0125_ (net)
                      0.039171    0.000291    2.594934 v _0600_/A2 (sg13g2_o21ai_1)
     2    0.011114    0.142508    0.138076    2.733010 ^ _0600_/Y (sg13g2_o21ai_1)
                                                         _0144_ (net)
                      0.142508    0.000415    2.733426 ^ _0609_/A (sg13g2_xnor2_1)
     2    0.009716    0.115920    0.147562    2.880988 ^ _0609_/Y (sg13g2_xnor2_1)
                                                         _0153_ (net)
                      0.115920    0.000332    2.881320 ^ _0610_/B (sg13g2_xor2_1)
     2    0.009459    0.103338    0.160563    3.041882 ^ _0610_/X (sg13g2_xor2_1)
                                                         _0154_ (net)
                      0.103380    0.000626    3.042509 ^ _0612_/B (sg13g2_xnor2_1)
     2    0.009650    0.114701    0.131709    3.174217 ^ _0612_/Y (sg13g2_xnor2_1)
                                                         _0156_ (net)
                      0.114702    0.000535    3.174752 ^ _0613_/B (sg13g2_xor2_1)
     3    0.012676    0.135036    0.178845    3.353597 ^ _0613_/X (sg13g2_xor2_1)
                                                         _0157_ (net)
                      0.135091    0.000840    3.354437 ^ _0617_/A (sg13g2_xnor2_1)
     3    0.011857    0.139286    0.158873    3.513310 ^ _0617_/Y (sg13g2_xnor2_1)
                                                         _0161_ (net)
                      0.139290    0.000637    3.513947 ^ _0624_/A2 (sg13g2_o21ai_1)
     3    0.011576    0.088112    0.123542    3.637489 v _0624_/Y (sg13g2_o21ai_1)
                                                         _0167_ (net)
                      0.088116    0.000660    3.638149 v _0680_/A2 (sg13g2_o21ai_1)
     2    0.009367    0.129567    0.145497    3.783646 ^ _0680_/Y (sg13g2_o21ai_1)
                                                         _0221_ (net)
                      0.129568    0.000528    3.784174 ^ _0682_/A (sg13g2_nand2_1)
     4    0.017781    0.128551    0.149300    3.933474 v _0682_/Y (sg13g2_nand2_1)
                                                         _0223_ (net)
                      0.128564    0.001246    3.934720 v _0838_/B2 (sg13g2_a221oi_1)
     4    0.022603    0.337760    0.340362    4.275082 ^ _0838_/Y (sg13g2_a221oi_1)
                                                         _0371_ (net)
                      0.337773    0.001756    4.276839 ^ _0868_/A1 (sg13g2_o21ai_1)
     3    0.012256    0.124975    0.184359    4.461198 v _0868_/Y (sg13g2_o21ai_1)
                                                         _0399_ (net)
                      0.124976    0.000689    4.461887 v _0882_/A1 (sg13g2_a21oi_1)
     1    0.006839    0.085443    0.115045    4.576932 ^ _0882_/Y (sg13g2_a21oi_1)
                                                         _0412_ (net)
                      0.085443    0.000287    4.577219 ^ _0888_/A (sg13g2_xnor2_1)
     1    0.003591    0.046358    0.084832    4.662051 v _0888_/Y (sg13g2_xnor2_1)
                                                         _0418_ (net)
                      0.046358    0.000141    4.662192 v _0890_/A2 (sg13g2_o21ai_1)
     1    0.002700    0.089943    0.081069    4.743262 ^ _0890_/Y (sg13g2_o21ai_1)
                                                         _0019_ (net)
                      0.089944    0.000178    4.743440 ^ _1007_/D (sg13g2_dfrbpq_1)
                                              4.743440   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.027663    0.042342    0.025152   10.025152 ^ clk (in)
                                                         clk (net)
                      0.043140    0.000000   10.025152 ^ clkbuf_0_clk/A (sg13g2_buf_16)
     8    0.159837    0.053390    0.091020   10.116172 ^ clkbuf_0_clk/X (sg13g2_buf_16)
                                                         clknet_0_clk (net)
                      0.055425    0.007873   10.124045 ^ clkbuf_3_1__f_clk/A (sg13g2_buf_16)
     6    0.031732    0.023311    0.079701   10.203746 ^ clkbuf_3_1__f_clk/X (sg13g2_buf_16)
                                                         clknet_3_1__leaf_clk (net)
                      0.023317    0.000769   10.204515 ^ _1007_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.954515   clock uncertainty
                                  0.000000    9.954515   clock reconvergence pessimism
                                 -0.134965    9.819550   library setup time
                                              9.819550   data required time
---------------------------------------------------------------------------------------------
                                              9.819550   data required time
                                             -4.743440   data arrival time
---------------------------------------------------------------------------------------------
                                              5.076110   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/Y
 clkload1/Y
 clkload2/Y
 clkload3/Y
 clkload4/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
