###############################################################################
# Created by write_sdc
###############################################################################
current_design cache_controller
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[0]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[10]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[11]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[12]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[13]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[14]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[15]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[16]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[17]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[18]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[19]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[1]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[20]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[21]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[22]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[23]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[24]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[25]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[26]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[27]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[28]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[29]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[2]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[30]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[31]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[3]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[4]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[5]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[6]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[7]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[8]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_addr[9]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_read}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[0]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[10]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[11]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[12]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[13]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[14]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[15]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[16]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[17]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[18]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[19]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[1]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[20]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[21]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[22]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[23]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[24]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[25]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[26]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[27]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[28]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[29]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[2]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[30]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[31]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[32]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[33]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[34]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[35]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[36]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[37]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[38]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[39]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[3]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[40]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[41]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[42]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[43]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[44]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[45]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[46]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[47]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[48]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[49]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[4]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[50]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[51]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[52]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[53]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[54]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[55]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[56]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[57]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[58]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[59]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[5]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[60]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[61]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[62]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[63]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[6]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[7]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[8]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_wdata[9]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_write}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[0]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[10]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[11]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[12]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[13]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[14]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[15]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[16]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[17]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[18]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[19]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[1]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[20]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[21]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[22]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[23]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[24]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[25]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[26]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[27]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[28]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[29]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[2]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[30]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[31]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[32]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[33]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[34]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[35]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[36]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[37]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[38]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[39]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[3]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[40]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[41]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[42]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[43]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[44]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[45]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[46]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[47]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[48]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[49]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[4]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[50]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[51]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[52]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[53]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[54]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[55]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[56]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[57]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[58]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[59]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[5]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[60]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[61]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[62]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[63]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[6]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[7]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[8]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_rdata[9]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ready}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[10]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[11]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[12]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[13]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[14]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[15]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[16]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[17]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[18]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[19]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[20]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[21]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[22]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[23]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[24]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[25]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[26]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[27]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[28]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[29]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[30]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[31]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[32]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[33]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[34]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[35]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[36]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[37]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[38]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[39]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[40]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[41]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[42]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[43]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[44]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[45]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[46]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[47]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[48]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[49]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[4]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[50]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[51]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[52]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[53]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[54]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[55]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[56]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[57]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[58]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[59]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[5]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[60]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[61]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[62]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[63]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[6]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[7]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[8]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_rdata[9]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {cpu_ready}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[10]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[11]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[12]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[13]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[14]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[15]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[16]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[17]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[18]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[19]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[20]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[21]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[22]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[23]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[24]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[25]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[26]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[27]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[28]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[29]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[30]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[31]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[4]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[5]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[6]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[7]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[8]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[9]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_read}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[10]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[11]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[12]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[13]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[14]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[15]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[16]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[17]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[18]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[19]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[20]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[21]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[22]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[23]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[24]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[25]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[26]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[27]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[28]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[29]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[30]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[31]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[32]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[33]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[34]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[35]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[36]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[37]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[38]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[39]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[40]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[41]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[42]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[43]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[44]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[45]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[46]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[47]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[48]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[49]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[4]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[50]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[51]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[52]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[53]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[54]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[55]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[56]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[57]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[58]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[59]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[5]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[60]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[61]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[62]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[63]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[6]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[7]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[8]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_wdata[9]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_write}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {cpu_ready}]
set_load -pin_load 0.0334 [get_ports {mem_read}]
set_load -pin_load 0.0334 [get_ports {mem_write}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[63]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[62]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[61]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[60]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[59]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[58]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[57]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[56]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[55]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[54]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[53]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[52]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[51]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[50]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[49]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[48]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[47]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[46]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[45]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[44]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[43]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[42]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[41]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[40]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[39]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[38]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[37]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[36]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[35]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[34]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[33]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[32]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[31]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[30]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[29]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[28]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[27]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[26]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[25]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[24]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[23]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[22]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[21]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[20]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[19]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[18]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[17]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[16]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[15]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[14]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[13]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[12]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[11]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[10]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[9]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[8]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[7]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[6]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[5]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[4]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[3]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[2]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[1]}]
set_load -pin_load 0.0334 [get_ports {cpu_rdata[0]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[31]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[30]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[29]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[28]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[27]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[26]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[25]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[24]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[23]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[22]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[21]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[20]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[19]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[18]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[17]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[16]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[15]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[14]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[13]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[12]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[11]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[10]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[9]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[8]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[7]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[6]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[5]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[4]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[3]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[2]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[1]}]
set_load -pin_load 0.0334 [get_ports {mem_addr[0]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[63]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[62]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[61]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[60]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[59]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[58]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[57]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[56]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[55]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[54]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[53]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[52]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[51]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[50]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[49]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[48]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[47]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[46]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[45]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[44]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[43]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[42]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[41]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[40]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[39]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[38]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[37]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[36]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[35]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[34]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[33]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[32]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[31]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[30]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[29]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[28]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[27]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[26]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[25]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[24]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[23]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[22]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[21]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[20]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[19]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[18]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[17]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[16]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[15]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[14]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[13]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[12]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[11]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[10]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[9]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[8]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[7]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[6]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[5]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[4]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[3]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[2]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[1]}]
set_load -pin_load 0.0334 [get_ports {mem_wdata[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_read}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_write}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ready}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_addr[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {cpu_wdata[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_rdata[0]}]
###############################################################################
# Design Rules
###############################################################################
set_max_transition 0.7500 [current_design]
set_max_capacitance 0.2000 [current_design]
set_max_fanout 10.0000 [current_design]
