Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Sun Jun 16 23:15:58 2024
| Host         : tony-ubuntu running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file RV32I_SoC_control_sets_placed.rpt
| Design       : RV32I_SoC
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    50 |
|    Minimum number of control sets                        |    50 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    50 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    33 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           19 |
| No           | No                    | Yes                    |              85 |           25 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |             992 |          523 |
| Yes          | No                    | Yes                    |              28 |            6 |
| Yes          | Yes                   | No                     |              54 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------------------+------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |               Enable Signal              |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  iCPU/inst0/b_true_reg_i_2_n_1      |                                          |                                    |                1 |              1 |         1.00 |
|  clk_125mhz_IBUF                    |                                          |                                    |                1 |              1 |         1.00 |
|  iPLL/inst/clk0                     |                                          |                                    |                1 |              1 |         1.00 |
|  iDec/cs_mem_reg/G0                 |                                          |                                    |                1 |              1 |         1.00 |
|  iCPU/regfile_inst/cs_mem_reg_i_6_0 |                                          | iCPU/regfile_inst/cs_mem_reg_i_4_0 |                1 |              1 |         1.00 |
|  iDec/cs_gpio_reg/G0                |                                          |                                    |                1 |              1 |         1.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/iMEM_i_13_2[0]         | rst                                |                2 |              4 |         2.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/iMEM_i_13_0[0]         | rst                                |                3 |              7 |         2.33 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/iMEM_i_13_1[0]         | rst                                |                3 |              7 |         2.33 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/iMEM_i_14_0[0]         | rst                                |                2 |              7 |         3.50 |
|  iPLL/inst/clk0                     | iUART/urx/FSM_onehot_state[9]_i_1__0_n_1 | rst                                |                2 |              7 |         3.50 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/LEDS[3]_i_3_0[0]       | rst                                |                2 |              7 |         3.50 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/HEX1[6]_i_3_1[0]       | rst                                |                3 |              7 |         2.33 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/HEX1[6]_i_3_0[0]       | rst                                |                1 |              7 |         7.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/E[0]                   | rst                                |                1 |              8 |         8.00 |
|  iPLL/inst/clk0                     | iUART/utx/FSM_onehot_state[9]_i_1_n_1    | rst                                |                2 |              9 |         4.50 |
|  iPLL/inst/clk0                     | iSeg7/seg_cnt_reg[13]                    | rst                                |                2 |             12 |         6.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x12                    |                                    |               13 |             32 |         2.46 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x11                    |                                    |               19 |             32 |         1.68 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x10                    |                                    |               16 |             32 |         2.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x22                    |                                    |               16 |             32 |         2.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x1                     |                                    |               15 |             32 |         2.13 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x13                    |                                    |               12 |             32 |         2.67 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x14                    |                                    |               16 |             32 |         2.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x15                    |                                    |               18 |             32 |         1.78 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x16                    |                                    |               15 |             32 |         2.13 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x26                    |                                    |               14 |             32 |         2.29 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x18                    |                                    |               16 |             32 |         2.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x27                    |                                    |               18 |             32 |         1.78 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x28                    |                                    |               11 |             32 |         2.91 |
|  n_0_571_BUFG                       |                                          |                                    |               14 |             32 |         2.29 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x9                     |                                    |               16 |             32 |         2.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x4                     |                                    |               22 |             32 |         1.45 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x5                     |                                    |               17 |             32 |         1.88 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x6                     |                                    |               19 |             32 |         1.68 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x8[11]_i_1_n_1         |                                    |               16 |             32 |         2.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x7                     |                                    |               27 |             32 |         1.19 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x19                    |                                    |               20 |             32 |         1.60 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x17                    |                                    |               22 |             32 |         1.45 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x31                    |                                    |               23 |             32 |         1.39 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x29                    |                                    |               18 |             32 |         1.78 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x21                    |                                    |               15 |             32 |         2.13 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x30                    |                                    |               18 |             32 |         1.78 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x3                     |                                    |               17 |             32 |         1.88 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x2                     |                                    |               14 |             32 |         2.29 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x20                    |                                    |                7 |             32 |         4.57 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x23                    |                                    |               18 |             32 |         1.78 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x24                    |                                    |               15 |             32 |         2.13 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x25                    |                                    |               20 |             32 |         1.60 |
|  iPLL/inst/clk0                     |                                          | rst                                |               25 |             85 |         3.40 |
+-------------------------------------+------------------------------------------+------------------------------------+------------------+----------------+--------------+


