Analysis & Synthesis report for DD2_Final_PRJ
Tue Apr 22 18:33:45 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DD2_Final_PRJ|screen_fsm:screen_fsm_inst|current_state
 11. State Machine - |DD2_Final_PRJ|keypress:keypress_key3|key_state
 12. State Machine - |DD2_Final_PRJ|keypress:keypress_key2|key_state
 13. State Machine - |DD2_Final_PRJ|keypress:keypress_key1|key_state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_lih1:auto_generated
 19. Source assignments for screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_0mh1:auto_generated
 20. Source assignments for screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated
 21. Source assignments for screen_gen:tpg|chess_piece_rom:pieces_rom|altsyncram:altsyncram_component|altsyncram_s2j1:auto_generated
 22. Parameter Settings for User Entity Instance: Top-level Entity: |DD2_Final_PRJ
 23. Parameter Settings for User Entity Instance: vga_pll_25_175:pll|vga_pll_25_175_0002:vga_pll_25_175_inst|altera_pll:altera_pll_i
 24. Parameter Settings for User Entity Instance: keypress:keypress_key1
 25. Parameter Settings for User Entity Instance: keypress:keypress_key2
 26. Parameter Settings for User Entity Instance: keypress:keypress_key3
 27. Parameter Settings for User Entity Instance: screen_gen:tpg
 28. Parameter Settings for User Entity Instance: screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: screen_gen:tpg|chess_piece_rom:pieces_rom|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: screen_fsm:screen_fsm_inst
 33. Parameter Settings for Inferred Entity Instance: screen_gen:tpg|lpm_divide:Div0
 34. Parameter Settings for Inferred Entity Instance: screen_gen:tpg|lpm_divide:Div1
 35. altsyncram Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "screen_gen:tpg|chess_board_rom:board_rom_inst"
 37. Port Connectivity Checks: "screen_gen:tpg|player_screen_rom:player_rom_inst"
 38. Port Connectivity Checks: "screen_gen:tpg|title_screen_rom:title_rom_inst"
 39. Port Connectivity Checks: "screen_gen:tpg"
 40. Port Connectivity Checks: "keypress:keypress_key2"
 41. Port Connectivity Checks: "keypress:keypress_key1"
 42. Port Connectivity Checks: "vga_pll_25_175:pll"
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Apr 22 18:33:45 2025          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; DD2_Final_PRJ                                  ;
; Top-level Entity Name           ; DD2_Final_PRJ                                  ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 70                                             ;
; Total pins                      ; 96                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 1,956,096                                      ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DD2_Final_PRJ      ; DD2_Final_PRJ      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+-------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+----------------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                    ; Library        ;
+-------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+----------------+
; rtl/game_play/screen_fsm.sv                     ; yes             ; User SystemVerilog HDL File            ; C:/Digital_Design_2/PRJ_Final/rtl/game_play/screen_fsm.sv                       ;                ;
; rtl/gen_elements/keypress.v                     ; yes             ; User Verilog HDL File                  ; C:/Digital_Design_2/PRJ_Final/rtl/gen_elements/keypress.v                       ;                ;
; rtl/vga/screen_gen.sv                           ; yes             ; User SystemVerilog HDL File            ; C:/Digital_Design_2/PRJ_Final/rtl/vga/screen_gen.sv                             ;                ;
; rtl/vga/vga_controller.sv                       ; yes             ; User SystemVerilog HDL File            ; C:/Digital_Design_2/PRJ_Final/rtl/vga/vga_controller.sv                         ;                ;
; rtl/DD2_Final_PRJ.sv                            ; yes             ; User SystemVerilog HDL File            ; C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv                              ;                ;
; altera_ip/vga_pll_25_175.v                      ; yes             ; User Wizard-Generated File             ; C:/Digital_Design_2/PRJ_Final/altera_ip/vga_pll_25_175.v                        ; vga_pll_25_175 ;
; altera_ip/vga_pll_25_175/vga_pll_25_175_0002.v  ; yes             ; User Verilog HDL File                  ; C:/Digital_Design_2/PRJ_Final/altera_ip/vga_pll_25_175/vga_pll_25_175_0002.v    ; vga_pll_25_175 ;
; altera_ip/ROMs/title_screen_rom.v               ; yes             ; User Wizard-Generated File             ; C:/Digital_Design_2/PRJ_Final/altera_ip/ROMs/title_screen_rom.v                 ;                ;
; altera_ip/ROMs/player_screen_rom.v              ; yes             ; User Wizard-Generated File             ; C:/Digital_Design_2/PRJ_Final/altera_ip/ROMs/player_screen_rom.v                ;                ;
; altera_ip/ROMs/chess_board_rom.v                ; yes             ; User Wizard-Generated File             ; C:/Digital_Design_2/PRJ_Final/altera_ip/ROMs/chess_board_rom.v                  ;                ;
; altera_ip/ROMs/chess_piece_rom.v                ; yes             ; User Wizard-Generated File             ; C:/Digital_Design_2/PRJ_Final/altera_ip/ROMs/chess_piece_rom.v                  ;                ;
; altera_pll.v                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v          ;                ;
; altsyncram.tdf                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;                ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;                ;
; lpm_mux.inc                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;                ;
; lpm_decode.inc                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;                ;
; aglobal231.inc                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc        ;                ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;                ;
; altrom.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc            ;                ;
; altram.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc            ;                ;
; altdpram.inc                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc          ;                ;
; db/altsyncram_lih1.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Digital_Design_2/PRJ_Final/db/altsyncram_lih1.tdf                            ;                ;
; bitmaps/2-bit/title_screen.mif                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Digital_Design_2/PRJ_Final/bitmaps/2-bit/title_screen.mif                    ;                ;
; db/decode_s2a.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Digital_Design_2/PRJ_Final/db/decode_s2a.tdf                                 ;                ;
; db/mux_dhb.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Digital_Design_2/PRJ_Final/db/mux_dhb.tdf                                    ;                ;
; db/altsyncram_0mh1.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Digital_Design_2/PRJ_Final/db/altsyncram_0mh1.tdf                            ;                ;
; bitmaps/2-bit/player_screen.mif                 ; yes             ; Auto-Found Memory Initialization File  ; C:/Digital_Design_2/PRJ_Final/bitmaps/2-bit/player_screen.mif                   ;                ;
; db/altsyncram_heh1.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Digital_Design_2/PRJ_Final/db/altsyncram_heh1.tdf                            ;                ;
; bitmaps/2-bit/chess_board.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Digital_Design_2/PRJ_Final/bitmaps/2-bit/chess_board.mif                     ;                ;
; db/altsyncram_s2j1.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Digital_Design_2/PRJ_Final/db/altsyncram_s2j1.tdf                            ;                ;
; bitmaps/2-bit-transp/chess_pieces_single562.mif ; yes             ; Auto-Found Memory Initialization File  ; C:/Digital_Design_2/PRJ_Final/bitmaps/2-bit-transp/chess_pieces_single562.mif   ;                ;
; db/decode_31a.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Digital_Design_2/PRJ_Final/db/decode_31a.tdf                                 ;                ;
; db/mux_lfb.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Digital_Design_2/PRJ_Final/db/mux_lfb.tdf                                    ;                ;
; lpm_divide.tdf                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf        ;                ;
; abs_divider.inc                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc       ;                ;
; sign_div_unsign.inc                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc   ;                ;
; db/lpm_divide_kbm.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Digital_Design_2/PRJ_Final/db/lpm_divide_kbm.tdf                             ;                ;
; db/sign_div_unsign_qlh.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Digital_Design_2/PRJ_Final/db/sign_div_unsign_qlh.tdf                        ;                ;
; db/alt_u_div_qve.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Digital_Design_2/PRJ_Final/db/alt_u_div_qve.tdf                              ;                ;
+-------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 363                                                                                               ;
;                                             ;                                                                                                   ;
; Combinational ALUT usage for logic          ; 602                                                                                               ;
;     -- 7 input functions                    ; 4                                                                                                 ;
;     -- 6 input functions                    ; 118                                                                                               ;
;     -- 5 input functions                    ; 22                                                                                                ;
;     -- 4 input functions                    ; 124                                                                                               ;
;     -- <=3 input functions                  ; 334                                                                                               ;
;                                             ;                                                                                                   ;
; Dedicated logic registers                   ; 70                                                                                                ;
;                                             ;                                                                                                   ;
; I/O pins                                    ; 96                                                                                                ;
; Total MLAB memory bits                      ; 0                                                                                                 ;
; Total block memory bits                     ; 1956096                                                                                           ;
;                                             ;                                                                                                   ;
; Total DSP Blocks                            ; 0                                                                                                 ;
;                                             ;                                                                                                   ;
; Total PLLs                                  ; 1                                                                                                 ;
;     -- PLLs                                 ; 1                                                                                                 ;
;                                             ;                                                                                                   ;
; Maximum fan-out node                        ; vga_pll_25_175:pll|vga_pll_25_175_0002:vga_pll_25_175_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 315                                                                                               ;
; Total fan-out                               ; 6223                                                                                              ;
; Average fan-out                             ; 5.62                                                                                              ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+----------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                ; Entity Name         ; Library Name   ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+----------------+
; |DD2_Final_PRJ                                  ; 602 (0)             ; 70 (0)                    ; 1956096           ; 0          ; 96   ; 0            ; |DD2_Final_PRJ                                                                                                                                     ; DD2_Final_PRJ       ; work           ;
;    |keypress:keypress_key3|                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|keypress:keypress_key3                                                                                                              ; keypress            ; work           ;
;    |screen_fsm:screen_fsm_inst|                 ; 36 (36)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_fsm:screen_fsm_inst                                                                                                          ; screen_fsm          ; work           ;
;    |screen_gen:tpg|                             ; 531 (182)           ; 18 (0)                    ; 1956096           ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg                                                                                                                      ; screen_gen          ; work           ;
;       |chess_board_rom:board_rom_inst|          ; 44 (0)              ; 12 (0)                    ; 614400            ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg|chess_board_rom:board_rom_inst                                                                                       ; chess_board_rom     ; work           ;
;          |altsyncram:altsyncram_component|      ; 44 (0)              ; 12 (0)                    ; 614400            ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component                                                       ; altsyncram          ; work           ;
;             |altsyncram_heh1:auto_generated|    ; 44 (0)              ; 12 (12)                   ; 614400            ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated                        ; altsyncram_heh1     ; work           ;
;                |decode_s2a:rden_decode|         ; 44 (44)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|decode_s2a:rden_decode ; decode_s2a          ; work           ;
;       |chess_piece_rom:pieces_rom|              ; 11 (0)              ; 6 (0)                     ; 112896            ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg|chess_piece_rom:pieces_rom                                                                                           ; chess_piece_rom     ; work           ;
;          |altsyncram:altsyncram_component|      ; 11 (0)              ; 6 (0)                     ; 112896            ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg|chess_piece_rom:pieces_rom|altsyncram:altsyncram_component                                                           ; altsyncram          ; work           ;
;             |altsyncram_s2j1:auto_generated|    ; 11 (0)              ; 6 (6)                     ; 112896            ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg|chess_piece_rom:pieces_rom|altsyncram:altsyncram_component|altsyncram_s2j1:auto_generated                            ; altsyncram_s2j1     ; work           ;
;                |decode_31a:rden_decode|         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg|chess_piece_rom:pieces_rom|altsyncram:altsyncram_component|altsyncram_s2j1:auto_generated|decode_31a:rden_decode     ; decode_31a          ; work           ;
;                |mux_lfb:mux2|                   ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg|chess_piece_rom:pieces_rom|altsyncram:altsyncram_component|altsyncram_s2j1:auto_generated|mux_lfb:mux2               ; mux_lfb             ; work           ;
;       |lpm_divide:Div0|                         ; 145 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg|lpm_divide:Div0                                                                                                      ; lpm_divide          ; work           ;
;          |lpm_divide_kbm:auto_generated|        ; 145 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg|lpm_divide:Div0|lpm_divide_kbm:auto_generated                                                                        ; lpm_divide_kbm      ; work           ;
;             |sign_div_unsign_qlh:divider|       ; 145 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg|lpm_divide:Div0|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider                                            ; sign_div_unsign_qlh ; work           ;
;                |alt_u_div_qve:divider|          ; 145 (145)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg|lpm_divide:Div0|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider                      ; alt_u_div_qve       ; work           ;
;       |lpm_divide:Div1|                         ; 145 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg|lpm_divide:Div1                                                                                                      ; lpm_divide          ; work           ;
;          |lpm_divide_kbm:auto_generated|        ; 145 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg|lpm_divide:Div1|lpm_divide_kbm:auto_generated                                                                        ; lpm_divide_kbm      ; work           ;
;             |sign_div_unsign_qlh:divider|       ; 145 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg|lpm_divide:Div1|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider                                            ; sign_div_unsign_qlh ; work           ;
;                |alt_u_div_qve:divider|          ; 145 (145)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg|lpm_divide:Div1|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider                      ; alt_u_div_qve       ; work           ;
;       |player_screen_rom:player_rom_inst|       ; 4 (0)               ; 0 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg|player_screen_rom:player_rom_inst                                                                                    ; player_screen_rom   ; work           ;
;          |altsyncram:altsyncram_component|      ; 4 (0)               ; 0 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component                                                    ; altsyncram          ; work           ;
;             |altsyncram_0mh1:auto_generated|    ; 4 (0)               ; 0 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_0mh1:auto_generated                     ; altsyncram_0mh1     ; work           ;
;                |mux_dhb:mux2|                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_0mh1:auto_generated|mux_dhb:mux2        ; mux_dhb             ; work           ;
;       |title_screen_rom:title_rom_inst|         ; 0 (0)               ; 0 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg|title_screen_rom:title_rom_inst                                                                                      ; title_screen_rom    ; work           ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component                                                      ; altsyncram          ; work           ;
;             |altsyncram_lih1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_lih1:auto_generated                       ; altsyncram_lih1     ; work           ;
;    |vga_controller:vga_ctrl|                    ; 33 (33)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|vga_controller:vga_ctrl                                                                                                             ; vga_controller      ; work           ;
;    |vga_pll_25_175:pll|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|vga_pll_25_175:pll                                                                                                                  ; vga_pll_25_175      ; vga_pll_25_175 ;
;       |vga_pll_25_175_0002:vga_pll_25_175_inst| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|vga_pll_25_175:pll|vga_pll_25_175_0002:vga_pll_25_175_inst                                                                          ; vga_pll_25_175_0002 ; vga_pll_25_175 ;
;          |altera_pll:altera_pll_i|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DD2_Final_PRJ|vga_pll_25_175:pll|vga_pll_25_175_0002:vga_pll_25_175_inst|altera_pll:altera_pll_i                                                  ; altera_pll          ; work           ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+
; Name                                                                                                                       ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                               ;
+----------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+
; screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 307200       ; 2            ; --           ; --           ; 614400 ; ./bitmaps/2-bit/chess_board.mif                   ;
; screen_gen:tpg|chess_piece_rom:pieces_rom|altsyncram:altsyncram_component|altsyncram_s2j1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 37632        ; 3            ; --           ; --           ; 112896 ; ./bitmaps/2-bit-transp/chess_pieces_single562.mif ;
; screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_0mh1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 307200       ; 2            ; --           ; --           ; 614400 ; ./bitmaps/2-bit/player_screen.mif                 ;
; screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_lih1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 307200       ; 2            ; --           ; --           ; 614400 ; ./bitmaps/2-bit/title_screen.mif                  ;
+----------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------+------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                 ; IP Include File                    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------+------------------------------------+
; Altera ; altera_pll   ; 23.1    ; N/A          ; N/A          ; |DD2_Final_PRJ|vga_pll_25_175:pll                               ; altera_ip/vga_pll_25_175.v         ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |DD2_Final_PRJ|screen_gen:tpg|chess_board_rom:board_rom_inst    ; altera_ip/ROMs/chess_board_rom.v   ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |DD2_Final_PRJ|screen_gen:tpg|chess_piece_rom:pieces_rom        ; altera_ip/ROMs/chess_piece_rom.v   ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |DD2_Final_PRJ|screen_gen:tpg|player_screen_rom:player_rom_inst ; altera_ip/ROMs/player_screen_rom.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |DD2_Final_PRJ|screen_gen:tpg|title_screen_rom:title_rom_inst   ; altera_ip/ROMs/title_screen_rom.v  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DD2_Final_PRJ|screen_fsm:screen_fsm_inst|current_state                                                                        ;
+-----------------------------+-----------------------------+---------------------------+----------------------------+---------------------------+
; Name                        ; current_state.STATE_PLAYING ; current_state.STATE_BOARD ; current_state.STATE_PLAYER ; current_state.STATE_TITLE ;
+-----------------------------+-----------------------------+---------------------------+----------------------------+---------------------------+
; current_state.STATE_TITLE   ; 0                           ; 0                         ; 0                          ; 0                         ;
; current_state.STATE_PLAYER  ; 0                           ; 0                         ; 1                          ; 1                         ;
; current_state.STATE_BOARD   ; 0                           ; 1                         ; 0                          ; 1                         ;
; current_state.STATE_PLAYING ; 1                           ; 0                         ; 0                          ; 1                         ;
+-----------------------------+-----------------------------+---------------------------+----------------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |DD2_Final_PRJ|keypress:keypress_key3|key_state                                    ;
+-------------------------+-------------------------+------------------------+-----------------------+
; Name                    ; key_state.KEY_UNPRESSED ; key_state.KEY_RELEASED ; key_state.KEY_PRESSED ;
+-------------------------+-------------------------+------------------------+-----------------------+
; key_state.KEY_UNPRESSED ; 0                       ; 0                      ; 0                     ;
; key_state.KEY_PRESSED   ; 1                       ; 0                      ; 1                     ;
; key_state.KEY_RELEASED  ; 1                       ; 1                      ; 0                     ;
+-------------------------+-------------------------+------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |DD2_Final_PRJ|keypress:keypress_key2|key_state                                    ;
+-------------------------+-------------------------+------------------------+-----------------------+
; Name                    ; key_state.KEY_UNPRESSED ; key_state.KEY_RELEASED ; key_state.KEY_PRESSED ;
+-------------------------+-------------------------+------------------------+-----------------------+
; key_state.KEY_UNPRESSED ; 0                       ; 0                      ; 0                     ;
; key_state.KEY_PRESSED   ; 1                       ; 0                      ; 1                     ;
; key_state.KEY_RELEASED  ; 1                       ; 1                      ; 0                     ;
+-------------------------+-------------------------+------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |DD2_Final_PRJ|keypress:keypress_key1|key_state                                    ;
+-------------------------+-------------------------+------------------------+-----------------------+
; Name                    ; key_state.KEY_UNPRESSED ; key_state.KEY_RELEASED ; key_state.KEY_PRESSED ;
+-------------------------+-------------------------+------------------------+-----------------------+
; key_state.KEY_UNPRESSED ; 0                       ; 0                      ; 0                     ;
; key_state.KEY_PRESSED   ; 1                       ; 0                      ; 1                     ;
; key_state.KEY_RELEASED  ; 1                       ; 1                      ; 0                     ;
+-------------------------+-------------------------+------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                        ; Reason for Removal                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_lih1:auto_generated|address_reg_a[5]       ; Merged with screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|address_reg_a[5]     ;
; screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_0mh1:auto_generated|address_reg_a[5]     ; Merged with screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|address_reg_a[5]     ;
; screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_lih1:auto_generated|address_reg_a[4]       ; Merged with screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|address_reg_a[4]     ;
; screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_0mh1:auto_generated|address_reg_a[4]     ; Merged with screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|address_reg_a[4]     ;
; screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_lih1:auto_generated|address_reg_a[3]       ; Merged with screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|address_reg_a[3]     ;
; screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_0mh1:auto_generated|address_reg_a[3]     ; Merged with screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|address_reg_a[3]     ;
; screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_lih1:auto_generated|address_reg_a[2]       ; Merged with screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|address_reg_a[2]     ;
; screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_0mh1:auto_generated|address_reg_a[2]     ; Merged with screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|address_reg_a[2]     ;
; screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_lih1:auto_generated|address_reg_a[1]       ; Merged with screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|address_reg_a[1]     ;
; screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_0mh1:auto_generated|address_reg_a[1]     ; Merged with screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|address_reg_a[1]     ;
; screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_lih1:auto_generated|address_reg_a[0]       ; Merged with screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|address_reg_a[0]     ;
; screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_0mh1:auto_generated|address_reg_a[0]     ; Merged with screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|address_reg_a[0]     ;
; screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_lih1:auto_generated|out_address_reg_a[5]   ; Merged with screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|out_address_reg_a[5] ;
; screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_0mh1:auto_generated|out_address_reg_a[5] ; Merged with screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|out_address_reg_a[5] ;
; screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_lih1:auto_generated|out_address_reg_a[4]   ; Merged with screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|out_address_reg_a[4] ;
; screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_0mh1:auto_generated|out_address_reg_a[4] ; Merged with screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|out_address_reg_a[4] ;
; screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_lih1:auto_generated|out_address_reg_a[3]   ; Merged with screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|out_address_reg_a[3] ;
; screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_0mh1:auto_generated|out_address_reg_a[3] ; Merged with screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|out_address_reg_a[3] ;
; screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_lih1:auto_generated|out_address_reg_a[2]   ; Merged with screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|out_address_reg_a[2] ;
; screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_0mh1:auto_generated|out_address_reg_a[2] ; Merged with screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|out_address_reg_a[2] ;
; screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_lih1:auto_generated|out_address_reg_a[1]   ; Merged with screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|out_address_reg_a[1] ;
; screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_0mh1:auto_generated|out_address_reg_a[1] ; Merged with screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|out_address_reg_a[1] ;
; screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_lih1:auto_generated|out_address_reg_a[0]   ; Merged with screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|out_address_reg_a[0] ;
; screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_0mh1:auto_generated|out_address_reg_a[0] ; Merged with screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|out_address_reg_a[0] ;
; screen_fsm:screen_fsm_inst|current_state~4                                                                                           ; Lost fanout                                                                                                                                   ;
; screen_fsm:screen_fsm_inst|current_state~5                                                                                           ; Lost fanout                                                                                                                                   ;
; keypress:keypress_key3|key_state.KEY_UNPRESSED                                                                                       ; Lost fanout                                                                                                                                   ;
; keypress:keypress_key2|key_state.KEY_PRESSED                                                                                         ; Lost fanout                                                                                                                                   ;
; keypress:keypress_key2|key_state.KEY_RELEASED                                                                                        ; Lost fanout                                                                                                                                   ;
; keypress:keypress_key2|key_state.KEY_UNPRESSED                                                                                       ; Lost fanout                                                                                                                                   ;
; keypress:keypress_key1|key_state.KEY_PRESSED                                                                                         ; Lost fanout                                                                                                                                   ;
; keypress:keypress_key1|key_state.KEY_RELEASED                                                                                        ; Lost fanout                                                                                                                                   ;
; keypress:keypress_key1|key_state.KEY_UNPRESSED                                                                                       ; Lost fanout                                                                                                                                   ;
; screen_fsm:screen_fsm_inst|current_state.STATE_PLAYING                                                                               ; Lost fanout                                                                                                                                   ;
; Total Number of Removed Registers = 34                                                                                               ;                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                              ;
+--------------------------------------------+--------------------+--------------------------------------------------------+
; Register name                              ; Reason for Removal ; Registers Removed due to This Register                 ;
+--------------------------------------------+--------------------+--------------------------------------------------------+
; screen_fsm:screen_fsm_inst|current_state~4 ; Lost Fanouts       ; screen_fsm:screen_fsm_inst|current_state.STATE_PLAYING ;
+--------------------------------------------+--------------------+--------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 70    ;
; Number of registers using Synchronous Clear  ; 47    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 52    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |DD2_Final_PRJ|screen_gen:tpg|chess_piece_rom:pieces_rom|altsyncram:altsyncram_component|altsyncram_s2j1:auto_generated|mux_lfb:mux2|l3_w1_n0_mux_dataout        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DD2_Final_PRJ|screen_gen:tpg|piece_rom_addr[11]                                                                                                                 ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DD2_Final_PRJ|screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_0mh1:auto_generated|mux_dhb:mux2|l3_w0_n4_mux_dataout ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |DD2_Final_PRJ|screen_fsm:screen_fsm_inst|Selector0                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DD2_Final_PRJ|screen_fsm:screen_fsm_inst|Selector1                                                                                                              ;
; 100:1              ; 2 bits    ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |DD2_Final_PRJ|screen_gen:tpg|Mux37                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_lih1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_0mh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for screen_gen:tpg|chess_piece_rom:pieces_rom|altsyncram:altsyncram_component|altsyncram_s2j1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DD2_Final_PRJ ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; SCREEN_WIDTH   ; 640   ; Signed Integer                                       ;
; SCREEN_HEIGHT  ; 480   ; Signed Integer                                       ;
; COLOR_DEPTH    ; 8     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pll_25_175:pll|vga_pll_25_175_0002:vga_pll_25_175_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                            ;
+--------------------------------------+------------------------+-----------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                          ;
; fractional_vco_multiplier            ; false                  ; String                                                          ;
; pll_type                             ; General                ; String                                                          ;
; pll_subtype                          ; General                ; String                                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                  ;
; operation_mode                       ; direct                 ; String                                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                                  ;
; data_rate                            ; 0                      ; Signed Integer                                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                  ;
; output_clock_frequency0              ; 25.175644 MHz          ; String                                                          ;
; phase_shift0                         ; 0 ps                   ; String                                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                          ;
; phase_shift1                         ; 0 ps                   ; String                                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                          ;
; phase_shift2                         ; 0 ps                   ; String                                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                          ;
; phase_shift3                         ; 0 ps                   ; String                                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                          ;
; phase_shift4                         ; 0 ps                   ; String                                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                          ;
; phase_shift5                         ; 0 ps                   ; String                                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                          ;
; phase_shift6                         ; 0 ps                   ; String                                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                          ;
; phase_shift7                         ; 0 ps                   ; String                                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                          ;
; phase_shift8                         ; 0 ps                   ; String                                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                          ;
; phase_shift9                         ; 0 ps                   ; String                                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                          ;
; phase_shift10                        ; 0 ps                   ; String                                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                          ;
; phase_shift11                        ; 0 ps                   ; String                                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                          ;
; phase_shift12                        ; 0 ps                   ; String                                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                          ;
; phase_shift13                        ; 0 ps                   ; String                                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                          ;
; phase_shift14                        ; 0 ps                   ; String                                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                          ;
; phase_shift15                        ; 0 ps                   ; String                                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                          ;
; phase_shift16                        ; 0 ps                   ; String                                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                          ;
; phase_shift17                        ; 0 ps                   ; String                                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                  ;
; clock_name_0                         ;                        ; String                                                          ;
; clock_name_1                         ;                        ; String                                                          ;
; clock_name_2                         ;                        ; String                                                          ;
; clock_name_3                         ;                        ; String                                                          ;
; clock_name_4                         ;                        ; String                                                          ;
; clock_name_5                         ;                        ; String                                                          ;
; clock_name_6                         ;                        ; String                                                          ;
; clock_name_7                         ;                        ; String                                                          ;
; clock_name_8                         ;                        ; String                                                          ;
; clock_name_global_0                  ; false                  ; String                                                          ;
; clock_name_global_1                  ; false                  ; String                                                          ;
; clock_name_global_2                  ; false                  ; String                                                          ;
; clock_name_global_3                  ; false                  ; String                                                          ;
; clock_name_global_4                  ; false                  ; String                                                          ;
; clock_name_global_5                  ; false                  ; String                                                          ;
; clock_name_global_6                  ; false                  ; String                                                          ;
; clock_name_global_7                  ; false                  ; String                                                          ;
; clock_name_global_8                  ; false                  ; String                                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                  ;
; pll_slf_rst                          ; false                  ; String                                                          ;
; pll_bw_sel                           ; low                    ; String                                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                          ;
+--------------------------------------+------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keypress:keypress_key1 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; KEY_UNPRESSED  ; 00    ; Unsigned Binary                            ;
; KEY_PRESSED    ; 01    ; Unsigned Binary                            ;
; KEY_RELEASED   ; 10    ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keypress:keypress_key2 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; KEY_UNPRESSED  ; 00    ; Unsigned Binary                            ;
; KEY_PRESSED    ; 01    ; Unsigned Binary                            ;
; KEY_RELEASED   ; 10    ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keypress:keypress_key3 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; KEY_UNPRESSED  ; 00    ; Unsigned Binary                            ;
; KEY_PRESSED    ; 01    ; Unsigned Binary                            ;
; KEY_RELEASED   ; 10    ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: screen_gen:tpg ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SCREEN_WIDTH   ; 640   ; Signed Integer                     ;
; SCREEN_HEIGHT  ; 480   ; Signed Integer                     ;
; COLOR_DEPTH    ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                ;
+------------------------------------+----------------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                              ; Untyped                                             ;
; WIDTH_A                            ; 2                                ; Signed Integer                                      ;
; WIDTHAD_A                          ; 19                               ; Signed Integer                                      ;
; NUMWORDS_A                         ; 307200                           ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0                           ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                             ;
; WIDTH_B                            ; 1                                ; Untyped                                             ;
; WIDTHAD_B                          ; 1                                ; Untyped                                             ;
; NUMWORDS_B                         ; 1                                ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                             ;
; BYTE_SIZE                          ; 8                                ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                             ;
; INIT_FILE                          ; ./bitmaps/2-bit/title_screen.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V                        ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_lih1                  ; Untyped                                             ;
+------------------------------------+----------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                 ;
+------------------------------------+-----------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                               ; Untyped                                              ;
; WIDTH_A                            ; 2                                 ; Signed Integer                                       ;
; WIDTHAD_A                          ; 19                                ; Signed Integer                                       ;
; NUMWORDS_A                         ; 307200                            ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0                            ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                              ;
; WIDTH_B                            ; 1                                 ; Untyped                                              ;
; WIDTHAD_B                          ; 1                                 ; Untyped                                              ;
; NUMWORDS_B                         ; 1                                 ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                              ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                              ;
; INIT_FILE                          ; ./bitmaps/2-bit/player_screen.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_0mh1                   ; Untyped                                              ;
+------------------------------------+-----------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                ;
+------------------------------------+---------------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                             ; Untyped                                             ;
; WIDTH_A                            ; 2                               ; Signed Integer                                      ;
; WIDTHAD_A                          ; 19                              ; Signed Integer                                      ;
; NUMWORDS_A                         ; 307200                          ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0                          ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                             ;
; WIDTH_B                            ; 1                               ; Untyped                                             ;
; WIDTHAD_B                          ; 1                               ; Untyped                                             ;
; NUMWORDS_B                         ; 1                               ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                             ;
; BYTE_SIZE                          ; 8                               ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                             ;
; INIT_FILE                          ; ./bitmaps/2-bit/chess_board.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V                       ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_heh1                 ; Untyped                                             ;
+------------------------------------+---------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: screen_gen:tpg|chess_piece_rom:pieces_rom|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                             ; Type                          ;
+------------------------------------+---------------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                       ;
; OPERATION_MODE                     ; ROM                                               ; Untyped                       ;
; WIDTH_A                            ; 3                                                 ; Signed Integer                ;
; WIDTHAD_A                          ; 16                                                ; Signed Integer                ;
; NUMWORDS_A                         ; 37632                                             ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0                                            ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                       ;
; WIDTH_B                            ; 1                                                 ; Untyped                       ;
; WIDTHAD_B                          ; 1                                                 ; Untyped                       ;
; NUMWORDS_B                         ; 1                                                 ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                       ;
; BYTE_SIZE                          ; 8                                                 ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                       ;
; INIT_FILE                          ; ./bitmaps/2-bit-transp/chess_pieces_single562.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                            ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                                         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_s2j1                                   ; Untyped                       ;
+------------------------------------+---------------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: screen_fsm:screen_fsm_inst ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; CLK_FREQ_HZ    ; 25175000 ; Signed Integer                              ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: screen_gen:tpg|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 6              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_kbm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: screen_gen:tpg|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 6              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_kbm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                ;
; Entity Instance                           ; screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 2                                                                                ;
;     -- NUMWORDS_A                         ; 307200                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 2                                                                                ;
;     -- NUMWORDS_A                         ; 307200                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 2                                                                                ;
;     -- NUMWORDS_A                         ; 307200                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; screen_gen:tpg|chess_piece_rom:pieces_rom|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 3                                                                                ;
;     -- NUMWORDS_A                         ; 37632                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "screen_gen:tpg|chess_board_rom:board_rom_inst"                                                                                                                        ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (3 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "screen_gen:tpg|player_screen_rom:player_rom_inst"                                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (3 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "screen_gen:tpg|title_screen_rom:title_rom_inst"                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (3 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "screen_gen:tpg"          ;
+-------------------+-------+----------+--------------+
; Port              ; Type  ; Severity ; Details      ;
+-------------------+-------+----------+--------------+
; state[2]          ; Input ; Info     ; Stuck at GND ;
; board[2..5]       ; Input ; Info     ; Stuck at VCC ;
; board[0][0]       ; Input ; Info     ; Stuck at GND ;
; board[0][1][3..1] ; Input ; Info     ; Stuck at GND ;
; board[0][1][0]    ; Input ; Info     ; Stuck at VCC ;
; board[0][2][3..2] ; Input ; Info     ; Stuck at GND ;
; board[0][2][1]    ; Input ; Info     ; Stuck at VCC ;
; board[0][2][0]    ; Input ; Info     ; Stuck at GND ;
; board[0][3][1..0] ; Input ; Info     ; Stuck at VCC ;
; board[0][3][3..2] ; Input ; Info     ; Stuck at GND ;
; board[0][4][1..0] ; Input ; Info     ; Stuck at GND ;
; board[0][4][3]    ; Input ; Info     ; Stuck at GND ;
; board[0][4][2]    ; Input ; Info     ; Stuck at VCC ;
; board[0][5][3..2] ; Input ; Info     ; Stuck at GND ;
; board[0][5][1]    ; Input ; Info     ; Stuck at VCC ;
; board[0][5][0]    ; Input ; Info     ; Stuck at GND ;
; board[0][6][3..1] ; Input ; Info     ; Stuck at GND ;
; board[0][6][0]    ; Input ; Info     ; Stuck at VCC ;
; board[0][7]       ; Input ; Info     ; Stuck at GND ;
; board[1][0][3]    ; Input ; Info     ; Stuck at GND ;
; board[1][0][2]    ; Input ; Info     ; Stuck at VCC ;
; board[1][0][1]    ; Input ; Info     ; Stuck at GND ;
; board[1][0][0]    ; Input ; Info     ; Stuck at VCC ;
; board[1][1][3]    ; Input ; Info     ; Stuck at GND ;
; board[1][1][2]    ; Input ; Info     ; Stuck at VCC ;
; board[1][1][1]    ; Input ; Info     ; Stuck at GND ;
; board[1][1][0]    ; Input ; Info     ; Stuck at VCC ;
; board[1][2][3]    ; Input ; Info     ; Stuck at GND ;
; board[1][2][2]    ; Input ; Info     ; Stuck at VCC ;
; board[1][2][1]    ; Input ; Info     ; Stuck at GND ;
; board[1][2][0]    ; Input ; Info     ; Stuck at VCC ;
; board[1][3][3]    ; Input ; Info     ; Stuck at GND ;
; board[1][3][2]    ; Input ; Info     ; Stuck at VCC ;
; board[1][3][1]    ; Input ; Info     ; Stuck at GND ;
; board[1][3][0]    ; Input ; Info     ; Stuck at VCC ;
; board[1][4][3]    ; Input ; Info     ; Stuck at GND ;
; board[1][4][2]    ; Input ; Info     ; Stuck at VCC ;
; board[1][4][1]    ; Input ; Info     ; Stuck at GND ;
; board[1][4][0]    ; Input ; Info     ; Stuck at VCC ;
; board[1][5][3]    ; Input ; Info     ; Stuck at GND ;
; board[1][5][2]    ; Input ; Info     ; Stuck at VCC ;
; board[1][5][1]    ; Input ; Info     ; Stuck at GND ;
; board[1][5][0]    ; Input ; Info     ; Stuck at VCC ;
; board[1][6][3]    ; Input ; Info     ; Stuck at GND ;
; board[1][6][2]    ; Input ; Info     ; Stuck at VCC ;
; board[1][6][1]    ; Input ; Info     ; Stuck at GND ;
; board[1][6][0]    ; Input ; Info     ; Stuck at VCC ;
; board[1][7][3]    ; Input ; Info     ; Stuck at GND ;
; board[1][7][2]    ; Input ; Info     ; Stuck at VCC ;
; board[1][7][1]    ; Input ; Info     ; Stuck at GND ;
; board[1][7][0]    ; Input ; Info     ; Stuck at VCC ;
; board[6][0][1..0] ; Input ; Info     ; Stuck at VCC ;
; board[6][0][3]    ; Input ; Info     ; Stuck at VCC ;
; board[6][0][2]    ; Input ; Info     ; Stuck at GND ;
; board[6][1][1..0] ; Input ; Info     ; Stuck at VCC ;
; board[6][1][3]    ; Input ; Info     ; Stuck at VCC ;
; board[6][1][2]    ; Input ; Info     ; Stuck at GND ;
; board[6][2][1..0] ; Input ; Info     ; Stuck at VCC ;
; board[6][2][3]    ; Input ; Info     ; Stuck at VCC ;
; board[6][2][2]    ; Input ; Info     ; Stuck at GND ;
; board[6][3][1..0] ; Input ; Info     ; Stuck at VCC ;
; board[6][3][3]    ; Input ; Info     ; Stuck at VCC ;
; board[6][3][2]    ; Input ; Info     ; Stuck at GND ;
; board[6][4][1..0] ; Input ; Info     ; Stuck at VCC ;
; board[6][4][3]    ; Input ; Info     ; Stuck at VCC ;
; board[6][4][2]    ; Input ; Info     ; Stuck at GND ;
; board[6][5][1..0] ; Input ; Info     ; Stuck at VCC ;
; board[6][5][3]    ; Input ; Info     ; Stuck at VCC ;
; board[6][5][2]    ; Input ; Info     ; Stuck at GND ;
; board[6][6][1..0] ; Input ; Info     ; Stuck at VCC ;
; board[6][6][3]    ; Input ; Info     ; Stuck at VCC ;
; board[6][6][2]    ; Input ; Info     ; Stuck at GND ;
; board[6][7][1..0] ; Input ; Info     ; Stuck at VCC ;
; board[6][7][3]    ; Input ; Info     ; Stuck at VCC ;
; board[6][7][2]    ; Input ; Info     ; Stuck at GND ;
; board[7][0][2..1] ; Input ; Info     ; Stuck at VCC ;
; board[7][0][3]    ; Input ; Info     ; Stuck at GND ;
; board[7][0][0]    ; Input ; Info     ; Stuck at GND ;
; board[7][1][2..0] ; Input ; Info     ; Stuck at VCC ;
; board[7][1][3]    ; Input ; Info     ; Stuck at GND ;
; board[7][2][2..0] ; Input ; Info     ; Stuck at GND ;
; board[7][2][3]    ; Input ; Info     ; Stuck at VCC ;
; board[7][3][2..1] ; Input ; Info     ; Stuck at GND ;
; board[7][3][3]    ; Input ; Info     ; Stuck at VCC ;
; board[7][3][0]    ; Input ; Info     ; Stuck at VCC ;
; board[7][4][3]    ; Input ; Info     ; Stuck at VCC ;
; board[7][4][2]    ; Input ; Info     ; Stuck at GND ;
; board[7][4][1]    ; Input ; Info     ; Stuck at VCC ;
; board[7][4][0]    ; Input ; Info     ; Stuck at GND ;
; board[7][5][2..0] ; Input ; Info     ; Stuck at GND ;
; board[7][5][3]    ; Input ; Info     ; Stuck at VCC ;
; board[7][6][2..0] ; Input ; Info     ; Stuck at VCC ;
; board[7][6][3]    ; Input ; Info     ; Stuck at GND ;
; board[7][7][2..1] ; Input ; Info     ; Stuck at VCC ;
; board[7][7][3]    ; Input ; Info     ; Stuck at GND ;
; board[7][7][0]    ; Input ; Info     ; Stuck at GND ;
+-------------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keypress:keypress_key2"                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; enable_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keypress:keypress_key1"                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; enable_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "vga_pll_25_175:pll"      ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 70                          ;
;     CLR               ; 5                           ;
;     CLR SCLR          ; 37                          ;
;     ENA CLR SCLR      ; 10                          ;
;     plain             ; 18                          ;
; arriav_lcell_comb     ; 608                         ;
;     arith             ; 225                         ;
;         0 data inputs ; 42                          ;
;         1 data inputs ; 65                          ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 64                          ;
;         4 data inputs ; 40                          ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 344                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 74                          ;
;         3 data inputs ; 44                          ;
;         4 data inputs ; 80                          ;
;         5 data inputs ; 22                          ;
;         6 data inputs ; 118                         ;
;     shared            ; 35                          ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 4                           ;
; boundary_port         ; 96                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 243                         ;
;                       ;                             ;
; Max LUT depth         ; 22.80                       ;
; Average LUT depth     ; 12.55                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue Apr 22 18:33:34 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DD2_Final_PRJ -c DD2_Final_PRJ
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/test_pattern_gen.sv
    Info (12023): Found entity 1: test_pattern_gen File: C:/Digital_Design_2/PRJ_Final/rtl/vga/test_pattern_gen.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/game_play/screen_fsm.sv
    Info (12023): Found entity 1: screen_fsm File: C:/Digital_Design_2/PRJ_Final/rtl/game_play/screen_fsm.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/gen_elements/keypress.v
    Info (12023): Found entity 1: keypress File: C:/Digital_Design_2/PRJ_Final/rtl/gen_elements/keypress.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/vga_rgb_controller.sv
    Info (12023): Found entity 1: vga_rgb_controller File: C:/Digital_Design_2/PRJ_Final/rtl/vga/vga_rgb_controller.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/screen_gen.sv
    Info (12023): Found entity 1: screen_gen File: C:/Digital_Design_2/PRJ_Final/rtl/vga/screen_gen.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Digital_Design_2/PRJ_Final/rtl/vga/vga_controller.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/gen_elements/fifo.sv
    Info (12023): Found entity 1: FIFO File: C:/Digital_Design_2/PRJ_Final/rtl/gen_elements/FIFO.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dd2_final_prj.sv
    Info (12023): Found entity 1: DD2_Final_PRJ File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file altera_ip/vga_pll_25_175.v
    Info (12023): Found entity 1: vga_pll_25_175 File: C:/Digital_Design_2/PRJ_Final/altera_ip/vga_pll_25_175.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file altera_ip/vga_pll_25_175/vga_pll_25_175_0002.v
    Info (12023): Found entity 1: vga_pll_25_175_0002 File: C:/Digital_Design_2/PRJ_Final/altera_ip/vga_pll_25_175/vga_pll_25_175_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file altera_ip/ram_2p.v
    Info (12023): Found entity 1: RAM_2P File: C:/Digital_Design_2/PRJ_Final/altera_ip/RAM_2P.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file altera_ip/roms/title_screen_rom.v
    Info (12023): Found entity 1: title_screen_rom File: C:/Digital_Design_2/PRJ_Final/altera_ip/ROMs/title_screen_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file altera_ip/roms/player_screen_rom.v
    Info (12023): Found entity 1: player_screen_rom File: C:/Digital_Design_2/PRJ_Final/altera_ip/ROMs/player_screen_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file altera_ip/roms/chess_board_rom.v
    Info (12023): Found entity 1: chess_board_rom File: C:/Digital_Design_2/PRJ_Final/altera_ip/ROMs/chess_board_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file altera_ip/roms/chess_piece_rom.v
    Info (12023): Found entity 1: chess_piece_rom File: C:/Digital_Design_2/PRJ_Final/altera_ip/ROMs/chess_piece_rom.v Line: 40
Info (12127): Elaborating entity "DD2_Final_PRJ" for the top level hierarchy
Warning (10034): Output port "HEX5" at DD2_Final_PRJ.sv(19) has no driver File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
Warning (10034): Output port "HEX4" at DD2_Final_PRJ.sv(19) has no driver File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
Warning (10034): Output port "HEX3" at DD2_Final_PRJ.sv(19) has no driver File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
Warning (10034): Output port "HEX2" at DD2_Final_PRJ.sv(19) has no driver File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
Warning (10034): Output port "HEX1" at DD2_Final_PRJ.sv(19) has no driver File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
Warning (10034): Output port "HEX0" at DD2_Final_PRJ.sv(19) has no driver File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
Warning (10034): Output port "LED" at DD2_Final_PRJ.sv(20) has no driver File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 20
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (12128): Elaborating entity "vga_pll_25_175" for hierarchy "vga_pll_25_175:pll" File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 61
Info (12128): Elaborating entity "vga_pll_25_175_0002" for hierarchy "vga_pll_25_175:pll|vga_pll_25_175_0002:vga_pll_25_175_inst" File: C:/Digital_Design_2/PRJ_Final/altera_ip/vga_pll_25_175.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "vga_pll_25_175:pll|vga_pll_25_175_0002:vga_pll_25_175_inst|altera_pll:altera_pll_i" File: C:/Digital_Design_2/PRJ_Final/altera_ip/vga_pll_25_175/vga_pll_25_175_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vga_pll_25_175:pll|vga_pll_25_175_0002:vga_pll_25_175_inst|altera_pll:altera_pll_i" File: C:/Digital_Design_2/PRJ_Final/altera_ip/vga_pll_25_175/vga_pll_25_175_0002.v Line: 85
Info (12133): Instantiated megafunction "vga_pll_25_175:pll|vga_pll_25_175_0002:vga_pll_25_175_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Digital_Design_2/PRJ_Final/altera_ip/vga_pll_25_175/vga_pll_25_175_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.175644 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "keypress" for hierarchy "keypress:keypress_key1" File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 68
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ctrl" File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 96
Warning (10230): Verilog HDL assignment warning at vga_controller.sv(29): truncated value with size 32 to match size of target (10) File: C:/Digital_Design_2/PRJ_Final/rtl/vga/vga_controller.sv Line: 29
Warning (10230): Verilog HDL assignment warning at vga_controller.sv(33): truncated value with size 32 to match size of target (10) File: C:/Digital_Design_2/PRJ_Final/rtl/vga/vga_controller.sv Line: 33
Warning (10230): Verilog HDL assignment warning at vga_controller.sv(41): truncated value with size 32 to match size of target (1) File: C:/Digital_Design_2/PRJ_Final/rtl/vga/vga_controller.sv Line: 41
Warning (10230): Verilog HDL assignment warning at vga_controller.sv(42): truncated value with size 32 to match size of target (1) File: C:/Digital_Design_2/PRJ_Final/rtl/vga/vga_controller.sv Line: 42
Warning (10230): Verilog HDL assignment warning at vga_controller.sv(44): truncated value with size 32 to match size of target (1) File: C:/Digital_Design_2/PRJ_Final/rtl/vga/vga_controller.sv Line: 44
Info (12128): Elaborating entity "screen_gen" for hierarchy "screen_gen:tpg" File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 113
Warning (10230): Verilog HDL assignment warning at screen_gen.sv(49): truncated value with size 32 to match size of target (19) File: C:/Digital_Design_2/PRJ_Final/rtl/vga/screen_gen.sv Line: 49
Warning (10230): Verilog HDL assignment warning at screen_gen.sv(60): truncated value with size 32 to match size of target (3) File: C:/Digital_Design_2/PRJ_Final/rtl/vga/screen_gen.sv Line: 60
Warning (10230): Verilog HDL assignment warning at screen_gen.sv(61): truncated value with size 32 to match size of target (3) File: C:/Digital_Design_2/PRJ_Final/rtl/vga/screen_gen.sv Line: 61
Warning (10230): Verilog HDL assignment warning at screen_gen.sv(63): truncated value with size 32 to match size of target (6) File: C:/Digital_Design_2/PRJ_Final/rtl/vga/screen_gen.sv Line: 63
Warning (10230): Verilog HDL assignment warning at screen_gen.sv(64): truncated value with size 32 to match size of target (6) File: C:/Digital_Design_2/PRJ_Final/rtl/vga/screen_gen.sv Line: 64
Warning (10230): Verilog HDL assignment warning at screen_gen.sv(114): truncated value with size 32 to match size of target (16) File: C:/Digital_Design_2/PRJ_Final/rtl/vga/screen_gen.sv Line: 114
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (12128): Elaborating entity "title_screen_rom" for hierarchy "screen_gen:tpg|title_screen_rom:title_rom_inst" File: C:/Digital_Design_2/PRJ_Final/rtl/vga/screen_gen.sv Line: 75
Info (12128): Elaborating entity "altsyncram" for hierarchy "screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component" File: C:/Digital_Design_2/PRJ_Final/altera_ip/ROMs/title_screen_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component" File: C:/Digital_Design_2/PRJ_Final/altera_ip/ROMs/title_screen_rom.v Line: 82
Info (12133): Instantiated megafunction "screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Digital_Design_2/PRJ_Final/altera_ip/ROMs/title_screen_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./bitmaps/2-bit/title_screen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lih1.tdf
    Info (12023): Found entity 1: altsyncram_lih1 File: C:/Digital_Design_2/PRJ_Final/db/altsyncram_lih1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_lih1" for hierarchy "screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_lih1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf
    Info (12023): Found entity 1: decode_s2a File: C:/Digital_Design_2/PRJ_Final/db/decode_s2a.tdf Line: 23
Info (12128): Elaborating entity "decode_s2a" for hierarchy "screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_lih1:auto_generated|decode_s2a:rden_decode" File: C:/Digital_Design_2/PRJ_Final/db/altsyncram_lih1.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dhb.tdf
    Info (12023): Found entity 1: mux_dhb File: C:/Digital_Design_2/PRJ_Final/db/mux_dhb.tdf Line: 23
Info (12128): Elaborating entity "mux_dhb" for hierarchy "screen_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_lih1:auto_generated|mux_dhb:mux2" File: C:/Digital_Design_2/PRJ_Final/db/altsyncram_lih1.tdf Line: 42
Info (12128): Elaborating entity "player_screen_rom" for hierarchy "screen_gen:tpg|player_screen_rom:player_rom_inst" File: C:/Digital_Design_2/PRJ_Final/rtl/vga/screen_gen.sv Line: 81
Info (12128): Elaborating entity "altsyncram" for hierarchy "screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component" File: C:/Digital_Design_2/PRJ_Final/altera_ip/ROMs/player_screen_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component" File: C:/Digital_Design_2/PRJ_Final/altera_ip/ROMs/player_screen_rom.v Line: 82
Info (12133): Instantiated megafunction "screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Digital_Design_2/PRJ_Final/altera_ip/ROMs/player_screen_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./bitmaps/2-bit/player_screen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0mh1.tdf
    Info (12023): Found entity 1: altsyncram_0mh1 File: C:/Digital_Design_2/PRJ_Final/db/altsyncram_0mh1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_0mh1" for hierarchy "screen_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_0mh1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "chess_board_rom" for hierarchy "screen_gen:tpg|chess_board_rom:board_rom_inst" File: C:/Digital_Design_2/PRJ_Final/rtl/vga/screen_gen.sv Line: 87
Info (12128): Elaborating entity "altsyncram" for hierarchy "screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component" File: C:/Digital_Design_2/PRJ_Final/altera_ip/ROMs/chess_board_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component" File: C:/Digital_Design_2/PRJ_Final/altera_ip/ROMs/chess_board_rom.v Line: 82
Info (12133): Instantiated megafunction "screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Digital_Design_2/PRJ_Final/altera_ip/ROMs/chess_board_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./bitmaps/2-bit/chess_board.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_heh1.tdf
    Info (12023): Found entity 1: altsyncram_heh1 File: C:/Digital_Design_2/PRJ_Final/db/altsyncram_heh1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_heh1" for hierarchy "screen_gen:tpg|chess_board_rom:board_rom_inst|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "chess_piece_rom" for hierarchy "screen_gen:tpg|chess_piece_rom:pieces_rom" File: C:/Digital_Design_2/PRJ_Final/rtl/vga/screen_gen.sv Line: 93
Info (12128): Elaborating entity "altsyncram" for hierarchy "screen_gen:tpg|chess_piece_rom:pieces_rom|altsyncram:altsyncram_component" File: C:/Digital_Design_2/PRJ_Final/altera_ip/ROMs/chess_piece_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "screen_gen:tpg|chess_piece_rom:pieces_rom|altsyncram:altsyncram_component" File: C:/Digital_Design_2/PRJ_Final/altera_ip/ROMs/chess_piece_rom.v Line: 82
Info (12133): Instantiated megafunction "screen_gen:tpg|chess_piece_rom:pieces_rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Digital_Design_2/PRJ_Final/altera_ip/ROMs/chess_piece_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./bitmaps/2-bit-transp/chess_pieces_single562.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "37632"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s2j1.tdf
    Info (12023): Found entity 1: altsyncram_s2j1 File: C:/Digital_Design_2/PRJ_Final/db/altsyncram_s2j1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_s2j1" for hierarchy "screen_gen:tpg|chess_piece_rom:pieces_rom|altsyncram:altsyncram_component|altsyncram_s2j1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_31a.tdf
    Info (12023): Found entity 1: decode_31a File: C:/Digital_Design_2/PRJ_Final/db/decode_31a.tdf Line: 23
Info (12128): Elaborating entity "decode_31a" for hierarchy "screen_gen:tpg|chess_piece_rom:pieces_rom|altsyncram:altsyncram_component|altsyncram_s2j1:auto_generated|decode_31a:rden_decode" File: C:/Digital_Design_2/PRJ_Final/db/altsyncram_s2j1.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb File: C:/Digital_Design_2/PRJ_Final/db/mux_lfb.tdf Line: 23
Info (12128): Elaborating entity "mux_lfb" for hierarchy "screen_gen:tpg|chess_piece_rom:pieces_rom|altsyncram:altsyncram_component|altsyncram_s2j1:auto_generated|mux_lfb:mux2" File: C:/Digital_Design_2/PRJ_Final/db/altsyncram_s2j1.tdf Line: 42
Info (12128): Elaborating entity "screen_fsm" for hierarchy "screen_fsm:screen_fsm_inst" File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 133
Warning (10230): Verilog HDL assignment warning at screen_fsm.sv(38): truncated value with size 32 to match size of target (27) File: C:/Digital_Design_2/PRJ_Final/rtl/game_play/screen_fsm.sv Line: 38
Warning (10270): Verilog HDL Case Statement warning at screen_fsm.sv(47): incomplete case statement has no default case item File: C:/Digital_Design_2/PRJ_Final/rtl/game_play/screen_fsm.sv Line: 47
Info (10264): Verilog HDL Case Statement information at screen_fsm.sv(47): all case item expressions in this case statement are onehot File: C:/Digital_Design_2/PRJ_Final/rtl/game_play/screen_fsm.sv Line: 47
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "screen_gen:tpg|Div0" File: C:/Digital_Design_2/PRJ_Final/rtl/vga/screen_gen.sv Line: 60
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "screen_gen:tpg|Div1" File: C:/Digital_Design_2/PRJ_Final/rtl/vga/screen_gen.sv Line: 61
Info (12130): Elaborated megafunction instantiation "screen_gen:tpg|lpm_divide:Div0" File: C:/Digital_Design_2/PRJ_Final/rtl/vga/screen_gen.sv Line: 60
Info (12133): Instantiated megafunction "screen_gen:tpg|lpm_divide:Div0" with the following parameter: File: C:/Digital_Design_2/PRJ_Final/rtl/vga/screen_gen.sv Line: 60
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf
    Info (12023): Found entity 1: lpm_divide_kbm File: C:/Digital_Design_2/PRJ_Final/db/lpm_divide_kbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: C:/Digital_Design_2/PRJ_Final/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf
    Info (12023): Found entity 1: alt_u_div_qve File: C:/Digital_Design_2/PRJ_Final/db/alt_u_div_qve.tdf Line: 23
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 19
    Warning (13410): Pin "LED[0]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 20
    Warning (13410): Pin "LED[1]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 20
    Warning (13410): Pin "LED[2]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 20
    Warning (13410): Pin "LED[3]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 20
    Warning (13410): Pin "LED[4]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 20
    Warning (13410): Pin "LED[5]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 20
    Warning (13410): Pin "LED[6]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 20
    Warning (13410): Pin "LED[7]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 20
    Warning (13410): Pin "LED[8]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 20
    Warning (13410): Pin "LED[9]" is stuck at GND File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 20
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 18
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 15
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Digital_Design_2/PRJ_Final/rtl/DD2_Final_PRJ.sv Line: 15
Info (21057): Implemented 957 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 81 output pins
    Info (21061): Implemented 617 logic cells
    Info (21064): Implemented 243 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings
    Info: Peak virtual memory: 4893 megabytes
    Info: Processing ended: Tue Apr 22 18:33:45 2025
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:22


