Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Jan 18 18:17:29 2025
| Host         : LAPTOP-I4I07TAE running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file digilent_arty_s7_timing.rpt
| Design       : digilent_arty_s7
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.544        0.000                      0                11996        0.024        0.000                      0                11996        0.264        0.000                       0                  4854  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 5.000}        10.000          100.000         
  soc_crg_clkout2             {0.000 1.250}        2.500           400.000         
  soc_crg_clkout3             {0.625 1.875}        2.500           400.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              8.815        0.000                      0                    7        0.160        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                   0.544        0.000                      0                11975        0.024        0.000                      0                11975        3.750        0.000                       0                  4751  
  soc_crg_clkout2                                                                                                                                                               0.345        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               0.345        0.000                       0                     4  
  soc_crg_clkout4                   1.245        0.000                      0                   14        0.131        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.815ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.518ns (46.913%)  route 0.586ns (53.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 15.369 - 10.000 ) 
    Source Clock Delay      (SCD):    5.875ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           0.777     5.875    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.518     6.393 r  FDCE_2/Q
                         net (fo=1, routed)           0.586     6.979    soc_builder_basesoc_reset2
    SLICE_X42Y37         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839    14.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.706 r  clk100_inst/O
                         net (fo=9, routed)           0.663    15.369    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.506    15.875    
                         clock uncertainty           -0.035    15.839    
    SLICE_X42Y37         FDCE (Setup_fdce_C_D)       -0.045    15.794    FDCE_3
  -------------------------------------------------------------------
                         required time                         15.794    
                         arrival time                          -6.979    
  -------------------------------------------------------------------
                         slack                                  8.815    

Slack (MET) :             8.914ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.478ns (55.532%)  route 0.383ns (44.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 15.369 - 10.000 ) 
    Source Clock Delay      (SCD):    5.875ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           0.777     5.875    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.478     6.353 r  FDCE_5/Q
                         net (fo=1, routed)           0.383     6.736    soc_builder_basesoc_reset5
    SLICE_X42Y37         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839    14.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.706 r  clk100_inst/O
                         net (fo=9, routed)           0.663    15.369    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.506    15.875    
                         clock uncertainty           -0.035    15.839    
    SLICE_X42Y37         FDCE (Setup_fdce_C_D)       -0.190    15.649    FDCE_6
  -------------------------------------------------------------------
                         required time                         15.649    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                  8.914    

Slack (MET) :             8.967ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.834%)  route 0.334ns (41.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 15.369 - 10.000 ) 
    Source Clock Delay      (SCD):    5.875ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           0.777     5.875    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.478     6.353 r  FDCE_6/Q
                         net (fo=1, routed)           0.334     6.687    soc_builder_basesoc_reset6
    SLICE_X42Y37         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839    14.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.706 r  clk100_inst/O
                         net (fo=9, routed)           0.663    15.369    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.506    15.875    
                         clock uncertainty           -0.035    15.839    
    SLICE_X42Y37         FDCE (Setup_fdce_C_D)       -0.185    15.654    FDCE_7
  -------------------------------------------------------------------
                         required time                         15.654    
                         arrival time                          -6.687    
  -------------------------------------------------------------------
                         slack                                  8.967    

Slack (MET) :             9.041ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.518ns (58.972%)  route 0.360ns (41.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 15.369 - 10.000 ) 
    Source Clock Delay      (SCD):    5.875ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           0.777     5.875    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.518     6.393 r  FDCE_3/Q
                         net (fo=1, routed)           0.360     6.753    soc_builder_basesoc_reset3
    SLICE_X42Y37         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839    14.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.706 r  clk100_inst/O
                         net (fo=9, routed)           0.663    15.369    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.506    15.875    
                         clock uncertainty           -0.035    15.839    
    SLICE_X42Y37         FDCE (Setup_fdce_C_D)       -0.045    15.794    FDCE_4
  -------------------------------------------------------------------
                         required time                         15.794    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  9.041    

Slack (MET) :             9.085ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.518ns (60.941%)  route 0.332ns (39.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 15.369 - 10.000 ) 
    Source Clock Delay      (SCD):    5.875ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           0.777     5.875    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.518     6.393 r  FDCE_4/Q
                         net (fo=1, routed)           0.332     6.725    soc_builder_basesoc_reset4
    SLICE_X42Y37         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839    14.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.706 r  clk100_inst/O
                         net (fo=9, routed)           0.663    15.369    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.506    15.875    
                         clock uncertainty           -0.035    15.839    
    SLICE_X42Y37         FDCE (Setup_fdce_C_D)       -0.030    15.809    FDCE_5
  -------------------------------------------------------------------
                         required time                         15.809    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                  9.085    

Slack (MET) :             9.107ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.478ns (74.309%)  route 0.165ns (25.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 15.369 - 10.000 ) 
    Source Clock Delay      (SCD):    5.875ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           0.777     5.875    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.478     6.353 r  FDCE_1/Q
                         net (fo=1, routed)           0.165     6.518    soc_builder_basesoc_reset1
    SLICE_X42Y37         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839    14.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.706 r  clk100_inst/O
                         net (fo=9, routed)           0.663    15.369    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.506    15.875    
                         clock uncertainty           -0.035    15.839    
    SLICE_X42Y37         FDCE (Setup_fdce_C_D)       -0.214    15.625    FDCE_2
  -------------------------------------------------------------------
                         required time                         15.625    
                         arrival time                          -6.518    
  -------------------------------------------------------------------
                         slack                                  9.107    

Slack (MET) :             9.241ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 15.369 - 10.000 ) 
    Source Clock Delay      (SCD):    5.875ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           0.777     5.875    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.518     6.393 r  FDCE/Q
                         net (fo=1, routed)           0.190     6.583    soc_builder_basesoc_reset0
    SLICE_X42Y37         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839    14.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.706 r  clk100_inst/O
                         net (fo=9, routed)           0.663    15.369    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.506    15.875    
                         clock uncertainty           -0.035    15.839    
    SLICE_X42Y37         FDCE (Setup_fdce_C_D)       -0.016    15.823    FDCE_1
  -------------------------------------------------------------------
                         required time                         15.823    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                  9.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.322     2.064    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.164     2.228 r  FDCE/Q
                         net (fo=1, routed)           0.056     2.284    soc_builder_basesoc_reset0
    SLICE_X42Y37         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.520    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.456     2.064    
    SLICE_X42Y37         FDCE (Hold_fdce_C_D)         0.060     2.124    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.322     2.064    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.148     2.212 r  FDCE_1/Q
                         net (fo=1, routed)           0.057     2.269    soc_builder_basesoc_reset1
    SLICE_X42Y37         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.520    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.456     2.064    
    SLICE_X42Y37         FDCE (Hold_fdce_C_D)         0.023     2.087    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.339%)  route 0.112ns (40.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.322     2.064    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.164     2.228 r  FDCE_3/Q
                         net (fo=1, routed)           0.112     2.340    soc_builder_basesoc_reset3
    SLICE_X42Y37         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.520    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.456     2.064    
    SLICE_X42Y37         FDCE (Hold_fdce_C_D)         0.076     2.140    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.322     2.064    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.164     2.228 r  FDCE_4/Q
                         net (fo=1, routed)           0.112     2.340    soc_builder_basesoc_reset4
    SLICE_X42Y37         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.520    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.456     2.064    
    SLICE_X42Y37         FDCE (Hold_fdce_C_D)         0.053     2.117    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.322     2.064    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.148     2.212 r  FDCE_6/Q
                         net (fo=1, routed)           0.113     2.325    soc_builder_basesoc_reset6
    SLICE_X42Y37         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.520    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.456     2.064    
    SLICE_X42Y37         FDCE (Hold_fdce_C_D)         0.011     2.075    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.322     2.064    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.148     2.212 r  FDCE_5/Q
                         net (fo=1, routed)           0.120     2.331    soc_builder_basesoc_reset5
    SLICE_X42Y37         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.520    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.456     2.064    
    SLICE_X42Y37         FDCE (Hold_fdce_C_D)         0.010     2.074    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.248%)  route 0.224ns (57.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.322     2.064    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.164     2.228 r  FDCE_2/Q
                         net (fo=1, routed)           0.224     2.452    soc_builder_basesoc_reset2
    SLICE_X42Y37         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.375     2.520    soc_crg_clkin
    SLICE_X42Y37         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.456     2.064    
    SLICE_X42Y37         FDCE (Hold_fdce_C_D)         0.076     2.140    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X42Y37    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X42Y37    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X42Y37    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X42Y37    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X42Y37    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X42Y37    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X42Y37    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X42Y37    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y37    FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y37    FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y37    FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y37    FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y37    FDCE_4/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y37    FDCE_5/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y37    FDCE_6/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y37    FDCE_7/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y37    FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y37    FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y37    FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y37    FDCE_3/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y37    FDCE_4/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y37    FDCE_5/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y37    FDCE_6/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y37    FDCE_7/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 1.788ns (20.223%)  route 7.054ns (79.777%))
  Logic Levels:           7  (LUT3=3 LUT5=3 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.228ns = ( 19.228 - 10.000 ) 
    Source Clock Delay      (SCD):    9.990ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           1.499     6.597    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.685 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.340    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.436 r  BUFG/O
                         net (fo=4749, routed)        1.554     9.990    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X43Y53         FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456    10.446 r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/Q
                         net (fo=23, routed)          1.344    11.790    VexRiscv/dataCache_1/memory_to_writeBack_MEMORY_ENABLE
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.152    11.942 f  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_21/O
                         net (fo=12, routed)          0.595    12.537    VexRiscv/dataCache_1/memory_to_writeBack_IS_DBUS_SHARING_reg
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.332    12.869 r  VexRiscv/dataCache_1/MmuPlugin_shared_dBusRspStaged_payload_redo_i_1/O
                         net (fo=4, routed)           0.564    13.433    VexRiscv/dataCache_1/dataCache_1_io_cpu_redo
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.124    13.557 r  VexRiscv/dataCache_1/CsrPlugin_hadException_i_2/O
                         net (fo=10, routed)          1.077    14.634    VexRiscv/dataCache_1/CsrPlugin_hadException_i_2_n_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I0_O)        0.124    14.758 r  VexRiscv/dataCache_1/banks_0_reg_i_45/O
                         net (fo=31, routed)          0.982    15.740    VexRiscv/dataCache_1/banks_0_reg_i_45_n_0
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.150    15.890 f  VexRiscv/dataCache_1/IBusCachedPlugin_fetchPc_pcReg[29]_i_2/O
                         net (fo=30, routed)          0.995    16.885    VexRiscv/dataCache_1/IBusCachedPlugin_fetchPc_pcReg[29]_i_2_n_0
    SLICE_X43Y66         LUT5 (Prop_lut5_I4_O)        0.326    17.211 r  VexRiscv/dataCache_1/banks_0_reg_i_15/O
                         net (fo=1, routed)           0.545    17.756    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_10
    SLICE_X43Y63         LUT5 (Prop_lut5_I4_O)        0.124    17.880 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_2/O
                         net (fo=3, routed)           0.952    18.832    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[6]
    RAMB36_X1Y10         RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839    14.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.706 r  clk100_inst/O
                         net (fo=9, routed)           1.288    15.994    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.077 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.653    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.744 r  BUFG/O
                         net (fo=4749, routed)        1.484    19.228    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
                         clock pessimism              0.770    19.998    
                         clock uncertainty           -0.057    19.942    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    19.376    VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                         -18.832    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.836ns  (logic 1.788ns (20.235%)  route 7.048ns (79.765%))
  Logic Levels:           7  (LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.228ns = ( 19.228 - 10.000 ) 
    Source Clock Delay      (SCD):    9.990ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           1.499     6.597    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.685 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.340    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.436 r  BUFG/O
                         net (fo=4749, routed)        1.554     9.990    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X43Y53         FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456    10.446 r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/Q
                         net (fo=23, routed)          1.344    11.790    VexRiscv/dataCache_1/memory_to_writeBack_MEMORY_ENABLE
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.152    11.942 f  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_21/O
                         net (fo=12, routed)          0.595    12.537    VexRiscv/dataCache_1/memory_to_writeBack_IS_DBUS_SHARING_reg
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.332    12.869 r  VexRiscv/dataCache_1/MmuPlugin_shared_dBusRspStaged_payload_redo_i_1/O
                         net (fo=4, routed)           0.564    13.433    VexRiscv/dataCache_1/dataCache_1_io_cpu_redo
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.124    13.557 r  VexRiscv/dataCache_1/CsrPlugin_hadException_i_2/O
                         net (fo=10, routed)          1.077    14.634    VexRiscv/dataCache_1/CsrPlugin_hadException_i_2_n_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I0_O)        0.124    14.758 r  VexRiscv/dataCache_1/banks_0_reg_i_45/O
                         net (fo=31, routed)          0.982    15.740    VexRiscv/dataCache_1/banks_0_reg_i_45_n_0
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.150    15.890 f  VexRiscv/dataCache_1/IBusCachedPlugin_fetchPc_pcReg[29]_i_2/O
                         net (fo=30, routed)          0.961    16.851    VexRiscv/dataCache_1/IBusCachedPlugin_fetchPc_pcReg[29]_i_2_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.326    17.177 r  VexRiscv/dataCache_1/banks_0_reg_i_18/O
                         net (fo=1, routed)           0.284    17.461    VexRiscv/dataCache_1/banks_0_reg_i_18_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.585 r  VexRiscv/dataCache_1/banks_0_reg_i_3/O
                         net (fo=3, routed)           1.241    18.826    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_11[2]
    RAMB36_X1Y10         RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839    14.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.706 r  clk100_inst/O
                         net (fo=9, routed)           1.288    15.994    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.077 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.653    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.744 r  BUFG/O
                         net (fo=4749, routed)        1.484    19.228    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
                         clock pessimism              0.770    19.998    
                         clock uncertainty           -0.057    19.942    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    19.376    VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                         -18.826    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 1.992ns (22.607%)  route 6.819ns (77.393%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.228ns = ( 19.228 - 10.000 ) 
    Source Clock Delay      (SCD):    9.990ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           1.499     6.597    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.685 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.340    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.436 r  BUFG/O
                         net (fo=4749, routed)        1.554     9.990    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X43Y53         FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456    10.446 f  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/Q
                         net (fo=23, routed)          1.344    11.790    VexRiscv/dataCache_1/memory_to_writeBack_MEMORY_ENABLE
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.152    11.942 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_21/O
                         net (fo=12, routed)          0.595    12.537    VexRiscv/dataCache_1/memory_to_writeBack_IS_DBUS_SHARING_reg
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.332    12.869 f  VexRiscv/dataCache_1/MmuPlugin_shared_dBusRspStaged_payload_redo_i_1/O
                         net (fo=4, routed)           0.564    13.433    VexRiscv/dataCache_1/dataCache_1_io_cpu_redo
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.124    13.557 f  VexRiscv/dataCache_1/CsrPlugin_hadException_i_2/O
                         net (fo=10, routed)          1.077    14.634    VexRiscv/dataCache_1/CsrPlugin_hadException_i_2_n_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I1_O)        0.152    14.786 f  VexRiscv/dataCache_1/banks_0_reg_i_14/O
                         net (fo=14, routed)          0.755    15.540    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_3
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.326    15.866 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_40/O
                         net (fo=32, routed)          0.970    16.837    VexRiscv/dataCache_1/IBusCachedPlugin_fetchPc_pcReg_reg[12]
    SLICE_X45Y63         LUT5 (Prop_lut5_I1_O)        0.326    17.163 r  VexRiscv/dataCache_1/banks_0_reg_i_30/O
                         net (fo=1, routed)           0.403    17.566    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_7
    SLICE_X45Y62         LUT5 (Prop_lut5_I4_O)        0.124    17.690 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/O
                         net (fo=3, routed)           1.112    18.801    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[3]
    RAMB36_X1Y10         RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839    14.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.706 r  clk100_inst/O
                         net (fo=9, routed)           1.288    15.994    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.077 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.653    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.744 r  BUFG/O
                         net (fo=4749, routed)        1.484    19.228    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
                         clock pessimism              0.770    19.998    
                         clock uncertainty           -0.057    19.942    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    19.376    VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                         -18.801    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 1.788ns (20.304%)  route 7.018ns (79.696%))
  Logic Levels:           7  (LUT3=3 LUT5=3 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.228ns = ( 19.228 - 10.000 ) 
    Source Clock Delay      (SCD):    9.990ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           1.499     6.597    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.685 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.340    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.436 r  BUFG/O
                         net (fo=4749, routed)        1.554     9.990    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X43Y53         FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456    10.446 r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/Q
                         net (fo=23, routed)          1.344    11.790    VexRiscv/dataCache_1/memory_to_writeBack_MEMORY_ENABLE
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.152    11.942 f  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_21/O
                         net (fo=12, routed)          0.595    12.537    VexRiscv/dataCache_1/memory_to_writeBack_IS_DBUS_SHARING_reg
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.332    12.869 r  VexRiscv/dataCache_1/MmuPlugin_shared_dBusRspStaged_payload_redo_i_1/O
                         net (fo=4, routed)           0.564    13.433    VexRiscv/dataCache_1/dataCache_1_io_cpu_redo
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.124    13.557 r  VexRiscv/dataCache_1/CsrPlugin_hadException_i_2/O
                         net (fo=10, routed)          1.077    14.634    VexRiscv/dataCache_1/CsrPlugin_hadException_i_2_n_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I0_O)        0.124    14.758 r  VexRiscv/dataCache_1/banks_0_reg_i_45/O
                         net (fo=31, routed)          0.982    15.740    VexRiscv/dataCache_1/banks_0_reg_i_45_n_0
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.150    15.890 f  VexRiscv/dataCache_1/IBusCachedPlugin_fetchPc_pcReg[29]_i_2/O
                         net (fo=30, routed)          0.981    16.872    VexRiscv/dataCache_1/IBusCachedPlugin_fetchPc_pcReg[29]_i_2_n_0
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.326    17.198 r  VexRiscv/dataCache_1/banks_0_reg_i_25/O
                         net (fo=1, routed)           0.431    17.628    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_8
    SLICE_X45Y62         LUT5 (Prop_lut5_I4_O)        0.124    17.752 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_6/O
                         net (fo=3, routed)           1.044    18.796    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[4]
    RAMB36_X1Y10         RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839    14.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.706 r  clk100_inst/O
                         net (fo=9, routed)           1.288    15.994    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.077 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.653    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.744 r  BUFG/O
                         net (fo=4749, routed)        1.484    19.228    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
                         clock pessimism              0.770    19.998    
                         clock uncertainty           -0.057    19.942    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    19.376    VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                         -18.796    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.800ns  (logic 1.788ns (20.318%)  route 7.012ns (79.682%))
  Logic Levels:           7  (LUT3=3 LUT5=3 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.228ns = ( 19.228 - 10.000 ) 
    Source Clock Delay      (SCD):    9.990ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           1.499     6.597    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.685 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.340    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.436 r  BUFG/O
                         net (fo=4749, routed)        1.554     9.990    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X43Y53         FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456    10.446 r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/Q
                         net (fo=23, routed)          1.344    11.790    VexRiscv/dataCache_1/memory_to_writeBack_MEMORY_ENABLE
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.152    11.942 f  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_21/O
                         net (fo=12, routed)          0.595    12.537    VexRiscv/dataCache_1/memory_to_writeBack_IS_DBUS_SHARING_reg
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.332    12.869 r  VexRiscv/dataCache_1/MmuPlugin_shared_dBusRspStaged_payload_redo_i_1/O
                         net (fo=4, routed)           0.564    13.433    VexRiscv/dataCache_1/dataCache_1_io_cpu_redo
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.124    13.557 r  VexRiscv/dataCache_1/CsrPlugin_hadException_i_2/O
                         net (fo=10, routed)          1.077    14.634    VexRiscv/dataCache_1/CsrPlugin_hadException_i_2_n_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I0_O)        0.124    14.758 r  VexRiscv/dataCache_1/banks_0_reg_i_45/O
                         net (fo=31, routed)          0.982    15.740    VexRiscv/dataCache_1/banks_0_reg_i_45_n_0
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.150    15.890 f  VexRiscv/dataCache_1/IBusCachedPlugin_fetchPc_pcReg[29]_i_2/O
                         net (fo=30, routed)          0.881    16.771    VexRiscv/dataCache_1/IBusCachedPlugin_fetchPc_pcReg[29]_i_2_n_0
    SLICE_X44Y67         LUT5 (Prop_lut5_I4_O)        0.326    17.097 r  VexRiscv/dataCache_1/banks_0_reg_i_20/O
                         net (fo=1, routed)           0.447    17.544    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_9
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.124    17.668 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_4/O
                         net (fo=3, routed)           1.122    18.790    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[5]
    RAMB36_X1Y10         RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839    14.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.706 r  clk100_inst/O
                         net (fo=9, routed)           1.288    15.994    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.077 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.653    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.744 r  BUFG/O
                         net (fo=4749, routed)        1.484    19.228    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
                         clock pessimism              0.770    19.998    
                         clock uncertainty           -0.057    19.942    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    19.376    VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                         -18.790    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 1.788ns (20.352%)  route 6.997ns (79.648%))
  Logic Levels:           7  (LUT3=3 LUT5=3 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.228ns = ( 19.228 - 10.000 ) 
    Source Clock Delay      (SCD):    9.990ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           1.499     6.597    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.685 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.340    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.436 r  BUFG/O
                         net (fo=4749, routed)        1.554     9.990    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X43Y53         FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456    10.446 r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/Q
                         net (fo=23, routed)          1.344    11.790    VexRiscv/dataCache_1/memory_to_writeBack_MEMORY_ENABLE
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.152    11.942 f  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_21/O
                         net (fo=12, routed)          0.595    12.537    VexRiscv/dataCache_1/memory_to_writeBack_IS_DBUS_SHARING_reg
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.332    12.869 r  VexRiscv/dataCache_1/MmuPlugin_shared_dBusRspStaged_payload_redo_i_1/O
                         net (fo=4, routed)           0.564    13.433    VexRiscv/dataCache_1/dataCache_1_io_cpu_redo
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.124    13.557 r  VexRiscv/dataCache_1/CsrPlugin_hadException_i_2/O
                         net (fo=10, routed)          1.077    14.634    VexRiscv/dataCache_1/CsrPlugin_hadException_i_2_n_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I0_O)        0.124    14.758 r  VexRiscv/dataCache_1/banks_0_reg_i_45/O
                         net (fo=31, routed)          0.982    15.740    VexRiscv/dataCache_1/banks_0_reg_i_45_n_0
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.150    15.890 f  VexRiscv/dataCache_1/IBusCachedPlugin_fetchPc_pcReg[29]_i_2/O
                         net (fo=30, routed)          1.098    16.988    VexRiscv/dataCache_1/IBusCachedPlugin_fetchPc_pcReg[29]_i_2_n_0
    SLICE_X44Y62         LUT5 (Prop_lut5_I4_O)        0.326    17.314 r  VexRiscv/dataCache_1/banks_0_reg_i_36/O
                         net (fo=1, routed)           0.300    17.614    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_4
    SLICE_X44Y61         LUT5 (Prop_lut5_I4_O)        0.124    17.738 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_11/O
                         net (fo=2, routed)           1.038    18.775    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[0]
    RAMB36_X1Y10         RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839    14.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.706 r  clk100_inst/O
                         net (fo=9, routed)           1.288    15.994    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.077 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.653    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.744 r  BUFG/O
                         net (fo=4749, routed)        1.484    19.228    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
                         clock pessimism              0.770    19.998    
                         clock uncertainty           -0.057    19.942    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    19.376    VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                         -18.775    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 1.788ns (20.432%)  route 6.963ns (79.568%))
  Logic Levels:           7  (LUT3=3 LUT5=3 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.228ns = ( 19.228 - 10.000 ) 
    Source Clock Delay      (SCD):    9.990ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           1.499     6.597    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.685 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.340    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.436 r  BUFG/O
                         net (fo=4749, routed)        1.554     9.990    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X43Y53         FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456    10.446 r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/Q
                         net (fo=23, routed)          1.344    11.790    VexRiscv/dataCache_1/memory_to_writeBack_MEMORY_ENABLE
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.152    11.942 f  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_21/O
                         net (fo=12, routed)          0.595    12.537    VexRiscv/dataCache_1/memory_to_writeBack_IS_DBUS_SHARING_reg
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.332    12.869 r  VexRiscv/dataCache_1/MmuPlugin_shared_dBusRspStaged_payload_redo_i_1/O
                         net (fo=4, routed)           0.564    13.433    VexRiscv/dataCache_1/dataCache_1_io_cpu_redo
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.124    13.557 r  VexRiscv/dataCache_1/CsrPlugin_hadException_i_2/O
                         net (fo=10, routed)          1.077    14.634    VexRiscv/dataCache_1/CsrPlugin_hadException_i_2_n_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I0_O)        0.124    14.758 r  VexRiscv/dataCache_1/banks_0_reg_i_45/O
                         net (fo=31, routed)          0.982    15.740    VexRiscv/dataCache_1/banks_0_reg_i_45_n_0
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.150    15.890 f  VexRiscv/dataCache_1/IBusCachedPlugin_fetchPc_pcReg[29]_i_2/O
                         net (fo=30, routed)          0.945    16.835    VexRiscv/dataCache_1/IBusCachedPlugin_fetchPc_pcReg[29]_i_2_n_0
    SLICE_X43Y63         LUT5 (Prop_lut5_I4_O)        0.326    17.161 r  VexRiscv/dataCache_1/banks_0_reg_i_32/O
                         net (fo=1, routed)           0.566    17.727    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_6
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.124    17.851 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_9/O
                         net (fo=2, routed)           0.890    18.741    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[2]
    RAMB36_X1Y10         RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839    14.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.706 r  clk100_inst/O
                         net (fo=9, routed)           1.288    15.994    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.077 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.653    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.744 r  BUFG/O
                         net (fo=4749, routed)        1.484    19.228    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
                         clock pessimism              0.770    19.998    
                         clock uncertainty           -0.057    19.942    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    19.376    VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                         -18.741    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.750ns  (logic 1.788ns (20.434%)  route 6.962ns (79.566%))
  Logic Levels:           7  (LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.228ns = ( 19.228 - 10.000 ) 
    Source Clock Delay      (SCD):    9.990ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           1.499     6.597    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.685 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.340    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.436 r  BUFG/O
                         net (fo=4749, routed)        1.554     9.990    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X43Y53         FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456    10.446 r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/Q
                         net (fo=23, routed)          1.344    11.790    VexRiscv/dataCache_1/memory_to_writeBack_MEMORY_ENABLE
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.152    11.942 f  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_21/O
                         net (fo=12, routed)          0.595    12.537    VexRiscv/dataCache_1/memory_to_writeBack_IS_DBUS_SHARING_reg
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.332    12.869 r  VexRiscv/dataCache_1/MmuPlugin_shared_dBusRspStaged_payload_redo_i_1/O
                         net (fo=4, routed)           0.564    13.433    VexRiscv/dataCache_1/dataCache_1_io_cpu_redo
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.124    13.557 r  VexRiscv/dataCache_1/CsrPlugin_hadException_i_2/O
                         net (fo=10, routed)          1.077    14.634    VexRiscv/dataCache_1/CsrPlugin_hadException_i_2_n_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I0_O)        0.124    14.758 r  VexRiscv/dataCache_1/banks_0_reg_i_45/O
                         net (fo=31, routed)          0.982    15.740    VexRiscv/dataCache_1/banks_0_reg_i_45_n_0
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.150    15.890 f  VexRiscv/dataCache_1/IBusCachedPlugin_fetchPc_pcReg[29]_i_2/O
                         net (fo=30, routed)          0.979    16.869    VexRiscv/dataCache_1/IBusCachedPlugin_fetchPc_pcReg[29]_i_2_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I0_O)        0.326    17.195 r  VexRiscv/dataCache_1/banks_0_reg_i_23/O
                         net (fo=1, routed)           0.297    17.492    VexRiscv/dataCache_1/banks_0_reg_i_23_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.616 r  VexRiscv/dataCache_1/banks_0_reg_i_5/O
                         net (fo=3, routed)           1.124    18.740    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_11[1]
    RAMB36_X1Y10         RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839    14.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.706 r  clk100_inst/O
                         net (fo=9, routed)           1.288    15.994    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.077 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.653    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.744 r  BUFG/O
                         net (fo=4749, routed)        1.484    19.228    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
                         clock pessimism              0.770    19.998    
                         clock uncertainty           -0.057    19.942    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    19.376    VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                         -18.740    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.659ns  (logic 1.992ns (23.004%)  route 6.667ns (76.996%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.228ns = ( 19.228 - 10.000 ) 
    Source Clock Delay      (SCD):    9.990ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           1.499     6.597    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.685 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.340    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.436 r  BUFG/O
                         net (fo=4749, routed)        1.554     9.990    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X43Y53         FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456    10.446 f  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/Q
                         net (fo=23, routed)          1.344    11.790    VexRiscv/dataCache_1/memory_to_writeBack_MEMORY_ENABLE
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.152    11.942 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_21/O
                         net (fo=12, routed)          0.595    12.537    VexRiscv/dataCache_1/memory_to_writeBack_IS_DBUS_SHARING_reg
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.332    12.869 f  VexRiscv/dataCache_1/MmuPlugin_shared_dBusRspStaged_payload_redo_i_1/O
                         net (fo=4, routed)           0.564    13.433    VexRiscv/dataCache_1/dataCache_1_io_cpu_redo
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.124    13.557 f  VexRiscv/dataCache_1/CsrPlugin_hadException_i_2/O
                         net (fo=10, routed)          1.077    14.634    VexRiscv/dataCache_1/CsrPlugin_hadException_i_2_n_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I1_O)        0.152    14.786 f  VexRiscv/dataCache_1/banks_0_reg_i_14/O
                         net (fo=14, routed)          0.755    15.540    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_3
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.326    15.866 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_40/O
                         net (fo=32, routed)          0.613    16.480    VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]_2
    SLICE_X44Y62         LUT6 (Prop_lut6_I4_O)        0.326    16.806 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_26/O
                         net (fo=1, routed)           0.622    17.428    VexRiscv/dataCache_1/banks_0_reg
    SLICE_X44Y62         LUT4 (Prop_lut4_I0_O)        0.124    17.552 r  VexRiscv/dataCache_1/banks_0_reg_i_7/O
                         net (fo=3, routed)           1.098    18.649    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_11[0]
    RAMB36_X1Y10         RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839    14.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.706 r  clk100_inst/O
                         net (fo=9, routed)           1.288    15.994    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.077 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.653    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.744 r  BUFG/O
                         net (fo=4749, routed)        1.484    19.228    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
                         clock pessimism              0.770    19.998    
                         clock uncertainty           -0.057    19.942    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    19.376    VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                         -18.649    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 1.788ns (20.691%)  route 6.854ns (79.309%))
  Logic Levels:           7  (LUT3=3 LUT5=3 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.226ns = ( 19.226 - 10.000 ) 
    Source Clock Delay      (SCD):    9.990ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           1.499     6.597    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.685 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.340    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.436 r  BUFG/O
                         net (fo=4749, routed)        1.554     9.990    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X43Y53         FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456    10.446 r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/Q
                         net (fo=23, routed)          1.344    11.790    VexRiscv/dataCache_1/memory_to_writeBack_MEMORY_ENABLE
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.152    11.942 f  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_21/O
                         net (fo=12, routed)          0.595    12.537    VexRiscv/dataCache_1/memory_to_writeBack_IS_DBUS_SHARING_reg
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.332    12.869 r  VexRiscv/dataCache_1/MmuPlugin_shared_dBusRspStaged_payload_redo_i_1/O
                         net (fo=4, routed)           0.564    13.433    VexRiscv/dataCache_1/dataCache_1_io_cpu_redo
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.124    13.557 r  VexRiscv/dataCache_1/CsrPlugin_hadException_i_2/O
                         net (fo=10, routed)          1.077    14.634    VexRiscv/dataCache_1/CsrPlugin_hadException_i_2_n_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I0_O)        0.124    14.758 r  VexRiscv/dataCache_1/banks_0_reg_i_45/O
                         net (fo=31, routed)          0.982    15.740    VexRiscv/dataCache_1/banks_0_reg_i_45_n_0
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.150    15.890 f  VexRiscv/dataCache_1/IBusCachedPlugin_fetchPc_pcReg[29]_i_2/O
                         net (fo=30, routed)          0.995    16.885    VexRiscv/dataCache_1/IBusCachedPlugin_fetchPc_pcReg[29]_i_2_n_0
    SLICE_X43Y66         LUT5 (Prop_lut5_I4_O)        0.326    17.211 r  VexRiscv/dataCache_1/banks_0_reg_i_15/O
                         net (fo=1, routed)           0.545    17.756    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_10
    SLICE_X43Y63         LUT5 (Prop_lut5_I4_O)        0.124    17.880 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_2/O
                         net (fo=3, routed)           0.752    18.632    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[6]
    RAMB18_X1Y22         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839    14.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.706 r  clk100_inst/O
                         net (fo=9, routed)           1.288    15.994    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.077 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.653    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.744 r  BUFG/O
                         net (fo=4749, routed)        1.482    19.226    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_0
    RAMB18_X1Y22         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                         clock pessimism              0.770    19.996    
                         clock uncertainty           -0.057    19.940    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    19.374    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         19.374    
                         arrival time                         -18.632    
  -------------------------------------------------------------------
                         slack                                  0.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.327ns
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.637     2.379    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.429 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.929    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.955 r  BUFG/O
                         net (fo=4749, routed)        0.559     3.514    sys_clk
    SLICE_X43Y34         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     3.655 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.861    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y34         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.728     2.873    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.926 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.471    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.500 r  BUFG/O
                         net (fo=4749, routed)        0.827     4.327    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y34         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.800     3.527    
    SLICE_X42Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.837    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.837    
                         arrival time                           3.861    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.327ns
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.637     2.379    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.429 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.929    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.955 r  BUFG/O
                         net (fo=4749, routed)        0.559     3.514    sys_clk
    SLICE_X43Y34         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     3.655 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.861    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y34         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.728     2.873    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.926 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.471    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.500 r  BUFG/O
                         net (fo=4749, routed)        0.827     4.327    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y34         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.800     3.527    
    SLICE_X42Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.837    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.837    
                         arrival time                           3.861    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.327ns
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.637     2.379    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.429 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.929    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.955 r  BUFG/O
                         net (fo=4749, routed)        0.559     3.514    sys_clk
    SLICE_X43Y34         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     3.655 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.861    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y34         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.728     2.873    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.926 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.471    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.500 r  BUFG/O
                         net (fo=4749, routed)        0.827     4.327    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y34         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.800     3.527    
    SLICE_X42Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.837    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.837    
                         arrival time                           3.861    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.327ns
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.637     2.379    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.429 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.929    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.955 r  BUFG/O
                         net (fo=4749, routed)        0.559     3.514    sys_clk
    SLICE_X43Y34         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     3.655 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.861    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y34         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.728     2.873    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.926 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.471    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.500 r  BUFG/O
                         net (fo=4749, routed)        0.827     4.327    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y34         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.800     3.527    
    SLICE_X42Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.837    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.837    
                         arrival time                           3.861    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.327ns
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.637     2.379    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.429 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.929    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.955 r  BUFG/O
                         net (fo=4749, routed)        0.559     3.514    sys_clk
    SLICE_X43Y34         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     3.655 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.861    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y34         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.728     2.873    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.926 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.471    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.500 r  BUFG/O
                         net (fo=4749, routed)        0.827     4.327    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y34         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.800     3.527    
    SLICE_X42Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.837    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -3.837    
                         arrival time                           3.861    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.327ns
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.637     2.379    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.429 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.929    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.955 r  BUFG/O
                         net (fo=4749, routed)        0.559     3.514    sys_clk
    SLICE_X43Y34         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     3.655 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.861    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y34         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.728     2.873    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.926 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.471    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.500 r  BUFG/O
                         net (fo=4749, routed)        0.827     4.327    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y34         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.800     3.527    
    SLICE_X42Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.837    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.837    
                         arrival time                           3.861    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.327ns
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.637     2.379    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.429 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.929    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.955 r  BUFG/O
                         net (fo=4749, routed)        0.559     3.514    sys_clk
    SLICE_X43Y34         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     3.655 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.861    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y34         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.728     2.873    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.926 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.471    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.500 r  BUFG/O
                         net (fo=4749, routed)        0.827     4.327    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y34         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.800     3.527    
    SLICE_X42Y34         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.837    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -3.837    
                         arrival time                           3.861    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.327ns
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.637     2.379    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.429 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.929    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.955 r  BUFG/O
                         net (fo=4749, routed)        0.559     3.514    sys_clk
    SLICE_X43Y34         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     3.655 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.861    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y34         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.728     2.873    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.926 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.471    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.500 r  BUFG/O
                         net (fo=4749, routed)        0.827     4.327    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y34         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.800     3.527    
    SLICE_X42Y34         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.837    storage_1_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.837    
                         arrival time                           3.861    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 VexRiscv/execute_to_memory_MEMORY_STORE_DATA_RF_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/memory_to_writeBack_MEMORY_STORE_DATA_RF_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.138%)  route 0.199ns (54.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.333ns
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.637     2.379    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.429 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.929    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.955 r  BUFG/O
                         net (fo=4749, routed)        0.561     3.516    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X30Y54         FDRE                                         r  VexRiscv/execute_to_memory_MEMORY_STORE_DATA_RF_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164     3.680 r  VexRiscv/execute_to_memory_MEMORY_STORE_DATA_RF_reg[31]/Q
                         net (fo=1, routed)           0.199     3.879    VexRiscv/execute_to_memory_MEMORY_STORE_DATA_RF[31]
    SLICE_X30Y49         FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_STORE_DATA_RF_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.728     2.873    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.926 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.471    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.500 r  BUFG/O
                         net (fo=4749, routed)        0.833     4.333    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X30Y49         FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_STORE_DATA_RF_reg[31]/C
                         clock pessimism             -0.545     3.788    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.059     3.847    VexRiscv/memory_to_writeBack_MEMORY_STORE_DATA_RF_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.847    
                         arrival time                           3.879    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1/stageB_amo_resultReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1_io_mem_cmd_rData_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.973%)  route 0.202ns (52.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.331ns
    Source Clock Delay      (SCD):    3.517ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.637     2.379    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.429 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.929    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.955 r  BUFG/O
                         net (fo=4749, routed)        0.562     3.517    VexRiscv/dataCache_1/stageB_flusher_counter_reg[7]_inv_0
    SLICE_X35Y43         FDRE                                         r  VexRiscv/dataCache_1/stageB_amo_resultReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     3.658 r  VexRiscv/dataCache_1/stageB_amo_resultReg_reg[0]/Q
                         net (fo=3, routed)           0.202     3.860    VexRiscv/dataCache_1/stageB_amo_resultReg[0]
    SLICE_X36Y41         LUT3 (Prop_lut3_I0_O)        0.045     3.905 r  VexRiscv/dataCache_1/dataCache_1_io_mem_cmd_rData_data[0]_i_1/O
                         net (fo=1, routed)           0.000     3.905    VexRiscv/dataCache_1_io_mem_cmd_payload_data[0]
    SLICE_X36Y41         FDRE                                         r  VexRiscv/dataCache_1_io_mem_cmd_rData_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.728     2.873    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.926 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.471    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.500 r  BUFG/O
                         net (fo=4749, routed)        0.831     4.331    VexRiscv/stageB_flusher_counter_reg[7]_inv
    SLICE_X36Y41         FDRE                                         r  VexRiscv/dataCache_1_io_mem_cmd_rData_data_reg[0]/C
                         clock pessimism             -0.550     3.781    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.091     3.872    VexRiscv/dataCache_1_io_mem_cmd_rData_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.872    
                         arrival time                           3.905    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16    VexRiscv/dataCache_1/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18    VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y17    VexRiscv/dataCache_1/ways_0_data_symbol2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y18    VexRiscv/dataCache_1/ways_0_data_symbol3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y19    VexRiscv/dataCache_1/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y19    VexRiscv/dataCache_1/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10    VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y22    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y22    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y22    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y34    storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y34    storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y34    storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y34    storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y34    storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y34    storage_1_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y34    storage_1_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y34    storage_1_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y16    storage_3_reg_0_7_18_21/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y16    storage_3_reg_0_7_18_21/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33    storage_1_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33    storage_1_reg_0_15_6_9/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33    storage_1_reg_0_15_6_9/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33    storage_1_reg_0_15_6_9/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33    storage_1_reg_0_15_6_9/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33    storage_1_reg_0_15_6_9/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33    storage_1_reg_0_15_6_9/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33    storage_1_reg_0_15_6_9/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y19    storage_2_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y19    storage_2_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y33    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y33    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.246ns
    Source Clock Delay      (SCD):    10.054ns
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           1.499     6.597    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.685 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.340    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.436 r  BUFG_4/O
                         net (fo=8, routed)           1.618    10.054    idelay_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.456    10.510 r  FDPE_8/Q
                         net (fo=1, routed)           0.199    10.710    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X62Y24         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     2.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839     6.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100     6.706 r  clk100_inst/O
                         net (fo=9, routed)           1.288     7.994    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     8.077 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576     9.653    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.744 r  BUFG_4/O
                         net (fo=8, routed)           1.502    11.246    idelay_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.808    12.054    
                         clock uncertainty           -0.053    12.002    
    SLICE_X62Y24         FDPE (Setup_fdpe_C_D)       -0.047    11.955    FDPE_9
  -------------------------------------------------------------------
                         required time                         11.955    
                         arrival time                         -10.710    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.718ns (35.864%)  route 1.284ns (64.136%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.245ns = ( 14.245 - 5.000 ) 
    Source Clock Delay      (SCD):    10.053ns
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           1.499     6.597    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.685 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.340    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.436 r  BUFG_4/O
                         net (fo=8, routed)           1.617    10.053    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDSE (Prop_fdse_C_Q)         0.419    10.472 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.905    11.377    soc_crg_reset_counter[1]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.299    11.676 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379    12.055    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839     9.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100     9.706 r  clk100_inst/O
                         net (fo=9, routed)           1.288    10.994    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.077 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.653    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.744 r  BUFG_4/O
                         net (fo=8, routed)           1.501    14.245    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.808    15.053    
                         clock uncertainty           -0.053    15.001    
    SLICE_X61Y24         FDSE (Setup_fdse_C_CE)      -0.205    14.796    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -12.055    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.718ns (35.864%)  route 1.284ns (64.136%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.245ns = ( 14.245 - 5.000 ) 
    Source Clock Delay      (SCD):    10.053ns
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           1.499     6.597    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.685 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.340    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.436 r  BUFG_4/O
                         net (fo=8, routed)           1.617    10.053    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDSE (Prop_fdse_C_Q)         0.419    10.472 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.905    11.377    soc_crg_reset_counter[1]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.299    11.676 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379    12.055    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839     9.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100     9.706 r  clk100_inst/O
                         net (fo=9, routed)           1.288    10.994    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.077 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.653    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.744 r  BUFG_4/O
                         net (fo=8, routed)           1.501    14.245    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.808    15.053    
                         clock uncertainty           -0.053    15.001    
    SLICE_X61Y24         FDSE (Setup_fdse_C_CE)      -0.205    14.796    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -12.055    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.718ns (35.864%)  route 1.284ns (64.136%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.245ns = ( 14.245 - 5.000 ) 
    Source Clock Delay      (SCD):    10.053ns
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           1.499     6.597    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.685 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.340    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.436 r  BUFG_4/O
                         net (fo=8, routed)           1.617    10.053    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDSE (Prop_fdse_C_Q)         0.419    10.472 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.905    11.377    soc_crg_reset_counter[1]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.299    11.676 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379    12.055    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839     9.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100     9.706 r  clk100_inst/O
                         net (fo=9, routed)           1.288    10.994    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.077 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.653    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.744 r  BUFG_4/O
                         net (fo=8, routed)           1.501    14.245    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.808    15.053    
                         clock uncertainty           -0.053    15.001    
    SLICE_X61Y24         FDSE (Setup_fdse_C_CE)      -0.205    14.796    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -12.055    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.718ns (35.864%)  route 1.284ns (64.136%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.245ns = ( 14.245 - 5.000 ) 
    Source Clock Delay      (SCD):    10.053ns
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           1.499     6.597    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.685 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.340    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.436 r  BUFG_4/O
                         net (fo=8, routed)           1.617    10.053    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDSE (Prop_fdse_C_Q)         0.419    10.472 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.905    11.377    soc_crg_reset_counter[1]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.299    11.676 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379    12.055    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839     9.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100     9.706 r  clk100_inst/O
                         net (fo=9, routed)           1.288    10.994    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.077 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.653    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.744 r  BUFG_4/O
                         net (fo=8, routed)           1.501    14.245    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.808    15.053    
                         clock uncertainty           -0.053    15.001    
    SLICE_X61Y24         FDSE (Setup_fdse_C_CE)      -0.205    14.796    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -12.055    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.580ns (31.154%)  route 1.282ns (68.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.245ns = ( 14.245 - 5.000 ) 
    Source Clock Delay      (SCD):    10.053ns
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           1.499     6.597    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.685 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.340    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.436 r  BUFG_4/O
                         net (fo=8, routed)           1.617    10.053    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDSE (Prop_fdse_C_Q)         0.456    10.509 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.282    11.791    soc_crg_reset_counter[0]
    SLICE_X61Y24         LUT1 (Prop_lut1_I0_O)        0.124    11.915 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    11.915    soc_crg_reset_counter0[0]
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839     9.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100     9.706 r  clk100_inst/O
                         net (fo=9, routed)           1.288    10.994    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.077 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.653    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.744 r  BUFG_4/O
                         net (fo=8, routed)           1.501    14.245    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.808    15.053    
                         clock uncertainty           -0.053    15.001    
    SLICE_X61Y24         FDSE (Setup_fdse_C_D)        0.029    15.030    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -11.915    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.580ns (31.187%)  route 1.280ns (68.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.245ns = ( 14.245 - 5.000 ) 
    Source Clock Delay      (SCD):    10.053ns
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           1.499     6.597    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.685 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.340    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.436 r  BUFG_4/O
                         net (fo=8, routed)           1.617    10.053    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDSE (Prop_fdse_C_Q)         0.456    10.509 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.280    11.789    soc_crg_reset_counter[0]
    SLICE_X61Y24         LUT3 (Prop_lut3_I1_O)        0.124    11.913 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    11.913    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839     9.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100     9.706 r  clk100_inst/O
                         net (fo=9, routed)           1.288    10.994    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.077 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.653    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.744 r  BUFG_4/O
                         net (fo=8, routed)           1.501    14.245    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.808    15.053    
                         clock uncertainty           -0.053    15.001    
    SLICE_X61Y24         FDSE (Setup_fdse_C_D)        0.031    15.032    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -11.913    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.606ns (32.102%)  route 1.282ns (67.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.245ns = ( 14.245 - 5.000 ) 
    Source Clock Delay      (SCD):    10.053ns
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           1.499     6.597    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.685 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.340    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.436 r  BUFG_4/O
                         net (fo=8, routed)           1.617    10.053    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDSE (Prop_fdse_C_Q)         0.456    10.509 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.282    11.791    soc_crg_reset_counter[0]
    SLICE_X61Y24         LUT2 (Prop_lut2_I0_O)        0.150    11.941 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.941    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839     9.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100     9.706 r  clk100_inst/O
                         net (fo=9, routed)           1.288    10.994    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.077 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.653    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.744 r  BUFG_4/O
                         net (fo=8, routed)           1.501    14.245    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.808    15.053    
                         clock uncertainty           -0.053    15.001    
    SLICE_X61Y24         FDSE (Setup_fdse_C_D)        0.075    15.076    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -11.941    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.606ns (32.136%)  route 1.280ns (67.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.245ns = ( 14.245 - 5.000 ) 
    Source Clock Delay      (SCD):    10.053ns
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           1.499     6.597    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.685 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.340    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.436 r  BUFG_4/O
                         net (fo=8, routed)           1.617    10.053    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDSE (Prop_fdse_C_Q)         0.456    10.509 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.280    11.789    soc_crg_reset_counter[0]
    SLICE_X61Y24         LUT4 (Prop_lut4_I1_O)        0.150    11.939 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    11.939    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839     9.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100     9.706 r  clk100_inst/O
                         net (fo=9, routed)           1.288    10.994    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.077 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.653    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.744 r  BUFG_4/O
                         net (fo=8, routed)           1.501    14.245    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.808    15.053    
                         clock uncertainty           -0.053    15.001    
    SLICE_X61Y24         FDSE (Setup_fdse_C_D)        0.075    15.076    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -11.939    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.299ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.609%)  route 0.588ns (58.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.245ns = ( 14.245 - 5.000 ) 
    Source Clock Delay      (SCD):    10.054ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.057     4.974    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.098 r  clk100_inst/O
                         net (fo=9, routed)           1.499     6.597    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.685 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.340    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.436 r  BUFG_4/O
                         net (fo=8, routed)           1.618    10.054    idelay_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.419    10.473 r  FDPE_9/Q
                         net (fo=5, routed)           0.588    11.061    idelay_rst
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.839     9.606    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.100     9.706 r  clk100_inst/O
                         net (fo=9, routed)           1.288    10.994    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.077 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.653    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.744 r  BUFG_4/O
                         net (fo=8, routed)           1.501    14.245    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.772    15.017    
                         clock uncertainty           -0.053    14.965    
    SLICE_X61Y24         FDSE (Setup_fdse_C_S)       -0.604    14.361    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                  3.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.350ns
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    0.813ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.637     2.379    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.429 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.929    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.955 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.537    idelay_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.141     3.678 r  FDPE_8/Q
                         net (fo=1, routed)           0.065     3.743    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X62Y24         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.728     2.873    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.926 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.471    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.500 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.350    idelay_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.813     3.537    
    SLICE_X62Y24         FDPE (Hold_fdpe_C_D)         0.075     3.612    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.612    
                         arrival time                           3.743    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.826%)  route 0.187ns (50.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.348ns
    Source Clock Delay      (SCD):    3.536ns
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.637     2.379    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.429 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.929    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.955 r  BUFG_4/O
                         net (fo=8, routed)           0.581     3.536    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDSE (Prop_fdse_C_Q)         0.141     3.677 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.187     3.864    soc_crg_reset_counter[0]
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.045     3.909 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.909    soc_crg_ic_reset_i_1_n_0
    SLICE_X61Y25         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.728     2.873    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.926 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.471    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.500 r  BUFG_4/O
                         net (fo=8, routed)           0.848     4.348    idelay_clk
    SLICE_X61Y25         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.779     3.569    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.091     3.660    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.660    
                         arrival time                           3.909    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.231ns (55.132%)  route 0.188ns (44.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.348ns
    Source Clock Delay      (SCD):    3.536ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.637     2.379    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.429 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.929    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.955 r  BUFG_4/O
                         net (fo=8, routed)           0.581     3.536    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDSE (Prop_fdse_C_Q)         0.128     3.664 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.188     3.852    soc_crg_reset_counter[1]
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.103     3.955 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.955    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.728     2.873    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.926 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.471    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.500 r  BUFG_4/O
                         net (fo=8, routed)           0.848     4.348    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.812     3.536    
    SLICE_X61Y24         FDSE (Hold_fdse_C_D)         0.107     3.643    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.643    
                         arrival time                           3.955    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.227ns (54.700%)  route 0.188ns (45.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.348ns
    Source Clock Delay      (SCD):    3.536ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.637     2.379    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.429 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.929    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.955 r  BUFG_4/O
                         net (fo=8, routed)           0.581     3.536    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDSE (Prop_fdse_C_Q)         0.128     3.664 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.188     3.852    soc_crg_reset_counter[1]
    SLICE_X61Y24         LUT3 (Prop_lut3_I0_O)        0.099     3.951 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.951    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.728     2.873    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.926 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.471    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.500 r  BUFG_4/O
                         net (fo=8, routed)           0.848     4.348    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.812     3.536    
    SLICE_X61Y24         FDSE (Hold_fdse_C_D)         0.092     3.628    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.628    
                         arrival time                           3.951    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.774%)  route 0.251ns (66.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.348ns
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.637     2.379    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.429 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.929    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.955 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.537    idelay_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.128     3.665 r  FDPE_9/Q
                         net (fo=5, routed)           0.251     3.916    idelay_rst
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.728     2.873    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.926 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.471    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.500 r  BUFG_4/O
                         net (fo=8, routed)           0.848     4.348    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.779     3.569    
    SLICE_X61Y24         FDSE (Hold_fdse_C_S)        -0.072     3.497    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.497    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.774%)  route 0.251ns (66.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.348ns
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.637     2.379    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.429 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.929    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.955 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.537    idelay_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.128     3.665 r  FDPE_9/Q
                         net (fo=5, routed)           0.251     3.916    idelay_rst
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.728     2.873    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.926 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.471    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.500 r  BUFG_4/O
                         net (fo=8, routed)           0.848     4.348    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.779     3.569    
    SLICE_X61Y24         FDSE (Hold_fdse_C_S)        -0.072     3.497    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.497    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.774%)  route 0.251ns (66.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.348ns
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.637     2.379    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.429 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.929    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.955 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.537    idelay_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.128     3.665 r  FDPE_9/Q
                         net (fo=5, routed)           0.251     3.916    idelay_rst
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.728     2.873    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.926 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.471    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.500 r  BUFG_4/O
                         net (fo=8, routed)           0.848     4.348    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.779     3.569    
    SLICE_X61Y24         FDSE (Hold_fdse_C_S)        -0.072     3.497    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.497    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.774%)  route 0.251ns (66.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.348ns
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.637     2.379    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.429 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.929    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.955 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.537    idelay_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.128     3.665 r  FDPE_9/Q
                         net (fo=5, routed)           0.251     3.916    idelay_rst
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.728     2.873    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.926 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.471    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.500 r  BUFG_4/O
                         net (fo=8, routed)           0.848     4.348    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.779     3.569    
    SLICE_X61Y24         FDSE (Hold_fdse_C_S)        -0.072     3.497    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.497    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.226ns (49.348%)  route 0.232ns (50.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.348ns
    Source Clock Delay      (SCD):    3.536ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.637     2.379    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.429 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.929    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.955 r  BUFG_4/O
                         net (fo=8, routed)           0.581     3.536    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDSE (Prop_fdse_C_Q)         0.128     3.664 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     3.780    soc_crg_reset_counter[3]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.098     3.878 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     3.994    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.728     2.873    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.926 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.471    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.500 r  BUFG_4/O
                         net (fo=8, routed)           0.848     4.348    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.812     3.536    
    SLICE_X61Y24         FDSE (Hold_fdse_C_CE)       -0.039     3.497    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.497    
                         arrival time                           3.994    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.226ns (49.348%)  route 0.232ns (50.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.348ns
    Source Clock Delay      (SCD):    3.536ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.720     1.697    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.742 r  clk100_inst/O
                         net (fo=9, routed)           0.637     2.379    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.429 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.929    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.955 r  BUFG_4/O
                         net (fo=8, routed)           0.581     3.536    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDSE (Prop_fdse_C_Q)         0.128     3.664 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     3.780    soc_crg_reset_counter[3]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.098     3.878 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     3.994    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.025     2.089    clk100_IBUF_BUFG
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.145 r  clk100_inst/O
                         net (fo=9, routed)           0.728     2.873    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.926 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.471    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.500 r  BUFG_4/O
                         net (fo=8, routed)           0.848     4.348    idelay_clk
    SLICE_X61Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.812     3.536    
    SLICE_X61Y24         FDSE (Hold_fdse_C_CE)       -0.039     3.497    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.497    
                         arrival time                           3.994    
  -------------------------------------------------------------------
                         slack                                  0.497    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X62Y24     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X62Y24     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X61Y25     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X61Y24     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X61Y24     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X61Y24     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X61Y24     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X62Y24     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X62Y24     FDPE_9/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X61Y25     soc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X61Y24     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X61Y24     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X61Y24     soc_crg_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X61Y24     soc_crg_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X62Y24     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X62Y24     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X61Y25     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X62Y24     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X62Y24     FDPE_9/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X61Y25     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X61Y24     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X61Y24     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X61Y24     soc_crg_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X61Y24     soc_crg_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X62Y24     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X62Y24     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X61Y25     soc_crg_ic_reset_reg/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal        |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock           |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
clk100    | cpu_reset    | FDCE           | -        |    -0.116 (r) | FAST    |     2.175 (r) | SLOW    |                 |
clk100    | serial_rx    | FDRE           | -        |    -1.600 (r) | FAST    |     6.428 (r) | SLOW    | soc_crg_clkout0 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.894 (r) | FAST    |     8.702 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.822 (f) | FAST    |     8.702 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.891 (r) | FAST    |     8.699 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.819 (f) | FAST    |     8.699 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.904 (r) | FAST    |     8.712 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.832 (f) | FAST    |     8.712 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.905 (r) | FAST    |     8.711 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.833 (f) | FAST    |     8.711 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.893 (r) | FAST    |     8.701 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.821 (f) | FAST    |     8.701 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.922 (r) | FAST    |     8.728 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.850 (f) | FAST    |     8.728 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.922 (r) | FAST    |     8.728 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.850 (f) | FAST    |     8.728 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.894 (r) | FAST    |     8.702 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.822 (f) | FAST    |     8.702 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.900 (r) | FAST    |     8.700 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.828 (f) | FAST    |     8.700 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.896 (r) | FAST    |     8.695 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.824 (f) | FAST    |     8.695 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.897 (r) | FAST    |     8.702 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.825 (f) | FAST    |     8.702 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.897 (r) | FAST    |     8.698 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.825 (f) | FAST    |     8.698 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.883 (r) | FAST    |     8.688 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.811 (f) | FAST    |     8.688 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.882 (r) | FAST    |     8.683 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.810 (f) | FAST    |     8.683 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.898 (r) | FAST    |     8.703 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.826 (f) | FAST    |     8.703 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.887 (r) | FAST    |     8.688 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.815 (f) | FAST    |     8.688 (f) | SLOW    | soc_crg_clkout2 |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+


Output Ports Clock-to-out

----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
Reference | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal        |
Clock     | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock           |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
clk100    | ddram_dq[0]    | FDRE           | -     |     16.856 (r) | SLOW    |      5.350 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[1]    | FDRE           | -     |     17.158 (r) | SLOW    |      5.478 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[2]    | FDRE           | -     |     17.009 (r) | SLOW    |      5.411 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[3]    | FDRE           | -     |     16.224 (r) | SLOW    |      5.061 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[4]    | FDRE           | -     |     16.853 (r) | SLOW    |      5.337 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[5]    | FDRE           | -     |     16.578 (r) | SLOW    |      5.164 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[6]    | FDRE           | -     |     16.700 (r) | SLOW    |      5.239 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[7]    | FDRE           | -     |     16.551 (r) | SLOW    |      5.210 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[8]    | FDRE           | -     |     15.326 (r) | SLOW    |      4.666 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[9]    | FDRE           | -     |     15.306 (r) | SLOW    |      4.637 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[10]   | FDRE           | -     |     15.779 (r) | SLOW    |      4.872 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[11]   | FDRE           | -     |     15.475 (r) | SLOW    |      4.734 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[12]   | FDRE           | -     |     15.931 (r) | SLOW    |      4.955 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[13]   | FDRE           | -     |     15.163 (r) | SLOW    |      4.603 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[14]   | FDRE           | -     |     15.771 (r) | SLOW    |      4.865 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[15]   | FDRE           | -     |     15.475 (r) | SLOW    |      4.733 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[0] | FDRE           | -     |     15.849 (r) | SLOW    |      4.840 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[1] | FDRE           | -     |     15.144 (r) | SLOW    |      4.572 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[0] | FDRE           | -     |     15.850 (r) | SLOW    |      4.842 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[1] | FDRE           | -     |     15.145 (r) | SLOW    |      4.575 (r) | FAST    | soc_crg_clkout0 |
clk100    | serial_tx      | FDSE           | -     |     17.750 (r) | SLOW    |      6.006 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led0      | FDRE           | -     |     19.036 (r) | SLOW    |      6.324 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led1      | FDRE           | -     |     18.688 (r) | SLOW    |      6.261 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led2      | FDRE           | -     |     19.055 (r) | SLOW    |      6.196 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led3      | FDRE           | -     |     18.793 (r) | SLOW    |      6.247 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_a[0]     | OSERDESE2 (IO) | -     |     12.237 (r) | SLOW    |      4.106 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[1]     | OSERDESE2 (IO) | -     |     12.247 (r) | SLOW    |      4.112 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[2]     | OSERDESE2 (IO) | -     |     12.248 (r) | SLOW    |      4.115 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[3]     | OSERDESE2 (IO) | -     |     12.253 (r) | SLOW    |      4.119 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[4]     | OSERDESE2 (IO) | -     |     12.243 (r) | SLOW    |      4.107 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[5]     | OSERDESE2 (IO) | -     |     12.241 (r) | SLOW    |      4.104 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[6]     | OSERDESE2 (IO) | -     |     12.255 (r) | SLOW    |      4.119 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[7]     | OSERDESE2 (IO) | -     |     12.224 (r) | SLOW    |      4.087 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[8]     | OSERDESE2 (IO) | -     |     12.239 (r) | SLOW    |      4.101 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[9]     | OSERDESE2 (IO) | -     |     12.260 (r) | SLOW    |      4.124 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[10]    | OSERDESE2 (IO) | -     |     12.233 (r) | SLOW    |      4.097 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[11]    | OSERDESE2 (IO) | -     |     12.225 (r) | SLOW    |      4.087 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[12]    | OSERDESE2 (IO) | -     |     12.240 (r) | SLOW    |      4.102 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[13]    | OSERDESE2 (IO) | -     |     12.241 (r) | SLOW    |      4.104 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[0]    | OSERDESE2 (IO) | -     |     12.257 (r) | SLOW    |      4.123 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[1]    | OSERDESE2 (IO) | -     |     12.237 (r) | SLOW    |      4.107 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[2]    | OSERDESE2 (IO) | -     |     12.241 (r) | SLOW    |      4.111 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cas_n    | OSERDESE2 (IO) | -     |     12.248 (r) | SLOW    |      4.114 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cke      | OSERDESE2 (IO) | -     |     12.225 (r) | SLOW    |      4.096 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_n    | OSERDESE2 (IO) | -     |     12.305 (r) | SLOW    |      4.089 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_p    | OSERDESE2 (IO) | -     |     12.311 (r) | SLOW    |      4.095 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cs_n     | OSERDESE2 (IO) | -     |     12.225 (r) | SLOW    |      4.096 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[0]    | OSERDESE2 (IO) | -     |     12.246 (r) | SLOW    |      4.109 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[1]    | OSERDESE2 (IO) | -     |     12.257 (r) | SLOW    |      4.121 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[0]    | OSERDESE2 (IO) | -     |     13.153 (r) | SLOW    |      3.801 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[1]    | OSERDESE2 (IO) | -     |     13.153 (r) | SLOW    |      3.804 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[2]    | OSERDESE2 (IO) | -     |     13.154 (r) | SLOW    |      3.793 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[3]    | OSERDESE2 (IO) | -     |     13.151 (r) | SLOW    |      3.789 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[4]    | OSERDESE2 (IO) | -     |     13.152 (r) | SLOW    |      3.800 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[5]    | OSERDESE2 (IO) | -     |     13.151 (r) | SLOW    |      3.772 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[6]    | OSERDESE2 (IO) | -     |     13.151 (r) | SLOW    |      3.772 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[7]    | OSERDESE2 (IO) | -     |     13.152 (r) | SLOW    |      3.799 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[8]    | OSERDESE2 (IO) | -     |     13.140 (r) | SLOW    |      3.783 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[9]    | OSERDESE2 (IO) | -     |     13.137 (r) | SLOW    |      3.783 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[10]   | OSERDESE2 (IO) | -     |     13.147 (r) | SLOW    |      3.792 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[11]   | OSERDESE2 (IO) | -     |     13.140 (r) | SLOW    |      3.786 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[12]   | OSERDESE2 (IO) | -     |     13.148 (r) | SLOW    |      3.806 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[13]   | OSERDESE2 (IO) | -     |     13.139 (r) | SLOW    |      3.799 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[14]   | OSERDESE2 (IO) | -     |     13.147 (r) | SLOW    |      3.791 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[15]   | OSERDESE2 (IO) | -     |     13.139 (r) | SLOW    |      3.794 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_odt      | OSERDESE2 (IO) | -     |     12.229 (r) | SLOW    |      4.093 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ras_n    | OSERDESE2 (IO) | -     |     12.234 (r) | SLOW    |      4.104 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_reset_n  | OSERDESE2 (IO) | -     |     12.227 (r) | SLOW    |      4.089 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_we_n     | OSERDESE2 (IO) | -     |     12.218 (r) | SLOW    |      4.081 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |     13.776 (r) | SLOW    |      4.415 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |     13.769 (r) | SLOW    |      4.419 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |     13.777 (r) | SLOW    |      4.417 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |     13.770 (r) | SLOW    |      4.421 (r) | FAST    | soc_crg_clkout3 |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         9.456 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 5.918 ns
Ideal Clock Offset to Actual Clock: 5.769 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -2.894 (r) | FAST    |   8.702 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -2.822 (f) | FAST    |   8.702 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.891 (r) | FAST    |   8.699 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.819 (f) | FAST    |   8.699 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.904 (r) | FAST    |   8.712 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.832 (f) | FAST    |   8.712 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.905 (r) | FAST    |   8.711 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.833 (f) | FAST    |   8.711 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.893 (r) | FAST    |   8.701 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.821 (f) | FAST    |   8.701 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.922 (r) | FAST    |   8.728 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.850 (f) | FAST    |   8.728 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.922 (r) | FAST    |   8.728 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.850 (f) | FAST    |   8.728 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.894 (r) | FAST    |   8.702 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.822 (f) | FAST    |   8.702 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.900 (r) | FAST    |   8.700 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.828 (f) | FAST    |   8.700 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.896 (r) | FAST    |   8.695 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.824 (f) | FAST    |   8.695 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.897 (r) | FAST    |   8.702 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.825 (f) | FAST    |   8.702 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.897 (r) | FAST    |   8.698 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.825 (f) | FAST    |   8.698 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.883 (r) | FAST    |   8.688 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.811 (f) | FAST    |   8.688 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.882 (r) | FAST    |   8.683 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.810 (f) | FAST    |   8.683 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.898 (r) | FAST    |   8.703 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.826 (f) | FAST    |   8.703 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.887 (r) | FAST    |   8.688 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.815 (f) | FAST    |   8.688 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -2.810 (f) | FAST    |   8.728 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.037 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   12.237 (r) | SLOW    |   4.106 (r) | FAST    |    0.019 |
ddram_a[1]         |   12.247 (r) | SLOW    |   4.112 (r) | FAST    |    0.025 |
ddram_a[2]         |   12.248 (r) | SLOW    |   4.115 (r) | FAST    |    0.028 |
ddram_a[3]         |   12.253 (r) | SLOW    |   4.119 (r) | FAST    |    0.032 |
ddram_a[4]         |   12.243 (r) | SLOW    |   4.107 (r) | FAST    |    0.020 |
ddram_a[5]         |   12.241 (r) | SLOW    |   4.104 (r) | FAST    |    0.017 |
ddram_a[6]         |   12.255 (r) | SLOW    |   4.119 (r) | FAST    |    0.032 |
ddram_a[7]         |   12.224 (r) | SLOW    |   4.087 (r) | FAST    |    0.000 |
ddram_a[8]         |   12.239 (r) | SLOW    |   4.101 (r) | FAST    |    0.014 |
ddram_a[9]         |   12.260 (r) | SLOW    |   4.124 (r) | FAST    |    0.037 |
ddram_a[10]        |   12.233 (r) | SLOW    |   4.097 (r) | FAST    |    0.010 |
ddram_a[11]        |   12.225 (r) | SLOW    |   4.087 (r) | FAST    |    0.000 |
ddram_a[12]        |   12.240 (r) | SLOW    |   4.102 (r) | FAST    |    0.015 |
ddram_a[13]        |   12.241 (r) | SLOW    |   4.104 (r) | FAST    |    0.017 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.260 (r) | SLOW    |   4.087 (r) | FAST    |    0.037 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.020 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   12.257 (r) | SLOW    |   4.123 (r) | FAST    |    0.020 |
ddram_ba[1]        |   12.237 (r) | SLOW    |   4.107 (r) | FAST    |    0.000 |
ddram_ba[2]        |   12.241 (r) | SLOW    |   4.111 (r) | FAST    |    0.004 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.257 (r) | SLOW    |   4.107 (r) | FAST    |    0.020 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.012 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   12.246 (r) | SLOW    |   4.109 (r) | FAST    |    0.000 |
ddram_dm[1]        |   12.257 (r) | SLOW    |   4.121 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.257 (r) | SLOW    |   4.109 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 1.995 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   16.856 (r) | SLOW    |   3.801 (r) | FAST    |    1.693 |
ddram_dq[1]        |   17.158 (r) | SLOW    |   3.804 (r) | FAST    |    1.995 |
ddram_dq[2]        |   17.009 (r) | SLOW    |   3.793 (r) | FAST    |    1.846 |
ddram_dq[3]        |   16.224 (r) | SLOW    |   3.789 (r) | FAST    |    1.061 |
ddram_dq[4]        |   16.853 (r) | SLOW    |   3.800 (r) | FAST    |    1.690 |
ddram_dq[5]        |   16.578 (r) | SLOW    |   3.772 (r) | FAST    |    1.415 |
ddram_dq[6]        |   16.700 (r) | SLOW    |   3.772 (r) | FAST    |    1.537 |
ddram_dq[7]        |   16.551 (r) | SLOW    |   3.799 (r) | FAST    |    1.388 |
ddram_dq[8]        |   15.326 (r) | SLOW    |   3.783 (r) | FAST    |    0.162 |
ddram_dq[9]        |   15.306 (r) | SLOW    |   3.783 (r) | FAST    |    0.143 |
ddram_dq[10]       |   15.779 (r) | SLOW    |   3.792 (r) | FAST    |    0.615 |
ddram_dq[11]       |   15.475 (r) | SLOW    |   3.786 (r) | FAST    |    0.312 |
ddram_dq[12]       |   15.931 (r) | SLOW    |   3.806 (r) | FAST    |    0.768 |
ddram_dq[13]       |   15.163 (r) | SLOW    |   3.799 (r) | FAST    |    0.028 |
ddram_dq[14]       |   15.771 (r) | SLOW    |   3.791 (r) | FAST    |    0.608 |
ddram_dq[15]       |   15.475 (r) | SLOW    |   3.794 (r) | FAST    |    0.311 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   17.158 (r) | SLOW    |   3.772 (r) | FAST    |    1.995 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.706 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   15.849 (r) | SLOW    |   4.415 (r) | FAST    |    0.705 |
ddram_dqs_n[1]     |   15.144 (r) | SLOW    |   4.419 (r) | FAST    |    0.004 |
ddram_dqs_p[0]     |   15.850 (r) | SLOW    |   4.417 (r) | FAST    |    0.706 |
ddram_dqs_p[1]     |   15.145 (r) | SLOW    |   4.421 (r) | FAST    |    0.006 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   15.850 (r) | SLOW    |   4.415 (r) | FAST    |    0.706 |
-------------------+--------------+---------+-------------+---------+----------+




