--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 5.226 ns
From           : rst
To             : phase:inst1|fre[7]
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 11.152 ns
From           : count:inst|num[14]
To             : M[14]
From Clock     : clkm
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 6.467 ns
From           : clk
To             : DAC
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -3.610 ns
From           : car
To             : count:inst|num[0]
From Clock     : --
To Clock       : clkm
Failed Paths   : 0

Type           : Clock Setup: 'clkm'
Slack          : N/A
Required Time  : None
Actual Time    : 82.97 MHz ( period = 12.053 ns )
From           : count:inst|num[1]
To             : count:inst|temp[11]
From Clock     : clkm
To Clock       : clkm
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 180.05 MHz ( period = 5.554 ns )
From           : sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7
To             : sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[9]
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

