Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri May 23 16:14:13 2025
| Host         : vid-Legion-5-15ACH6H running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file microblaze_v_preset_wrapper_timing_summary_routed.rpt -pb microblaze_v_preset_wrapper_timing_summary_routed.pb -rpx microblaze_v_preset_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : microblaze_v_preset_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                   Violations  
--------  --------  ----------------------------  ----------  
LUTAR-1   Warning   LUT drives async reset alert  2           
TIMING-9  Warning   Unknown CDC Logic             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.309        0.000                      0                11590        0.121        0.000                      0                11590        3.000        0.000                       0                  4060  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                               ------------       ----------      --------------
microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                            {0.000 16.666}     33.333          30.000          
  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {0.000 33.333}     66.666          15.000          
microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                         {0.000 16.666}     33.333          30.000          
sys_clock                                                                                                           {0.000 5.000}      10.000          100.000         
  clk_out1_microblaze_v_preset_clk_wiz_1_0                                                                          {0.000 6.250}      12.500          80.000          
  clkfbout_microblaze_v_preset_clk_wiz_1_0                                                                          {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                                  6.666        0.000                      0                  427        0.122        0.000                      0                  427       15.686        0.000                       0                   282  
  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O       56.361        0.000                      0                   88        0.255        0.000                      0                   88       32.833        0.000                       0                    99  
sys_clock                                                                                                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_microblaze_v_preset_clk_wiz_1_0                                                                                0.309        0.000                      0                11075        0.121        0.000                      0                11075        5.000        0.000                       0                  3675  
  clkfbout_microblaze_v_preset_clk_wiz_1_0                                                                                                                                                                                                                            7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                        From Clock                                                                                                        To Clock                                                                                                        
----------                                                                                                        ----------                                                                                                        --------                                                                                                        
(none)                                                                                                                                                                                                                              clk_out1_microblaze_v_preset_clk_wiz_1_0                                                                          
(none)                                                                                                            clk_out1_microblaze_v_preset_clk_wiz_1_0                                                                          clk_out1_microblaze_v_preset_clk_wiz_1_0                                                                          
(none)                                                                                                            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  clk_out1_microblaze_v_preset_clk_wiz_1_0                                                                          
(none)                                                                                                            microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          clk_out1_microblaze_v_preset_clk_wiz_1_0                                                                          
(none)                                                                                                            clk_out1_microblaze_v_preset_clk_wiz_1_0                                                                          microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  
(none)                                                                                                            microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  
(none)                                                                                                                                                                                                                              microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          
(none)                                                                                                            clk_out1_microblaze_v_preset_clk_wiz_1_0                                                                          microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          
(none)                                                                                                            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          
(none)                                                                                                            microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                       microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                From Clock                                                                To Clock                                                                
----------                                                                ----------                                                                --------                                                                
(none)                                                                    clk_out1_microblaze_v_preset_clk_wiz_1_0                                                                                                            
(none)                                                                    clkfbout_microblaze_v_preset_clk_wiz_1_0                                                                                                            
(none)                                                                                                                                              clk_out1_microblaze_v_preset_clk_wiz_1_0                                  
(none)                                                                                                                                              microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  To Clock:  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Setup :            0  Failing Endpoints,  Worst Slack        6.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.666ns  (required time - arrival time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        9.870ns  (logic 1.451ns (14.701%)  route 8.419ns (85.299%))
  Logic Levels:           8  (LUT4=1 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 36.457 - 33.333 ) 
    Source Clock Delay      (SCD):    3.515ns = ( 20.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799    18.465    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.561 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.620    20.181    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X47Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.459    20.640 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.382    22.023    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.124    22.147 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.197    23.344    <hidden>
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124    23.468 f  <hidden>
                         net (fo=2, routed)           0.991    24.459    <hidden>
    SLICE_X44Y41         LUT6 (Prop_lut6_I3_O)        0.124    24.583 r  <hidden>
                         net (fo=1, routed)           0.976    25.559    <hidden>
    SLICE_X42Y33         LUT6 (Prop_lut6_I5_O)        0.124    25.683 f  <hidden>
                         net (fo=1, routed)           0.831    26.514    <hidden>
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    26.638 r  <hidden>
                         net (fo=3, routed)           1.341    27.979    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I1_O)        0.124    28.103 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8/O
                         net (fo=1, routed)           0.444    28.547    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124    28.671 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4/O
                         net (fo=1, routed)           0.521    29.192    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.124    29.316 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.736    30.052    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm
    SLICE_X48Y73         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538    34.871    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.962 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.495    36.457    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X48Y73         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/C
                         clock pessimism              0.363    36.820    
                         clock uncertainty           -0.035    36.785    
    SLICE_X48Y73         FDRE (Setup_fdre_C_D)       -0.067    36.718    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg
  -------------------------------------------------------------------
                         required time                         36.718    
                         arrival time                         -30.052    
  -------------------------------------------------------------------
                         slack                                  6.666    

Slack (MET) :             6.766ns  (required time - arrival time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        10.050ns  (logic 1.601ns (15.931%)  route 8.449ns (84.069%))
  Logic Levels:           9  (LUT4=2 LUT6=7)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 36.692 - 33.333 ) 
    Source Clock Delay      (SCD):    3.515ns = ( 20.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799    18.465    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.561 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.620    20.181    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X47Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.459    20.640 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.382    22.023    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.124    22.147 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.197    23.344    <hidden>
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124    23.468 f  <hidden>
                         net (fo=2, routed)           0.991    24.459    <hidden>
    SLICE_X44Y41         LUT6 (Prop_lut6_I3_O)        0.124    24.583 r  <hidden>
                         net (fo=1, routed)           0.976    25.559    <hidden>
    SLICE_X42Y33         LUT6 (Prop_lut6_I5_O)        0.124    25.683 f  <hidden>
                         net (fo=1, routed)           0.831    26.514    <hidden>
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    26.638 r  <hidden>
                         net (fo=3, routed)           1.341    27.979    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I1_O)        0.124    28.103 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8/O
                         net (fo=1, routed)           0.444    28.547    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124    28.671 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4/O
                         net (fo=1, routed)           0.521    29.192    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.124    29.316 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.765    30.081    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm
    SLICE_X44Y65         LUT4 (Prop_lut4_I0_O)        0.150    30.231 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1/O
                         net (fo=1, routed)           0.000    30.231    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1_n_0
    SLICE_X44Y65         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538    34.871    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.962 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    35.095    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.186 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.506    36.692    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X44Y65         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/C
                         clock pessimism              0.266    36.958    
                         clock uncertainty           -0.035    36.923    
    SLICE_X44Y65         FDRE (Setup_fdre_C_D)        0.075    36.998    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]
  -------------------------------------------------------------------
                         required time                         36.998    
                         arrival time                         -30.231    
  -------------------------------------------------------------------
                         slack                                  6.766    

Slack (MET) :             9.019ns  (required time - arrival time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        7.752ns  (logic 1.203ns (15.519%)  route 6.549ns (84.481%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 36.693 - 33.333 ) 
    Source Clock Delay      (SCD):    3.515ns = ( 20.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799    18.465    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.561 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.620    20.181    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X47Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.459    20.640 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.382    22.023    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.124    22.147 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.197    23.344    <hidden>
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124    23.468 f  <hidden>
                         net (fo=2, routed)           0.991    24.459    <hidden>
    SLICE_X44Y41         LUT6 (Prop_lut6_I3_O)        0.124    24.583 r  <hidden>
                         net (fo=1, routed)           0.976    25.559    <hidden>
    SLICE_X42Y33         LUT6 (Prop_lut6_I5_O)        0.124    25.683 f  <hidden>
                         net (fo=1, routed)           0.831    26.514    <hidden>
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    26.638 r  <hidden>
                         net (fo=3, routed)           1.171    27.809    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X47Y61         LUT3 (Prop_lut3_I0_O)        0.124    27.933 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0[0]_i_1/O
                         net (fo=1, routed)           0.000    27.933    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0[0]_i_1_n_0
    SLICE_X47Y61         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538    34.871    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.962 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    35.095    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.186 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.507    36.693    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X47Y61         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/C
                         clock pessimism              0.266    36.959    
                         clock uncertainty           -0.035    36.924    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)        0.029    36.953    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                         -27.933    
  -------------------------------------------------------------------
                         slack                                  9.019    

Slack (MET) :             12.046ns  (required time - arrival time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        4.696ns  (logic 0.459ns (9.775%)  route 4.237ns (90.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 36.862 - 33.333 ) 
    Source Clock Delay      (SCD):    3.515ns = ( 20.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799    18.465    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.561 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.620    20.181    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X47Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.459    20.640 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=137, routed)         4.237    24.877    <hidden>
    SLICE_X38Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538    34.871    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.962 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    35.095    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.186 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.676    36.861    <hidden>
    SLICE_X38Y12         FDRE                                         r  <hidden>
                         clock pessimism              0.266    37.127    
                         clock uncertainty           -0.035    37.092    
    SLICE_X38Y12         FDRE (Setup_fdre_C_CE)      -0.169    36.923    <hidden>
  -------------------------------------------------------------------
                         required time                         36.923    
                         arrival time                         -24.877    
  -------------------------------------------------------------------
                         slack                                 12.046    

Slack (MET) :             12.046ns  (required time - arrival time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        4.696ns  (logic 0.459ns (9.775%)  route 4.237ns (90.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 36.862 - 33.333 ) 
    Source Clock Delay      (SCD):    3.515ns = ( 20.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799    18.465    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.561 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.620    20.181    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X47Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.459    20.640 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=137, routed)         4.237    24.877    <hidden>
    SLICE_X38Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538    34.871    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.962 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    35.095    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.186 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.676    36.861    <hidden>
    SLICE_X38Y12         FDRE                                         r  <hidden>
                         clock pessimism              0.266    37.127    
                         clock uncertainty           -0.035    37.092    
    SLICE_X38Y12         FDRE (Setup_fdre_C_CE)      -0.169    36.923    <hidden>
  -------------------------------------------------------------------
                         required time                         36.923    
                         arrival time                         -24.877    
  -------------------------------------------------------------------
                         slack                                 12.046    

Slack (MET) :             12.046ns  (required time - arrival time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        4.696ns  (logic 0.459ns (9.775%)  route 4.237ns (90.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 36.862 - 33.333 ) 
    Source Clock Delay      (SCD):    3.515ns = ( 20.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799    18.465    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.561 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.620    20.181    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X47Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.459    20.640 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=137, routed)         4.237    24.877    <hidden>
    SLICE_X38Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538    34.871    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.962 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    35.095    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.186 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.676    36.861    <hidden>
    SLICE_X38Y12         FDRE                                         r  <hidden>
                         clock pessimism              0.266    37.127    
                         clock uncertainty           -0.035    37.092    
    SLICE_X38Y12         FDRE (Setup_fdre_C_CE)      -0.169    36.923    <hidden>
  -------------------------------------------------------------------
                         required time                         36.923    
                         arrival time                         -24.877    
  -------------------------------------------------------------------
                         slack                                 12.046    

Slack (MET) :             12.046ns  (required time - arrival time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        4.696ns  (logic 0.459ns (9.775%)  route 4.237ns (90.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 36.862 - 33.333 ) 
    Source Clock Delay      (SCD):    3.515ns = ( 20.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799    18.465    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.561 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.620    20.181    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X47Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.459    20.640 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=137, routed)         4.237    24.877    <hidden>
    SLICE_X38Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538    34.871    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.962 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    35.095    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.186 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.676    36.861    <hidden>
    SLICE_X38Y12         FDRE                                         r  <hidden>
                         clock pessimism              0.266    37.127    
                         clock uncertainty           -0.035    37.092    
    SLICE_X38Y12         FDRE (Setup_fdre_C_CE)      -0.169    36.923    <hidden>
  -------------------------------------------------------------------
                         required time                         36.923    
                         arrival time                         -24.877    
  -------------------------------------------------------------------
                         slack                                 12.046    

Slack (MET) :             12.192ns  (required time - arrival time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        4.512ns  (logic 0.459ns (10.172%)  route 4.053ns (89.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.528ns = ( 36.861 - 33.333 ) 
    Source Clock Delay      (SCD):    3.515ns = ( 20.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799    18.465    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.561 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.620    20.181    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X47Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.459    20.640 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=137, routed)         4.053    24.694    <hidden>
    SLICE_X33Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538    34.871    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.962 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    35.095    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.186 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.675    36.861    <hidden>
    SLICE_X33Y17         FDRE                                         r  <hidden>
                         clock pessimism              0.266    37.126    
                         clock uncertainty           -0.035    37.091    
    SLICE_X33Y17         FDRE (Setup_fdre_C_CE)      -0.205    36.886    <hidden>
  -------------------------------------------------------------------
                         required time                         36.886    
                         arrival time                         -24.694    
  -------------------------------------------------------------------
                         slack                                 12.192    

Slack (MET) :             12.192ns  (required time - arrival time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        4.512ns  (logic 0.459ns (10.172%)  route 4.053ns (89.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.528ns = ( 36.861 - 33.333 ) 
    Source Clock Delay      (SCD):    3.515ns = ( 20.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799    18.465    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.561 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.620    20.181    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X47Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.459    20.640 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=137, routed)         4.053    24.694    <hidden>
    SLICE_X33Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538    34.871    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.962 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    35.095    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.186 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.675    36.861    <hidden>
    SLICE_X33Y17         FDRE                                         r  <hidden>
                         clock pessimism              0.266    37.126    
                         clock uncertainty           -0.035    37.091    
    SLICE_X33Y17         FDRE (Setup_fdre_C_CE)      -0.205    36.886    <hidden>
  -------------------------------------------------------------------
                         required time                         36.886    
                         arrival time                         -24.694    
  -------------------------------------------------------------------
                         slack                                 12.192    

Slack (MET) :             12.192ns  (required time - arrival time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        4.512ns  (logic 0.459ns (10.172%)  route 4.053ns (89.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.528ns = ( 36.861 - 33.333 ) 
    Source Clock Delay      (SCD):    3.515ns = ( 20.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799    18.465    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.561 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.620    20.181    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X47Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.459    20.640 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=137, routed)         4.053    24.694    <hidden>
    SLICE_X33Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538    34.871    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.962 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    35.095    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.186 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.675    36.861    <hidden>
    SLICE_X33Y17         FDRE                                         r  <hidden>
                         clock pessimism              0.266    37.126    
                         clock uncertainty           -0.035    37.091    
    SLICE_X33Y17         FDRE (Setup_fdre_C_CE)      -0.205    36.886    <hidden>
  -------------------------------------------------------------------
                         required time                         36.886    
                         arrival time                         -24.694    
  -------------------------------------------------------------------
                         slack                                 12.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.726     0.726    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.752 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.554     1.305    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X57Y79         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.141     1.446 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[11]/Q
                         net (fo=1, routed)           0.056     1.502    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid__0[11]
    SLICE_X57Y79         FDSE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.822     1.699    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X57Y79         FDSE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[10]/C
                         clock pessimism             -0.394     1.305    
    SLICE_X57Y79         FDSE (Hold_fdse_C_D)         0.075     1.380    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_5/D
                            (rising edge-triggered cell SRL16E clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.726     0.726    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.752 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.554     1.305    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X57Y79         FDSE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDSE (Prop_fdse_C_Q)         0.141     1.446 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[20]/Q
                         net (fo=1, routed)           0.116     1.563    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid__0[20]
    SLICE_X56Y79         SRL16E                                       r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_5/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.822     1.699    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X56Y79         SRL16E                                       r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_5/CLK
                         clock pessimism             -0.381     1.318    
    SLICE_X56Y79         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.435    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_5
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.360%)  route 0.123ns (46.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.731    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.757 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.565     1.321    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y59         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.141     1.462 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[34]/Q
                         net (fo=4, routed)           0.123     1.585    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[0]
    SLICE_X42Y59         SRL16E                                       r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.850    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.879 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.835     1.713    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X42Y59         SRL16E                                       r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
                         clock pessimism             -0.376     1.337    
    SLICE_X42Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.454    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.731    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.757 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.628     1.385    <hidden>
    SLICE_X47Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141     1.526 f  <hidden>
                         net (fo=1, routed)           0.087     1.613    <hidden>
    SLICE_X46Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.658 r  <hidden>
                         net (fo=1, routed)           0.000     1.658    <hidden>
    SLICE_X46Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.850    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.879 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.903     1.781    <hidden>
    SLICE_X46Y39         FDRE                                         r  <hidden>
                         clock pessimism             -0.383     1.398    
    SLICE_X46Y39         FDRE (Hold_fdre_C_D)         0.120     1.518    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.726     0.726    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.752 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.553     1.304    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X55Y79         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141     1.445 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[25]/Q
                         net (fo=1, routed)           0.117     1.562    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid__0[25]
    SLICE_X57Y79         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.822     1.699    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X57Y79         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[24]/C
                         clock pessimism             -0.360     1.339    
    SLICE_X57Y79         FDRE (Hold_fdre_C_D)         0.076     1.415    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.080%)  route 0.394ns (67.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.558     1.258    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X43Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     1.399 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_reg/Q
                         net (fo=24, routed)          0.394     1.793    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_reg_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.838 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1/O
                         net (fo=1, routed)           0.000     1.838    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1_n_0
    SLICE_X44Y65         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.850    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.879 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.830     1.708    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X44Y65         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/C
                         clock pessimism             -0.116     1.592    
    SLICE_X44Y65         FDRE (Hold_fdre_C_D)         0.092     1.684    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.164ns (28.638%)  route 0.409ns (71.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.731    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.757 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.563     1.319    <hidden>
    SLICE_X50Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164     1.483 r  <hidden>
                         net (fo=3, routed)           0.409     1.892    <hidden>
    SLICE_X49Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.850    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.879 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.905     1.783    <hidden>
    SLICE_X49Y45         FDRE                                         r  <hidden>
                         clock pessimism             -0.127     1.656    
    SLICE_X49Y45         FDRE (Hold_fdre_C_D)         0.072     1.728    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.731    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.757 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.559     1.315    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X46Y66         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164     1.479 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_reg[15]/Q
                         net (fo=1, routed)           0.082     1.561    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode[15]
    SLICE_X47Y66         LUT2 (Prop_lut2_I0_O)        0.048     1.609 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode[14]_i_1/O
                         net (fo=1, routed)           0.000     1.609    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode[14]_i_1_n_0
    SLICE_X47Y66         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.850    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.879 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.828     1.706    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X47Y66         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_reg[14]/C
                         clock pessimism             -0.378     1.328    
    SLICE_X47Y66         FDRE (Hold_fdre_C_D)         0.107     1.435    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dtmcs_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.615%)  route 0.071ns (25.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.558     1.258    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.164     1.422 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[1]/Q
                         net (fo=5, routed)           0.071     1.493    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg_n_0_[1]
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.045     1.538 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dtmcs_i_1/O
                         net (fo=1, routed)           0.000     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_dtmcs
    SLICE_X43Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dtmcs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.826     1.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X43Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dtmcs_reg/C
                         clock pessimism             -0.371     1.271    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.092     1.363    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dtmcs_reg
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FSM_onehot_Test_Access_Port.state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FSM_onehot_Test_Access_Port.state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.422%)  route 0.109ns (36.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.557     1.257    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y70         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FSM_onehot_Test_Access_Port.state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.141     1.398 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FSM_onehot_Test_Access_Port.state_reg[3]/Q
                         net (fo=6, routed)           0.109     1.507    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FSM_onehot_Test_Access_Port.state_reg_n_0_[3]
    SLICE_X44Y70         LUT2 (Prop_lut2_I0_O)        0.048     1.555 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FSM_onehot_Test_Access_Port.state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.555    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FSM_onehot_Test_Access_Port.state[4]_i_1_n_0
    SLICE_X44Y70         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FSM_onehot_Test_Access_Port.state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.825     1.641    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X44Y70         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FSM_onehot_Test_Access_Port.state_reg[4]/C
                         clock pessimism             -0.371     1.270    
    SLICE_X44Y70         FDRE (Hold_fdre_C_D)         0.107     1.377    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FSM_onehot_Test_Access_Port.state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/I
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X40Y80   microblaze_v_preset_i/mdm_riscv_0/U0/Internal_BSCANID.bscanid_done_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X40Y80   microblaze_v_preset_i/mdm_riscv_0/U0/Internal_BSCANID.bscanid_sel_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X55Y86   microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X55Y86   microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X55Y86   microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X55Y86   microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X55Y86   microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y79   microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y79   microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y79   microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y79   microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y79   microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y79   microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y59   microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X42Y59   microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y60   microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y60   microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y79   microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X56Y79   microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y79   microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X56Y79   microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y79   microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X56Y79   microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y59   microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y59   microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y60   microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y60   microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK



---------------------------------------------------------------------------------------------------
From Clock:  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O

Setup :            0  Failing Endpoints,  Worst Slack       56.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.361ns  (required time - arrival time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        10.120ns  (logic 1.710ns (16.897%)  route 8.410ns (83.103%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns = ( 73.373 - 66.666 ) 
    Source Clock Delay      (SCD):    7.368ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.630     7.368    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X46Y59         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     7.886 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.991     8.877    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X45Y58         LUT4 (Prop_lut4_I3_O)        0.124     9.001 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=7, routed)           0.944     9.945    <hidden>
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.069 r  <hidden>
                         net (fo=2, routed)           0.847    10.916    <hidden>
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.118    11.034 f  <hidden>
                         net (fo=6, routed)           0.760    11.794    <hidden>
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.326    12.120 r  <hidden>
                         net (fo=6, routed)           1.374    13.494    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.152    13.646 r  <hidden>
                         net (fo=4, routed)           0.842    14.487    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348    14.835 r  <hidden>
                         net (fo=32, routed)          2.653    17.488    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538    68.204    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.295 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498    69.793    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370    70.163 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441    71.604    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    71.695 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.678    73.373    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.717    74.090    
                         clock uncertainty           -0.035    74.054    
    SLICE_X31Y14         FDRE (Setup_fdre_C_CE)      -0.205    73.849    <hidden>
  -------------------------------------------------------------------
                         required time                         73.849    
                         arrival time                         -17.488    
  -------------------------------------------------------------------
                         slack                                 56.361    

Slack (MET) :             56.361ns  (required time - arrival time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        10.120ns  (logic 1.710ns (16.897%)  route 8.410ns (83.103%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns = ( 73.373 - 66.666 ) 
    Source Clock Delay      (SCD):    7.368ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.630     7.368    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X46Y59         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     7.886 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.991     8.877    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X45Y58         LUT4 (Prop_lut4_I3_O)        0.124     9.001 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=7, routed)           0.944     9.945    <hidden>
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.069 r  <hidden>
                         net (fo=2, routed)           0.847    10.916    <hidden>
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.118    11.034 f  <hidden>
                         net (fo=6, routed)           0.760    11.794    <hidden>
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.326    12.120 r  <hidden>
                         net (fo=6, routed)           1.374    13.494    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.152    13.646 r  <hidden>
                         net (fo=4, routed)           0.842    14.487    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348    14.835 r  <hidden>
                         net (fo=32, routed)          2.653    17.488    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538    68.204    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.295 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498    69.793    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370    70.163 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441    71.604    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    71.695 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.678    73.373    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.717    74.090    
                         clock uncertainty           -0.035    74.054    
    SLICE_X31Y14         FDRE (Setup_fdre_C_CE)      -0.205    73.849    <hidden>
  -------------------------------------------------------------------
                         required time                         73.849    
                         arrival time                         -17.488    
  -------------------------------------------------------------------
                         slack                                 56.361    

Slack (MET) :             56.361ns  (required time - arrival time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        10.120ns  (logic 1.710ns (16.897%)  route 8.410ns (83.103%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns = ( 73.373 - 66.666 ) 
    Source Clock Delay      (SCD):    7.368ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.630     7.368    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X46Y59         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     7.886 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.991     8.877    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X45Y58         LUT4 (Prop_lut4_I3_O)        0.124     9.001 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=7, routed)           0.944     9.945    <hidden>
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.069 r  <hidden>
                         net (fo=2, routed)           0.847    10.916    <hidden>
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.118    11.034 f  <hidden>
                         net (fo=6, routed)           0.760    11.794    <hidden>
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.326    12.120 r  <hidden>
                         net (fo=6, routed)           1.374    13.494    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.152    13.646 r  <hidden>
                         net (fo=4, routed)           0.842    14.487    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348    14.835 r  <hidden>
                         net (fo=32, routed)          2.653    17.488    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538    68.204    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.295 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498    69.793    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370    70.163 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441    71.604    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    71.695 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.678    73.373    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.717    74.090    
                         clock uncertainty           -0.035    74.054    
    SLICE_X31Y14         FDRE (Setup_fdre_C_CE)      -0.205    73.849    <hidden>
  -------------------------------------------------------------------
                         required time                         73.849    
                         arrival time                         -17.488    
  -------------------------------------------------------------------
                         slack                                 56.361    

Slack (MET) :             56.361ns  (required time - arrival time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        10.120ns  (logic 1.710ns (16.897%)  route 8.410ns (83.103%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns = ( 73.373 - 66.666 ) 
    Source Clock Delay      (SCD):    7.368ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.630     7.368    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X46Y59         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     7.886 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.991     8.877    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X45Y58         LUT4 (Prop_lut4_I3_O)        0.124     9.001 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=7, routed)           0.944     9.945    <hidden>
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.069 r  <hidden>
                         net (fo=2, routed)           0.847    10.916    <hidden>
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.118    11.034 f  <hidden>
                         net (fo=6, routed)           0.760    11.794    <hidden>
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.326    12.120 r  <hidden>
                         net (fo=6, routed)           1.374    13.494    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.152    13.646 r  <hidden>
                         net (fo=4, routed)           0.842    14.487    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348    14.835 r  <hidden>
                         net (fo=32, routed)          2.653    17.488    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538    68.204    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.295 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498    69.793    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370    70.163 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441    71.604    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    71.695 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.678    73.373    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.717    74.090    
                         clock uncertainty           -0.035    74.054    
    SLICE_X31Y14         FDRE (Setup_fdre_C_CE)      -0.205    73.849    <hidden>
  -------------------------------------------------------------------
                         required time                         73.849    
                         arrival time                         -17.488    
  -------------------------------------------------------------------
                         slack                                 56.361    

Slack (MET) :             56.500ns  (required time - arrival time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        9.980ns  (logic 1.710ns (17.134%)  route 8.270ns (82.866%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.706ns = ( 73.372 - 66.666 ) 
    Source Clock Delay      (SCD):    7.368ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.630     7.368    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X46Y59         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     7.886 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.991     8.877    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X45Y58         LUT4 (Prop_lut4_I3_O)        0.124     9.001 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=7, routed)           0.944     9.945    <hidden>
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.069 r  <hidden>
                         net (fo=2, routed)           0.847    10.916    <hidden>
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.118    11.034 f  <hidden>
                         net (fo=6, routed)           0.760    11.794    <hidden>
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.326    12.120 r  <hidden>
                         net (fo=6, routed)           1.374    13.494    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.152    13.646 r  <hidden>
                         net (fo=4, routed)           0.842    14.487    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348    14.835 r  <hidden>
                         net (fo=32, routed)          2.513    17.348    <hidden>
    SLICE_X31Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538    68.204    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.295 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498    69.793    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370    70.163 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441    71.604    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    71.695 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.677    73.372    <hidden>
    SLICE_X31Y15         FDRE                                         r  <hidden>
                         clock pessimism              0.717    74.089    
                         clock uncertainty           -0.035    74.053    
    SLICE_X31Y15         FDRE (Setup_fdre_C_CE)      -0.205    73.848    <hidden>
  -------------------------------------------------------------------
                         required time                         73.848    
                         arrival time                         -17.348    
  -------------------------------------------------------------------
                         slack                                 56.500    

Slack (MET) :             56.500ns  (required time - arrival time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        9.980ns  (logic 1.710ns (17.134%)  route 8.270ns (82.866%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.706ns = ( 73.372 - 66.666 ) 
    Source Clock Delay      (SCD):    7.368ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.630     7.368    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X46Y59         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     7.886 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.991     8.877    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X45Y58         LUT4 (Prop_lut4_I3_O)        0.124     9.001 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=7, routed)           0.944     9.945    <hidden>
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.069 r  <hidden>
                         net (fo=2, routed)           0.847    10.916    <hidden>
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.118    11.034 f  <hidden>
                         net (fo=6, routed)           0.760    11.794    <hidden>
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.326    12.120 r  <hidden>
                         net (fo=6, routed)           1.374    13.494    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.152    13.646 r  <hidden>
                         net (fo=4, routed)           0.842    14.487    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348    14.835 r  <hidden>
                         net (fo=32, routed)          2.513    17.348    <hidden>
    SLICE_X31Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538    68.204    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.295 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498    69.793    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370    70.163 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441    71.604    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    71.695 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.677    73.372    <hidden>
    SLICE_X31Y15         FDRE                                         r  <hidden>
                         clock pessimism              0.717    74.089    
                         clock uncertainty           -0.035    74.053    
    SLICE_X31Y15         FDRE (Setup_fdre_C_CE)      -0.205    73.848    <hidden>
  -------------------------------------------------------------------
                         required time                         73.848    
                         arrival time                         -17.348    
  -------------------------------------------------------------------
                         slack                                 56.500    

Slack (MET) :             56.543ns  (required time - arrival time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        9.941ns  (logic 1.710ns (17.202%)  route 8.231ns (82.798%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.709ns = ( 73.375 - 66.666 ) 
    Source Clock Delay      (SCD):    7.368ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.630     7.368    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X46Y59         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     7.886 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.991     8.877    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X45Y58         LUT4 (Prop_lut4_I3_O)        0.124     9.001 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=7, routed)           0.944     9.945    <hidden>
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.069 r  <hidden>
                         net (fo=2, routed)           0.847    10.916    <hidden>
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.118    11.034 f  <hidden>
                         net (fo=6, routed)           0.760    11.794    <hidden>
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.326    12.120 r  <hidden>
                         net (fo=6, routed)           1.374    13.494    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.152    13.646 r  <hidden>
                         net (fo=4, routed)           0.842    14.487    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348    14.835 r  <hidden>
                         net (fo=32, routed)          2.473    17.309    <hidden>
    SLICE_X31Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538    68.204    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.295 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498    69.793    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370    70.163 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441    71.604    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    71.695 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.680    73.375    <hidden>
    SLICE_X31Y11         FDRE                                         r  <hidden>
                         clock pessimism              0.717    74.092    
                         clock uncertainty           -0.035    74.056    
    SLICE_X31Y11         FDRE (Setup_fdre_C_CE)      -0.205    73.851    <hidden>
  -------------------------------------------------------------------
                         required time                         73.851    
                         arrival time                         -17.309    
  -------------------------------------------------------------------
                         slack                                 56.543    

Slack (MET) :             56.683ns  (required time - arrival time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        9.800ns  (logic 1.710ns (17.450%)  route 8.090ns (82.550%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.708ns = ( 73.374 - 66.666 ) 
    Source Clock Delay      (SCD):    7.368ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.630     7.368    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X46Y59         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     7.886 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.991     8.877    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X45Y58         LUT4 (Prop_lut4_I3_O)        0.124     9.001 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=7, routed)           0.944     9.945    <hidden>
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.069 r  <hidden>
                         net (fo=2, routed)           0.847    10.916    <hidden>
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.118    11.034 f  <hidden>
                         net (fo=6, routed)           0.760    11.794    <hidden>
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.326    12.120 r  <hidden>
                         net (fo=6, routed)           1.374    13.494    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.152    13.646 r  <hidden>
                         net (fo=4, routed)           0.842    14.487    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348    14.835 r  <hidden>
                         net (fo=32, routed)          2.332    17.168    <hidden>
    SLICE_X33Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538    68.204    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.295 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498    69.793    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370    70.163 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441    71.604    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    71.695 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.679    73.374    <hidden>
    SLICE_X33Y12         FDRE                                         r  <hidden>
                         clock pessimism              0.717    74.091    
                         clock uncertainty           -0.035    74.055    
    SLICE_X33Y12         FDRE (Setup_fdre_C_CE)      -0.205    73.850    <hidden>
  -------------------------------------------------------------------
                         required time                         73.850    
                         arrival time                         -17.168    
  -------------------------------------------------------------------
                         slack                                 56.683    

Slack (MET) :             56.844ns  (required time - arrival time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        9.637ns  (logic 1.710ns (17.743%)  route 7.927ns (82.257%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns = ( 73.373 - 66.666 ) 
    Source Clock Delay      (SCD):    7.368ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.630     7.368    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X46Y59         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     7.886 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.991     8.877    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X45Y58         LUT4 (Prop_lut4_I3_O)        0.124     9.001 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=7, routed)           0.944     9.945    <hidden>
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.069 r  <hidden>
                         net (fo=2, routed)           0.847    10.916    <hidden>
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.118    11.034 f  <hidden>
                         net (fo=6, routed)           0.760    11.794    <hidden>
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.326    12.120 r  <hidden>
                         net (fo=6, routed)           1.374    13.494    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.152    13.646 r  <hidden>
                         net (fo=4, routed)           0.842    14.487    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348    14.835 r  <hidden>
                         net (fo=32, routed)          2.170    17.006    <hidden>
    SLICE_X37Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538    68.204    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.295 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498    69.793    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370    70.163 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441    71.604    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    71.695 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.678    73.373    <hidden>
    SLICE_X37Y12         FDRE                                         r  <hidden>
                         clock pessimism              0.717    74.090    
                         clock uncertainty           -0.035    74.054    
    SLICE_X37Y12         FDRE (Setup_fdre_C_CE)      -0.205    73.849    <hidden>
  -------------------------------------------------------------------
                         required time                         73.849    
                         arrival time                         -17.006    
  -------------------------------------------------------------------
                         slack                                 56.844    

Slack (MET) :             56.996ns  (required time - arrival time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        9.485ns  (logic 1.710ns (18.028%)  route 7.775ns (81.972%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns = ( 73.373 - 66.666 ) 
    Source Clock Delay      (SCD):    7.368ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.630     7.368    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X46Y59         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     7.886 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.991     8.877    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X45Y58         LUT4 (Prop_lut4_I3_O)        0.124     9.001 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=7, routed)           0.944     9.945    <hidden>
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.069 r  <hidden>
                         net (fo=2, routed)           0.847    10.916    <hidden>
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.118    11.034 f  <hidden>
                         net (fo=6, routed)           0.760    11.794    <hidden>
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.326    12.120 r  <hidden>
                         net (fo=6, routed)           1.374    13.494    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.152    13.646 r  <hidden>
                         net (fo=4, routed)           0.842    14.487    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348    14.835 r  <hidden>
                         net (fo=32, routed)          2.018    16.854    <hidden>
    SLICE_X39Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538    68.204    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.295 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498    69.793    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370    70.163 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441    71.604    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    71.695 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.678    73.373    <hidden>
    SLICE_X39Y10         FDRE                                         r  <hidden>
                         clock pessimism              0.717    74.090    
                         clock uncertainty           -0.035    74.054    
    SLICE_X39Y10         FDRE (Setup_fdre_C_CE)      -0.205    73.849    <hidden>
  -------------------------------------------------------------------
                         required time                         73.849    
                         arrival time                         -16.854    
  -------------------------------------------------------------------
                         slack                                 56.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.797ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.682    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y60         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.141     2.823 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/Q
                         net (fo=4, routed)           0.179     3.002    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol[0]
    SLICE_X45Y60         LUT4 (Prop_lut4_I1_O)        0.042     3.044 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_i_1/O
                         net (fo=1, routed)           0.000     3.044    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_i_1_n_0
    SLICE_X45Y60         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.823     1.639    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.182     1.821 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.795     2.616    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.645 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.834     3.479    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y60         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                         clock pessimism             -0.797     2.682    
    SLICE_X45Y60         FDRE (Hold_fdre_C_D)         0.107     2.789    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg
  -------------------------------------------------------------------
                         required time                         -2.789    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.801ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.630     2.748    <hidden>
    SLICE_X43Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     2.889 r  <hidden>
                         net (fo=7, routed)           0.168     3.057    <hidden>
    SLICE_X43Y38         LUT4 (Prop_lut4_I3_O)        0.045     3.102 r  <hidden>
                         net (fo=1, routed)           0.000     3.102    <hidden>
    SLICE_X43Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.823     1.639    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.182     1.821 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.795     2.616    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.645 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.905     3.550    <hidden>
    SLICE_X43Y38         FDRE                                         r  <hidden>
                         clock pessimism             -0.801     2.748    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.091     2.839    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.626     2.744    <hidden>
    SLICE_X47Y36         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDPE (Prop_fdpe_C_Q)         0.141     2.885 r  <hidden>
                         net (fo=2, routed)           0.168     3.054    <hidden>
    SLICE_X47Y36         LUT5 (Prop_lut5_I2_O)        0.045     3.099 r  <hidden>
                         net (fo=1, routed)           0.000     3.099    <hidden>
    SLICE_X47Y36         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.823     1.639    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.182     1.821 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.795     2.616    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.645 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.900     3.545    <hidden>
    SLICE_X47Y36         FDPE                                         r  <hidden>
                         clock pessimism             -0.800     2.744    
    SLICE_X47Y36         FDPE (Hold_fdpe_C_D)         0.091     2.835    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.799ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.625     2.743    <hidden>
    SLICE_X46Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.164     2.907 r  <hidden>
                         net (fo=2, routed)           0.175     3.083    <hidden>
    SLICE_X46Y33         LUT5 (Prop_lut5_I4_O)        0.045     3.128 r  <hidden>
                         net (fo=1, routed)           0.000     3.128    <hidden>
    SLICE_X46Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.823     1.639    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.182     1.821 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.795     2.616    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.645 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.898     3.543    <hidden>
    SLICE_X46Y33         FDRE                                         r  <hidden>
                         clock pessimism             -0.799     2.743    
    SLICE_X46Y33         FDRE (Hold_fdre_C_D)         0.120     2.863    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.863    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.797ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.682    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y60         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.141     2.823 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/Q
                         net (fo=4, routed)           0.179     3.002    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol[0]
    SLICE_X45Y60         LUT3 (Prop_lut3_I2_O)        0.045     3.047 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_i_1/O
                         net (fo=1, routed)           0.000     3.047    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_i_1_n_0
    SLICE_X45Y60         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.823     1.639    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.182     1.821 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.795     2.616    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.645 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.834     3.479    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y60         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                         clock pessimism             -0.797     2.682    
    SLICE_X45Y60         FDRE (Hold_fdre_C_D)         0.091     2.773    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.797ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.682    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y60         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.141     2.823 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/Q
                         net (fo=4, routed)           0.181     3.004    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol[0]
    SLICE_X45Y60         LUT4 (Prop_lut4_I0_O)        0.045     3.049 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_i_1/O
                         net (fo=1, routed)           0.000     3.049    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_i_1_n_0
    SLICE_X45Y60         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.823     1.639    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.182     1.821 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.795     2.616    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.645 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.834     3.479    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y60         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
                         clock pessimism             -0.797     2.682    
    SLICE_X45Y60         FDRE (Hold_fdre_C_D)         0.092     2.774    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.799ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.626     2.744    <hidden>
    SLICE_X46Y34         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDCE (Prop_fdce_C_Q)         0.164     2.908 r  <hidden>
                         net (fo=7, routed)           0.190     3.098    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I3_O)        0.045     3.143 r  <hidden>
                         net (fo=1, routed)           0.000     3.143    <hidden>
    SLICE_X46Y34         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.823     1.639    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.182     1.821 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.795     2.616    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.645 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.899     3.544    <hidden>
    SLICE_X46Y34         FDCE                                         r  <hidden>
                         clock pessimism             -0.799     2.744    
    SLICE_X46Y34         FDCE (Hold_fdce_C_D)         0.120     2.864    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.864    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.626     2.744    <hidden>
    SLICE_X48Y35         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.141     2.885 r  <hidden>
                         net (fo=2, routed)           0.185     3.070    <hidden>
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.045     3.115 r  <hidden>
                         net (fo=1, routed)           0.000     3.115    <hidden>
    SLICE_X48Y35         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.823     1.639    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.182     1.821 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.795     2.616    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.645 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.900     3.545    <hidden>
    SLICE_X48Y35         FDCE                                         r  <hidden>
                         clock pessimism             -0.800     2.744    
    SLICE_X48Y35         FDCE (Hold_fdce_C_D)         0.091     2.835    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.401%)  route 0.223ns (51.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.626     2.744    <hidden>
    SLICE_X46Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.164     2.908 r  <hidden>
                         net (fo=10, routed)          0.223     3.131    <hidden>
    SLICE_X46Y36         LUT5 (Prop_lut5_I0_O)        0.045     3.176 r  <hidden>
                         net (fo=1, routed)           0.000     3.176    <hidden>
    SLICE_X46Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.823     1.639    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.182     1.821 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.795     2.616    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.645 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.900     3.545    <hidden>
    SLICE_X46Y36         FDRE                                         r  <hidden>
                         clock pessimism             -0.800     2.744    
    SLICE_X46Y36         FDRE (Hold_fdre_C_D)         0.121     2.865    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.865    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.401%)  route 0.223ns (51.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.626     2.744    <hidden>
    SLICE_X46Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.164     2.908 r  <hidden>
                         net (fo=10, routed)          0.223     3.131    <hidden>
    SLICE_X46Y36         LUT3 (Prop_lut3_I2_O)        0.045     3.176 r  <hidden>
                         net (fo=1, routed)           0.000     3.176    <hidden>
    SLICE_X46Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.823     1.639    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.182     1.821 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.795     2.616    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.645 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.900     3.545    <hidden>
    SLICE_X46Y36         FDRE                                         r  <hidden>
                         clock pessimism             -0.800     2.744    
    SLICE_X46Y36         FDRE (Hold_fdre_C_D)         0.120     2.864    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.864    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X43Y59  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X43Y59  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X44Y59  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X44Y58  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X46Y59  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X44Y58  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X46Y59  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X44Y58  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X45Y60  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X45Y60  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y59  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y59  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y59  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y59  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X44Y59  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X44Y59  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X44Y58  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X44Y58  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X46Y59  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X46Y59  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y59  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y59  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y59  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y59  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X44Y59  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X44Y59  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X44Y58  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X44Y58  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X46Y59  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X46Y59  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblaze_v_preset_clk_wiz_1_0
  To Clock:  clk_out1_microblaze_v_preset_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_microblaze_v_preset_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@12.500ns - clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.518ns  (logic 4.354ns (37.803%)  route 7.164ns (62.197%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 11.117 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.798    -0.742    <hidden>
    SLICE_X29Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.323 r  <hidden>
                         net (fo=4, routed)           0.822     0.499    <hidden>
    SLICE_X31Y22         LUT4 (Prop_lut4_I1_O)        0.299     0.798 r  <hidden>
                         net (fo=1, routed)           0.000     0.798    <hidden>
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.330 r  <hidden>
                         net (fo=1, routed)           0.000     1.330    <hidden>
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.444 r  <hidden>
                         net (fo=1, routed)           0.000     1.444    <hidden>
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 r  <hidden>
                         net (fo=1, routed)           0.009     1.567    <hidden>
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.681 r  <hidden>
                         net (fo=1, routed)           0.000     1.681    <hidden>
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  <hidden>
                         net (fo=3, routed)           0.748     2.543    <hidden>
    SLICE_X31Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.667 r  <hidden>
                         net (fo=1, routed)           0.000     2.667    <hidden>
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.247 r  <hidden>
                         net (fo=66, routed)          0.950     4.197    <hidden>
    SLICE_X33Y27         LUT3 (Prop_lut3_I1_O)        0.302     4.499 f  <hidden>
                         net (fo=41, routed)          0.790     5.288    <hidden>
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124     5.412 r  <hidden>
                         net (fo=1, routed)           0.619     6.031    <hidden>
    SLICE_X35Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.429 r  <hidden>
                         net (fo=1, routed)           0.000     6.429    <hidden>
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.543 r  <hidden>
                         net (fo=1, routed)           0.000     6.543    <hidden>
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  <hidden>
                         net (fo=3, routed)           0.000     6.657    <hidden>
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.928 r  <hidden>
                         net (fo=4, routed)           0.571     7.499    <hidden>
    SLICE_X37Y31         LUT5 (Prop_lut5_I3_O)        0.373     7.872 f  <hidden>
                         net (fo=2, routed)           0.339     8.211    <hidden>
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.124     8.335 r  <hidden>
                         net (fo=11, routed)          0.185     8.520    <hidden>
    SLICE_X38Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.644 r  <hidden>
                         net (fo=32, routed)          2.132    10.776    <hidden>
    RAMB36_X2Y11         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.638    11.117    <hidden>
    RAMB36_X2Y11         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.487    11.605    
                         clock uncertainty           -0.077    11.528    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    11.085    <hidden>
  -------------------------------------------------------------------
                         required time                         11.085    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_microblaze_v_preset_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@12.500ns - clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.396ns  (logic 4.354ns (38.205%)  route 7.042ns (61.795%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 11.026 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.798    -0.742    <hidden>
    SLICE_X29Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.323 r  <hidden>
                         net (fo=4, routed)           0.822     0.499    <hidden>
    SLICE_X31Y22         LUT4 (Prop_lut4_I1_O)        0.299     0.798 r  <hidden>
                         net (fo=1, routed)           0.000     0.798    <hidden>
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.330 r  <hidden>
                         net (fo=1, routed)           0.000     1.330    <hidden>
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.444 r  <hidden>
                         net (fo=1, routed)           0.000     1.444    <hidden>
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 r  <hidden>
                         net (fo=1, routed)           0.009     1.567    <hidden>
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.681 r  <hidden>
                         net (fo=1, routed)           0.000     1.681    <hidden>
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  <hidden>
                         net (fo=3, routed)           0.748     2.543    <hidden>
    SLICE_X31Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.667 r  <hidden>
                         net (fo=1, routed)           0.000     2.667    <hidden>
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.247 r  <hidden>
                         net (fo=66, routed)          0.950     4.197    <hidden>
    SLICE_X33Y27         LUT3 (Prop_lut3_I1_O)        0.302     4.499 f  <hidden>
                         net (fo=41, routed)          0.790     5.288    <hidden>
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124     5.412 r  <hidden>
                         net (fo=1, routed)           0.619     6.031    <hidden>
    SLICE_X35Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.429 r  <hidden>
                         net (fo=1, routed)           0.000     6.429    <hidden>
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.543 r  <hidden>
                         net (fo=1, routed)           0.000     6.543    <hidden>
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  <hidden>
                         net (fo=3, routed)           0.000     6.657    <hidden>
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.928 r  <hidden>
                         net (fo=4, routed)           0.571     7.499    <hidden>
    SLICE_X37Y31         LUT5 (Prop_lut5_I3_O)        0.373     7.872 f  <hidden>
                         net (fo=2, routed)           0.339     8.211    <hidden>
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.124     8.335 r  <hidden>
                         net (fo=11, routed)          0.185     8.520    <hidden>
    SLICE_X38Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.644 r  <hidden>
                         net (fo=32, routed)          2.011    10.655    <hidden>
    RAMB36_X1Y13         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.547    11.026    <hidden>
    RAMB36_X1Y13         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.487    11.514    
                         clock uncertainty           -0.077    11.437    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    10.994    <hidden>
  -------------------------------------------------------------------
                         required time                         10.994    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_microblaze_v_preset_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@12.500ns - clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.394ns  (logic 4.354ns (38.215%)  route 7.040ns (61.785%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 11.043 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.798    -0.742    <hidden>
    SLICE_X29Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.323 r  <hidden>
                         net (fo=4, routed)           0.822     0.499    <hidden>
    SLICE_X31Y22         LUT4 (Prop_lut4_I1_O)        0.299     0.798 r  <hidden>
                         net (fo=1, routed)           0.000     0.798    <hidden>
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.330 r  <hidden>
                         net (fo=1, routed)           0.000     1.330    <hidden>
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.444 r  <hidden>
                         net (fo=1, routed)           0.000     1.444    <hidden>
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 r  <hidden>
                         net (fo=1, routed)           0.009     1.567    <hidden>
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.681 r  <hidden>
                         net (fo=1, routed)           0.000     1.681    <hidden>
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  <hidden>
                         net (fo=3, routed)           0.748     2.543    <hidden>
    SLICE_X31Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.667 r  <hidden>
                         net (fo=1, routed)           0.000     2.667    <hidden>
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.247 r  <hidden>
                         net (fo=66, routed)          0.950     4.197    <hidden>
    SLICE_X33Y27         LUT3 (Prop_lut3_I1_O)        0.302     4.499 f  <hidden>
                         net (fo=41, routed)          0.790     5.288    <hidden>
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124     5.412 r  <hidden>
                         net (fo=1, routed)           0.619     6.031    <hidden>
    SLICE_X35Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.429 r  <hidden>
                         net (fo=1, routed)           0.000     6.429    <hidden>
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.543 r  <hidden>
                         net (fo=1, routed)           0.000     6.543    <hidden>
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  <hidden>
                         net (fo=3, routed)           0.000     6.657    <hidden>
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.928 r  <hidden>
                         net (fo=4, routed)           0.571     7.499    <hidden>
    SLICE_X37Y31         LUT5 (Prop_lut5_I3_O)        0.373     7.872 f  <hidden>
                         net (fo=2, routed)           0.339     8.211    <hidden>
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.124     8.335 r  <hidden>
                         net (fo=11, routed)          0.185     8.520    <hidden>
    SLICE_X38Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.644 r  <hidden>
                         net (fo=32, routed)          2.008    10.652    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.564    11.043    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.487    11.531    
                         clock uncertainty           -0.077    11.454    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    11.011    <hidden>
  -------------------------------------------------------------------
                         required time                         11.011    
                         arrival time                         -10.652    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_microblaze_v_preset_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@12.500ns - clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.332ns  (logic 4.354ns (38.421%)  route 6.978ns (61.579%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 11.039 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.798    -0.742    <hidden>
    SLICE_X29Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.323 r  <hidden>
                         net (fo=4, routed)           0.822     0.499    <hidden>
    SLICE_X31Y22         LUT4 (Prop_lut4_I1_O)        0.299     0.798 r  <hidden>
                         net (fo=1, routed)           0.000     0.798    <hidden>
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.330 r  <hidden>
                         net (fo=1, routed)           0.000     1.330    <hidden>
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.444 r  <hidden>
                         net (fo=1, routed)           0.000     1.444    <hidden>
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 r  <hidden>
                         net (fo=1, routed)           0.009     1.567    <hidden>
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.681 r  <hidden>
                         net (fo=1, routed)           0.000     1.681    <hidden>
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  <hidden>
                         net (fo=3, routed)           0.748     2.543    <hidden>
    SLICE_X31Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.667 r  <hidden>
                         net (fo=1, routed)           0.000     2.667    <hidden>
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.247 r  <hidden>
                         net (fo=66, routed)          0.950     4.197    <hidden>
    SLICE_X33Y27         LUT3 (Prop_lut3_I1_O)        0.302     4.499 f  <hidden>
                         net (fo=41, routed)          0.790     5.288    <hidden>
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124     5.412 r  <hidden>
                         net (fo=1, routed)           0.619     6.031    <hidden>
    SLICE_X35Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.429 r  <hidden>
                         net (fo=1, routed)           0.000     6.429    <hidden>
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.543 r  <hidden>
                         net (fo=1, routed)           0.000     6.543    <hidden>
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  <hidden>
                         net (fo=3, routed)           0.000     6.657    <hidden>
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.928 r  <hidden>
                         net (fo=4, routed)           0.571     7.499    <hidden>
    SLICE_X37Y31         LUT5 (Prop_lut5_I3_O)        0.373     7.872 f  <hidden>
                         net (fo=2, routed)           0.339     8.211    <hidden>
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.124     8.335 r  <hidden>
                         net (fo=11, routed)          0.185     8.520    <hidden>
    SLICE_X38Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.644 r  <hidden>
                         net (fo=32, routed)          1.946    10.591    <hidden>
    RAMB36_X0Y13         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.560    11.039    <hidden>
    RAMB36_X0Y13         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.487    11.527    
                         clock uncertainty           -0.077    11.450    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    11.007    <hidden>
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_microblaze_v_preset_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@12.500ns - clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.313ns  (logic 4.354ns (38.487%)  route 6.959ns (61.513%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 11.118 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.798    -0.742    <hidden>
    SLICE_X29Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.323 r  <hidden>
                         net (fo=4, routed)           0.822     0.499    <hidden>
    SLICE_X31Y22         LUT4 (Prop_lut4_I1_O)        0.299     0.798 r  <hidden>
                         net (fo=1, routed)           0.000     0.798    <hidden>
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.330 r  <hidden>
                         net (fo=1, routed)           0.000     1.330    <hidden>
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.444 r  <hidden>
                         net (fo=1, routed)           0.000     1.444    <hidden>
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 r  <hidden>
                         net (fo=1, routed)           0.009     1.567    <hidden>
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.681 r  <hidden>
                         net (fo=1, routed)           0.000     1.681    <hidden>
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  <hidden>
                         net (fo=3, routed)           0.748     2.543    <hidden>
    SLICE_X31Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.667 r  <hidden>
                         net (fo=1, routed)           0.000     2.667    <hidden>
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.247 r  <hidden>
                         net (fo=66, routed)          0.950     4.197    <hidden>
    SLICE_X33Y27         LUT3 (Prop_lut3_I1_O)        0.302     4.499 f  <hidden>
                         net (fo=41, routed)          0.790     5.288    <hidden>
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124     5.412 r  <hidden>
                         net (fo=1, routed)           0.619     6.031    <hidden>
    SLICE_X35Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.429 r  <hidden>
                         net (fo=1, routed)           0.000     6.429    <hidden>
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.543 r  <hidden>
                         net (fo=1, routed)           0.000     6.543    <hidden>
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  <hidden>
                         net (fo=3, routed)           0.000     6.657    <hidden>
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.928 r  <hidden>
                         net (fo=4, routed)           0.571     7.499    <hidden>
    SLICE_X37Y31         LUT5 (Prop_lut5_I3_O)        0.373     7.872 f  <hidden>
                         net (fo=2, routed)           0.339     8.211    <hidden>
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.124     8.335 r  <hidden>
                         net (fo=11, routed)          0.185     8.520    <hidden>
    SLICE_X38Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.644 r  <hidden>
                         net (fo=32, routed)          1.927    10.571    <hidden>
    RAMB36_X2Y10         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.639    11.118    <hidden>
    RAMB36_X2Y10         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.487    11.606    
                         clock uncertainty           -0.077    11.529    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    11.086    <hidden>
  -------------------------------------------------------------------
                         required time                         11.086    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_microblaze_v_preset_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@12.500ns - clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.156ns  (logic 4.354ns (39.027%)  route 6.802ns (60.973%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 11.046 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.798    -0.742    <hidden>
    SLICE_X29Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.323 r  <hidden>
                         net (fo=4, routed)           0.822     0.499    <hidden>
    SLICE_X31Y22         LUT4 (Prop_lut4_I1_O)        0.299     0.798 r  <hidden>
                         net (fo=1, routed)           0.000     0.798    <hidden>
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.330 r  <hidden>
                         net (fo=1, routed)           0.000     1.330    <hidden>
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.444 r  <hidden>
                         net (fo=1, routed)           0.000     1.444    <hidden>
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 r  <hidden>
                         net (fo=1, routed)           0.009     1.567    <hidden>
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.681 r  <hidden>
                         net (fo=1, routed)           0.000     1.681    <hidden>
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  <hidden>
                         net (fo=3, routed)           0.748     2.543    <hidden>
    SLICE_X31Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.667 r  <hidden>
                         net (fo=1, routed)           0.000     2.667    <hidden>
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.247 r  <hidden>
                         net (fo=66, routed)          0.950     4.197    <hidden>
    SLICE_X33Y27         LUT3 (Prop_lut3_I1_O)        0.302     4.499 f  <hidden>
                         net (fo=41, routed)          0.790     5.288    <hidden>
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124     5.412 r  <hidden>
                         net (fo=1, routed)           0.619     6.031    <hidden>
    SLICE_X35Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.429 r  <hidden>
                         net (fo=1, routed)           0.000     6.429    <hidden>
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.543 r  <hidden>
                         net (fo=1, routed)           0.000     6.543    <hidden>
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  <hidden>
                         net (fo=3, routed)           0.000     6.657    <hidden>
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.928 r  <hidden>
                         net (fo=4, routed)           0.571     7.499    <hidden>
    SLICE_X37Y31         LUT5 (Prop_lut5_I3_O)        0.373     7.872 f  <hidden>
                         net (fo=2, routed)           0.339     8.211    <hidden>
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.124     8.335 r  <hidden>
                         net (fo=11, routed)          0.185     8.520    <hidden>
    SLICE_X38Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.644 r  <hidden>
                         net (fo=32, routed)          1.770    10.415    <hidden>
    RAMB36_X0Y11         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.567    11.046    <hidden>
    RAMB36_X0Y11         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.487    11.534    
                         clock uncertainty           -0.077    11.457    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    11.014    <hidden>
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_microblaze_v_preset_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@12.500ns - clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.144ns  (logic 4.354ns (39.072%)  route 6.790ns (60.928%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 11.034 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.798    -0.742    <hidden>
    SLICE_X29Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.323 r  <hidden>
                         net (fo=4, routed)           0.822     0.499    <hidden>
    SLICE_X31Y22         LUT4 (Prop_lut4_I1_O)        0.299     0.798 r  <hidden>
                         net (fo=1, routed)           0.000     0.798    <hidden>
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.330 r  <hidden>
                         net (fo=1, routed)           0.000     1.330    <hidden>
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.444 r  <hidden>
                         net (fo=1, routed)           0.000     1.444    <hidden>
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 r  <hidden>
                         net (fo=1, routed)           0.009     1.567    <hidden>
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.681 r  <hidden>
                         net (fo=1, routed)           0.000     1.681    <hidden>
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  <hidden>
                         net (fo=3, routed)           0.748     2.543    <hidden>
    SLICE_X31Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.667 r  <hidden>
                         net (fo=1, routed)           0.000     2.667    <hidden>
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.247 r  <hidden>
                         net (fo=66, routed)          0.950     4.197    <hidden>
    SLICE_X33Y27         LUT3 (Prop_lut3_I1_O)        0.302     4.499 f  <hidden>
                         net (fo=41, routed)          0.790     5.288    <hidden>
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124     5.412 r  <hidden>
                         net (fo=1, routed)           0.619     6.031    <hidden>
    SLICE_X35Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.429 r  <hidden>
                         net (fo=1, routed)           0.000     6.429    <hidden>
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.543 r  <hidden>
                         net (fo=1, routed)           0.000     6.543    <hidden>
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  <hidden>
                         net (fo=3, routed)           0.000     6.657    <hidden>
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.928 r  <hidden>
                         net (fo=4, routed)           0.571     7.499    <hidden>
    SLICE_X37Y31         LUT5 (Prop_lut5_I3_O)        0.373     7.872 f  <hidden>
                         net (fo=2, routed)           0.339     8.211    <hidden>
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.124     8.335 r  <hidden>
                         net (fo=11, routed)          0.185     8.520    <hidden>
    SLICE_X38Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.644 r  <hidden>
                         net (fo=32, routed)          1.758    10.402    <hidden>
    RAMB36_X1Y10         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.555    11.034    <hidden>
    RAMB36_X1Y10         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.487    11.522    
                         clock uncertainty           -0.077    11.445    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    11.002    <hidden>
  -------------------------------------------------------------------
                         required time                         11.002    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_microblaze_v_preset_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@12.500ns - clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.354ns  (logic 4.953ns (43.624%)  route 6.401ns (56.376%))
  Logic Levels:           18  (CARRY4=11 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 11.155 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.798    -0.742    <hidden>
    SLICE_X28Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  <hidden>
                         net (fo=53, routed)          1.073     0.788    <hidden>
    SLICE_X28Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.912 r  <hidden>
                         net (fo=1, routed)           0.000     0.912    <hidden>
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.444 r  <hidden>
                         net (fo=1, routed)           0.000     1.444    <hidden>
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 r  <hidden>
                         net (fo=1, routed)           0.000     1.558    <hidden>
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.672 r  <hidden>
                         net (fo=1, routed)           0.000     1.672    <hidden>
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.786 r  <hidden>
                         net (fo=1, routed)           0.000     1.786    <hidden>
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     2.115 f  <hidden>
                         net (fo=19, routed)          1.068     3.182    <hidden>
    SLICE_X27Y28         LUT6 (Prop_lut6_I3_O)        0.306     3.488 r  <hidden>
                         net (fo=1, routed)           0.648     4.137    <hidden>
    SLICE_X23Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.644 r  <hidden>
                         net (fo=1, routed)           0.000     4.644    <hidden>
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.758 r  <hidden>
                         net (fo=2, routed)           0.000     4.758    <hidden>
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.029 r  <hidden>
                         net (fo=2, routed)           0.663     5.691    <hidden>
    SLICE_X22Y28         LUT4 (Prop_lut4_I1_O)        0.373     6.064 f  <hidden>
                         net (fo=2, routed)           0.334     6.398    <hidden>
    SLICE_X24Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.522 r  <hidden>
                         net (fo=3, routed)           0.328     6.851    <hidden>
    SLICE_X22Y29         LUT2 (Prop_lut2_I1_O)        0.124     6.975 f  <hidden>
                         net (fo=6, routed)           0.714     7.689    <hidden>
    SLICE_X25Y20         LUT5 (Prop_lut5_I1_O)        0.124     7.813 r  <hidden>
                         net (fo=1, routed)           0.000     7.813    <hidden>
    SLICE_X25Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.363 r  <hidden>
                         net (fo=1, routed)           0.000     8.363    <hidden>
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.477 r  <hidden>
                         net (fo=1, routed)           0.000     8.477    <hidden>
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.727 r  <hidden>
                         net (fo=293, routed)         0.606     9.333    <hidden>
    SLICE_X27Y21         LUT2 (Prop_lut2_I0_O)        0.313     9.646 r  <hidden>
                         net (fo=40, routed)          0.966    10.612    <hidden>
    SLICE_X32Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.676    11.155    <hidden>
    SLICE_X32Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.568    11.723    
                         clock uncertainty           -0.077    11.646    
    SLICE_X32Y18         FDRE (Setup_fdre_C_R)       -0.429    11.217    <hidden>
  -------------------------------------------------------------------
                         required time                         11.217    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_microblaze_v_preset_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@12.500ns - clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.359ns  (logic 4.354ns (38.331%)  route 7.005ns (61.669%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 11.249 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.798    -0.742    <hidden>
    SLICE_X29Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.323 r  <hidden>
                         net (fo=4, routed)           0.822     0.499    <hidden>
    SLICE_X31Y22         LUT4 (Prop_lut4_I1_O)        0.299     0.798 r  <hidden>
                         net (fo=1, routed)           0.000     0.798    <hidden>
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.330 r  <hidden>
                         net (fo=1, routed)           0.000     1.330    <hidden>
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.444 r  <hidden>
                         net (fo=1, routed)           0.000     1.444    <hidden>
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 r  <hidden>
                         net (fo=1, routed)           0.009     1.567    <hidden>
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.681 r  <hidden>
                         net (fo=1, routed)           0.000     1.681    <hidden>
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  <hidden>
                         net (fo=3, routed)           0.748     2.543    <hidden>
    SLICE_X31Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.667 r  <hidden>
                         net (fo=1, routed)           0.000     2.667    <hidden>
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.247 r  <hidden>
                         net (fo=66, routed)          0.950     4.197    <hidden>
    SLICE_X33Y27         LUT3 (Prop_lut3_I1_O)        0.302     4.499 f  <hidden>
                         net (fo=41, routed)          0.790     5.288    <hidden>
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124     5.412 r  <hidden>
                         net (fo=1, routed)           0.619     6.031    <hidden>
    SLICE_X35Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.429 r  <hidden>
                         net (fo=1, routed)           0.000     6.429    <hidden>
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.543 r  <hidden>
                         net (fo=1, routed)           0.000     6.543    <hidden>
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  <hidden>
                         net (fo=3, routed)           0.000     6.657    <hidden>
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.928 r  <hidden>
                         net (fo=4, routed)           0.571     7.499    <hidden>
    SLICE_X37Y31         LUT5 (Prop_lut5_I3_O)        0.373     7.872 f  <hidden>
                         net (fo=2, routed)           0.339     8.211    <hidden>
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.124     8.335 r  <hidden>
                         net (fo=11, routed)          0.185     8.520    <hidden>
    SLICE_X38Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.644 r  <hidden>
                         net (fo=32, routed)          1.973    10.617    <hidden>
    RAMB36_X2Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.769    11.249    <hidden>
    RAMB36_X2Y9          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.496    11.745    
                         clock uncertainty           -0.077    11.668    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    11.225    <hidden>
  -------------------------------------------------------------------
                         required time                         11.225    
                         arrival time                         -10.617    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_microblaze_v_preset_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@12.500ns - clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.348ns  (logic 4.354ns (38.367%)  route 6.994ns (61.633%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 11.242 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.798    -0.742    <hidden>
    SLICE_X29Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.323 r  <hidden>
                         net (fo=4, routed)           0.822     0.499    <hidden>
    SLICE_X31Y22         LUT4 (Prop_lut4_I1_O)        0.299     0.798 r  <hidden>
                         net (fo=1, routed)           0.000     0.798    <hidden>
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.330 r  <hidden>
                         net (fo=1, routed)           0.000     1.330    <hidden>
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.444 r  <hidden>
                         net (fo=1, routed)           0.000     1.444    <hidden>
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 r  <hidden>
                         net (fo=1, routed)           0.009     1.567    <hidden>
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.681 r  <hidden>
                         net (fo=1, routed)           0.000     1.681    <hidden>
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  <hidden>
                         net (fo=3, routed)           0.748     2.543    <hidden>
    SLICE_X31Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.667 r  <hidden>
                         net (fo=1, routed)           0.000     2.667    <hidden>
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.247 r  <hidden>
                         net (fo=66, routed)          0.950     4.197    <hidden>
    SLICE_X33Y27         LUT3 (Prop_lut3_I1_O)        0.302     4.499 f  <hidden>
                         net (fo=41, routed)          0.790     5.288    <hidden>
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124     5.412 r  <hidden>
                         net (fo=1, routed)           0.619     6.031    <hidden>
    SLICE_X35Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.429 r  <hidden>
                         net (fo=1, routed)           0.000     6.429    <hidden>
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.543 r  <hidden>
                         net (fo=1, routed)           0.000     6.543    <hidden>
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  <hidden>
                         net (fo=3, routed)           0.000     6.657    <hidden>
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.928 r  <hidden>
                         net (fo=4, routed)           0.571     7.499    <hidden>
    SLICE_X37Y31         LUT5 (Prop_lut5_I3_O)        0.373     7.872 f  <hidden>
                         net (fo=2, routed)           0.339     8.211    <hidden>
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.124     8.335 r  <hidden>
                         net (fo=11, routed)          0.185     8.520    <hidden>
    SLICE_X38Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.644 r  <hidden>
                         net (fo=32, routed)          1.962    10.607    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.762    11.242    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.496    11.738    
                         clock uncertainty           -0.077    11.661    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    11.218    <hidden>
  -------------------------------------------------------------------
                         required time                         11.218    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  0.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_microblaze_v_preset_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.637    -0.527    microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/scndry_aclk
    SLICE_X9Y36          FDRE                                         r  microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.330    microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/Q
    SLICE_X9Y36          FDRE                                         r  microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.911    -0.762    microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/scndry_aclk
    SLICE_X9Y36          FDRE                                         r  microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.527    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.076    -0.451    microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_microblaze_v_preset_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.625    -0.539    <hidden>
    SLICE_X49Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  <hidden>
                         net (fo=1, routed)           0.056    -0.342    <hidden>
    SLICE_X49Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.898    -0.775    <hidden>
    SLICE_X49Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.237    -0.539    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.075    -0.464    <hidden>
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_microblaze_v_preset_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.641    -0.523    <hidden>
    SLICE_X21Y49         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  <hidden>
                         net (fo=1, routed)           0.056    -0.326    <hidden>
    SLICE_X21Y49         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.917    -0.756    <hidden>
    SLICE_X21Y49         FDCE                                         r  <hidden>
                         clock pessimism              0.234    -0.523    
    SLICE_X21Y49         FDCE (Hold_fdce_C_D)         0.075    -0.448    <hidden>
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_microblaze_v_preset_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.641    -0.523    <hidden>
    SLICE_X21Y48         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  <hidden>
                         net (fo=1, routed)           0.056    -0.326    <hidden>
    SLICE_X21Y48         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.917    -0.756    <hidden>
    SLICE_X21Y48         FDCE                                         r  <hidden>
                         clock pessimism              0.234    -0.523    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.075    -0.448    <hidden>
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_microblaze_v_preset_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.571    -0.593    <hidden>
    SLICE_X37Y50         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  <hidden>
                         net (fo=1, routed)           0.056    -0.396    <hidden>
    SLICE_X37Y50         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.842    -0.831    <hidden>
    SLICE_X37Y50         FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.593    
    SLICE_X37Y50         FDCE (Hold_fdce_C_D)         0.075    -0.518    <hidden>
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_microblaze_v_preset_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.637    -0.527    microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/scndry_aclk
    SLICE_X9Y36          FDRE                                         r  microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.330    microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/Q
    SLICE_X9Y36          FDRE                                         r  microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.911    -0.762    microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/scndry_aclk
    SLICE_X9Y36          FDRE                                         r  microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.527    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.075    -0.452    microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_microblaze_v_preset_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.637    -0.527    microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/scndry_aclk
    SLICE_X9Y34          FDRE                                         r  microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.330    microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X9Y34          FDRE                                         r  microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.910    -0.763    microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/scndry_aclk
    SLICE_X9Y34          FDRE                                         r  microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.527    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.075    -0.452    microblaze_v_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_microblaze_v_preset_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.564    -0.600    microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X45Y64         FDRE                                         r  microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.403    microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X45Y64         FDRE                                         r  microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.833    -0.840    microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X45Y64         FDRE                                         r  microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.600    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.075    -0.525    microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_microblaze_v_preset_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.572    -0.592    <hidden>
    SLICE_X29Y54         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  <hidden>
                         net (fo=1, routed)           0.056    -0.395    <hidden>
    SLICE_X29Y54         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.842    -0.831    <hidden>
    SLICE_X29Y54         FDCE                                         r  <hidden>
                         clock pessimism              0.239    -0.592    
    SLICE_X29Y54         FDCE (Hold_fdce_C_D)         0.075    -0.517    <hidden>
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_microblaze_v_preset_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_v_preset_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.639    -0.525    <hidden>
    SLICE_X27Y46         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  <hidden>
                         net (fo=1, routed)           0.056    -0.328    <hidden>
    SLICE_X27Y46         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.915    -0.758    <hidden>
    SLICE_X27Y46         FDCE                                         r  <hidden>
                         clock pessimism              0.234    -0.525    
    SLICE_X27Y46         FDCE (Hold_fdce_C_D)         0.075    -0.450    <hidden>
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_microblaze_v_preset_clk_wiz_1_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB36_X0Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB36_X0Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB36_X2Y11     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB36_X2Y11     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB36_X1Y10     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB36_X1Y10     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB36_X2Y9      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB36_X2Y9      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB36_X0Y13     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB36_X0Y13     <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y18     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y18     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y18     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y18     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y18     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y18     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y18     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y18     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y18     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y18     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y18     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y18     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y18     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y18     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y18     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y18     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y18     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y18     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y18     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y18     <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_microblaze_v_preset_clk_wiz_1_0
  To Clock:  clkfbout_microblaze_v_preset_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_microblaze_v_preset_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   microblaze_v_preset_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_microblaze_v_preset_clk_wiz_1_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.096ns  (logic 1.526ns (25.038%)  route 4.570ns (74.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           4.570     6.096    microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X18Y41         FDRE                                         r  microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.688    -1.333    microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X18Y41         FDRE                                         r  microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.791ns  (logic 1.631ns (28.170%)  route 4.159ns (71.830%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           4.159     5.667    microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X48Y64         LUT2 (Prop_lut2_I1_O)        0.124     5.791 r  microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     5.791    microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X48Y64         FDRE                                         r  microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.508    -1.512    microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y64         FDRE                                         r  microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.172ns  (logic 0.294ns (13.528%)  route 1.878ns (86.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.878     2.172    microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X18Y41         FDRE                                         r  microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.915    -0.758    microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X18Y41         FDRE                                         r  microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.222ns  (logic 0.320ns (14.390%)  route 1.902ns (85.610%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.902     2.177    microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X48Y64         LUT2 (Prop_lut2_I1_O)        0.045     2.222 r  microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.222    microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X48Y64         FDRE                                         r  microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.832    -0.841    microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y64         FDRE                                         r  microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_microblaze_v_preset_clk_wiz_1_0
  To Clock:  clk_out1_microblaze_v_preset_clk_wiz_1_0

Max Delay           110 Endpoints
Min Delay           110 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.985ns  (logic 0.610ns (15.308%)  route 3.375ns (84.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.633    -0.907    microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y65         FDRE                                         r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          2.843     2.392    <hidden>
    SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.154     2.546 f  <hidden>
                         net (fo=3, routed)           0.532     3.078    <hidden>
    SLICE_X31Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.686    -1.335    <hidden>
    SLICE_X31Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.985ns  (logic 0.610ns (15.308%)  route 3.375ns (84.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.633    -0.907    microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y65         FDRE                                         r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          2.843     2.392    <hidden>
    SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.154     2.546 f  <hidden>
                         net (fo=3, routed)           0.532     3.078    <hidden>
    SLICE_X31Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.686    -1.335    <hidden>
    SLICE_X31Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.985ns  (logic 0.610ns (15.308%)  route 3.375ns (84.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.633    -0.907    microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y65         FDRE                                         r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          2.843     2.392    <hidden>
    SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.154     2.546 f  <hidden>
                         net (fo=3, routed)           0.532     3.078    <hidden>
    SLICE_X31Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.686    -1.335    <hidden>
    SLICE_X31Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.874ns  (logic 0.609ns (15.722%)  route 3.265ns (84.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.633    -0.907    microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y65         FDRE                                         r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          2.629     2.178    <hidden>
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.153     2.331 f  <hidden>
                         net (fo=3, routed)           0.636     2.967    <hidden>
    SLICE_X34Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.519    -1.501    <hidden>
    SLICE_X34Y53         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.874ns  (logic 0.609ns (15.722%)  route 3.265ns (84.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.633    -0.907    microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y65         FDRE                                         r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          2.629     2.178    <hidden>
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.153     2.331 f  <hidden>
                         net (fo=3, routed)           0.636     2.967    <hidden>
    SLICE_X34Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.519    -1.501    <hidden>
    SLICE_X34Y53         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.874ns  (logic 0.609ns (15.722%)  route 3.265ns (84.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.633    -0.907    microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y65         FDRE                                         r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          2.629     2.178    <hidden>
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.153     2.331 f  <hidden>
                         net (fo=3, routed)           0.636     2.967    <hidden>
    SLICE_X34Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.519    -1.501    <hidden>
    SLICE_X34Y53         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.864ns  (logic 0.610ns (15.787%)  route 3.254ns (84.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.633    -0.907    microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y65         FDRE                                         r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          2.541     2.090    <hidden>
    SLICE_X29Y48         LUT1 (Prop_lut1_I0_O)        0.154     2.244 f  <hidden>
                         net (fo=3, routed)           0.713     2.957    <hidden>
    SLICE_X21Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.690    -1.331    <hidden>
    SLICE_X21Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.864ns  (logic 0.610ns (15.787%)  route 3.254ns (84.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.633    -0.907    microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y65         FDRE                                         r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          2.541     2.090    <hidden>
    SLICE_X29Y48         LUT1 (Prop_lut1_I0_O)        0.154     2.244 f  <hidden>
                         net (fo=3, routed)           0.713     2.957    <hidden>
    SLICE_X21Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.690    -1.331    <hidden>
    SLICE_X21Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.864ns  (logic 0.610ns (15.787%)  route 3.254ns (84.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.633    -0.907    microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y65         FDRE                                         r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          2.541     2.090    <hidden>
    SLICE_X29Y48         LUT1 (Prop_lut1_I0_O)        0.154     2.244 f  <hidden>
                         net (fo=3, routed)           0.713     2.957    <hidden>
    SLICE_X21Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.690    -1.331    <hidden>
    SLICE_X21Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.816ns  (logic 0.609ns (15.961%)  route 3.207ns (84.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.633    -0.907    microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y65         FDRE                                         r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          2.670     2.220    <hidden>
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.153     2.373 f  <hidden>
                         net (fo=3, routed)           0.536     2.909    <hidden>
    SLICE_X26Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.688    -1.333    <hidden>
    SLICE_X26Y46         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.020ns  (logic 0.467ns (45.783%)  route 0.553ns (54.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.513    -1.507    microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y63         FDRE                                         r  microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.367    -1.140 f  microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.553    -0.587    microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.100    -0.487 r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000    -0.487    microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X40Y64         FDRE                                         r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.634    -0.906    microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X40Y64         FDRE                                         r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.183ns (25.025%)  route 0.548ns (74.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.566    -0.598    microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y65         FDRE                                         r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.367    -0.090    <hidden>
    SLICE_X32Y58         LUT1 (Prop_lut1_I0_O)        0.042    -0.048 f  <hidden>
                         net (fo=3, routed)           0.181     0.133    <hidden>
    SLICE_X32Y58         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.841    -0.832    <hidden>
    SLICE_X32Y58         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.183ns (25.025%)  route 0.548ns (74.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.566    -0.598    microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y65         FDRE                                         r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.367    -0.090    <hidden>
    SLICE_X32Y58         LUT1 (Prop_lut1_I0_O)        0.042    -0.048 f  <hidden>
                         net (fo=3, routed)           0.181     0.133    <hidden>
    SLICE_X32Y58         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.841    -0.832    <hidden>
    SLICE_X32Y58         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.183ns (25.025%)  route 0.548ns (74.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.566    -0.598    microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y65         FDRE                                         r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.367    -0.090    <hidden>
    SLICE_X32Y58         LUT1 (Prop_lut1_I0_O)        0.042    -0.048 f  <hidden>
                         net (fo=3, routed)           0.181     0.133    <hidden>
    SLICE_X32Y58         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.841    -0.832    <hidden>
    SLICE_X32Y58         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.774%)  route 0.565ns (75.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.566    -0.598    microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y65         FDRE                                         r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.390    -0.067    <hidden>
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.045    -0.022 f  <hidden>
                         net (fo=3, routed)           0.174     0.153    <hidden>
    SLICE_X38Y58         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.839    -0.834    <hidden>
    SLICE_X38Y58         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.774%)  route 0.565ns (75.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.566    -0.598    microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y65         FDRE                                         r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.390    -0.067    <hidden>
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.045    -0.022 f  <hidden>
                         net (fo=3, routed)           0.174     0.153    <hidden>
    SLICE_X38Y58         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.839    -0.834    <hidden>
    SLICE_X38Y58         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.774%)  route 0.565ns (75.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.566    -0.598    microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y65         FDRE                                         r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.390    -0.067    <hidden>
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.045    -0.022 f  <hidden>
                         net (fo=3, routed)           0.174     0.153    <hidden>
    SLICE_X38Y58         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.839    -0.834    <hidden>
    SLICE_X38Y58         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.184ns (24.494%)  route 0.567ns (75.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.566    -0.598    microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y65         FDRE                                         r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.390    -0.067    <hidden>
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.043    -0.024 f  <hidden>
                         net (fo=3, routed)           0.177     0.153    <hidden>
    SLICE_X38Y59         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.839    -0.834    <hidden>
    SLICE_X38Y59         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.184ns (24.494%)  route 0.567ns (75.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.566    -0.598    microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y65         FDRE                                         r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.390    -0.067    <hidden>
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.043    -0.024 f  <hidden>
                         net (fo=3, routed)           0.177     0.153    <hidden>
    SLICE_X38Y59         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.839    -0.834    <hidden>
    SLICE_X38Y59         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.184ns (24.494%)  route 0.567ns (75.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.566    -0.598    microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X36Y65         FDRE                                         r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  microblaze_v_preset_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=36, routed)          0.390    -0.067    <hidden>
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.043    -0.024 f  <hidden>
                         net (fo=3, routed)           0.177     0.153    <hidden>
    SLICE_X38Y59         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.839    -0.834    <hidden>
    SLICE_X38Y59         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  clk_out1_microblaze_v_preset_clk_wiz_1_0

Max Delay           947 Endpoints
Min Delay           947 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.586ns  (logic 0.718ns (45.263%)  route 0.868ns (54.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -8.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns
    Source Clock Delay      (SCD):    7.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.631     7.369    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y60         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.419     7.788 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/Q
                         net (fo=3, routed)           0.868     8.657    microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X48Y64         LUT2 (Prop_lut2_I0_O)        0.299     8.956 r  microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     8.956    microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X48Y64         FDRE                                         r  microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.508    -1.512    microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y64         FDRE                                         r  microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.087ns  (logic 0.828ns (16.277%)  route 4.259ns (83.723%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns
    Source Clock Delay      (SCD):    7.541ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.803     7.541    <hidden>
    SLICE_X44Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDRE (Prop_fdre_C_Q)         0.456     7.997 r  <hidden>
                         net (fo=1, routed)           1.493     9.491    <hidden>
    SLICE_X20Y14         LUT5 (Prop_lut5_I1_O)        0.124     9.615 r  <hidden>
                         net (fo=1, routed)           0.593    10.208    <hidden>
    SLICE_X19Y18         LUT3 (Prop_lut3_I0_O)        0.124    10.332 r  <hidden>
                         net (fo=6, routed)           2.172    12.504    <hidden>
    SLICE_X32Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.628 r  <hidden>
                         net (fo=1, routed)           0.000    12.628    <hidden>
    SLICE_X32Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.671    -1.350    <hidden>
    SLICE_X32Y23         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.896ns  (logic 0.828ns (16.913%)  route 4.068ns (83.087%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns
    Source Clock Delay      (SCD):    7.541ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.803     7.541    <hidden>
    SLICE_X44Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDRE (Prop_fdre_C_Q)         0.456     7.997 r  <hidden>
                         net (fo=1, routed)           1.493     9.491    <hidden>
    SLICE_X20Y14         LUT5 (Prop_lut5_I1_O)        0.124     9.615 r  <hidden>
                         net (fo=1, routed)           0.593    10.208    <hidden>
    SLICE_X19Y18         LUT3 (Prop_lut3_I0_O)        0.124    10.332 r  <hidden>
                         net (fo=6, routed)           1.981    12.313    <hidden>
    SLICE_X30Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.437 r  <hidden>
                         net (fo=1, routed)           0.000    12.437    <hidden>
    SLICE_X30Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.671    -1.350    <hidden>
    SLICE_X30Y23         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.728ns  (logic 0.828ns (17.514%)  route 3.900ns (82.486%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns
    Source Clock Delay      (SCD):    7.545ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.807     7.545    <hidden>
    SLICE_X39Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     8.001 r  <hidden>
                         net (fo=1, routed)           0.818     8.819    <hidden>
    SLICE_X37Y11         LUT5 (Prop_lut5_I4_O)        0.124     8.943 r  <hidden>
                         net (fo=1, routed)           0.904     9.847    <hidden>
    SLICE_X21Y12         LUT3 (Prop_lut3_I0_O)        0.124     9.971 r  <hidden>
                         net (fo=6, routed)           1.665    11.636    <hidden>
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    11.760 r  <hidden>
                         net (fo=2, routed)           0.513    12.273    <hidden>
    SLICE_X31Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.672    -1.349    <hidden>
    SLICE_X31Y22         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.675ns  (logic 0.828ns (17.711%)  route 3.847ns (82.289%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns
    Source Clock Delay      (SCD):    7.545ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.807     7.545    <hidden>
    SLICE_X39Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     8.001 r  <hidden>
                         net (fo=1, routed)           1.471     9.472    <hidden>
    SLICE_X22Y11         LUT5 (Prop_lut5_I1_O)        0.124     9.596 r  <hidden>
                         net (fo=1, routed)           0.809    10.406    <hidden>
    SLICE_X21Y16         LUT3 (Prop_lut3_I0_O)        0.124    10.530 r  <hidden>
                         net (fo=6, routed)           1.567    12.096    <hidden>
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.124    12.220 r  <hidden>
                         net (fo=1, routed)           0.000    12.220    <hidden>
    SLICE_X30Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.669    -1.352    <hidden>
    SLICE_X30Y24         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.639ns  (logic 0.828ns (17.847%)  route 3.811ns (82.153%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns
    Source Clock Delay      (SCD):    7.546ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.808     7.546    <hidden>
    SLICE_X39Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.456     8.002 r  <hidden>
                         net (fo=1, routed)           0.942     8.944    <hidden>
    SLICE_X35Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.068 r  <hidden>
                         net (fo=1, routed)           0.820     9.888    <hidden>
    SLICE_X22Y15         LUT3 (Prop_lut3_I0_O)        0.124    10.012 r  <hidden>
                         net (fo=6, routed)           2.049    12.062    <hidden>
    SLICE_X32Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.186 r  <hidden>
                         net (fo=1, routed)           0.000    12.186    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.669    -1.352    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.632ns  (logic 0.828ns (17.874%)  route 3.804ns (82.126%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns
    Source Clock Delay      (SCD):    7.546ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.808     7.546    <hidden>
    SLICE_X39Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.456     8.002 r  <hidden>
                         net (fo=1, routed)           0.942     8.944    <hidden>
    SLICE_X35Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.068 r  <hidden>
                         net (fo=1, routed)           0.820     9.888    <hidden>
    SLICE_X22Y15         LUT3 (Prop_lut3_I0_O)        0.124    10.012 r  <hidden>
                         net (fo=6, routed)           2.043    12.055    <hidden>
    SLICE_X32Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.179 r  <hidden>
                         net (fo=1, routed)           0.000    12.179    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.669    -1.352    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.633ns  (logic 0.828ns (17.874%)  route 3.805ns (82.126%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns
    Source Clock Delay      (SCD):    7.545ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.807     7.545    <hidden>
    SLICE_X39Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.456     8.001 r  <hidden>
                         net (fo=1, routed)           1.172     9.173    <hidden>
    SLICE_X22Y12         LUT5 (Prop_lut5_I1_O)        0.124     9.297 r  <hidden>
                         net (fo=1, routed)           0.787    10.084    <hidden>
    SLICE_X20Y15         LUT3 (Prop_lut3_I0_O)        0.124    10.208 r  <hidden>
                         net (fo=6, routed)           1.846    12.054    <hidden>
    SLICE_X29Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.178 r  <hidden>
                         net (fo=1, routed)           0.000    12.178    <hidden>
    SLICE_X29Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.670    -1.351    <hidden>
    SLICE_X29Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.494ns  (logic 0.828ns (18.423%)  route 3.666ns (81.577%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -8.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns
    Source Clock Delay      (SCD):    7.546ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.808     7.546    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.456     8.002 r  <hidden>
                         net (fo=1, routed)           1.179     9.181    <hidden>
    SLICE_X20Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.305 r  <hidden>
                         net (fo=1, routed)           0.559     9.864    <hidden>
    SLICE_X20Y17         LUT3 (Prop_lut3_I0_O)        0.124     9.988 r  <hidden>
                         net (fo=6, routed)           1.141    11.129    <hidden>
    SLICE_X26Y23         LUT6 (Prop_lut6_I3_O)        0.124    11.253 r  <hidden>
                         net (fo=4, routed)           0.788    12.041    <hidden>
    SLICE_X29Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.673    -1.348    <hidden>
    SLICE_X29Y22         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.492ns  (logic 0.704ns (15.672%)  route 3.788ns (84.328%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -8.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns
    Source Clock Delay      (SCD):    7.548ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.810     7.548    <hidden>
    SLICE_X31Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.456     8.004 r  <hidden>
                         net (fo=1, routed)           1.093     9.098    <hidden>
    SLICE_X21Y11         LUT5 (Prop_lut5_I1_O)        0.124     9.222 r  <hidden>
                         net (fo=1, routed)           0.775     9.997    <hidden>
    SLICE_X19Y17         LUT3 (Prop_lut3_I0_O)        0.124    10.121 r  <hidden>
                         net (fo=6, routed)           1.920    12.040    <hidden>
    SLICE_X34Y16         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.678    -1.343    <hidden>
    SLICE_X34Y16         RAMS32                                       r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.227ns (39.527%)  route 0.347ns (60.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.682    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y60         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.128     2.810 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/Q
                         net (fo=3, routed)           0.347     3.157    microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X48Y64         LUT2 (Prop_lut2_I0_O)        0.099     3.256 r  microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.256    microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X48Y64         FDRE                                         r  microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.832    -0.841    microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y64         FDRE                                         r  microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.637%)  route 0.106ns (45.363%))
  Logic Levels:           0  
  Clock Path Skew:        -3.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.622     2.740    <hidden>
    SLICE_X47Y30         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDCE (Prop_fdce_C_Q)         0.128     2.868 r  <hidden>
                         net (fo=1, routed)           0.106     2.975    <hidden>
    SLICE_X48Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.898    -0.775    <hidden>
    SLICE_X48Y31         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.898%)  route 0.121ns (46.102%))
  Logic Levels:           0  
  Clock Path Skew:        -3.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.626     2.744    <hidden>
    SLICE_X48Y36         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDCE (Prop_fdce_C_Q)         0.141     2.885 r  <hidden>
                         net (fo=1, routed)           0.121     3.006    <hidden>
    SLICE_X50Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.900    -0.773    <hidden>
    SLICE_X50Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.842%)  route 0.106ns (39.159%))
  Logic Levels:           0  
  Clock Path Skew:        -3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.623     2.741    <hidden>
    SLICE_X46Y31         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.164     2.905 r  <hidden>
                         net (fo=1, routed)           0.106     3.011    <hidden>
    SLICE_X48Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.898    -0.775    <hidden>
    SLICE_X48Y31         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.486%)  route 0.116ns (41.514%))
  Logic Levels:           0  
  Clock Path Skew:        -3.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.626     2.744    <hidden>
    SLICE_X46Y35         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDCE (Prop_fdce_C_Q)         0.164     2.908 r  <hidden>
                         net (fo=1, routed)           0.116     3.025    <hidden>
    SLICE_X44Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.904    -0.769    <hidden>
    SLICE_X44Y35         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.247%)  route 0.157ns (52.753%))
  Logic Levels:           0  
  Clock Path Skew:        -3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.623     2.741    <hidden>
    SLICE_X47Y31         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.141     2.882 r  <hidden>
                         net (fo=1, routed)           0.157     3.040    <hidden>
    SLICE_X48Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.898    -0.775    <hidden>
    SLICE_X48Y31         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.423%)  route 0.163ns (53.577%))
  Logic Levels:           0  
  Clock Path Skew:        -3.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.626     2.744    <hidden>
    SLICE_X48Y35         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.141     2.885 r  <hidden>
                         net (fo=2, routed)           0.163     3.048    <hidden>
    SLICE_X47Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.902    -0.771    <hidden>
    SLICE_X47Y35         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.512%)  route 0.148ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        -3.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.622     2.740    <hidden>
    SLICE_X46Y30         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDCE (Prop_fdce_C_Q)         0.164     2.904 r  <hidden>
                         net (fo=1, routed)           0.148     3.053    <hidden>
    SLICE_X49Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.898    -0.775    <hidden>
    SLICE_X49Y31         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.584%)  route 0.181ns (52.416%))
  Logic Levels:           0  
  Clock Path Skew:        -3.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.625     2.743    <hidden>
    SLICE_X46Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.164     2.907 r  <hidden>
                         net (fo=2, routed)           0.181     3.088    <hidden>
    SLICE_X45Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.902    -0.771    <hidden>
    SLICE_X45Y33         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.909%)  route 0.231ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        -3.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.622     2.740    <hidden>
    SLICE_X47Y30         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDCE (Prop_fdce_C_Q)         0.141     2.881 r  <hidden>
                         net (fo=1, routed)           0.231     3.112    <hidden>
    SLICE_X48Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.898    -0.775    <hidden>
    SLICE_X48Y31         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  To Clock:  clk_out1_microblaze_v_preset_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.184ns  (logic 0.456ns (38.530%)  route 0.728ns (61.470%))
  Logic Levels:           0  
  Clock Path Skew:        -5.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns
    Source Clock Delay      (SCD):    3.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     2.035    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.131 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.804     3.935    <hidden>
    SLICE_X48Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.456     4.391 f  <hidden>
                         net (fo=1, routed)           0.728     5.118    <hidden>
    SLICE_X47Y41         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.677    -1.344    <hidden>
    SLICE_X47Y41         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.367%)  route 0.227ns (61.633%))
  Logic Levels:           0  
  Clock Path Skew:        -2.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.731    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.757 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.629     1.386    <hidden>
    SLICE_X48Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141     1.527 f  <hidden>
                         net (fo=1, routed)           0.227     1.753    <hidden>
    SLICE_X47Y41         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.906    -0.767    <hidden>
    SLICE_X47Y41         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_microblaze_v_preset_clk_wiz_1_0
  To Clock:  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.720ns  (logic 1.398ns (18.109%)  route 6.322ns (81.891%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        7.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.792    -0.748    <hidden>
    SLICE_X45Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  <hidden>
                         net (fo=6, routed)           1.081     0.789    <hidden>
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.118     0.907 f  <hidden>
                         net (fo=3, routed)           0.567     1.475    <hidden>
    SLICE_X45Y27         LUT6 (Prop_lut6_I4_O)        0.326     1.801 f  <hidden>
                         net (fo=29, routed)          1.179     2.980    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I2_O)        0.150     3.130 r  <hidden>
                         net (fo=4, routed)           0.842     3.972    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348     4.320 r  <hidden>
                         net (fo=32, routed)          2.653     6.972    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498     3.127    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370     3.497 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441     4.938    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.029 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.678     6.707    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.720ns  (logic 1.398ns (18.109%)  route 6.322ns (81.891%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        7.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.792    -0.748    <hidden>
    SLICE_X45Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  <hidden>
                         net (fo=6, routed)           1.081     0.789    <hidden>
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.118     0.907 f  <hidden>
                         net (fo=3, routed)           0.567     1.475    <hidden>
    SLICE_X45Y27         LUT6 (Prop_lut6_I4_O)        0.326     1.801 f  <hidden>
                         net (fo=29, routed)          1.179     2.980    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I2_O)        0.150     3.130 r  <hidden>
                         net (fo=4, routed)           0.842     3.972    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348     4.320 r  <hidden>
                         net (fo=32, routed)          2.653     6.972    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498     3.127    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370     3.497 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441     4.938    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.029 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.678     6.707    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.720ns  (logic 1.398ns (18.109%)  route 6.322ns (81.891%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        7.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.792    -0.748    <hidden>
    SLICE_X45Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  <hidden>
                         net (fo=6, routed)           1.081     0.789    <hidden>
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.118     0.907 f  <hidden>
                         net (fo=3, routed)           0.567     1.475    <hidden>
    SLICE_X45Y27         LUT6 (Prop_lut6_I4_O)        0.326     1.801 f  <hidden>
                         net (fo=29, routed)          1.179     2.980    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I2_O)        0.150     3.130 r  <hidden>
                         net (fo=4, routed)           0.842     3.972    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348     4.320 r  <hidden>
                         net (fo=32, routed)          2.653     6.972    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498     3.127    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370     3.497 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441     4.938    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.029 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.678     6.707    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.720ns  (logic 1.398ns (18.109%)  route 6.322ns (81.891%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        7.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.792    -0.748    <hidden>
    SLICE_X45Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  <hidden>
                         net (fo=6, routed)           1.081     0.789    <hidden>
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.118     0.907 f  <hidden>
                         net (fo=3, routed)           0.567     1.475    <hidden>
    SLICE_X45Y27         LUT6 (Prop_lut6_I4_O)        0.326     1.801 f  <hidden>
                         net (fo=29, routed)          1.179     2.980    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I2_O)        0.150     3.130 r  <hidden>
                         net (fo=4, routed)           0.842     3.972    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348     4.320 r  <hidden>
                         net (fo=32, routed)          2.653     6.972    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498     3.127    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370     3.497 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441     4.938    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.029 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.678     6.707    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.580ns  (logic 1.398ns (18.443%)  route 6.182ns (81.557%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        7.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.706ns
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.792    -0.748    <hidden>
    SLICE_X45Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  <hidden>
                         net (fo=6, routed)           1.081     0.789    <hidden>
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.118     0.907 f  <hidden>
                         net (fo=3, routed)           0.567     1.475    <hidden>
    SLICE_X45Y27         LUT6 (Prop_lut6_I4_O)        0.326     1.801 f  <hidden>
                         net (fo=29, routed)          1.179     2.980    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I2_O)        0.150     3.130 r  <hidden>
                         net (fo=4, routed)           0.842     3.972    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348     4.320 r  <hidden>
                         net (fo=32, routed)          2.513     6.832    <hidden>
    SLICE_X31Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498     3.127    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370     3.497 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441     4.938    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.029 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.677     6.706    <hidden>
    SLICE_X31Y15         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.580ns  (logic 1.398ns (18.443%)  route 6.182ns (81.557%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        7.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.706ns
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.792    -0.748    <hidden>
    SLICE_X45Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  <hidden>
                         net (fo=6, routed)           1.081     0.789    <hidden>
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.118     0.907 f  <hidden>
                         net (fo=3, routed)           0.567     1.475    <hidden>
    SLICE_X45Y27         LUT6 (Prop_lut6_I4_O)        0.326     1.801 f  <hidden>
                         net (fo=29, routed)          1.179     2.980    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I2_O)        0.150     3.130 r  <hidden>
                         net (fo=4, routed)           0.842     3.972    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348     4.320 r  <hidden>
                         net (fo=32, routed)          2.513     6.832    <hidden>
    SLICE_X31Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498     3.127    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370     3.497 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441     4.938    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.029 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.677     6.706    <hidden>
    SLICE_X31Y15         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.541ns  (logic 1.398ns (18.539%)  route 6.143ns (81.461%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        7.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.709ns
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.792    -0.748    <hidden>
    SLICE_X45Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  <hidden>
                         net (fo=6, routed)           1.081     0.789    <hidden>
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.118     0.907 f  <hidden>
                         net (fo=3, routed)           0.567     1.475    <hidden>
    SLICE_X45Y27         LUT6 (Prop_lut6_I4_O)        0.326     1.801 f  <hidden>
                         net (fo=29, routed)          1.179     2.980    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I2_O)        0.150     3.130 r  <hidden>
                         net (fo=4, routed)           0.842     3.972    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348     4.320 r  <hidden>
                         net (fo=32, routed)          2.473     6.793    <hidden>
    SLICE_X31Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498     3.127    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370     3.497 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441     4.938    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.029 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.680     6.709    <hidden>
    SLICE_X31Y11         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.400ns  (logic 1.398ns (18.893%)  route 6.002ns (81.107%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        7.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.708ns
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.792    -0.748    <hidden>
    SLICE_X45Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  <hidden>
                         net (fo=6, routed)           1.081     0.789    <hidden>
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.118     0.907 f  <hidden>
                         net (fo=3, routed)           0.567     1.475    <hidden>
    SLICE_X45Y27         LUT6 (Prop_lut6_I4_O)        0.326     1.801 f  <hidden>
                         net (fo=29, routed)          1.179     2.980    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I2_O)        0.150     3.130 r  <hidden>
                         net (fo=4, routed)           0.842     3.972    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348     4.320 r  <hidden>
                         net (fo=32, routed)          2.332     6.652    <hidden>
    SLICE_X33Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498     3.127    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370     3.497 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441     4.938    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.029 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.679     6.708    <hidden>
    SLICE_X33Y12         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.238ns  (logic 1.398ns (19.316%)  route 5.840ns (80.684%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        7.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.792    -0.748    <hidden>
    SLICE_X45Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  <hidden>
                         net (fo=6, routed)           1.081     0.789    <hidden>
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.118     0.907 f  <hidden>
                         net (fo=3, routed)           0.567     1.475    <hidden>
    SLICE_X45Y27         LUT6 (Prop_lut6_I4_O)        0.326     1.801 f  <hidden>
                         net (fo=29, routed)          1.179     2.980    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I2_O)        0.150     3.130 r  <hidden>
                         net (fo=4, routed)           0.842     3.972    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348     4.320 r  <hidden>
                         net (fo=32, routed)          2.170     6.490    <hidden>
    SLICE_X37Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498     3.127    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370     3.497 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441     4.938    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.029 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.678     6.707    <hidden>
    SLICE_X37Y12         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.086ns  (logic 1.398ns (19.730%)  route 5.688ns (80.270%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        7.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.792    -0.748    <hidden>
    SLICE_X45Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.292 f  <hidden>
                         net (fo=6, routed)           1.081     0.789    <hidden>
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.118     0.907 f  <hidden>
                         net (fo=3, routed)           0.567     1.475    <hidden>
    SLICE_X45Y27         LUT6 (Prop_lut6_I4_O)        0.326     1.801 f  <hidden>
                         net (fo=29, routed)          1.179     2.980    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I2_O)        0.150     3.130 r  <hidden>
                         net (fo=4, routed)           0.842     3.972    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348     4.320 r  <hidden>
                         net (fo=32, routed)          2.018     6.338    <hidden>
    SLICE_X39Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498     3.127    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370     3.497 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441     4.938    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.029 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.678     6.707    <hidden>
    SLICE_X39Y10         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.792ns  (logic 0.367ns (46.359%)  route 0.425ns (53.641%))
  Logic Levels:           0  
  Clock Path Skew:        8.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.531ns
    Source Clock Delay      (SCD):    -1.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.670    -1.351    <hidden>
    SLICE_X48Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.367    -0.984 f  <hidden>
                         net (fo=5, routed)           0.425    -0.559    <hidden>
    SLICE_X47Y30         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.793     7.531    <hidden>
    SLICE_X47Y30         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.792ns  (logic 0.367ns (46.359%)  route 0.425ns (53.641%))
  Logic Levels:           0  
  Clock Path Skew:        8.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.531ns
    Source Clock Delay      (SCD):    -1.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.670    -1.351    <hidden>
    SLICE_X48Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.367    -0.984 f  <hidden>
                         net (fo=5, routed)           0.425    -0.559    <hidden>
    SLICE_X47Y30         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.793     7.531    <hidden>
    SLICE_X47Y30         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.804ns  (logic 0.367ns (45.635%)  route 0.437ns (54.365%))
  Logic Levels:           0  
  Clock Path Skew:        8.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.532ns
    Source Clock Delay      (SCD):    -1.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.670    -1.351    <hidden>
    SLICE_X48Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.367    -0.984 f  <hidden>
                         net (fo=5, routed)           0.437    -0.546    <hidden>
    SLICE_X46Y31         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.794     7.532    <hidden>
    SLICE_X46Y31         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.822ns  (logic 0.367ns (44.670%)  route 0.455ns (55.330%))
  Logic Levels:           0  
  Clock Path Skew:        8.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.531ns
    Source Clock Delay      (SCD):    -1.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.668    -1.353    <hidden>
    SLICE_X49Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.367    -0.986 f  <hidden>
                         net (fo=34, routed)          0.455    -0.531    <hidden>
    SLICE_X46Y30         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.793     7.531    <hidden>
    SLICE_X46Y30         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.828ns  (logic 0.367ns (44.301%)  route 0.461ns (55.699%))
  Logic Levels:           0  
  Clock Path Skew:        8.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.532ns
    Source Clock Delay      (SCD):    -1.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.670    -1.351    <hidden>
    SLICE_X48Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.367    -0.984 f  <hidden>
                         net (fo=33, routed)          0.461    -0.522    <hidden>
    SLICE_X47Y31         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.794     7.532    <hidden>
    SLICE_X47Y31         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.900ns  (logic 0.418ns (46.470%)  route 0.482ns (53.530%))
  Logic Levels:           0  
  Clock Path Skew:        8.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.538ns
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.671    -1.350    <hidden>
    SLICE_X50Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.418    -0.932 f  <hidden>
                         net (fo=8, routed)           0.482    -0.450    <hidden>
    SLICE_X48Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.800     7.538    <hidden>
    SLICE_X48Y36         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.921ns  (logic 0.367ns (39.829%)  route 0.554ns (60.171%))
  Logic Levels:           0  
  Clock Path Skew:        8.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.538ns
    Source Clock Delay      (SCD):    -1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.674    -1.347    <hidden>
    SLICE_X44Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.367    -0.980 f  <hidden>
                         net (fo=15, routed)          0.554    -0.425    <hidden>
    SLICE_X48Y35         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.800     7.538    <hidden>
    SLICE_X48Y35         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.129ns  (logic 0.467ns (41.379%)  route 0.662ns (58.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.543ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.676    -1.345    <hidden>
    SLICE_X44Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.367    -0.978 r  <hidden>
                         net (fo=3, routed)           0.662    -0.316    <hidden>
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.100    -0.216 r  <hidden>
                         net (fo=1, routed)           0.000    -0.216    <hidden>
    SLICE_X43Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.805     7.543    <hidden>
    SLICE_X43Y38         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.181ns  (logic 0.567ns (48.022%)  route 0.614ns (51.978%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        8.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.543ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.676    -1.345    <hidden>
    SLICE_X44Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.367    -0.978 r  <hidden>
                         net (fo=3, routed)           0.373    -0.605    <hidden>
    SLICE_X44Y38         LUT6 (Prop_lut6_I0_O)        0.100    -0.505 r  <hidden>
                         net (fo=1, routed)           0.241    -0.264    <hidden>
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.100    -0.164 r  <hidden>
                         net (fo=1, routed)           0.000    -0.164    <hidden>
    SLICE_X43Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.805     7.543    <hidden>
    SLICE_X43Y38         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.348ns  (logic 0.367ns (27.231%)  route 0.981ns (72.769%))
  Logic Levels:           0  
  Clock Path Skew:        8.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.538ns
    Source Clock Delay      (SCD):    -1.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.670    -1.351    <hidden>
    SLICE_X44Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.367    -0.984 f  <hidden>
                         net (fo=11, routed)          0.981    -0.003    <hidden>
    SLICE_X46Y35         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.800     7.538    <hidden>
    SLICE_X46Y35         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  To Clock:  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O

Max Delay           175 Endpoints
Min Delay           175 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.706ns  (logic 1.651ns (15.421%)  route 9.055ns (84.578%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns
    Source Clock Delay      (SCD):    3.515ns = ( 20.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799    18.465    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.561 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.620    20.181    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X47Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.459    20.640 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.382    22.023    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.124    22.147 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.197    23.344    <hidden>
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124    23.468 r  <hidden>
                         net (fo=2, routed)           0.847    24.315    <hidden>
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.118    24.433 f  <hidden>
                         net (fo=6, routed)           0.760    25.193    <hidden>
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.326    25.519 r  <hidden>
                         net (fo=6, routed)           1.374    26.893    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.152    27.045 r  <hidden>
                         net (fo=4, routed)           0.842    27.887    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348    28.235 r  <hidden>
                         net (fo=32, routed)          2.653    30.887    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498     3.127    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370     3.497 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441     4.938    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.029 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.678     6.707    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.706ns  (logic 1.651ns (15.421%)  route 9.055ns (84.578%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns
    Source Clock Delay      (SCD):    3.515ns = ( 20.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799    18.465    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.561 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.620    20.181    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X47Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.459    20.640 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.382    22.023    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.124    22.147 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.197    23.344    <hidden>
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124    23.468 r  <hidden>
                         net (fo=2, routed)           0.847    24.315    <hidden>
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.118    24.433 f  <hidden>
                         net (fo=6, routed)           0.760    25.193    <hidden>
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.326    25.519 r  <hidden>
                         net (fo=6, routed)           1.374    26.893    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.152    27.045 r  <hidden>
                         net (fo=4, routed)           0.842    27.887    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348    28.235 r  <hidden>
                         net (fo=32, routed)          2.653    30.887    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498     3.127    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370     3.497 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441     4.938    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.029 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.678     6.707    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.706ns  (logic 1.651ns (15.421%)  route 9.055ns (84.578%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns
    Source Clock Delay      (SCD):    3.515ns = ( 20.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799    18.465    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.561 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.620    20.181    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X47Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.459    20.640 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.382    22.023    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.124    22.147 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.197    23.344    <hidden>
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124    23.468 r  <hidden>
                         net (fo=2, routed)           0.847    24.315    <hidden>
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.118    24.433 f  <hidden>
                         net (fo=6, routed)           0.760    25.193    <hidden>
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.326    25.519 r  <hidden>
                         net (fo=6, routed)           1.374    26.893    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.152    27.045 r  <hidden>
                         net (fo=4, routed)           0.842    27.887    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348    28.235 r  <hidden>
                         net (fo=32, routed)          2.653    30.887    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498     3.127    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370     3.497 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441     4.938    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.029 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.678     6.707    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.706ns  (logic 1.651ns (15.421%)  route 9.055ns (84.578%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns
    Source Clock Delay      (SCD):    3.515ns = ( 20.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799    18.465    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.561 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.620    20.181    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X47Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.459    20.640 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.382    22.023    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.124    22.147 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.197    23.344    <hidden>
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124    23.468 r  <hidden>
                         net (fo=2, routed)           0.847    24.315    <hidden>
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.118    24.433 f  <hidden>
                         net (fo=6, routed)           0.760    25.193    <hidden>
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.326    25.519 r  <hidden>
                         net (fo=6, routed)           1.374    26.893    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.152    27.045 r  <hidden>
                         net (fo=4, routed)           0.842    27.887    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348    28.235 r  <hidden>
                         net (fo=32, routed)          2.653    30.887    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498     3.127    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370     3.497 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441     4.938    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.029 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.678     6.707    <hidden>
    SLICE_X31Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.566ns  (logic 1.651ns (15.626%)  route 8.915ns (84.374%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        3.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.706ns
    Source Clock Delay      (SCD):    3.515ns = ( 20.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799    18.465    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.561 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.620    20.181    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X47Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.459    20.640 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.382    22.023    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.124    22.147 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.197    23.344    <hidden>
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124    23.468 r  <hidden>
                         net (fo=2, routed)           0.847    24.315    <hidden>
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.118    24.433 f  <hidden>
                         net (fo=6, routed)           0.760    25.193    <hidden>
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.326    25.519 r  <hidden>
                         net (fo=6, routed)           1.374    26.893    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.152    27.045 r  <hidden>
                         net (fo=4, routed)           0.842    27.887    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348    28.235 r  <hidden>
                         net (fo=32, routed)          2.513    30.747    <hidden>
    SLICE_X31Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498     3.127    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370     3.497 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441     4.938    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.029 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.677     6.706    <hidden>
    SLICE_X31Y15         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.566ns  (logic 1.651ns (15.626%)  route 8.915ns (84.374%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        3.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.706ns
    Source Clock Delay      (SCD):    3.515ns = ( 20.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799    18.465    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.561 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.620    20.181    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X47Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.459    20.640 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.382    22.023    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.124    22.147 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.197    23.344    <hidden>
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124    23.468 r  <hidden>
                         net (fo=2, routed)           0.847    24.315    <hidden>
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.118    24.433 f  <hidden>
                         net (fo=6, routed)           0.760    25.193    <hidden>
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.326    25.519 r  <hidden>
                         net (fo=6, routed)           1.374    26.893    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.152    27.045 r  <hidden>
                         net (fo=4, routed)           0.842    27.887    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348    28.235 r  <hidden>
                         net (fo=32, routed)          2.513    30.747    <hidden>
    SLICE_X31Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498     3.127    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370     3.497 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441     4.938    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.029 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.677     6.706    <hidden>
    SLICE_X31Y15         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.527ns  (logic 1.651ns (15.684%)  route 8.876ns (84.316%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        3.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.709ns
    Source Clock Delay      (SCD):    3.515ns = ( 20.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799    18.465    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.561 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.620    20.181    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X47Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.459    20.640 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.382    22.023    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.124    22.147 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.197    23.344    <hidden>
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124    23.468 r  <hidden>
                         net (fo=2, routed)           0.847    24.315    <hidden>
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.118    24.433 f  <hidden>
                         net (fo=6, routed)           0.760    25.193    <hidden>
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.326    25.519 r  <hidden>
                         net (fo=6, routed)           1.374    26.893    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.152    27.045 r  <hidden>
                         net (fo=4, routed)           0.842    27.887    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348    28.235 r  <hidden>
                         net (fo=32, routed)          2.473    30.708    <hidden>
    SLICE_X31Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498     3.127    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370     3.497 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441     4.938    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.029 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.680     6.709    <hidden>
    SLICE_X31Y11         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.385ns  (logic 1.651ns (15.897%)  route 8.734ns (84.103%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        3.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.708ns
    Source Clock Delay      (SCD):    3.515ns = ( 20.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799    18.465    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.561 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.620    20.181    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X47Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.459    20.640 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.382    22.023    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.124    22.147 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.197    23.344    <hidden>
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124    23.468 r  <hidden>
                         net (fo=2, routed)           0.847    24.315    <hidden>
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.118    24.433 f  <hidden>
                         net (fo=6, routed)           0.760    25.193    <hidden>
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.326    25.519 r  <hidden>
                         net (fo=6, routed)           1.374    26.893    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.152    27.045 r  <hidden>
                         net (fo=4, routed)           0.842    27.887    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348    28.235 r  <hidden>
                         net (fo=32, routed)          2.332    30.567    <hidden>
    SLICE_X33Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498     3.127    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370     3.497 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441     4.938    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.029 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.679     6.708    <hidden>
    SLICE_X33Y12         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.223ns  (logic 1.651ns (16.149%)  route 8.572ns (83.851%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns
    Source Clock Delay      (SCD):    3.515ns = ( 20.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799    18.465    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.561 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.620    20.181    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X47Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.459    20.640 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.382    22.023    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.124    22.147 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.197    23.344    <hidden>
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124    23.468 r  <hidden>
                         net (fo=2, routed)           0.847    24.315    <hidden>
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.118    24.433 f  <hidden>
                         net (fo=6, routed)           0.760    25.193    <hidden>
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.326    25.519 r  <hidden>
                         net (fo=6, routed)           1.374    26.893    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.152    27.045 r  <hidden>
                         net (fo=4, routed)           0.842    27.887    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348    28.235 r  <hidden>
                         net (fo=32, routed)          2.170    30.405    <hidden>
    SLICE_X37Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498     3.127    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370     3.497 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441     4.938    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.029 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.678     6.707    <hidden>
    SLICE_X37Y12         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.071ns  (logic 1.651ns (16.393%)  route 8.420ns (83.607%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.707ns
    Source Clock Delay      (SCD):    3.515ns = ( 20.181 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799    18.465    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.561 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.620    20.181    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X47Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.459    20.640 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.382    22.023    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.124    22.147 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.197    23.344    <hidden>
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124    23.468 r  <hidden>
                         net (fo=2, routed)           0.847    24.315    <hidden>
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.118    24.433 f  <hidden>
                         net (fo=6, routed)           0.760    25.193    <hidden>
    SLICE_X44Y39         LUT4 (Prop_lut4_I3_O)        0.326    25.519 r  <hidden>
                         net (fo=6, routed)           1.374    26.893    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.152    27.045 r  <hidden>
                         net (fo=4, routed)           0.842    27.887    <hidden>
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.348    28.235 r  <hidden>
                         net (fo=32, routed)          2.018    30.253    <hidden>
    SLICE_X39Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.498     3.127    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.370     3.497 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.441     4.938    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.029 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.678     6.707    <hidden>
    SLICE_X39Y10         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dtmcs_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.422%)  route 0.183ns (49.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.558     1.258    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X43Y69         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dtmcs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     1.399 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dtmcs_reg/Q
                         net (fo=4, routed)           0.183     1.582    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dtmcs_reg_n_0
    SLICE_X44Y66         LUT2 (Prop_lut2_I0_O)        0.045     1.627 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_i_1/O
                         net (fo=1, routed)           0.000     1.627    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset
    SLICE_X44Y66         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.823     1.639    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.182     1.821 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.795     2.616    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.645 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.829     3.474    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y66         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.218%)  route 0.119ns (45.782%))
  Logic Levels:           0  
  Clock Path Skew:        2.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.548ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.731    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.757 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.629     1.386    <hidden>
    SLICE_X43Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  <hidden>
                         net (fo=4, routed)           0.119     1.646    <hidden>
    SLICE_X44Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.823     1.639    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.182     1.821 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.795     2.616    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.645 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.903     3.548    <hidden>
    SLICE_X44Y12         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        2.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.731    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.757 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.627     1.384    <hidden>
    SLICE_X47Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141     1.525 r  <hidden>
                         net (fo=4, routed)           0.122     1.647    <hidden>
    SLICE_X46Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.823     1.639    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.182     1.821 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.795     2.616    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.645 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.901     3.546    <hidden>
    SLICE_X46Y12         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.146%)  route 0.124ns (46.854%))
  Logic Levels:           0  
  Clock Path Skew:        2.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.548ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.731    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.757 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.629     1.386    <hidden>
    SLICE_X43Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  <hidden>
                         net (fo=4, routed)           0.124     1.651    <hidden>
    SLICE_X45Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.823     1.639    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.182     1.821 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.795     2.616    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.645 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.903     3.548    <hidden>
    SLICE_X45Y12         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.637%)  route 0.132ns (48.363%))
  Logic Levels:           0  
  Clock Path Skew:        2.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.549ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.731    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.757 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.629     1.386    <hidden>
    SLICE_X43Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  <hidden>
                         net (fo=4, routed)           0.132     1.659    <hidden>
    SLICE_X41Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.823     1.639    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.182     1.821 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.795     2.616    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.645 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.904     3.549    <hidden>
    SLICE_X41Y12         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.715%)  route 0.154ns (45.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.477ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.731    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.757 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.564     1.320    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X44Y61         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.141     1.461 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[0]/Q
                         net (fo=2, routed)           0.154     1.615    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg_n_0_[0]
    SLICE_X45Y62         LUT3 (Prop_lut3_I2_O)        0.045     1.660 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_i_1/O
                         net (fo=1, routed)           0.000     1.660    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_i_1_n_0
    SLICE_X45Y62         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.823     1.639    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.182     1.821 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.795     2.616    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.645 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.832     3.477    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y62         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.128ns (45.987%)  route 0.150ns (54.013%))
  Logic Levels:           0  
  Clock Path Skew:        2.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.731    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.757 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.629     1.386    <hidden>
    SLICE_X43Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.128     1.514 r  <hidden>
                         net (fo=4, routed)           0.150     1.664    <hidden>
    SLICE_X42Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.823     1.639    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.182     1.821 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.795     2.616    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.645 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.905     3.550    <hidden>
    SLICE_X42Y11         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.434%)  route 0.139ns (49.566%))
  Logic Levels:           0  
  Clock Path Skew:        2.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.731    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.757 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.628     1.385    <hidden>
    SLICE_X41Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141     1.526 r  <hidden>
                         net (fo=3, routed)           0.139     1.664    <hidden>
    SLICE_X42Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.823     1.639    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.182     1.821 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.795     2.616    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.645 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.900     3.545    <hidden>
    SLICE_X42Y16         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.271%)  route 0.139ns (49.729%))
  Logic Levels:           0  
  Clock Path Skew:        2.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.731    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.757 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.629     1.386    <hidden>
    SLICE_X43Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  <hidden>
                         net (fo=4, routed)           0.139     1.666    <hidden>
    SLICE_X42Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.823     1.639    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.182     1.821 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.795     2.616    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.645 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.905     3.550    <hidden>
    SLICE_X42Y10         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.874%)  route 0.142ns (50.126%))
  Logic Levels:           0  
  Clock Path Skew:        2.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.731    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.757 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.629     1.386    <hidden>
    SLICE_X43Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  <hidden>
                         net (fo=5, routed)           0.142     1.668    <hidden>
    SLICE_X42Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.823     1.639    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.182     1.821 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.795     2.616    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.645 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.905     3.550    <hidden>
    SLICE_X42Y10         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.917ns  (logic 0.522ns (10.616%)  route 4.395ns (89.384%))
  Logic Levels:           4  (LUT1=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.045     1.045    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/I0
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124     1.169 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          1.726     2.895    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/O
    SLICE_X44Y66         LUT4 (Prop_lut4_I1_O)        0.124     3.019 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_2/O
                         net (fo=1, routed)           0.859     3.878    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_2_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.002 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.765     4.767    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm
    SLICE_X44Y65         LUT4 (Prop_lut4_I0_O)        0.150     4.917 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1/O
                         net (fo=1, routed)           0.000     4.917    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1_n_0
    SLICE_X44Y65         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.762    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.853 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.506     3.359    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X44Y65         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.738ns  (logic 0.372ns (7.852%)  route 4.366ns (92.148%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.045     1.045    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/I0
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124     1.169 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          1.726     2.895    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/O
    SLICE_X44Y66         LUT4 (Prop_lut4_I1_O)        0.124     3.019 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_2/O
                         net (fo=1, routed)           0.859     3.878    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_2_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.002 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.736     4.738    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm
    SLICE_X48Y73         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.495     3.124    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X48Y73         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.552ns  (logic 0.124ns (3.491%)  route 3.428ns (96.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.045     1.045    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/I0
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124     1.169 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          2.384     3.552    <hidden>
    SLICE_X50Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.762    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.853 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.508     3.361    <hidden>
    SLICE_X50Y55         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.413ns  (logic 0.124ns (3.633%)  route 3.289ns (96.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.045     1.045    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/I0
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124     1.169 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          2.245     3.413    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/O
    SLICE_X45Y58         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.762    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.853 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.511     3.364    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y58         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[41]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.264ns  (logic 0.248ns (7.597%)  route 3.016ns (92.403%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.045     1.045    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/I0
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124     1.169 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          1.972     3.140    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/O
    SLICE_X46Y61         LUT3 (Prop_lut3_I2_O)        0.124     3.264 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1/O
                         net (fo=1, routed)           0.000     3.264    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1_n_0
    SLICE_X46Y61         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.762    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.853 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.507     3.360    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X46Y61         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.215ns  (logic 0.248ns (7.713%)  route 2.967ns (92.287%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.045     1.045    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/I0
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124     1.169 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          1.923     3.091    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/Using_FPGA.lut1_o
    SLICE_X46Y65         LUT2 (Prop_lut2_I0_O)        0.124     3.215 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000     3.215    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[31]_0
    SLICE_X46Y65         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.762    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.853 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.504     3.357    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X46Y65         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[31]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.mode_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.187ns  (logic 0.605ns (18.984%)  route 2.582ns (81.016%))
  Logic Levels:           3  (LUT1=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.045     1.045    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/I0
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124     1.169 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          1.099     2.267    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/Using_FPGA.lut1_o
    SLICE_X52Y82         LUT5 (Prop_lut5_I1_O)        0.149     2.416 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg_i_2/O
                         net (fo=1, routed)           0.439     2.855    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg5_out
    SLICE_X52Y82         LUT3 (Prop_lut3_I1_O)        0.332     3.187 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg_i_1/O
                         net (fo=1, routed)           0.000     3.187    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I_n_0
    SLICE_X52Y82         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.mode_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.651     1.651    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.742 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.493     3.235    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X52Y82         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.mode_reg_reg/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.180ns  (logic 0.124ns (3.900%)  route 3.056ns (96.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           1.963     1.963    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X48Y80         LUT5 (Prop_lut5_I3_O)        0.124     2.087 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.093     3.180    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_11
    SLICE_X57Y79         FDSE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.651     1.651    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.742 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.491     3.233    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X57Y79         FDSE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[10]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.180ns  (logic 0.124ns (3.900%)  route 3.056ns (96.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           1.963     1.963    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X48Y80         LUT5 (Prop_lut5_I3_O)        0.124     2.087 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.093     3.180    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_11
    SLICE_X57Y79         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.651     1.651    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.742 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.491     3.233    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X57Y79         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[11]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.180ns  (logic 0.124ns (3.900%)  route 3.056ns (96.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           1.963     1.963    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X48Y80         LUT5 (Prop_lut5_I3_O)        0.124     2.087 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.093     3.180    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_11
    SLICE_X57Y79         FDSE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.651     1.651    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.742 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.491     3.233    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X57Y79         FDSE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Internal_BSCANID.bscanid_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.045ns (6.425%)  route 0.655ns (93.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=2, routed)           0.655     0.655    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/SEL
    SLICE_X40Y80         LUT4 (Prop_lut4_I2_O)        0.045     0.700 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Internal_BSCANID.bscanid_sel_i_1/O
                         net (fo=1, routed)           0.000     0.700    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_14
    SLICE_X40Y80         FDCE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Internal_BSCANID.bscanid_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.705    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X40Y80         FDCE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Internal_BSCANID.bscanid_sel_reg/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.id_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.044ns (6.008%)  route 0.688ns (93.992%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           0.688     0.688    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X48Y80         LUT4 (Prop_lut4_I2_O)        0.044     0.732 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.id_flag_i_1/O
                         net (fo=1, routed)           0.000     0.732    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_12
    SLICE_X48Y80         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.id_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.825     1.702    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X48Y80         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.id_flag_reg/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tms_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.090ns (10.883%)  route 0.737ns (89.117%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           0.638     0.638    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X52Y82         LUT3 (Prop_lut3_I2_O)        0.045     0.683 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok_i_3/O
                         net (fo=1, routed)           0.099     0.782    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok_i_3_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.045     0.827 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok_i_1/O
                         net (fo=1, routed)           0.000     0.827    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_4
    SLICE_X52Y82         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tms_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.824     1.701    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X52Y82         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tms_ok_reg/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.045ns (5.334%)  route 0.799ns (94.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=2, routed)           0.645     0.645    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/SEL
    SLICE_X40Y80         LUT4 (Prop_lut4_I2_O)        0.045     0.690 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt_ok_i_1/O
                         net (fo=1, routed)           0.153     0.844    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_7
    SLICE_X41Y80         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.705    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X41Y80         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_1/D
                            (rising edge-triggered cell SRL16E clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.045ns (5.333%)  route 0.799ns (94.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           0.403     0.403    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/I0
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.045     0.448 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          0.396     0.844    microblaze_v_preset_i/mdm_riscv_0/U0/Dbg_TDI_0
    SLICE_X56Y79         SRL16E                                       r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.822     1.699    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X56Y79         SRL16E                                       r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_1/CLK

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.051ns (5.870%)  route 0.818ns (94.130%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           0.466     0.466    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X40Y80         LUT4 (Prop_lut4_I2_O)        0.051     0.517 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.352     0.869    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X54Y84         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.826     1.703    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X54Y84         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.045ns (5.106%)  route 0.836ns (94.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           0.403     0.403    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/I0
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.045     0.448 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          0.434     0.881    microblaze_v_preset_i/mdm_riscv_0/U0/Dbg_TDI_0
    SLICE_X54Y84         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.826     1.703    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X54Y84         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.045ns (4.972%)  route 0.860ns (95.028%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           0.466     0.466    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X40Y80         LUT5 (Prop_lut5_I2_O)        0.045     0.511 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.394     0.905    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X55Y86         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.704    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X55Y86         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.045ns (4.972%)  route 0.860ns (95.028%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           0.466     0.466    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X40Y80         LUT5 (Prop_lut5_I2_O)        0.045     0.511 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.394     0.905    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X55Y86         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.704    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X55Y86         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.045ns (4.972%)  route 0.860ns (95.028%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           0.466     0.466    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X40Y80         LUT5 (Prop_lut5_I2_O)        0.045     0.511 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.394     0.905    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X55Y86         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.704    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X55Y86         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_microblaze_v_preset_clk_wiz_1_0
  To Clock:  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.621ns  (logic 0.478ns (29.487%)  route 1.143ns (70.513%))
  Logic Levels:           0  
  Clock Path Skew:        4.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.802    -0.738    <hidden>
    SLICE_X34Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.478    -0.260 r  <hidden>
                         net (fo=1, routed)           1.143     0.883    <hidden>
    SLICE_X42Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.762    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.853 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.675     3.528    <hidden>
    SLICE_X42Y39         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.541ns  (logic 0.478ns (31.010%)  route 1.063ns (68.990%))
  Logic Levels:           0  
  Clock Path Skew:        4.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.802    -0.738    <hidden>
    SLICE_X30Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.478    -0.260 r  <hidden>
                         net (fo=1, routed)           1.063     0.804    <hidden>
    SLICE_X33Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.762    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.853 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.675     3.528    <hidden>
    SLICE_X33Y17         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.489ns  (logic 0.518ns (34.797%)  route 0.971ns (65.203%))
  Logic Levels:           0  
  Clock Path Skew:        4.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.805    -0.735    <hidden>
    SLICE_X34Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.217 r  <hidden>
                         net (fo=1, routed)           0.971     0.754    <hidden>
    SLICE_X37Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.762    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.853 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.674     3.527    <hidden>
    SLICE_X37Y17         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.482ns  (logic 0.478ns (32.245%)  route 1.004ns (67.755%))
  Logic Levels:           0  
  Clock Path Skew:        4.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.808    -0.732    <hidden>
    SLICE_X30Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.478    -0.254 r  <hidden>
                         net (fo=1, routed)           1.004     0.751    <hidden>
    SLICE_X33Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.762    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.853 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.678     3.531    <hidden>
    SLICE_X33Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.466ns  (logic 0.518ns (35.333%)  route 0.948ns (64.667%))
  Logic Levels:           0  
  Clock Path Skew:        4.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.802    -0.738    <hidden>
    SLICE_X34Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.220 r  <hidden>
                         net (fo=1, routed)           0.948     0.728    <hidden>
    SLICE_X42Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.762    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.853 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.670     3.523    <hidden>
    SLICE_X42Y33         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.459ns  (logic 0.518ns (35.507%)  route 0.941ns (64.493%))
  Logic Levels:           0  
  Clock Path Skew:        4.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.807    -0.733    <hidden>
    SLICE_X30Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 r  <hidden>
                         net (fo=1, routed)           0.941     0.726    <hidden>
    SLICE_X32Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.762    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.853 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.678     3.531    <hidden>
    SLICE_X32Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.410ns  (logic 0.478ns (33.893%)  route 0.932ns (66.107%))
  Logic Levels:           0  
  Clock Path Skew:        4.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.810    -0.730    <hidden>
    SLICE_X30Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         FDRE (Prop_fdre_C_Q)         0.478    -0.252 r  <hidden>
                         net (fo=1, routed)           0.932     0.681    <hidden>
    SLICE_X33Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.762    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.853 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.678     3.531    <hidden>
    SLICE_X33Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.376ns  (logic 0.518ns (37.634%)  route 0.858ns (62.366%))
  Logic Levels:           0  
  Clock Path Skew:        4.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.800    -0.740    <hidden>
    SLICE_X34Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.222 r  <hidden>
                         net (fo=1, routed)           0.858     0.637    <hidden>
    SLICE_X37Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.762    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.853 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.674     3.527    <hidden>
    SLICE_X37Y17         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.378ns  (logic 0.456ns (33.087%)  route 0.922ns (66.913%))
  Logic Levels:           0  
  Clock Path Skew:        4.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.794    -0.746    <hidden>
    SLICE_X48Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  <hidden>
                         net (fo=2, routed)           0.922     0.632    <hidden>
    SLICE_X48Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.762    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.853 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.669     3.522    <hidden>
    SLICE_X48Y34         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.327ns  (logic 0.518ns (39.027%)  route 0.809ns (60.973%))
  Logic Levels:           0  
  Clock Path Skew:        4.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.802    -0.738    <hidden>
    SLICE_X30Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.220 r  <hidden>
                         net (fo=1, routed)           0.809     0.590    <hidden>
    SLICE_X33Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.762    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.853 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.675     3.528    <hidden>
    SLICE_X33Y17         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.667ns  (logic 0.367ns (54.986%)  route 0.300ns (45.014%))
  Logic Levels:           0  
  Clock Path Skew:        5.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.934ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.677    -1.344    <hidden>
    SLICE_X47Y41         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDCE (Prop_fdce_C_Q)         0.367    -0.977 r  <hidden>
                         net (fo=3, routed)           0.300    -0.676    <hidden>
    SLICE_X47Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     2.035    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.131 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.803     3.934    <hidden>
    SLICE_X47Y39         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.385ns (57.574%)  route 0.284ns (42.426%))
  Logic Levels:           0  
  Clock Path Skew:        5.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.934ns
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.679    -1.342    <hidden>
    SLICE_X34Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.385    -0.957 r  <hidden>
                         net (fo=1, routed)           0.284    -0.673    <hidden>
    SLICE_X37Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     2.035    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.131 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.803     3.934    <hidden>
    SLICE_X37Y16         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.688ns  (logic 0.418ns (60.755%)  route 0.270ns (39.245%))
  Logic Levels:           0  
  Clock Path Skew:        5.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.678    -1.343    <hidden>
    SLICE_X30Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.418    -0.925 r  <hidden>
                         net (fo=1, routed)           0.270    -0.655    <hidden>
    SLICE_X33Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     2.035    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.131 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.804     3.935    <hidden>
    SLICE_X33Y17         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.691ns  (logic 0.418ns (60.497%)  route 0.273ns (39.503%))
  Logic Levels:           0  
  Clock Path Skew:        5.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.939ns
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.681    -1.340    <hidden>
    SLICE_X30Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.418    -0.922 r  <hidden>
                         net (fo=1, routed)           0.273    -0.649    <hidden>
    SLICE_X32Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     2.035    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.131 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.808     3.939    <hidden>
    SLICE_X32Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.702ns  (logic 0.418ns (59.524%)  route 0.284ns (40.476%))
  Logic Levels:           0  
  Clock Path Skew:        5.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.934ns
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.679    -1.342    <hidden>
    SLICE_X34Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.418    -0.924 r  <hidden>
                         net (fo=1, routed)           0.284    -0.639    <hidden>
    SLICE_X37Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     2.035    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.131 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.803     3.934    <hidden>
    SLICE_X37Y16         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.762ns  (logic 0.385ns (50.524%)  route 0.377ns (49.476%))
  Logic Levels:           0  
  Clock Path Skew:        5.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.939ns
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.680    -1.341    <hidden>
    SLICE_X34Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.385    -0.956 r  <hidden>
                         net (fo=1, routed)           0.377    -0.579    <hidden>
    SLICE_X33Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     2.035    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.131 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.808     3.939    <hidden>
    SLICE_X33Y14         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.777ns  (logic 0.385ns (49.529%)  route 0.392ns (50.471%))
  Logic Levels:           0  
  Clock Path Skew:        5.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.678    -1.343    <hidden>
    SLICE_X30Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.385    -0.958 r  <hidden>
                         net (fo=1, routed)           0.392    -0.565    <hidden>
    SLICE_X33Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     2.035    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.131 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.804     3.935    <hidden>
    SLICE_X33Y17         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.778ns  (logic 0.385ns (49.465%)  route 0.393ns (50.535%))
  Logic Levels:           0  
  Clock Path Skew:        5.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.939ns
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.681    -1.340    <hidden>
    SLICE_X30Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.385    -0.955 r  <hidden>
                         net (fo=1, routed)           0.393    -0.561    <hidden>
    SLICE_X32Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     2.035    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.131 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.808     3.939    <hidden>
    SLICE_X32Y13         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.788ns  (logic 0.385ns (48.848%)  route 0.403ns (51.152%))
  Logic Levels:           0  
  Clock Path Skew:        5.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.928ns
    Source Clock Delay      (SCD):    -1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.674    -1.347    <hidden>
    SLICE_X34Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.385    -0.962 r  <hidden>
                         net (fo=1, routed)           0.403    -0.558    <hidden>
    SLICE_X39Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     2.035    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.131 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.797     3.928    <hidden>
    SLICE_X39Y20         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.794ns  (logic 0.385ns (48.512%)  route 0.409ns (51.488%))
  Logic Levels:           0  
  Clock Path Skew:        5.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.928ns
    Source Clock Delay      (SCD):    -1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.674    -1.347    <hidden>
    SLICE_X34Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.385    -0.962 r  <hidden>
                         net (fo=1, routed)           0.409    -0.553    <hidden>
    SLICE_X39Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     2.035    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.131 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.797     3.928    <hidden>
    SLICE_X39Y20         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.538ns  (logic 1.736ns (18.202%)  route 7.802ns (81.798%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -4.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    7.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.806     7.544    <hidden>
    SLICE_X41Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.419     7.963 r  <hidden>
                         net (fo=2, routed)           1.440     9.403    <hidden>
    SLICE_X46Y26         LUT6 (Prop_lut6_I0_O)        0.299     9.702 r  <hidden>
                         net (fo=1, routed)           0.809    10.511    <hidden>
    SLICE_X43Y26         LUT6 (Prop_lut6_I1_O)        0.124    10.635 r  <hidden>
                         net (fo=1, routed)           1.181    11.817    <hidden>
    SLICE_X44Y34         LUT5 (Prop_lut5_I4_O)        0.124    11.941 r  <hidden>
                         net (fo=1, routed)           1.142    13.083    <hidden>
    SLICE_X44Y43         LUT6 (Prop_lut6_I2_O)        0.124    13.207 r  <hidden>
                         net (fo=1, routed)           0.158    13.365    <hidden>
    SLICE_X44Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.489 r  <hidden>
                         net (fo=3, routed)           1.341    14.830    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I1_O)        0.124    14.954 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8/O
                         net (fo=1, routed)           0.444    15.398    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124    15.522 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4/O
                         net (fo=1, routed)           0.521    16.042    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.124    16.166 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.765    16.932    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm
    SLICE_X44Y65         LUT4 (Prop_lut4_I0_O)        0.150    17.082 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1/O
                         net (fo=1, routed)           0.000    17.082    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1_n_0
    SLICE_X44Y65         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.762    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.853 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.506     3.359    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X44Y65         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.358ns  (logic 1.586ns (16.948%)  route 7.772ns (83.052%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        -4.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    7.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.806     7.544    <hidden>
    SLICE_X41Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.419     7.963 r  <hidden>
                         net (fo=2, routed)           1.440     9.403    <hidden>
    SLICE_X46Y26         LUT6 (Prop_lut6_I0_O)        0.299     9.702 r  <hidden>
                         net (fo=1, routed)           0.809    10.511    <hidden>
    SLICE_X43Y26         LUT6 (Prop_lut6_I1_O)        0.124    10.635 r  <hidden>
                         net (fo=1, routed)           1.181    11.817    <hidden>
    SLICE_X44Y34         LUT5 (Prop_lut5_I4_O)        0.124    11.941 r  <hidden>
                         net (fo=1, routed)           1.142    13.083    <hidden>
    SLICE_X44Y43         LUT6 (Prop_lut6_I2_O)        0.124    13.207 r  <hidden>
                         net (fo=1, routed)           0.158    13.365    <hidden>
    SLICE_X44Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.489 r  <hidden>
                         net (fo=3, routed)           1.341    14.830    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I1_O)        0.124    14.954 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8/O
                         net (fo=1, routed)           0.444    15.398    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124    15.522 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4/O
                         net (fo=1, routed)           0.521    16.042    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.124    16.166 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.736    16.902    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm
    SLICE_X48Y73         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.495     3.124    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X48Y73         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.240ns  (logic 1.338ns (18.481%)  route 5.902ns (81.519%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -4.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    7.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.806     7.544    <hidden>
    SLICE_X41Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.419     7.963 r  <hidden>
                         net (fo=2, routed)           1.440     9.403    <hidden>
    SLICE_X46Y26         LUT6 (Prop_lut6_I0_O)        0.299     9.702 r  <hidden>
                         net (fo=1, routed)           0.809    10.511    <hidden>
    SLICE_X43Y26         LUT6 (Prop_lut6_I1_O)        0.124    10.635 r  <hidden>
                         net (fo=1, routed)           1.181    11.817    <hidden>
    SLICE_X44Y34         LUT5 (Prop_lut5_I4_O)        0.124    11.941 r  <hidden>
                         net (fo=1, routed)           1.142    13.083    <hidden>
    SLICE_X44Y43         LUT6 (Prop_lut6_I2_O)        0.124    13.207 r  <hidden>
                         net (fo=1, routed)           0.158    13.365    <hidden>
    SLICE_X44Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.489 r  <hidden>
                         net (fo=3, routed)           1.171    14.660    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X47Y61         LUT3 (Prop_lut3_I0_O)        0.124    14.784 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0[0]_i_1/O
                         net (fo=1, routed)           0.000    14.784    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0[0]_i_1_n_0
    SLICE_X47Y61         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.762    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.853 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.507     3.360    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X47Y61         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.383ns  (logic 1.062ns (31.396%)  route 2.321ns (68.604%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    7.367ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.629     7.367    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y62         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     7.823 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/Q
                         net (fo=3, routed)           1.152     8.975    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg
    SLICE_X45Y65         LUT5 (Prop_lut5_I0_O)        0.150     9.125 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_3/O
                         net (fo=1, routed)           0.494     9.620    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_3_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I5_O)        0.332     9.952 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_2/O
                         net (fo=2, routed)           0.674    10.626    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_2_n_0
    SLICE_X44Y65         LUT4 (Prop_lut4_I2_O)        0.124    10.750 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[0]_i_1/O
                         net (fo=1, routed)           0.000    10.750    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[0]_i_1_n_0
    SLICE_X44Y65         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.762    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.853 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.506     3.359    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X44Y65         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.693ns  (logic 0.704ns (41.595%)  route 0.989ns (58.405%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -4.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    7.363ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.625     7.363    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y66         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.456     7.819 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/Q
                         net (fo=4, routed)           0.823     8.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg_n_0
    SLICE_X45Y65         LUT4 (Prop_lut4_I3_O)        0.124     8.766 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_2/O
                         net (fo=2, routed)           0.166     8.932    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     9.056 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000     9.056    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[0]_i_1_n_0
    SLICE_X45Y65         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.762    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.853 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.506     3.359    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y65         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.690ns  (logic 0.704ns (41.669%)  route 0.986ns (58.331%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -4.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    7.363ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.625     7.363    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y66         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.456     7.819 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/Q
                         net (fo=4, routed)           0.823     8.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg_n_0
    SLICE_X45Y65         LUT4 (Prop_lut4_I3_O)        0.124     8.766 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_2/O
                         net (fo=2, routed)           0.163     8.929    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current
    SLICE_X45Y65         LUT6 (Prop_lut6_I1_O)        0.124     9.053 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.053    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_1_n_0
    SLICE_X45Y65         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.762    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.853 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.506     3.359    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y65         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.566ns  (logic 0.718ns (45.852%)  route 0.848ns (54.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    7.363ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.625     7.363    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y66         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.419     7.782 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/Q
                         net (fo=4, routed)           0.848     8.630    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I3_O)        0.299     8.929 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1/O
                         net (fo=1, routed)           0.000     8.929    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1_n_0
    SLICE_X44Y65         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.762    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.853 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.506     3.359    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X44Y65         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.469ns  (logic 0.580ns (39.485%)  route 0.889ns (60.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    7.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.631     7.369    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y60         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456     7.825 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/Q
                         net (fo=3, routed)           0.889     8.714    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Rst_0
    SLICE_X46Y61         LUT3 (Prop_lut3_I0_O)        0.124     8.838 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1/O
                         net (fo=1, routed)           0.000     8.838    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1_n_0
    SLICE_X46Y61         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.762    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.853 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.507     3.360    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X46Y61         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.265ns  (logic 0.518ns (40.959%)  route 0.747ns (59.041%))
  Logic Levels:           0  
  Clock Path Skew:        -4.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    7.536ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.798     7.536    <hidden>
    SLICE_X46Y34         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDCE (Prop_fdce_C_Q)         0.518     8.054 r  <hidden>
                         net (fo=7, routed)           0.747     8.801    <hidden>
    SLICE_X44Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.762    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.853 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.675     3.528    <hidden>
    SLICE_X44Y39         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.223ns  (logic 0.456ns (37.288%)  route 0.767ns (62.712%))
  Logic Levels:           0  
  Clock Path Skew:        -4.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    7.543ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.799     1.799    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.895 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.618     3.513    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.459     3.972 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.670     5.642    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.738 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.805     7.543    <hidden>
    SLICE_X43Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     7.999 r  <hidden>
                         net (fo=6, routed)           0.767     8.766    <hidden>
    SLICE_X44Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.538     1.538    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.629 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.762    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.853 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.675     3.528    <hidden>
    SLICE_X44Y39         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.284%)  route 0.177ns (48.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.561     2.679    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y66         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141     2.820 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/Q
                         net (fo=4, routed)           0.177     2.996    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I4_O)        0.045     3.041 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1/O
                         net (fo=1, routed)           0.000     3.041    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1_n_0
    SLICE_X44Y65         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.850    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.879 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.830     1.708    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X44Y65         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.486%)  route 0.183ns (56.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.626     2.744    <hidden>
    SLICE_X47Y36         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDPE (Prop_fdpe_C_Q)         0.141     2.885 r  <hidden>
                         net (fo=2, routed)           0.183     3.068    <hidden>
    SLICE_X46Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.850    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.879 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.903     1.781    <hidden>
    SLICE_X46Y39         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.187%)  route 0.208ns (52.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.563     2.681    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y62         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.141     2.822 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/Q
                         net (fo=3, routed)           0.208     3.030    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg
    SLICE_X45Y65         LUT6 (Prop_lut6_I5_O)        0.045     3.075 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.075    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_1_n_0
    SLICE_X45Y65         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.850    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.879 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.830     1.708    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y65         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.570%)  route 0.190ns (57.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.630     2.748    <hidden>
    SLICE_X43Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     2.889 r  <hidden>
                         net (fo=6, routed)           0.190     3.079    <hidden>
    SLICE_X44Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.850    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.879 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.905     1.783    <hidden>
    SLICE_X44Y39         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.227ns (55.978%)  route 0.179ns (44.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.682    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y60         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.128     2.810 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/Q
                         net (fo=3, routed)           0.179     2.988    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst
    SLICE_X46Y60         LUT3 (Prop_lut3_I0_O)        0.099     3.087 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[3]_i_1/O
                         net (fo=1, routed)           0.000     3.087    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[3]_i_1_n_0
    SLICE_X46Y60         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.850    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.879 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.833     1.711    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X46Y60         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[3]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.333%)  route 0.224ns (54.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.561     2.679    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y66         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141     2.820 f  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/Q
                         net (fo=4, routed)           0.224     3.044    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I4_O)        0.045     3.089 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1/O
                         net (fo=1, routed)           0.000     3.089    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1_n_0
    SLICE_X44Y65         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.850    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.879 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.830     1.708    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X44Y65         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.577%)  route 0.222ns (54.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.682    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y60         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.141     2.823 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/Q
                         net (fo=4, routed)           0.222     3.045    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol[0]
    SLICE_X46Y60         LUT3 (Prop_lut3_I0_O)        0.045     3.090 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[2]_i_1/O
                         net (fo=1, routed)           0.000     3.090    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[2]_i_1_n_0
    SLICE_X46Y60         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.850    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.879 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.833     1.711    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X46Y60         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[2]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.229%)  route 0.183ns (52.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.626     2.744    <hidden>
    SLICE_X46Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.164     2.908 r  <hidden>
                         net (fo=2, routed)           0.183     3.091    <hidden>
    SLICE_X46Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.850    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.879 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.903     1.781    <hidden>
    SLICE_X46Y39         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.313%)  route 0.270ns (65.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.630     2.748    <hidden>
    SLICE_X43Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     2.889 r  <hidden>
                         net (fo=6, routed)           0.270     3.159    <hidden>
    SLICE_X44Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.850    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.879 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.905     1.783    <hidden>
    SLICE_X44Y39         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.965%)  route 0.304ns (62.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.675     0.675    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.701 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.554     1.254    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.146     1.400 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.692     2.092    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.118 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.682    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y60         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.141     2.823 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/Q
                         net (fo=3, routed)           0.304     3.127    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Rst_0
    SLICE_X46Y61         LUT3 (Prop_lut3_I0_O)        0.045     3.172 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1/O
                         net (fo=1, routed)           0.000     3.172    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1_n_0
    SLICE_X46Y61         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.788     0.788    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.817 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.850    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.879 r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.833     1.711    microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X46Y61         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.mode_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.739ns  (logic 0.248ns (9.055%)  route 2.491ns (90.945%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        3.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.235ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.336    18.003    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X40Y80         LUT5 (Prop_lut5_I1_O)        0.124    18.127 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.155    19.281    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/SR[0]
    SLICE_X52Y82         LUT3 (Prop_lut3_I2_O)        0.124    19.405 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg_i_1/O
                         net (fo=1, routed)           0.000    19.405    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.LUT1_I_n_0
    SLICE_X52Y82         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.mode_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.651     1.651    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.742 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.493     3.235    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X52Y82         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.mode_reg_reg/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tms_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.679ns  (logic 0.248ns (9.257%)  route 2.431ns (90.743%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.235ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.336    18.003    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X40Y80         LUT5 (Prop_lut5_I1_O)        0.124    18.127 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.095    19.222    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok
    SLICE_X52Y82         LUT6 (Prop_lut6_I5_O)        0.124    19.346 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok_i_1/O
                         net (fo=1, routed)           0.000    19.346    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_4
    SLICE_X52Y82         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tms_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.651     1.651    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.742 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.493     3.235    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X52Y82         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tms_ok_reg/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.664ns  (logic 0.153ns (5.744%)  route 2.511ns (94.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.336    18.003    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X40Y80         LUT4 (Prop_lut4_I1_O)        0.153    18.156 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           1.174    19.330    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X54Y85         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.651     1.651    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.742 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.496     3.238    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X54Y85         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[1]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.664ns  (logic 0.153ns (5.744%)  route 2.511ns (94.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.336    18.003    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X40Y80         LUT4 (Prop_lut4_I1_O)        0.153    18.156 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           1.174    19.330    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X54Y85         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.651     1.651    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.742 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.496     3.238    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X54Y85         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[2]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.664ns  (logic 0.153ns (5.744%)  route 2.511ns (94.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.336    18.003    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X40Y80         LUT4 (Prop_lut4_I1_O)        0.153    18.156 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           1.174    19.330    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X54Y85         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.651     1.651    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.742 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.496     3.238    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X54Y85         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.664ns  (logic 0.153ns (5.744%)  route 2.511ns (94.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.336    18.003    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X40Y80         LUT4 (Prop_lut4_I1_O)        0.153    18.156 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           1.174    19.330    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X54Y85         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.651     1.651    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.742 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.496     3.238    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X54Y85         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[6]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tms_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.567ns  (logic 0.248ns (9.661%)  route 2.319ns (90.339%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.336    18.003    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X40Y80         LUT5 (Prop_lut5_I1_O)        0.124    18.127 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.983    19.110    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok
    SLICE_X52Y81         LUT5 (Prop_lut5_I4_O)        0.124    19.234 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_reg_i_1/O
                         net (fo=1, routed)           0.000    19.234    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_13
    SLICE_X52Y81         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tms_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.651     1.651    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.742 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.491     3.233    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X52Y81         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tms_reg_reg/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.533ns  (logic 0.153ns (6.040%)  route 2.380ns (93.960%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.336    18.003    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X40Y80         LUT4 (Prop_lut4_I1_O)        0.153    18.156 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           1.044    19.200    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X55Y85         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.651     1.651    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.742 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.496     3.238    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X55Y85         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[0]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.533ns  (logic 0.153ns (6.040%)  route 2.380ns (93.960%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.336    18.003    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X40Y80         LUT4 (Prop_lut4_I1_O)        0.153    18.156 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           1.044    19.200    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X55Y85         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.651     1.651    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.742 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.496     3.238    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X55Y85         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[3]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.533ns  (logic 0.153ns (6.040%)  route 2.380ns (93.960%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.336    18.003    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X40Y80         LUT4 (Prop_lut4_I1_O)        0.153    18.156 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           1.044    19.200    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X55Y85         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.651     1.651    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.742 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.496     3.238    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X55Y85         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Internal_BSCANID.bscanid_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.045ns (9.468%)  route 0.430ns (90.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.430     0.430    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X40Y80         LUT4 (Prop_lut4_I0_O)        0.045     0.475 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Internal_BSCANID.bscanid_sel_i_1/O
                         net (fo=1, routed)           0.000     0.475    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_14
    SLICE_X40Y80         FDCE                                         f  microblaze_v_preset_i/mdm_riscv_0/U0/Internal_BSCANID.bscanid_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.705    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X40Y80         FDCE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Internal_BSCANID.bscanid_sel_reg/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Internal_BSCANID.bscanid_done_reg/D
                            (rising edge-triggered cell FDCE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.045ns (8.126%)  route 0.509ns (91.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.509     0.509    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X40Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.554 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Internal_BSCANID.bscanid_done_i_1/O
                         net (fo=1, routed)           0.000     0.554    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_15
    SLICE_X40Y80         FDCE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Internal_BSCANID.bscanid_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.705    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X40Y80         FDCE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Internal_BSCANID.bscanid_done_reg/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.045ns (6.363%)  route 0.662ns (93.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.509     0.509    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X40Y80         LUT4 (Prop_lut4_I1_O)        0.045     0.554 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt_ok_i_1/O
                         net (fo=1, routed)           0.153     0.707    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_7
    SLICE_X41Y80         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.705    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X41Y80         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.045ns (4.935%)  route 0.867ns (95.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.515     0.515    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X40Y80         LUT4 (Prop_lut4_I1_O)        0.045     0.560 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.352     0.912    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X54Y84         FDRE                                         f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.826     1.703    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X54Y84         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.045ns (4.716%)  route 0.909ns (95.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.515     0.515    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X40Y80         LUT5 (Prop_lut5_I1_O)        0.045     0.560 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.394     0.954    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X55Y86         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.704    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X55Y86         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.045ns (4.716%)  route 0.909ns (95.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.515     0.515    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X40Y80         LUT5 (Prop_lut5_I1_O)        0.045     0.560 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.394     0.954    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X55Y86         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.704    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X55Y86         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.045ns (4.716%)  route 0.909ns (95.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.515     0.515    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X40Y80         LUT5 (Prop_lut5_I1_O)        0.045     0.560 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.394     0.954    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X55Y86         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.704    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X55Y86         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.045ns (4.716%)  route 0.909ns (95.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.515     0.515    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X40Y80         LUT5 (Prop_lut5_I1_O)        0.045     0.560 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.394     0.954    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X55Y86         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.704    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X55Y86         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.045ns (4.716%)  route 0.909ns (95.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.515     0.515    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X40Y80         LUT5 (Prop_lut5_I1_O)        0.045     0.560 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.394     0.954    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X55Y86         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.704    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X55Y86         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.045ns (4.716%)  route 0.909ns (95.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.515     0.515    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X40Y80         LUT5 (Prop_lut5_I1_O)        0.045     0.560 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.394     0.954    microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X55Y86         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.704    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X55Y86         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bit_cnt_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_microblaze_v_preset_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.060ns  (logic 3.979ns (35.972%)  route 7.082ns (64.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.817    -0.723    microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X15Y38         FDSE                                         r  microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDSE (Prop_fdse_C_Q)         0.456    -0.267 r  microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           7.082     6.815    usb_uart_txd_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    10.337 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000    10.337    usb_uart_txd
    D10                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.246ns  (logic 1.364ns (32.135%)  route 2.882ns (67.865%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.639    -0.525    microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X15Y38         FDSE                                         r  microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  microblaze_v_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           2.882     2.498    usb_uart_txd_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     3.721 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.721    usb_uart_txd
    D10                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_microblaze_v_preset_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_microblaze_v_preset_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_microblaze_v_preset_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    microblaze_v_preset_i/clk_wiz_1/inst/clkfbout_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  microblaze_v_preset_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    microblaze_v_preset_i/clk_wiz_1/inst/clkfbout_buf_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_microblaze_v_preset_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clkfbout_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    microblaze_v_preset_i/clk_wiz_1/inst/clkfbout_buf_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_microblaze_v_preset_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.324ns  (logic 0.124ns (3.731%)  route 3.200ns (96.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.200     3.200    microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X47Y64         LUT4 (Prop_lut4_I0_O)        0.124     3.324 r  microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     3.324    microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X47Y64         FDRE                                         r  microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        1.508    -1.512    microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X47Y64         FDRE                                         r  microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_v_preset_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.577ns  (logic 0.045ns (2.854%)  route 1.532ns (97.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.532     1.532    microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X47Y64         LUT4 (Prop_lut4_I0_O)        0.045     1.577 r  microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.577    microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X47Y64         FDRE                                         r  microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_v_preset_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  microblaze_v_preset_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    microblaze_v_preset_i/clk_wiz_1/inst/clk_in1_microblaze_v_preset_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  microblaze_v_preset_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    microblaze_v_preset_i/clk_wiz_1/inst/clk_out1_microblaze_v_preset_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  microblaze_v_preset_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3675, routed)        0.832    -0.841    microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X47Y64         FDRE                                         r  microblaze_v_preset_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.699ns  (logic 0.124ns (4.594%)  route 2.575ns (95.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.482     1.482    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X48Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.606 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.093     2.699    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_11
    SLICE_X57Y79         FDSE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.651     1.651    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.742 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.491     3.233    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X57Y79         FDSE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[10]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.699ns  (logic 0.124ns (4.594%)  route 2.575ns (95.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.482     1.482    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X48Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.606 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.093     2.699    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_11
    SLICE_X57Y79         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.651     1.651    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.742 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.491     3.233    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X57Y79         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[11]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.699ns  (logic 0.124ns (4.594%)  route 2.575ns (95.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.482     1.482    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X48Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.606 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.093     2.699    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_11
    SLICE_X57Y79         FDSE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.651     1.651    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.742 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.491     3.233    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X57Y79         FDSE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[20]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.699ns  (logic 0.124ns (4.594%)  route 2.575ns (95.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.482     1.482    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X48Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.606 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.093     2.699    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_11
    SLICE_X57Y79         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.651     1.651    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.742 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.491     3.233    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X57Y79         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[21]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.699ns  (logic 0.124ns (4.594%)  route 2.575ns (95.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.482     1.482    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X48Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.606 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.093     2.699    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_11
    SLICE_X57Y79         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.651     1.651    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.742 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.491     3.233    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X57Y79         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[22]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.699ns  (logic 0.124ns (4.594%)  route 2.575ns (95.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.482     1.482    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X48Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.606 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.093     2.699    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_11
    SLICE_X57Y79         FDSE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.651     1.651    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.742 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.491     3.233    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X57Y79         FDSE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[23]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.699ns  (logic 0.124ns (4.594%)  route 2.575ns (95.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.482     1.482    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X48Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.606 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.093     2.699    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_11
    SLICE_X57Y79         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.651     1.651    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.742 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.491     3.233    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X57Y79         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[24]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.699ns  (logic 0.124ns (4.594%)  route 2.575ns (95.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.482     1.482    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X48Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.606 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.093     2.699    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_11
    SLICE_X57Y79         FDSE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.651     1.651    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.742 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.491     3.233    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X57Y79         FDSE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[9]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.399ns  (logic 0.124ns (5.169%)  route 2.275ns (94.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.482     1.482    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X48Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.606 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.793     2.399    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_11
    SLICE_X55Y79         FDSE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.651     1.651    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.742 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.490     3.232    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X55Y79         FDSE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[0]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.399ns  (logic 0.124ns (5.169%)  route 2.275ns (94.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.482     1.482    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X48Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.606 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.793     2.399    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_11
    SLICE_X54Y79         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.651     1.651    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.742 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.490     3.232    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X54Y79         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Internal_BSCANID.bscanid_done_reg/CLR
                            (removal check against rising-edge clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.000ns (0.000%)  route 0.513ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.513     0.513    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_0
    SLICE_X40Y80         FDCE                                         f  microblaze_v_preset_i/mdm_riscv_0/U0/Internal_BSCANID.bscanid_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.705    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X40Y80         FDCE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Internal_BSCANID.bscanid_done_reg/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Internal_BSCANID.bscanid_sel_reg/CLR
                            (removal check against rising-edge clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.000ns (0.000%)  route 0.513ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.513     0.513    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_0
    SLICE_X40Y80         FDCE                                         f  microblaze_v_preset_i/mdm_riscv_0/U0/Internal_BSCANID.bscanid_sel_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.705    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X40Y80         FDCE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Internal_BSCANID.bscanid_sel_reg/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.id_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.048ns (7.518%)  route 0.590ns (92.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.590     0.590    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X48Y80         LUT4 (Prop_lut4_I0_O)        0.048     0.638 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.id_flag_i_1/O
                         net (fo=1, routed)           0.000     0.638    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_12
    SLICE_X48Y80         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.id_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.825     1.702    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X48Y80         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.id_flag_reg/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.043ns (5.990%)  route 0.675ns (94.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.521     0.521    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X40Y80         LUT4 (Prop_lut4_I3_O)        0.043     0.564 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt_ok_i_1/O
                         net (fo=1, routed)           0.153     0.718    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_7
    SLICE_X41Y80         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.705    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X41Y80         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg_r/R
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.045ns (5.186%)  route 0.823ns (94.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.590     0.590    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X48Y80         LUT5 (Prop_lut5_I4_O)        0.045     0.635 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.232     0.868    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_11
    SLICE_X55Y80         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.822     1.699    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X55Y80         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg_r/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.045ns (5.186%)  route 0.823ns (94.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.590     0.590    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X48Y80         LUT5 (Prop_lut5_I4_O)        0.045     0.635 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.232     0.868    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_11
    SLICE_X55Y80         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.822     1.699    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X55Y80         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg_r_0/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/R
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.045ns (5.186%)  route 0.823ns (94.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.590     0.590    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X48Y80         LUT5 (Prop_lut5_I4_O)        0.045     0.635 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.232     0.868    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_11
    SLICE_X55Y80         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/R
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.822     1.699    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X55Y80         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg_r_2/R
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.045ns (5.186%)  route 0.823ns (94.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.590     0.590    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X48Y80         LUT5 (Prop_lut5_I4_O)        0.045     0.635 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.232     0.868    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_11
    SLICE_X55Y80         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg_r_2/R
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.822     1.699    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X55Y80         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg_r_2/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.045ns (4.792%)  route 0.894ns (95.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.590     0.590    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X48Y80         LUT5 (Prop_lut5_I4_O)        0.045     0.635 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.304     0.939    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_11
    SLICE_X55Y79         FDSE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.821     1.698    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X55Y79         FDSE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[0]/C

Slack:                    inf
  Source:                 microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.045ns (4.792%)  route 0.894ns (95.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.590     0.590    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X48Y80         LUT5 (Prop_lut5_I4_O)        0.045     0.635 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.304     0.939    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I_n_11
    SLICE_X54Y79         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.849     0.849    microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.878 r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.821     1.698    microblaze_v_preset_i/mdm_riscv_0/U0/tck
    SLICE_X54Y79         FDRE                                         r  microblaze_v_preset_i/mdm_riscv_0/U0/Use_JTAG_BSCAN.bscanid_reg[1]/C





