<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: ThreadContext Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-types">Protected Types</a> &#124;
<a href="classThreadContext-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">ThreadContext Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> is the external interface to all thread state for anything outside of the CPU.  
 <a href="classThreadContext.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cpu_2thread__context_8hh_source.html">thread_context.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for ThreadContext:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classThreadContext.png" usemap="#ThreadContext_map" alt=""/>
  <map id="ThreadContext_map" name="ThreadContext_map">
<area href="classPCEventScope.html" alt="PCEventScope" shape="rect" coords="288,0,470,24"/>
<area href="classCheckerThreadContext.html" title="Derived ThreadContext class for use with the Checker. " alt="CheckerThreadContext&lt; TC &gt;" shape="rect" coords="0,112,182,136"/>
<area href="classIris_1_1ThreadContext.html" alt="Iris::ThreadContext" shape="rect" coords="192,112,374,136"/>
<area href="classO3ThreadContext.html" title="Derived ThreadContext class for use with the O3CPU. " alt="O3ThreadContext&lt; Impl &gt;" shape="rect" coords="384,112,566,136"/>
<area href="classSimpleThread.html" title="The SimpleThread object provides a combination of the ThreadState object and the ThreadContext interf..." alt="SimpleThread" shape="rect" coords="576,112,758,136"/>
<area href="classIris_1_1ArmThreadContext.html" alt="Iris::ArmThreadContext" shape="rect" coords="192,168,374,192"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a7b7149621d48abf9c88dd7ef28c3ede7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7">Status</a> { <a class="el" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7af2b2df42c993156412afb11741fec94b">Active</a>, 
<a class="el" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a22e910bf968e46f119def273b5875dfe">Suspended</a>, 
<a class="el" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a819d74ca4684f7108ea7f6812b854066">Halting</a>, 
<a class="el" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a48c84e327dc1e92883d25b768ae191e9">Halted</a>
 }</td></tr>
<tr class="separator:a7b7149621d48abf9c88dd7ef28c3ede7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af8e2d18247441ef01d7fd684b94f6948"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#af8e2d18247441ef01d7fd684b94f6948">~ThreadContext</a> ()</td></tr>
<tr class="separator:af8e2d18247441ef01d7fd684b94f6948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add24ea69a3c1a7862d25bec95f9bdc95"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classBaseCPU.html">BaseCPU</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a> ()=0</td></tr>
<tr class="separator:add24ea69a3c1a7862d25bec95f9bdc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68fd2366a3d5690409cd974c54d64aa7"><td class="memItemLeft" align="right" valign="top">virtual int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a68fd2366a3d5690409cd974c54d64aa7">cpuId</a> () const =0</td></tr>
<tr class="separator:a68fd2366a3d5690409cd974c54d64aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3396ebd3c1fccbb83e4585ec4bc235c9"><td class="memItemLeft" align="right" valign="top">virtual uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a3396ebd3c1fccbb83e4585ec4bc235c9">socketId</a> () const =0</td></tr>
<tr class="separator:a3396ebd3c1fccbb83e4585ec4bc235c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ffd283cc1a80721d5baf84ae2ee4d00"><td class="memItemLeft" align="right" valign="top">virtual int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a9ffd283cc1a80721d5baf84ae2ee4d00">threadId</a> () const =0</td></tr>
<tr class="separator:a9ffd283cc1a80721d5baf84ae2ee4d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af39690a57e5702f0f1cf6fc7f83a2087"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#af39690a57e5702f0f1cf6fc7f83a2087">setThreadId</a> (int id)=0</td></tr>
<tr class="separator:af39690a57e5702f0f1cf6fc7f83a2087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8521a9f618db8c70a3291240a166abf"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#a5ba9705b85fbf1a2720bce8914fa4a18">ContextID</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">contextId</a> () const =0</td></tr>
<tr class="separator:af8521a9f618db8c70a3291240a166abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac801dc33552739ebf18204bd4ea1467d"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#ac801dc33552739ebf18204bd4ea1467d">setContextId</a> (<a class="el" href="base_2types_8hh.html#a5ba9705b85fbf1a2720bce8914fa4a18">ContextID</a> id)=0</td></tr>
<tr class="separator:ac801dc33552739ebf18204bd4ea1467d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a9e2f3b0b81225d34ce2e840dbc43eb"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classBaseTLB.html">BaseTLB</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a2a9e2f3b0b81225d34ce2e840dbc43eb">getITBPtr</a> ()=0</td></tr>
<tr class="separator:a2a9e2f3b0b81225d34ce2e840dbc43eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53bfdd465a582069be1d45a0e5ecf3c8"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classBaseTLB.html">BaseTLB</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a53bfdd465a582069be1d45a0e5ecf3c8">getDTBPtr</a> ()=0</td></tr>
<tr class="separator:a53bfdd465a582069be1d45a0e5ecf3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a594e114a4cc2ff653bc8a30fe49b986b"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classCheckerCPU.html">CheckerCPU</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a594e114a4cc2ff653bc8a30fe49b986b">getCheckerCpuPtr</a> ()=0</td></tr>
<tr class="separator:a594e114a4cc2ff653bc8a30fe49b986b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a232602c50191cc9e18e4f07ff9a0d693"><td class="memItemLeft" align="right" valign="top">virtual TheISA::ISA *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a232602c50191cc9e18e4f07ff9a0d693">getIsaPtr</a> ()=0</td></tr>
<tr class="separator:a232602c50191cc9e18e4f07ff9a0d693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e70eee48e3846e8eb7ed55b085f9c7d"><td class="memItemLeft" align="right" valign="top">virtual TheISA::Decoder *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a8e70eee48e3846e8eb7ed55b085f9c7d">getDecoderPtr</a> ()=0</td></tr>
<tr class="separator:a8e70eee48e3846e8eb7ed55b085f9c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a119dd28f703f77bafb74788f8110300c"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classSystem.html">System</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">getSystemPtr</a> ()=0</td></tr>
<tr class="separator:a119dd28f703f77bafb74788f8110300c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1a7096d3f9021f176603c0910b97baa"><td class="memItemLeft" align="right" valign="top">virtual ::<a class="el" href="classKernel_1_1Statistics.html">Kernel::Statistics</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#ae1a7096d3f9021f176603c0910b97baa">getKernelStats</a> ()=0</td></tr>
<tr class="separator:ae1a7096d3f9021f176603c0910b97baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc842d121e9ae1a74df371a4f8948ed3"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classPortProxy.html">PortProxy</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#abc842d121e9ae1a74df371a4f8948ed3">getPhysProxy</a> ()=0</td></tr>
<tr class="separator:abc842d121e9ae1a74df371a4f8948ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a492b606f90dbfda70bd8de5650ac7088"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classPortProxy.html">PortProxy</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a492b606f90dbfda70bd8de5650ac7088">getVirtProxy</a> ()=0</td></tr>
<tr class="separator:a492b606f90dbfda70bd8de5650ac7088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a844977d4855f84e45560b8873247783a"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a844977d4855f84e45560b8873247783a">initMemProxies</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)=0</td></tr>
<tr class="memdesc:a844977d4855f84e45560b8873247783a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialise the physical and virtual port proxies and tie them to the data port of the CPU.  <a href="#a844977d4855f84e45560b8873247783a">More...</a><br /></td></tr>
<tr class="separator:a844977d4855f84e45560b8873247783a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a578034e4f174170011007e9908ca666d"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classProcess.html">Process</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">getProcessPtr</a> ()=0</td></tr>
<tr class="separator:a578034e4f174170011007e9908ca666d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b40e665d13f1e920385d691dbc19b80"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a8b40e665d13f1e920385d691dbc19b80">setProcessPtr</a> (<a class="el" href="classProcess.html">Process</a> *p)=0</td></tr>
<tr class="separator:a8b40e665d13f1e920385d691dbc19b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d99d72e903622b08fbf253c6e58b1ec"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7">Status</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a7d99d72e903622b08fbf253c6e58b1ec">status</a> () const =0</td></tr>
<tr class="separator:a7d99d72e903622b08fbf253c6e58b1ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8219da21012da41fb8e3a6b4d746d55b"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a8219da21012da41fb8e3a6b4d746d55b">setStatus</a> (<a class="el" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7">Status</a> new_status)=0</td></tr>
<tr class="separator:a8219da21012da41fb8e3a6b4d746d55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a55099a666cbd6711cf317acc0e3e80"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a6a55099a666cbd6711cf317acc0e3e80">activate</a> ()=0</td></tr>
<tr class="memdesc:a6a55099a666cbd6711cf317acc0e3e80"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classSet.html">Set</a> the status to Active.  <a href="#a6a55099a666cbd6711cf317acc0e3e80">More...</a><br /></td></tr>
<tr class="separator:a6a55099a666cbd6711cf317acc0e3e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff686d13f0b068a7fad2e5b8cf62a99d"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#aff686d13f0b068a7fad2e5b8cf62a99d">suspend</a> ()=0</td></tr>
<tr class="memdesc:aff686d13f0b068a7fad2e5b8cf62a99d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classSet.html">Set</a> the status to Suspended.  <a href="#aff686d13f0b068a7fad2e5b8cf62a99d">More...</a><br /></td></tr>
<tr class="separator:aff686d13f0b068a7fad2e5b8cf62a99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ddff8fe9f0ce834076adf30d90f3e5b"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a4ddff8fe9f0ce834076adf30d90f3e5b">halt</a> ()=0</td></tr>
<tr class="memdesc:a4ddff8fe9f0ce834076adf30d90f3e5b"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classSet.html">Set</a> the status to Halted.  <a href="#a4ddff8fe9f0ce834076adf30d90f3e5b">More...</a><br /></td></tr>
<tr class="separator:a4ddff8fe9f0ce834076adf30d90f3e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bbb03e00656317137cc2a329945e8e2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a2bbb03e00656317137cc2a329945e8e2">quiesce</a> ()</td></tr>
<tr class="memdesc:a2bbb03e00656317137cc2a329945e8e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quiesce thread context.  <a href="#a2bbb03e00656317137cc2a329945e8e2">More...</a><br /></td></tr>
<tr class="separator:a2bbb03e00656317137cc2a329945e8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc1601832d84b9ca599f537728b85f1c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#adc1601832d84b9ca599f537728b85f1c">quiesceTick</a> (<a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> resume)</td></tr>
<tr class="memdesc:adc1601832d84b9ca599f537728b85f1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quiesce, suspend, and schedule activate at resume.  <a href="#adc1601832d84b9ca599f537728b85f1c">More...</a><br /></td></tr>
<tr class="separator:adc1601832d84b9ca599f537728b85f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae06235b71126b6c44e290b38948d755c"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#ae06235b71126b6c44e290b38948d755c">dumpFuncProfile</a> ()=0</td></tr>
<tr class="separator:ae06235b71126b6c44e290b38948d755c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a531027a24041b594f9fdaf7c1efa51a8"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a531027a24041b594f9fdaf7c1efa51a8">takeOverFrom</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *old_context)=0</td></tr>
<tr class="separator:a531027a24041b594f9fdaf7c1efa51a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2270cbe33f1ea90f52b17dff7599dd29"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a2270cbe33f1ea90f52b17dff7599dd29">regStats</a> (const std::string &amp;<a class="el" href="base_2trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>)=0</td></tr>
<tr class="separator:a2270cbe33f1ea90f52b17dff7599dd29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35cd235abfbb3c62c8077b558d9cb02b"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classEndQuiesceEvent.html">EndQuiesceEvent</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a35cd235abfbb3c62c8077b558d9cb02b">getQuiesceEvent</a> ()=0</td></tr>
<tr class="separator:a35cd235abfbb3c62c8077b558d9cb02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a756d766943e1a3f7ab7dd3954c4f48cc"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a756d766943e1a3f7ab7dd3954c4f48cc">scheduleInstCountEvent</a> (<a class="el" href="classEvent.html">Event</a> *event, <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> count)=0</td></tr>
<tr class="separator:a756d766943e1a3f7ab7dd3954c4f48cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22b5da858c25aa18f9e8d056fd201a2e"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a22b5da858c25aa18f9e8d056fd201a2e">descheduleInstCountEvent</a> (<a class="el" href="classEvent.html">Event</a> *event)=0</td></tr>
<tr class="separator:a22b5da858c25aa18f9e8d056fd201a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81672bdd887ebaf2e3ba266b92abf5bf"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a81672bdd887ebaf2e3ba266b92abf5bf">getCurrentInstCount</a> ()=0</td></tr>
<tr class="separator:a81672bdd887ebaf2e3ba266b92abf5bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04fd99745cf59337246b7a5839e6b31b"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a04fd99745cf59337246b7a5839e6b31b">readLastActivate</a> ()=0</td></tr>
<tr class="separator:a04fd99745cf59337246b7a5839e6b31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b91a6289d59d1ff3507c5dd04890381"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a1b91a6289d59d1ff3507c5dd04890381">readLastSuspend</a> ()=0</td></tr>
<tr class="separator:a1b91a6289d59d1ff3507c5dd04890381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add189f3f779c7382162249c34d4665e9"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#add189f3f779c7382162249c34d4665e9">profileClear</a> ()=0</td></tr>
<tr class="separator:add189f3f779c7382162249c34d4665e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad9139fb3e20fbba5d0fe2257cffe5e8"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#aad9139fb3e20fbba5d0fe2257cffe5e8">profileSample</a> ()=0</td></tr>
<tr class="separator:aad9139fb3e20fbba5d0fe2257cffe5e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa0ead9942a9494268bd1794ac62b089"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#aaa0ead9942a9494268bd1794ac62b089">copyArchRegs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)=0</td></tr>
<tr class="separator:aaa0ead9942a9494268bd1794ac62b089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36c8d3323b3e201ca43289e261e5d6ce"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a36c8d3323b3e201ca43289e261e5d6ce">clearArchRegs</a> ()=0</td></tr>
<tr class="separator:a36c8d3323b3e201ca43289e261e5d6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa39c3080c92b37f7f740e264338c4a4"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx) const =0</td></tr>
<tr class="separator:aaa39c3080c92b37f7f740e264338c4a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a585fb09e81d5aa91955cc6c84948af97"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">readFloatReg</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx) const =0</td></tr>
<tr class="separator:a585fb09e81d5aa91955cc6c84948af97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec066752228fc452323648fb8f8a97d1"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="classThreadContext.html#abb463703575d51d2f7ff3e23c42878ee">VecRegContainer</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#aec066752228fc452323648fb8f8a97d1">readVecReg</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg) const =0</td></tr>
<tr class="separator:aec066752228fc452323648fb8f8a97d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92f05b0fa02dd4a11b77e533efb9e2b7"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classThreadContext.html#abb463703575d51d2f7ff3e23c42878ee">VecRegContainer</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a92f05b0fa02dd4a11b77e533efb9e2b7">getWritableVecReg</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg)=0</td></tr>
<tr class="separator:a92f05b0fa02dd4a11b77e533efb9e2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1099542cb06b7b2018dd07d69419a56"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="classThreadContext.html#a4661354855deb2a97d7ef488abb2f6f1">VecElem</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#ae1099542cb06b7b2018dd07d69419a56">readVecElem</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg) const =0</td></tr>
<tr class="separator:ae1099542cb06b7b2018dd07d69419a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4e12c1fde902f7aa35626ce0c4b1300"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="classThreadContext.html#af9845d2323ab893abe120ba354fd9def">VecPredRegContainer</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#af4e12c1fde902f7aa35626ce0c4b1300">readVecPredReg</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg) const =0</td></tr>
<tr class="separator:af4e12c1fde902f7aa35626ce0c4b1300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a202bd89ff98ea864b58cdd7e8f82a7ac"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classThreadContext.html#af9845d2323ab893abe120ba354fd9def">VecPredRegContainer</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a202bd89ff98ea864b58cdd7e8f82a7ac">getWritableVecPredReg</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg)=0</td></tr>
<tr class="separator:a202bd89ff98ea864b58cdd7e8f82a7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5b790ae209abd004a5b2b02c1bd855"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx) const =0</td></tr>
<tr class="separator:a5f5b790ae209abd004a5b2b02c1bd855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49c3ce8c24de55ea52f307a9f7929ab4"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val)=0</td></tr>
<tr class="separator:a49c3ce8c24de55ea52f307a9f7929ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a347b871ff912f57fb64af0cde4a54ebe"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a347b871ff912f57fb64af0cde4a54ebe">setFloatReg</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val)=0</td></tr>
<tr class="separator:a347b871ff912f57fb64af0cde4a54ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e5247dfdae424314ba74a8df112934f"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a5e5247dfdae424314ba74a8df112934f">setVecReg</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg, const <a class="el" href="classThreadContext.html#abb463703575d51d2f7ff3e23c42878ee">VecRegContainer</a> &amp;val)=0</td></tr>
<tr class="separator:a5e5247dfdae424314ba74a8df112934f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4faa0be3634559963ce63bf3f19c581"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#ac4faa0be3634559963ce63bf3f19c581">setVecElem</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg, const <a class="el" href="classThreadContext.html#a4661354855deb2a97d7ef488abb2f6f1">VecElem</a> &amp;val)=0</td></tr>
<tr class="separator:ac4faa0be3634559963ce63bf3f19c581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11f298b7ef756c89f1db9a597e0b8d97"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a11f298b7ef756c89f1db9a597e0b8d97">setVecPredReg</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg, const <a class="el" href="classThreadContext.html#af9845d2323ab893abe120ba354fd9def">VecPredRegContainer</a> &amp;val)=0</td></tr>
<tr class="separator:a11f298b7ef756c89f1db9a597e0b8d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac394cf627b03699f1db35e3b6f4b5b21"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#ac394cf627b03699f1db35e3b6f4b5b21">setCCReg</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val)=0</td></tr>
<tr class="separator:ac394cf627b03699f1db35e3b6f4b5b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae23e31fe8b229b8fa7c246539a530a4b"><td class="memItemLeft" align="right" valign="top">virtual TheISA::PCState&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a> () const =0</td></tr>
<tr class="separator:ae23e31fe8b229b8fa7c246539a530a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a544fbcbb9c5643a4b66ee4d85917eb87"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a544fbcbb9c5643a4b66ee4d85917eb87">pcState</a> (const TheISA::PCState &amp;val)=0</td></tr>
<tr class="separator:a544fbcbb9c5643a4b66ee4d85917eb87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1735c485b09ee390ec60dae17447ef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a1a1735c485b09ee390ec60dae17447ef">setNPC</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> val)</td></tr>
<tr class="separator:a1a1735c485b09ee390ec60dae17447ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa14e914ae572dfff033c3efb3d06d896"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#aa14e914ae572dfff033c3efb3d06d896">pcStateNoRecord</a> (const TheISA::PCState &amp;val)=0</td></tr>
<tr class="separator:aa14e914ae572dfff033c3efb3d06d896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a9143613e6da73fea16e097c879df82"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a8a9143613e6da73fea16e097c879df82">instAddr</a> () const =0</td></tr>
<tr class="separator:a8a9143613e6da73fea16e097c879df82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6e55274231ebc2eed33bc58994e0f47"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#af6e55274231ebc2eed33bc58994e0f47">nextInstAddr</a> () const =0</td></tr>
<tr class="separator:af6e55274231ebc2eed33bc58994e0f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33e8b537ddc2d8c721a70d83ab6c745b"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a33e8b537ddc2d8c721a70d83ab6c745b">microPC</a> () const =0</td></tr>
<tr class="separator:a33e8b537ddc2d8c721a70d83ab6c745b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca903e46048a5e7a9cce0f8be315660d"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> misc_reg) const =0</td></tr>
<tr class="separator:aca903e46048a5e7a9cce0f8be315660d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc42524bb7da19f70adecbafc401edea"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> misc_reg)=0</td></tr>
<tr class="separator:adc42524bb7da19f70adecbafc401edea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc2c70b9ee300b1b8c65d7dff1d3d7f0"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> misc_reg, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val)=0</td></tr>
<tr class="separator:acc2c70b9ee300b1b8c65d7dff1d3d7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23a64a50403b3a89e3ea71d4899a4363"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> misc_reg, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val)=0</td></tr>
<tr class="separator:a23a64a50403b3a89e3ea71d4899a4363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af171c05498c3cd4900aa6ccb054efd5b"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classRegId.html">RegId</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#af171c05498c3cd4900aa6ccb054efd5b">flattenRegId</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;regId) const =0</td></tr>
<tr class="separator:af171c05498c3cd4900aa6ccb054efd5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac418701d04dcbccf7b7680ca87ecdfd8"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#ac418701d04dcbccf7b7680ca87ecdfd8">readStCondFailures</a> () const =0</td></tr>
<tr class="separator:ac418701d04dcbccf7b7680ca87ecdfd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa99cecbd8bb8d476a314549b5edf4bd4"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#aa99cecbd8bb8d476a314549b5edf4bd4">setStCondFailures</a> (unsigned sc_failures)=0</td></tr>
<tr class="separator:aa99cecbd8bb8d476a314549b5edf4bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6071c6082572cc47aea911f260d4dc1"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#ae6071c6082572cc47aea911f260d4dc1">readFuncExeInst</a> () const =0</td></tr>
<tr class="separator:ae6071c6082572cc47aea911f260d4dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eda7e29c83c27e4179777159006fddf"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a0eda7e29c83c27e4179777159006fddf">syscall</a> (int64_t callnum, <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> *fault)=0</td></tr>
<tr class="separator:a0eda7e29c83c27e4179777159006fddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3e2ceccdadfe0a5a74834c3fb64d009"><td class="memItemLeft" align="right" valign="top">virtual int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#ad3e2ceccdadfe0a5a74834c3fb64d009">exit</a> ()</td></tr>
<tr class="separator:ad3e2ceccdadfe0a5a74834c3fb64d009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a324b6d5db2cb9fa0ca7f00dc454d712f"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="vec__reg_8hh.html#a24dd36301dcae6ae40c4205a8213b2da">ConstVecLane8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a324b6d5db2cb9fa0ca7f00dc454d712f">readVec8BitLaneReg</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg) const =0</td></tr>
<tr class="memdesc:a324b6d5db2cb9fa0ca7f00dc454d712f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Register Lane Interfaces.  <a href="#a324b6d5db2cb9fa0ca7f00dc454d712f">More...</a><br /></td></tr>
<tr class="separator:a324b6d5db2cb9fa0ca7f00dc454d712f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62edb8629f35e03a0aa6e2a578e510f3"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="vec__reg_8hh.html#aae8cf60d2a5b02ba97e98c0da6b40cf7">ConstVecLane16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a62edb8629f35e03a0aa6e2a578e510f3">readVec16BitLaneReg</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg) const =0</td></tr>
<tr class="memdesc:a62edb8629f35e03a0aa6e2a578e510f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads source vector 16bit operand.  <a href="#a62edb8629f35e03a0aa6e2a578e510f3">More...</a><br /></td></tr>
<tr class="separator:a62edb8629f35e03a0aa6e2a578e510f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaf829a465407b028a3600640755abfc"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="vec__reg_8hh.html#a02f2f7d0bd7de57b08ca051c8f83996a">ConstVecLane32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#aeaf829a465407b028a3600640755abfc">readVec32BitLaneReg</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg) const =0</td></tr>
<tr class="memdesc:aeaf829a465407b028a3600640755abfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads source vector 32bit operand.  <a href="#aeaf829a465407b028a3600640755abfc">More...</a><br /></td></tr>
<tr class="separator:aeaf829a465407b028a3600640755abfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f92cfdd8bb198407004c0d632c2a61b"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="vec__reg_8hh.html#a3e732af5e908f15d8e829007f4fd46bb">ConstVecLane64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a1f92cfdd8bb198407004c0d632c2a61b">readVec64BitLaneReg</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg) const =0</td></tr>
<tr class="memdesc:a1f92cfdd8bb198407004c0d632c2a61b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads source vector 64bit operand.  <a href="#a1f92cfdd8bb198407004c0d632c2a61b">More...</a><br /></td></tr>
<tr class="separator:a1f92cfdd8bb198407004c0d632c2a61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84682b035961293960df6bce5c8e9847"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a84682b035961293960df6bce5c8e9847">setVecLane</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg, const <a class="el" href="classLaneData.html">LaneData</a>&lt; <a class="el" href="vec__reg_8hh.html#aa4a1cfdf8bd6c04e6f3e9377c8cbf081aa245c3230debe5c956484ecc6fa93877">LaneSize::Byte</a> &gt; &amp;val)=0</td></tr>
<tr class="memdesc:a84682b035961293960df6bce5c8e9847"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a lane of the destination vector register.  <a href="#a84682b035961293960df6bce5c8e9847">More...</a><br /></td></tr>
<tr class="separator:a84682b035961293960df6bce5c8e9847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ab2e48fecc57ee8c97138b7b8262d99"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a3ab2e48fecc57ee8c97138b7b8262d99">setVecLane</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg, const <a class="el" href="classLaneData.html">LaneData</a>&lt; <a class="el" href="vec__reg_8hh.html#aa4a1cfdf8bd6c04e6f3e9377c8cbf081aab35aa685d5a7a04f74037e7099f67fa">LaneSize::TwoByte</a> &gt; &amp;val)=0</td></tr>
<tr class="separator:a3ab2e48fecc57ee8c97138b7b8262d99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24db7eedf4b9104c73ced3ece95964a3"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a24db7eedf4b9104c73ced3ece95964a3">setVecLane</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg, const <a class="el" href="classLaneData.html">LaneData</a>&lt; <a class="el" href="vec__reg_8hh.html#aa4a1cfdf8bd6c04e6f3e9377c8cbf081a8ba6f005bea4f032362d3ea77385b075">LaneSize::FourByte</a> &gt; &amp;val)=0</td></tr>
<tr class="separator:a24db7eedf4b9104c73ced3ece95964a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab60bd42242118031f2f32f30f6122f06"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#ab60bd42242118031f2f32f30f6122f06">setVecLane</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg, const <a class="el" href="classLaneData.html">LaneData</a>&lt; <a class="el" href="vec__reg_8hh.html#aa4a1cfdf8bd6c04e6f3e9377c8cbf081ab7b5e794b815ee14d85026cbe7e0a9da">LaneSize::EightByte</a> &gt; &amp;val)=0</td></tr>
<tr class="separator:ab60bd42242118031f2f32f30f6122f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a5020bb8a7861e0f9a06c49248b5f397c"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a5020bb8a7861e0f9a06c49248b5f397c">readIntRegFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx) const =0</td></tr>
<tr class="memdesc:a5020bb8a7861e0f9a06c49248b5f397c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flat register interfaces.  <a href="#a5020bb8a7861e0f9a06c49248b5f397c">More...</a><br /></td></tr>
<tr class="separator:a5020bb8a7861e0f9a06c49248b5f397c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5ba61c412683b28c0650337eb09d57c"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#af5ba61c412683b28c0650337eb09d57c">setIntRegFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val)=0</td></tr>
<tr class="separator:af5ba61c412683b28c0650337eb09d57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40439a17173175ef883a9cd6faf37aef"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a40439a17173175ef883a9cd6faf37aef">readFloatRegFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx) const =0</td></tr>
<tr class="separator:a40439a17173175ef883a9cd6faf37aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc720169d0e3f5f99a4414822d386eac"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#abc720169d0e3f5f99a4414822d386eac">setFloatRegFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val)=0</td></tr>
<tr class="separator:abc720169d0e3f5f99a4414822d386eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac94929c2d43f8cc8154c7f476173a841"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="classThreadContext.html#abb463703575d51d2f7ff3e23c42878ee">VecRegContainer</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#ac94929c2d43f8cc8154c7f476173a841">readVecRegFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx) const =0</td></tr>
<tr class="separator:ac94929c2d43f8cc8154c7f476173a841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21a03c7990a8a7602d852942d85a45bc"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classThreadContext.html#abb463703575d51d2f7ff3e23c42878ee">VecRegContainer</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a21a03c7990a8a7602d852942d85a45bc">getWritableVecRegFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx)=0</td></tr>
<tr class="separator:a21a03c7990a8a7602d852942d85a45bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31018b1d89fe7d666efc72f1897e1b5f"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a31018b1d89fe7d666efc72f1897e1b5f">setVecRegFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx, const <a class="el" href="classThreadContext.html#abb463703575d51d2f7ff3e23c42878ee">VecRegContainer</a> &amp;val)=0</td></tr>
<tr class="separator:a31018b1d89fe7d666efc72f1897e1b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38f609e6fa97ddba38409b51ce46bbe5"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="classThreadContext.html#a4661354855deb2a97d7ef488abb2f6f1">VecElem</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a38f609e6fa97ddba38409b51ce46bbe5">readVecElemFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx, const <a class="el" href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a> &amp;elemIdx) const =0</td></tr>
<tr class="separator:a38f609e6fa97ddba38409b51ce46bbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed12f21a862dc0026a8816d5272bf98"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a5ed12f21a862dc0026a8816d5272bf98">setVecElemFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx, const <a class="el" href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a> &amp;elemIdx, const <a class="el" href="classThreadContext.html#a4661354855deb2a97d7ef488abb2f6f1">VecElem</a> &amp;val)=0</td></tr>
<tr class="separator:a5ed12f21a862dc0026a8816d5272bf98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbeb1072a566d00c63e0cd5e9a99683e"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="classThreadContext.html#af9845d2323ab893abe120ba354fd9def">VecPredRegContainer</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#afbeb1072a566d00c63e0cd5e9a99683e">readVecPredRegFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx) const =0</td></tr>
<tr class="separator:afbeb1072a566d00c63e0cd5e9a99683e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a169822f4a76083f217ac6379bef5ce26"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classThreadContext.html#af9845d2323ab893abe120ba354fd9def">VecPredRegContainer</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a169822f4a76083f217ac6379bef5ce26">getWritableVecPredRegFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx)=0</td></tr>
<tr class="separator:a169822f4a76083f217ac6379bef5ce26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a829429e95144e73215beaee28de87da7"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a829429e95144e73215beaee28de87da7">setVecPredRegFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx, const <a class="el" href="classThreadContext.html#af9845d2323ab893abe120ba354fd9def">VecPredRegContainer</a> &amp;val)=0</td></tr>
<tr class="separator:a829429e95144e73215beaee28de87da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae512d6e0a11acb19d5593dd6b373516"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#aae512d6e0a11acb19d5593dd6b373516">readCCRegFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx) const =0</td></tr>
<tr class="separator:aae512d6e0a11acb19d5593dd6b373516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaff644008a2e4d78eb0e459c3444032"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#afaff644008a2e4d78eb0e459c3444032">setCCRegFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val)=0</td></tr>
<tr class="separator:afaff644008a2e4d78eb0e459c3444032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classPCEventScope"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classPCEventScope')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classPCEventScope.html">PCEventScope</a></td></tr>
<tr class="memitem:a435ee95c6072405b51767d8e40f9fae9 inherit pub_methods_classPCEventScope"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classPCEventScope.html#a435ee95c6072405b51767d8e40f9fae9">remove</a> (<a class="el" href="classPCEvent.html">PCEvent</a> *event)=0</td></tr>
<tr class="separator:a435ee95c6072405b51767d8e40f9fae9 inherit pub_methods_classPCEventScope"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc9b169d2607791dbba65bee6090f6c8 inherit pub_methods_classPCEventScope"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classPCEventScope.html#adc9b169d2607791dbba65bee6090f6c8">schedule</a> (<a class="el" href="classPCEvent.html">PCEvent</a> *event)=0</td></tr>
<tr class="separator:adc9b169d2607791dbba65bee6090f6c8 inherit pub_methods_classPCEventScope"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:af9c305ae479c23249c1dc67d747bb8de"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#af9c305ae479c23249c1dc67d747bb8de">compare</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *one, <a class="el" href="classThreadContext.html">ThreadContext</a> *two)</td></tr>
<tr class="memdesc:af9c305ae479c23249c1dc67d747bb8de"><td class="mdescLeft">&#160;</td><td class="mdescRight">function to compare two thread contexts (for debugging)  <a href="#af9c305ae479c23249c1dc67d747bb8de">More...</a><br /></td></tr>
<tr class="separator:af9c305ae479c23249c1dc67d747bb8de"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-types"></a>
Protected Types</h2></td></tr>
<tr class="memitem:ae10eb3584ea126600575cc85a73a6d74"><td class="memItemLeft" align="right" valign="top">typedef TheISA::MachInst&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#ae10eb3584ea126600575cc85a73a6d74">MachInst</a></td></tr>
<tr class="separator:ae10eb3584ea126600575cc85a73a6d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb463703575d51d2f7ff3e23c42878ee"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#abb463703575d51d2f7ff3e23c42878ee">VecRegContainer</a> = TheISA::VecRegContainer</td></tr>
<tr class="separator:abb463703575d51d2f7ff3e23c42878ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4661354855deb2a97d7ef488abb2f6f1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a4661354855deb2a97d7ef488abb2f6f1">VecElem</a> = TheISA::VecElem</td></tr>
<tr class="separator:a4661354855deb2a97d7ef488abb2f6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9845d2323ab893abe120ba354fd9def"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#af9845d2323ab893abe120ba354fd9def">VecPredRegContainer</a> = TheISA::VecPredRegContainer</td></tr>
<tr class="separator:af9845d2323ab893abe120ba354fd9def"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> is the external interface to all thread state for anything outside of the CPU. </p>
<p>It provides all accessor methods to state that might be needed by external objects, ranging from register values to things such as kernel stats. It is an abstract base class; the CPU can create its own <a class="el" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> by deriving from it.</p>
<p>The <a class="el" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> is slightly different than the <a class="el" href="classExecContext.html" title="The ExecContext is an abstract base class the provides the interface used by the ISA to manipulate th...">ExecContext</a>. The <a class="el" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> provides access to an individual thread's state; an <a class="el" href="classExecContext.html" title="The ExecContext is an abstract base class the provides the interface used by the ISA to manipulate th...">ExecContext</a> provides ISA access to the CPU (meaning it is implicitly multithreaded on SMT systems). Additionally the <a class="el" href="structThreadState.html" title="Struct for holding general thread state that is needed across CPU models. ">ThreadState</a> is an abstract class that exactly defines the interface; the <a class="el" href="classExecContext.html" title="The ExecContext is an abstract base class the provides the interface used by the ISA to manipulate th...">ExecContext</a> is a more implicit interface that must be implemented so that the ISA can access whatever state it needs. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2thread__context_8hh_source.html#l00092">92</a> of file <a class="el" href="cpu_2thread__context_8hh_source.html">thread_context.hh</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="ae10eb3584ea126600575cc85a73a6d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae10eb3584ea126600575cc85a73a6d74">&#9670;&nbsp;</a></span>MachInst</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::MachInst <a class="el" href="classThreadContext.html#ae10eb3584ea126600575cc85a73a6d74">ThreadContext::MachInst</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2thread__context_8hh_source.html#l00095">95</a> of file <a class="el" href="cpu_2thread__context_8hh_source.html">thread_context.hh</a>.</p>

</div>
</div>
<a id="a4661354855deb2a97d7ef488abb2f6f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4661354855deb2a97d7ef488abb2f6f1">&#9670;&nbsp;</a></span>VecElem</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classThreadContext.html#a4661354855deb2a97d7ef488abb2f6f1">ThreadContext::VecElem</a> =  TheISA::VecElem</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2thread__context_8hh_source.html#l00097">97</a> of file <a class="el" href="cpu_2thread__context_8hh_source.html">thread_context.hh</a>.</p>

</div>
</div>
<a id="af9845d2323ab893abe120ba354fd9def"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9845d2323ab893abe120ba354fd9def">&#9670;&nbsp;</a></span>VecPredRegContainer</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classThreadContext.html#af9845d2323ab893abe120ba354fd9def">ThreadContext::VecPredRegContainer</a> =  TheISA::VecPredRegContainer</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2thread__context_8hh_source.html#l00098">98</a> of file <a class="el" href="cpu_2thread__context_8hh_source.html">thread_context.hh</a>.</p>

</div>
</div>
<a id="abb463703575d51d2f7ff3e23c42878ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb463703575d51d2f7ff3e23c42878ee">&#9670;&nbsp;</a></span>VecRegContainer</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classThreadContext.html#abb463703575d51d2f7ff3e23c42878ee">ThreadContext::VecRegContainer</a> =  TheISA::VecRegContainer</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2thread__context_8hh_source.html#l00096">96</a> of file <a class="el" href="cpu_2thread__context_8hh_source.html">thread_context.hh</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Enumeration Documentation</h2>
<a id="a7b7149621d48abf9c88dd7ef28c3ede7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b7149621d48abf9c88dd7ef28c3ede7">&#9670;&nbsp;</a></span>Status</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7">ThreadContext::Status</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a7b7149621d48abf9c88dd7ef28c3ede7af2b2df42c993156412afb11741fec94b"></a>Active&#160;</td><td class="fielddoc"><p>Running. </p>
<p>Instructions should be executed only when the context is in this state. </p>
</td></tr>
<tr><td class="fieldname"><a id="a7b7149621d48abf9c88dd7ef28c3ede7a22e910bf968e46f119def273b5875dfe"></a>Suspended&#160;</td><td class="fielddoc"><p>Temporarily inactive. </p>
<p>Entered while waiting for synchronization, etc. </p>
</td></tr>
<tr><td class="fieldname"><a id="a7b7149621d48abf9c88dd7ef28c3ede7a819d74ca4684f7108ea7f6812b854066"></a>Halting&#160;</td><td class="fielddoc"><p>Trying to exit and waiting for an event to completely exit. </p>
<p>Entered when target executes an exit syscall. </p>
</td></tr>
<tr><td class="fieldname"><a id="a7b7149621d48abf9c88dd7ef28c3ede7a48c84e327dc1e92883d25b768ae191e9"></a>Halted&#160;</td><td class="fielddoc"><p>Permanently shut down. </p>
<p>Entered when target executes m5exit pseudo-instruction. When all contexts enter this state, the simulation will terminate. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="cpu_2thread__context_8hh_source.html#l00102">102</a> of file <a class="el" href="cpu_2thread__context_8hh_source.html">thread_context.hh</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="af8e2d18247441ef01d7fd684b94f6948"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8e2d18247441ef01d7fd684b94f6948">&#9670;&nbsp;</a></span>~ThreadContext()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual ThreadContext::~ThreadContext </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented in <a class="el" href="classIris_1_1ThreadContext.html#ad1c6f9200665e99816d61a3ab7fd8bcc">Iris::ThreadContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="cpu_2thread__context_8hh_source.html#l00122">122</a> of file <a class="el" href="cpu_2thread__context_8hh_source.html">thread_context.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00705">X86ISA::count</a>, <a class="el" href="mips_2pra__constants_8hh_source.html#l00299">MipsISA::event</a>, <a class="el" href="ev5_8cc_source.html#l00057">AlphaISA::getDTBPtr()</a>, <a class="el" href="ev5_8cc_source.html#l00048">AlphaISA::getITBPtr()</a>, <a class="el" href="dt__constants_8hh_source.html#l00046">MipsISA::halt</a>, <a class="el" href="trace_8cc_source.html#l00049">name()</a>, <a class="el" href="mips_2pra__constants_8hh_source.html#l00325">MipsISA::p</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00242">PseudoInst::quiesce()</a>, <a class="el" href="neon64__mem_8hh_source.html#l00094">ArmISA::readVecElem()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>, <a class="el" href="miscregs__types_8hh_source.html#l00396">ArmISA::status</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00250">takeOverFrom()</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a6a55099a666cbd6711cf317acc0e3e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a55099a666cbd6711cf317acc0e3e80">&#9670;&nbsp;</a></span>activate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::activate </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classSet.html">Set</a> the status to Active. </p>

<p>Implemented in <a class="el" href="classSimpleThread.html#a4938364b9190bb333fbce602806d0e2e">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a07a58d88e7007598076b08a1fc6e2c45">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#ac3a8c0b4b3e8619e448715a4c4746992">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#a6837b81964c48972a976357f9e906761">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="syscall__emul_8hh_source.html#l01496">cloneFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02129">execveFunc()</a>, <a class="el" href="sim_2process_8cc_source.html#l00317">Process::initState()</a>, <a class="el" href="quiesce__event_8cc_source.html#l00043">EndQuiesceEvent::process()</a>, <a class="el" href="dist__iface_8cc_source.html#l00367">DistIface::SyncEvent::process()</a>, <a class="el" href="power_2utility_8hh_source.html#l00060">PowerISA::startupCPU()</a>, <a class="el" href="alpha_2utility_8hh_source.html#l00070">AlphaISA::startupCPU()</a>, <a class="el" href="sparc_2utility_8hh_source.html#l00075">SparcISA::startupCPU()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00105">ArmISA::startupCPU()</a>, <a class="el" href="riscv_2utility_8hh_source.html#l00120">RiscvISA::startupCPU()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00201">X86ISA::startupCPU()</a>, <a class="el" href="mips_2utility_8cc_source.html#l00232">MipsISA::startupCPU()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00286">PseudoInst::wakeCPU()</a>, and <a class="el" href="futex__map_8hh_source.html#l00201">FutexMap::wakeup_bitset()</a>.</p>

</div>
</div>
<a id="a36c8d3323b3e201ca43289e261e5d6ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36c8d3323b3e201ca43289e261e5d6ce">&#9670;&nbsp;</a></span>clearArchRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::clearArchRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#ac381539a153019afde823c5e253ceae9">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#ab9f9dd7d42e7c4d63a1bf32c217e0a91">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#ae7a91dff611fdbeb6669d6c2b1c5c655">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#a161a65451c5896761b4b1503c66a9003">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="syscall__emul_8hh_source.html#l01496">cloneFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02129">execveFunc()</a>, and <a class="el" href="arch_2arm_2faults_8cc_source.html#l00743">ArmISA::Reset::invoke()</a>.</p>

</div>
</div>
<a id="af9c305ae479c23249c1dc67d747bb8de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9c305ae479c23249c1dc67d747bb8de">&#9670;&nbsp;</a></span>compare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ThreadContext::compare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>one</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>two</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>function to compare two thread contexts (for debugging) </p>

<p class="definition">Definition at line <a class="el" href="cpu_2thread__context_8cc_source.html#l00059">59</a> of file <a class="el" href="cpu_2thread__context_8cc_source.html">thread_context.cc</a>.</p>

<p class="reference">References <a class="el" href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">contextId()</a>, <a class="el" href="classThreadContext.html#a68fd2366a3d5690409cd974c54d64aa7">cpuId()</a>, <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00099">AlphaISA::NumCCRegs</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00094">AlphaISA::NumFloatRegs</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00093">AlphaISA::NumIntRegs</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00100">AlphaISA::NumMiscRegs</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00097">AlphaISA::NumVecPredRegs</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00095">AlphaISA::NumVecRegs</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState()</a>, <a class="el" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg()</a>, <a class="el" href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">readFloatReg()</a>, <a class="el" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg()</a>, <a class="el" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect()</a>, <a class="el" href="classThreadContext.html#af4e12c1fde902f7aa35626ce0c4b1300">readVecPredReg()</a>, <a class="el" href="classThreadContext.html#aec066752228fc452323648fb8f8a97d1">readVecReg()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00231">ArmISA::t1</a>, <a class="el" href="miscregs__types_8hh_source.html#l00230">ArmISA::t2</a>, <a class="el" href="reg__class_8hh_source.html#l00063">VecPredRegClass</a>, and <a class="el" href="reg__class_8hh_source.html#l00060">VecRegClass</a>.</p>

</div>
</div>
<a id="af8521a9f618db8c70a3291240a166abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8521a9f618db8c70a3291240a166abf">&#9670;&nbsp;</a></span>contextId()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#a5ba9705b85fbf1a2720bce8914fa4a18">ContextID</a> ThreadContext::contextId </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#ac7ed72e235ac2c91233dfe9fcb74c839">SimpleThread</a>, <a class="el" href="classO3ThreadContext.html#a5dd9e17b00be0336bea212032a93478a">O3ThreadContext&lt; Impl &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#a2b4368a730ea0f8570f41904a24976ed">Iris::ThreadContext</a>, and <a class="el" href="classCheckerThreadContext.html#ae198415ef2bde9355630607dab966d84">CheckerThreadContext&lt; TC &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="syscall__emul_8hh_source.html#l01496">cloneFunc()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00059">compare()</a>, <a class="el" href="simple__thread_8cc_source.html#l00130">SimpleThread::copyState()</a>, <a class="el" href="cpu_2kvm_2base_8cc_source.html#l01114">BaseKvmCPU::doMMIOAccess()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02129">execveFunc()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00227">X86ISA::TLB::finalizePhysical()</a>, <a class="el" href="cpu_2checker_2cpu_8cc_source.html#l00144">CheckerCPU::genMemFragmentRequest()</a>, <a class="el" href="base__gic_8cc_source.html#l00102">ArmPPIGen::get()</a>, <a class="el" href="arm_2isa_8cc_source.html#l02102">ArmISA::ISA::getGenericTimer()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00263">ArmISA::getMPIDR()</a>, <a class="el" href="x86__cpu_8cc_source.html#l01309">X86KvmCPU::handleKvmExitIO()</a>, <a class="el" href="cpu_2kvm_2base_8cc_source.html#l00109">BaseKvmCPU::init()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l00590">FullO3CPU&lt; O3CPUImpl &gt;::init()</a>, <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>, <a class="el" href="ua2005_8cc_source.html#l00247">SparcISA::ISA::readFSReg()</a>, <a class="el" href="riscv_2isa_8cc_source.html#l00113">RiscvISA::ISA::readMiscReg()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00435">BaseCPU::registerThreadContexts()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>, <a class="el" href="pmu_8cc_source.html#l00097">ArmISA::PMU::setThreadContext()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00412">ArmISA::ISA::startup()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00559">BaseCPU::takeOverFrom()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00250">takeOverFrom()</a>, <a class="el" href="base__gic_8cc_source.html#l00141">ArmInterruptPin::targetContext()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l00701">X86ISA::GpuTLB::translate()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01293">ArmISA::TLB::updateMiscReg()</a>.</p>

</div>
</div>
<a id="aaa0ead9942a9494268bd1794ac62b089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa0ead9942a9494268bd1794ac62b089">&#9670;&nbsp;</a></span>copyArchRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::copyArchRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a437a59e6fdf09b9d5d1c4cba70dd8914">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a28266a496d268c41335a0f7220eaca14">CheckerThreadContext&lt; TC &gt;</a>, and <a class="el" href="classO3ThreadContext.html#a41a2647c21afd992cd09db6056404f2f">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2thread__context_8cc_source.html#l00250">takeOverFrom()</a>.</p>

</div>
</div>
<a id="a68fd2366a3d5690409cd974c54d64aa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68fd2366a3d5690409cd974c54d64aa7">&#9670;&nbsp;</a></span>cpuId()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual int ThreadContext::cpuId </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#ac559fee36a5b5c39f2bd0c237e57edd4">SimpleThread</a>, <a class="el" href="classO3ThreadContext.html#a8e5c00a6c27589082ca56fa612cdef30">O3ThreadContext&lt; Impl &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#ac47d1cbe162a1589ae94f3823ae3270b">Iris::ThreadContext</a>, and <a class="el" href="classCheckerThreadContext.html#a5c17478ded58c42cb245ce8a5f78735d">CheckerThreadContext&lt; TC &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="syscall__emul_8hh_source.html#l01496">cloneFunc()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00059">compare()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00263">ArmISA::getMPIDR()</a>, <a class="el" href="arch_2arm_2linux_2system_8cc_source.html#l00324">DumpStatsPCEvent::process()</a>, and <a class="el" href="inst__pb__trace_8cc_source.html#l00135">Trace::InstPBTrace::traceInst()</a>.</p>

</div>
</div>
<a id="a22b5da858c25aa18f9e8d056fd201a2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22b5da858c25aa18f9e8d056fd201a2e">&#9670;&nbsp;</a></span>descheduleInstCountEvent()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::descheduleInstCountEvent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classEvent.html">Event</a> *&#160;</td>
          <td class="paramname"><em>event</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#ac484312a259d1450ae03da4945240df2">SimpleThread</a>, <a class="el" href="classIris_1_1ThreadContext.html#abe5da7e43bd1007e7ea2fc284feca5b6">Iris::ThreadContext</a>, <a class="el" href="classCheckerThreadContext.html#a6f0650c7ca33281e3420a511b11f2959">CheckerThreadContext&lt; TC &gt;</a>, and <a class="el" href="classO3ThreadContext.html#a17c4180aed9176aa8dffc82fe409e905">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="base_2remote__gdb_8cc_source.html#l00762">BaseRemoteGDB::descheduleInstCommitEvent()</a>.</p>

</div>
</div>
<a id="ae06235b71126b6c44e290b38948d755c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae06235b71126b6c44e290b38948d755c">&#9670;&nbsp;</a></span>dumpFuncProfile()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::dumpFuncProfile </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classCheckerThreadContext.html#af19c391ec8516e1e476a60f767b5cdb0">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classSimpleThread.html#a5ad0ac0290864c30e7aa7312adc05ed6">SimpleThread</a>, <a class="el" href="classO3ThreadContext.html#ab2896e8ce7fd033de6c34bdee3e25e2a">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#a80664a027b109190e6a097c91289d153">Iris::ThreadContext</a>.</p>

</div>
</div>
<a id="ad3e2ceccdadfe0a5a74834c3fb64d009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3e2ceccdadfe0a5a74834c3fb64d009">&#9670;&nbsp;</a></span>exit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual int ThreadContext::exit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2thread__context_8hh_source.html#l00315">315</a> of file <a class="el" href="cpu_2thread__context_8hh_source.html">thread_context.hh</a>.</p>

<p class="reference">References <a class="el" href="decl_8hh_source.html#l00592">HsailISA::compare()</a>, <a class="el" href="dev_2ps2_2types_8hh_source.html#l00112">Ps2::one</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00166">serialize()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00250">takeOverFrom()</a>, and <a class="el" href="cpu_2thread__context_8cc_source.html#l00207">unserialize()</a>.</p>

</div>
</div>
<a id="af171c05498c3cd4900aa6ccb054efd5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af171c05498c3cd4900aa6ccb054efd5b">&#9670;&nbsp;</a></span>flattenRegId()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classRegId.html">RegId</a> ThreadContext::flattenRegId </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>regId</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a998fd5f4aefb413d229c9a6e442af7eb">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a28dab928d6a410f4e90228a31a95b21e">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#aa1b96366bc35817b4a61a5be02f8f49d">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#a1878fcb7a291275b64e69bb695343d08">Iris::ThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="minor_2scoreboard_8cc_source.html#l00104">Minor::flattenRegIndex()</a>, <a class="el" href="rename__impl_8hh_source.html#l01133">DefaultRename&lt; Impl &gt;::renameDestRegs()</a>, and <a class="el" href="rename__impl_8hh_source.html#l01066">DefaultRename&lt; Impl &gt;::renameSrcRegs()</a>.</p>

</div>
</div>
<a id="a594e114a4cc2ff653bc8a30fe49b986b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a594e114a4cc2ff653bc8a30fe49b986b">&#9670;&nbsp;</a></span>getCheckerCpuPtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classCheckerCPU.html">CheckerCPU</a>* ThreadContext::getCheckerCpuPtr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a79332c4d40810ab50820b7d79ed90b66">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a6fddf82bb800da0e202a3f371e8413a2">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#acc06ac8ce9426df27027fa27677fce7b">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#a53a2ab90b6da3d5ef651c367a0be6700">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00656">BaseCPU::flushTLBs()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00048">ArmISA::TLBIALL::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00076">ArmISA::TLBIASID::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00100">ArmISA::TLBIALLN::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00113">ArmISA::TLBIMVAA::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00126">ArmISA::TLBIMVA::operator()()</a>, <a class="el" href="tlbi__op_8cc_source.html#l00157">ArmISA::TLBIIPA::operator()()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00131">ArmISA::skipFunction()</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00559">BaseCPU::takeOverFrom()</a>.</p>

</div>
</div>
<a id="add24ea69a3c1a7862d25bec95f9bdc95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add24ea69a3c1a7862d25bec95f9bdc95">&#9670;&nbsp;</a></span>getCpuPtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classBaseCPU.html">BaseCPU</a>* ThreadContext::getCpuPtr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a477e6fd30b9f72aecec8c7b7a00e357a">SimpleThread</a>, <a class="el" href="classO3ThreadContext.html#af3fc60dfcf660ddfd7c23b2747761165">O3ThreadContext&lt; Impl &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#af50a9b704d2b5b9a19c287e68e771999">Iris::ThreadContext</a>, and <a class="el" href="classCheckerThreadContext.html#a09e16d93c665521739915e478e08c1f6">CheckerThreadContext&lt; TC &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="ua2005_8cc_source.html#l00047">SparcISA::ISA::checkSoftInt()</a>, <a class="el" href="vm_8cc_source.html#l00540">KvmVM::contextIdToVCpuId()</a>, <a class="el" href="x86_2stacktrace_8cc_source.html#l00160">X86ISA::StackTrace::decodePrologue()</a>, <a class="el" href="alpha_2stacktrace_8cc_source.html#l00307">AlphaISA::StackTrace::decodePrologue()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00861">SparcISA::TLB::doMmuRegRead()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l01046">SparcISA::TLB::doMmuRegWrite()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00463">PseudoInst::dumpresetstats()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00449">PseudoInst::dumpstats()</a>, <a class="el" href="table__walker_8cc_source.html#l02005">ArmISA::TableWalker::fetchDescriptor()</a>, <a class="el" href="stage2__mmu_8cc_source.html#l00120">ArmISA::Stage2MMU::Stage2Translation::finish()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00074">X86ISA::initCPU()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00390">PseudoInst::initParam()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00743">ArmISA::Reset::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01049">ArmISA::AbortFault&lt; DataAbort &gt;::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01555">ArmISA::SystemError::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01608">ArmISA::ArmSev::invoke()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00321">PseudoInst::loadsymbol()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00477">PseudoInst::m5checkpoint()</a>, <a class="el" href="kern_2linux_2linux_8cc_source.html#l00042">Linux::openSpecialFile()</a>, <a class="el" href="quiesce__event_8cc_source.html#l00043">EndQuiesceEvent::process()</a>, <a class="el" href="linux_2events_8cc_source.html#l00102">Linux::DmesgDumpEvent::process()</a>, <a class="el" href="linux_2events_8cc_source.html#l00115">Linux::KernelPanicEvent::process()</a>, <a class="el" href="arch_2arm_2linux_2system_8cc_source.html#l00324">DumpStatsPCEvent::process()</a>, <a class="el" href="ua2005_8cc_source.html#l00351">SparcISA::ISA::processHSTickCompare()</a>, <a class="el" href="ua2005_8cc_source.html#l00327">SparcISA::ISA::processSTickCompare()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00133">quiesce()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00263">PseudoInst::quiesceCycles()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00249">PseudoInst::quiesceSkip()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00147">quiesceTick()</a>, <a class="el" href="ev5_8cc_source.html#l00111">AlphaISA::ISA::readIpr()</a>, <a class="el" href="x86_2isa_8cc_source.html#l00139">X86ISA::ISA::readMiscReg()</a>, <a class="el" href="riscv_2isa_8cc_source.html#l00113">RiscvISA::ISA::readMiscReg()</a>, <a class="el" href="sparc_2isa_8cc_source.html#l00339">SparcISA::ISA::readMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00455">ArmISA::ISA::readMiscReg()</a>, <a class="el" href="mt_8hh_source.html#l00056">MipsISA::readRegOtherThread()</a>, <a class="el" href="sim_2system_8cc_source.html#l00251">System::registerThreadContext()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00435">PseudoInst::resetstats()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00196">ArmISA::sendEvent()</a>, <a class="el" href="sparc_2isa_8cc_source.html#l00644">SparcISA::ISA::serialize()</a>, <a class="el" href="arch_2alpha_2linux_2system_8cc_source.html#l00173">LinuxAlphaSystem::setDelayLoop()</a>, <a class="el" href="ua2005_8cc_source.html#l00092">SparcISA::ISA::setFSReg()</a>, <a class="el" href="x86_2isa_8cc_source.html#l00197">X86ISA::ISA::setMiscReg()</a>, <a class="el" href="riscv_2isa_8cc_source.html#l00187">RiscvISA::ISA::setMiscReg()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00476">MipsISA::ISA::setMiscReg()</a>, <a class="el" href="sparc_2isa_8cc_source.html#l00568">SparcISA::ISA::setMiscReg()</a>, <a class="el" href="mt_8hh_source.html#l00080">MipsISA::setRegOtherThread()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00250">takeOverFrom()</a>, <a class="el" href="tarmac__tracer_8cc_source.html#l00050">Trace::TarmacContext::tarmacCpuName()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00602">PseudoInst::workbegin()</a>, and <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00665">PseudoInst::workend()</a>.</p>

</div>
</div>
<a id="a81672bdd887ebaf2e3ba266b92abf5bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81672bdd887ebaf2e3ba266b92abf5bf">&#9670;&nbsp;</a></span>getCurrentInstCount()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> ThreadContext::getCurrentInstCount </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#afa5b71008f36c4a92431ca2a2e1d5649">SimpleThread</a>, <a class="el" href="classIris_1_1ThreadContext.html#a68517b4052313a31747a4e4729924e74">Iris::ThreadContext</a>, <a class="el" href="classCheckerThreadContext.html#a8d5ce18e42c5a8c1750b8fbe6ab8329b">CheckerThreadContext&lt; TC &gt;</a>, and <a class="el" href="classO3ThreadContext.html#ae9aea03699c44f2d19096f59fb310b69">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="base_2remote__gdb_8cc_source.html#l00754">BaseRemoteGDB::scheduleInstCommitEvent()</a>.</p>

</div>
</div>
<a id="a8e70eee48e3846e8eb7ed55b085f9c7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e70eee48e3846e8eb7ed55b085f9c7d">&#9670;&nbsp;</a></span>getDecoderPtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TheISA::Decoder* ThreadContext::getDecoderPtr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#abe182ab851b84994904e280ccd2f942e">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a16640748727c42922cd9ed6c79206738">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#af5cd2ab4f647aa42df14ad734763e0da">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#a30838a293c0f9323d4a916ba8035ceb8">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="fetch2_8cc_source.html#l00239">Minor::Fetch2::evaluate()</a>, <a class="el" href="sparc_2isa_8cc_source.html#l00568">SparcISA::ISA::setMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>, <a class="el" href="x86_2isa_8cc_source.html#l00416">X86ISA::ISA::startup()</a>, <a class="el" href="simple__thread_8cc_source.html#l00119">SimpleThread::takeOverFrom()</a>, <a class="el" href="thread__context__impl_8hh_source.html#l00072">O3ThreadContext&lt; Impl &gt;::takeOverFrom()</a>, and <a class="el" href="x86_2isa_8cc_source.html#l00044">X86ISA::ISA::updateHandyM5Reg()</a>.</p>

</div>
</div>
<a id="a53bfdd465a582069be1d45a0e5ecf3c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53bfdd465a582069be1d45a0e5ecf3c8">&#9670;&nbsp;</a></span>getDTBPtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classBaseTLB.html">BaseTLB</a>* ThreadContext::getDTBPtr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a42546550e93d4f9b363ab13875554a76">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a298372c6eb94a80519a9a69ef102c83e">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#ae4bef52fd739980f781d6e36a9e13e90">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#a5cf0d305e793f7bcd78a6fdb8d082fa1">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2remote__gdb_8cc_source.html#l00072">X86ISA::RemoteGDB::acc()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00214">X86ISA::copyMiscRegs()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00167">ArmISA::copyRegs()</a>, <a class="el" href="cpu_2kvm_2base_8cc_source.html#l01114">BaseKvmCPU::doMMIOAccess()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00656">BaseCPU::flushTLBs()</a>, <a class="el" href="sparc_2mmapped__ipr_8hh_source.html#l00049">SparcISA::handleIprRead()</a>, <a class="el" href="sparc_2mmapped__ipr_8hh_source.html#l00058">SparcISA::handleIprWrite()</a>, <a class="el" href="arch_2alpha_2faults_8cc_source.html#l00210">AlphaISA::NDtbMissFault::invoke()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00680">SparcISA::FastDataAccessMMUMiss::invoke()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00137">X86ISA::PageFault::invoke()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01741">mmapImpl()</a>, <a class="el" href="tarmac__parser_8cc_source.html#l01185">Trace::TarmacParserRecord::readMemNoEffect()</a>, <a class="el" href="minor_2lsq_8cc_source.html#l00701">Minor::LSQ::SplitDataRequest::sendNextFragmentToTranslation()</a>, <a class="el" href="x86_2isa_8cc_source.html#l00197">X86ISA::ISA::setMiscReg()</a>, <a class="el" href="minor_2lsq_8cc_source.html#l00293">Minor::LSQ::SingleDataRequest::startAddrTranslation()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00559">BaseCPU::takeOverFrom()</a>, <a class="el" href="tarmac__record__v8_8cc_source.html#l00048">Trace::TarmacTracerRecordV8::TraceInstEntryV8::TraceInstEntryV8()</a>, <a class="el" href="tarmac__record__v8_8cc_source.html#l00063">Trace::TarmacTracerRecordV8::TraceMemEntryV8::TraceMemEntryV8()</a>, <a class="el" href="arm_2vtophys_8cc_source.html#l00068">try_translate()</a>, <a class="el" href="sparc_2vtophys_8cc_source.html#l00061">SparcISA::vtophys()</a>, and <a class="el" href="x86_2vtophys_8cc_source.html#l00061">X86ISA::vtophys()</a>.</p>

</div>
</div>
<a id="a232602c50191cc9e18e4f07ff9a0d693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a232602c50191cc9e18e4f07ff9a0d693">&#9670;&nbsp;</a></span>getIsaPtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TheISA::ISA* ThreadContext::getIsaPtr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#ac979cd1528fc0f66db01c66f5ee61c59">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#ac12920d2daeb9b0a3e947d0431722d6e">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#aafe682f57b0dc0706e6d3472710dbf5f">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ArmThreadContext.html#ae0e83fa2e3626c31ac710306c7e33bf6">Iris::ArmThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="misc64_8cc_source.html#l00143">MiscRegOp64::checkEL2Trap()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01167">ArmISA::ArmStaticInst::getCurSveVecLenInBits()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00471">ArmISA::mcrMrc15TrapToHyp()</a>, and <a class="el" href="miscregs_8cc_source.html#l01081">ArmISA::snsBankedIndex64()</a>.</p>

</div>
</div>
<a id="a2a9e2f3b0b81225d34ce2e840dbc43eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a9e2f3b0b81225d34ce2e840dbc43eb">&#9670;&nbsp;</a></span>getITBPtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classBaseTLB.html">BaseTLB</a>* ThreadContext::getITBPtr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#ad96c22ed5b784cbefbd45f083d644c63">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#ae3f217b18d49fdb7446c4f4c79123d6a">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#af37e8e667fa7957cd9d6ae969ed28499">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#a9aa6bee55c5247ac2f6d850c949ad96b">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8cc_source.html#l00214">X86ISA::copyMiscRegs()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00167">ArmISA::copyRegs()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00861">SparcISA::TLB::doMmuRegRead()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l01046">SparcISA::TLB::doMmuRegWrite()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00656">BaseCPU::flushTLBs()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l01300">SparcISA::TLB::GetTsbPtr()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00624">SparcISA::FastInstructionAccessMMUMiss::invoke()</a>, <a class="el" href="arch_2alpha_2faults_8cc_source.html#l00191">AlphaISA::ItbPageFault::invoke()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00137">X86ISA::PageFault::invoke()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01741">mmapImpl()</a>, <a class="el" href="x86_2isa_8cc_source.html#l00197">X86ISA::ISA::setMiscReg()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00559">BaseCPU::takeOverFrom()</a>, <a class="el" href="arm_2vtophys_8cc_source.html#l00068">try_translate()</a>, and <a class="el" href="sparc_2vtophys_8cc_source.html#l00061">SparcISA::vtophys()</a>.</p>

</div>
</div>
<a id="ae1a7096d3f9021f176603c0910b97baa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1a7096d3f9021f176603c0910b97baa">&#9670;&nbsp;</a></span>getKernelStats()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual ::<a class="el" href="classKernel_1_1Statistics.html">Kernel::Statistics</a>* ThreadContext::getKernelStats </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a0618b2883b4edc52170c057bffc28045">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a946f74d72b1c5d373098b8fd4705d016">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#a450da9ff636ab247b4c2ce7d647d5090">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#af5f24d12b93dbbe0cda6bcd4ed7632da">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00231">PseudoInst::arm()</a>, <a class="el" href="alpha_2idle__event_8cc_source.html#l00040">IdleStartEvent::process()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00133">quiesce()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00147">quiesceTick()</a>, <a class="el" href="ua2005_8cc_source.html#l00092">SparcISA::ISA::setFSReg()</a>, <a class="el" href="ev5_8cc_source.html#l00220">AlphaISA::ISA::setIpr()</a>, <a class="el" href="simple__thread_8cc_source.html#l00119">SimpleThread::takeOverFrom()</a>, and <a class="el" href="thread__context__impl_8hh_source.html#l00072">O3ThreadContext&lt; Impl &gt;::takeOverFrom()</a>.</p>

</div>
</div>
<a id="abc842d121e9ae1a74df371a4f8948ed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc842d121e9ae1a74df371a4f8948ed3">&#9670;&nbsp;</a></span>getPhysProxy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classPortProxy.html">PortProxy</a>&amp; ThreadContext::getPhysProxy </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a858d13eb0c26763954e72eb8fa49592c">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a11efd717148760b116ace44b822ce83e">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#a4de5fe5ebf2fdfbcb221167dceef05c2">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#af267101e37b9daa243d6a12fa7e22afa">Iris::ThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="linux_2threadinfo_8hh_source.html#l00076">Linux::ThreadInfo::curThreadInfo()</a>, <a class="el" href="semihosting_8cc_source.html#l00253">ArmSemihosting::physProxy()</a>, <a class="el" href="sparc_2vtophys_8cc_source.html#l00061">SparcISA::vtophys()</a>, and <a class="el" href="alpha_2vtophys_8cc_source.html#l00091">AlphaISA::vtophys()</a>.</p>

</div>
</div>
<a id="a578034e4f174170011007e9908ca666d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a578034e4f174170011007e9908ca666d">&#9670;&nbsp;</a></span>getProcessPtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classProcess.html">Process</a>* ThreadContext::getProcessPtr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#aa6f78c3d4b71eceafed7887661ad496c">SimpleThread</a>, <a class="el" href="classIris_1_1ThreadContext.html#a1219c3c1eb9b7ed3812d28fc3f62b1f8">Iris::ThreadContext</a>, <a class="el" href="classCheckerThreadContext.html#a7e9a905a8c9125cc7da7059ef06ed38c">CheckerThreadContext&lt; TC &gt;</a>, and <a class="el" href="classO3ThreadContext.html#ae1ebf460d81fec056771f4f344c644c6">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="syscall__emul_8cc_source.html#l00332">_llseekFunc()</a>, <a class="el" href="arch_2sparc_2remote__gdb_8cc_source.html#l00160">SparcISA::RemoteGDB::acc()</a>, <a class="el" href="arch_2mips_2remote__gdb_8cc_source.html#l00163">MipsISA::RemoteGDB::acc()</a>, <a class="el" href="arch_2power_2remote__gdb_8cc_source.html#l00163">PowerISA::RemoteGDB::acc()</a>, <a class="el" href="arch_2riscv_2remote__gdb_8cc_source.html#l00157">RiscvISA::RemoteGDB::acc()</a>, <a class="el" href="arch_2x86_2remote__gdb_8cc_source.html#l00072">X86ISA::RemoteGDB::acc()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00182">ArmISA::RemoteGDB::acc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02748">acceptFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01150">accessFunc()</a>, <a class="el" href="arch_2x86_2linux_2process_8cc_source.html#l00112">archPrctlFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01327">bindFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00242">brkFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01190">chdirFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01031">chmodFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00688">chownFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02057">clock_getresFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02037">clock_gettimeFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01496">cloneFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00302">closeFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01369">connectFunc()</a>, <a class="el" href="syscall__desc_8cc_source.html#l00049">SyscallDesc::doSyscall()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00761">dup2Func()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00739">dupFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02819">eventfdFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02129">execveFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00101">exitImpl()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00949">faccessatFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01124">fallocateFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01138">fchmodFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00711">fchownFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00837">fcntl64Func()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00792">fcntlFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01341">fstat64Func()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01304">fstatat64Func()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01638">fstatfsFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01436">fstatFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00656">ftruncate64Func()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00614">ftruncateFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00334">futexFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00391">getcwdFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01117">getegidFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01103">geteuidFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01110">getgidFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01055">getgidPseudoFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00375">gethostnameFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01789">getpeernameFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00986">getpgrpFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01075">getpidFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01029">getpidPseudoFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01089">getppidFunc()</a>, <a class="el" href="syscalls_8cc_source.html#l00061">SparcISA::getresuidFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01952">getrlimitFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02222">getrusageFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01749">getsocknameFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01706">getsockoptFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01082">gettidFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02075">gettimeofdayFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01096">getuidFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01042">getuidPseudoFunc()</a>, <a class="el" href="sim_2faults_8cc_source.html#l00067">GenericPageTableFault::invoke()</a>, <a class="el" href="arch_2alpha_2faults_8cc_source.html#l00210">AlphaISA::NDtbMissFault::invoke()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00624">SparcISA::FastInstructionAccessMMUMiss::invoke()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00680">SparcISA::FastDataAccessMMUMiss::invoke()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00767">SparcISA::SpillNNormal::invoke()</a>, <a class="el" href="arch_2alpha_2faults_8cc_source.html#l00191">AlphaISA::ItbPageFault::invoke()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00786">SparcISA::FillNNormal::invoke()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00805">SparcISA::TrapInstruction::invoke()</a>, <a class="el" href="cl__driver_8cc_source.html#l00106">ClDriver::ioctl()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00681">ioctlFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00510">linkFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01351">listenFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00312">lseekFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01402">lstat64Func()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01373">lstatFunc()</a>, <a class="el" href="arch_2x86_2pseudo__inst_8cc_source.html#l00065">X86ISA::m5PageFault()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00552">mkdirFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01173">mknodFunc()</a>, <a class="el" href="shader_8cc_source.html#l00076">Shader::mmap()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01741">mmapImpl()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01160">mremapFunc()</a>, <a class="el" href="cl__driver_8cc_source.html#l00096">ClDriver::open()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00760">openImpl()</a>, <a class="el" href="arch_2alpha_2linux_2process_8cc_source.html#l00100">osf_getsysinfoFunc()</a>, <a class="el" href="arch_2alpha_2linux_2process_8cc_source.html#l00129">osf_setsysinfoFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00869">pipeImpl()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01061">pollFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01993">prlimitFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01911">pwrite64Func()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02613">readFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00962">readlinkatFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00429">readlinkFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01664">readvFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01393">recvfromFunc()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l01480">X86ISA::GpuTLB::CpuSidePort::recvFunctional()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01495">recvmsgFunc()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00435">BaseCPU::registerThreadContexts()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00975">renameatFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00568">renameFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01218">rmdirFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02417">selectFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01636">sendmsgFunc()</a>, <a class="el" href="compute__unit_8cc_source.html#l00743">ComputeUnit::sendRequest()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01458">sendtoFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00993">setpgidFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01819">setsockoptFunc()</a>, <a class="el" href="arch_2x86_2linux_2process_8cc_source.html#l00178">setThreadArea32Func()</a>, <a class="el" href="arch_2mips_2linux_2process_8cc_source.html#l00162">setThreadAreaFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00291">setTidAddressFunc()</a>, <a class="el" href="arch_2arm_2linux_2process_8cc_source.html#l00144">setTLSFunc32()</a>, <a class="el" href="arch_2arm_2linux_2process_8cc_source.html#l00157">setTLSFunc64()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01065">setuidFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01309">shutdownFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02370">socketFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02390">socketpairFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01270">stat64Func()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01464">statfsFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01240">statFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00531">symlinkFunc()</a>, <a class="el" href="arch_2mips_2linux_2process_8cc_source.html#l00103">sys_getsysinfoFunc()</a>, <a class="el" href="arch_2mips_2linux_2process_8cc_source.html#l00132">sys_setsysinfoFunc()</a>, <a class="el" href="arch_2arm_2freebsd_2process_8cc_source.html#l00097">sysctlFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01011">sysinfoFunc()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00250">takeOverFrom()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02320">tgkillFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02300">timeFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02274">timesFunc()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00269">X86ISA::TLB::translate()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l00701">X86ISA::GpuTLB::translate()</a>, <a class="el" href="riscv_2tlb_8cc_source.html#l00322">RiscvISA::TLB::translateData()</a>, <a class="el" href="mips_2tlb_8cc_source.html#l00300">MipsISA::TLB::translateData()</a>, <a class="el" href="power_2tlb_8cc_source.html#l00301">PowerISA::TLB::translateData()</a>, <a class="el" href="riscv_2tlb_8cc_source.html#l00287">RiscvISA::TLB::translateInst()</a>, <a class="el" href="mips_2tlb_8cc_source.html#l00285">MipsISA::TLB::translateInst()</a>, <a class="el" href="power_2tlb_8cc_source.html#l00282">PowerISA::TLB::translateInst()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00565">ArmISA::TLB::translateSe()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l01244">X86ISA::GpuTLB::translationReturn()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00631">truncate64Func()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00595">truncateFunc()</a>, <a class="el" href="syscalls_8cc_source.html#l00042">SparcISA::unameFunc()</a>, <a class="el" href="arch_2alpha_2linux_2process_8cc_source.html#l00080">unameFunc()</a>, <a class="el" href="arch_2arm_2linux_2process_8cc_source.html#l00108">unameFunc32()</a>, <a class="el" href="arch_2arm_2linux_2process_8cc_source.html#l00126">unameFunc64()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00935">unlinkatFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00495">unlinkHelper()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02095">utimesFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02686">wait4Func()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02644">writeFunc()</a>, and <a class="el" href="syscall__emul_8hh_source.html#l01704">writevFunc()</a>.</p>

</div>
</div>
<a id="a35cd235abfbb3c62c8077b558d9cb02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35cd235abfbb3c62c8077b558d9cb02b">&#9670;&nbsp;</a></span>getQuiesceEvent()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classEndQuiesceEvent.html">EndQuiesceEvent</a>* ThreadContext::getQuiesceEvent </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classO3ThreadContext.html#aea3db3121b354dd242d28c02770e514e">O3ThreadContext&lt; Impl &gt;</a>, <a class="el" href="classSimpleThread.html#af7b8623d3ff0b07f1c0228fc377d7358">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#ab75c3f37fa3d5bdde238b58fcb77dc06">CheckerThreadContext&lt; TC &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#abb7170ef7c8f133ab1234a9fbb6908df">Iris::ThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2thread__context_8cc_source.html#l00147">quiesceTick()</a>, and <a class="el" href="cpu_2thread__context_8cc_source.html#l00250">takeOverFrom()</a>.</p>

</div>
</div>
<a id="a119dd28f703f77bafb74788f8110300c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a119dd28f703f77bafb74788f8110300c">&#9670;&nbsp;</a></span>getSystemPtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classSystem.html">System</a>* ThreadContext::getSystemPtr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a2e1c2875c073f334e304e8b2bff3b31f">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a1acb27b96b836471634e6644f77d6dcc">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#aad91dbc35dab9f0c7f1194fdb0f798d1">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#a90e76af649c267782a0810b6c4cd6c4b">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="syscall__emul_8cc_source.html#l00332">_llseekFunc()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00373">PseudoInst::addsymbol()</a>, <a class="el" href="tlbi__op_8hh_source.html#l00071">ArmISA::TLBIOp::broadcast()</a>, <a class="el" href="x86_2stacktrace_8cc_source.html#l00160">X86ISA::StackTrace::decodePrologue()</a>, <a class="el" href="alpha_2stacktrace_8cc_source.html#l00307">AlphaISA::StackTrace::decodePrologue()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l01046">SparcISA::TLB::doMmuRegWrite()</a>, <a class="el" href="helpers_8cc_source.html#l00059">dumpDmesgEntry()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00087">exitFutexWake()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00101">exitImpl()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00334">futexFunc()</a>, <a class="el" href="arch_2arm_2system_8cc_source.html#l00187">ArmSystem::getArmSystem()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01952">getrlimitFunc()</a>, <a class="el" href="arch_2x86_2system_8cc_source.html#l00106">X86System::initState()</a>, <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00141">RiscvISA::Reset::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00743">ArmISA::Reset::invoke()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00321">PseudoInst::loadsymbol()</a>, <a class="el" href="semihosting_8cc_source.html#l00253">ArmSemihosting::physProxy()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01061">pollFunc()</a>, <a class="el" href="arch_2alpha_2freebsd_2system_8cc_source.html#l00085">FreebsdAlphaSystem::SkipCalibrateClocksEvent::process()</a>, <a class="el" href="linux_2events_8cc_source.html#l00064">Linux::DebugPrintkEvent::process()</a>, <a class="el" href="arch_2alpha_2linux_2system_8cc_source.html#l00186">LinuxAlphaSystem::SkipDelayLoopEvent::process()</a>, <a class="el" href="arch_2mips_2linux_2system_8cc_source.html#l00082">LinuxMipsSystem::SkipDelayLoopEvent::process()</a>, <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>, <a class="el" href="arch_2arm_2linux_2system_8cc_source.html#l00324">DumpStatsPCEvent::process()</a>, <a class="el" href="alpha_2stacktrace_8cc_source.html#l00048">AlphaISA::ProcessInfo::ProcessInfo()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00491">PseudoInst::readfile()</a>, <a class="el" href="ua2005_8cc_source.html#l00247">SparcISA::ISA::readFSReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00455">ArmISA::ISA::readMiscReg()</a>, <a class="el" href="semihosting_8cc_source.html#l00270">ArmSemihosting::readString()</a>, <a class="el" href="x86_2stacktrace_8cc_source.html#l00048">X86ISA::readSymbol()</a>, <a class="el" href="arm_2stacktrace_8cc_source.html#l00048">ArmISA::readSymbol()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01218">rmdirFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02417">selectFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00993">setpgidFunc()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00250">takeOverFrom()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02320">tgkillFunc()</a>, <a class="el" href="dist__iface_8cc_source.html#l00855">DistIface::toggleSync()</a>, <a class="el" href="alpha_2stacktrace_8cc_source.html#l00137">AlphaISA::StackTrace::trace()</a>, <a class="el" href="riscv_2tlb_8cc_source.html#l00322">RiscvISA::TLB::translateData()</a>, <a class="el" href="riscv_2tlb_8cc_source.html#l00287">RiscvISA::TLB::translateInst()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02686">wait4Func()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00286">PseudoInst::wakeCPU()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00602">PseudoInst::workbegin()</a>, and <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00665">PseudoInst::workend()</a>.</p>

</div>
</div>
<a id="a492b606f90dbfda70bd8de5650ac7088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a492b606f90dbfda70bd8de5650ac7088">&#9670;&nbsp;</a></span>getVirtProxy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classPortProxy.html">PortProxy</a>&amp; ThreadContext::getVirtProxy </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a07fbc1eabdc5a1bda4700a46c447ea45">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#aeca6dca20ab78c6f810aeaa7ebf7647d">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#a8d79e02e4fddd67e96caf8ce0ec54766">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#a515491d58f056e6b908c9b9422a1af2e">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="syscall__emul_8cc_source.html#l00332">_llseekFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02748">acceptFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01150">accessFunc()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00373">PseudoInst::addsymbol()</a>, <a class="el" href="arch_2x86_2linux_2process_8cc_source.html#l00112">archPrctlFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01327">bindFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00242">brkFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01190">chdirFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01031">chmodFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00688">chownFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02057">clock_getresFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02037">clock_gettimeFunc()</a>, <a class="el" href="sim_2process_8cc_source.html#l00177">Process::clone()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01496">cloneFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01369">connectFunc()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00094">Linux::ThreadInfo::curTaskInfo()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00183">Linux::ThreadInfo::curTaskMmFromTaskStruct()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00159">Linux::ThreadInfo::curTaskNameFromTaskStruct()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00110">Linux::ThreadInfo::curTaskPIDFromTaskStruct()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00141">Linux::ThreadInfo::curTaskStartFromTaskStruct()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00125">Linux::ThreadInfo::curTaskTGIDFromTaskStruct()</a>, <a class="el" href="mips_2stacktrace_8cc_source.html#l00198">MipsISA::StackTrace::decodePrologue()</a>, <a class="el" href="x86_2stacktrace_8cc_source.html#l00160">X86ISA::StackTrace::decodePrologue()</a>, <a class="el" href="alpha_2stacktrace_8cc_source.html#l00307">AlphaISA::StackTrace::decodePrologue()</a>, <a class="el" href="helpers_8cc_source.html#l00059">dumpDmesgEntry()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02129">execveFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00087">exitFutexWake()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00432">Sparc32Process::flushWindows()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00467">Sparc64Process::flushWindows()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01341">fstat64Func()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01304">fstatat64Func()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01638">fstatfsFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01436">fstatFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00334">futexFunc()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00051">Linux::ThreadInfo::get_data()</a>, <a class="el" href="alpha_2utility_8cc_source.html#l00041">AlphaISA::getArgument()</a>, <a class="el" href="sparc_2utility_8cc_source.html#l00048">SparcISA::getArgument()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00069">ArmISA::getArgument()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00391">getcwdFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00375">gethostnameFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01789">getpeernameFunc()</a>, <a class="el" href="syscalls_8cc_source.html#l00061">SparcISA::getresuidFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01952">getrlimitFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02222">getrusageFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01749">getsocknameFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01706">getsockoptFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02075">gettimeofdayFunc()</a>, <a class="el" href="arch_2arm_2linux_2process_8cc_source.html#l01728">ArmLinuxProcess32::initState()</a>, <a class="el" href="cl__driver_8cc_source.html#l00106">ClDriver::ioctl()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00681">ioctlFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00510">linkFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01402">lstat64Func()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01373">lstatFunc()</a>, <a class="el" href="arch_2x86_2pseudo__inst_8cc_source.html#l00065">X86ISA::m5PageFault()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00552">mkdirFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01173">mknodFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01741">mmapImpl()</a>, <a class="el" href="mips_2stacktrace_8cc_source.html#l00080">MipsISA::ProcessInfo::name()</a>, <a class="el" href="x86_2stacktrace_8cc_source.html#l00100">X86ISA::ProcessInfo::name()</a>, <a class="el" href="alpha_2stacktrace_8cc_source.html#l00107">AlphaISA::ProcessInfo::name()</a>, <a class="el" href="arm_2stacktrace_8cc_source.html#l00100">ArmISA::ProcessInfo::name()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00760">openImpl()</a>, <a class="el" href="arguments_8hh_source.html#l00143">Arguments::operator char *()</a>, <a class="el" href="arguments_8hh_source.html#l00137">Arguments::operator T*()</a>, <a class="el" href="arch_2alpha_2linux_2process_8cc_source.html#l00100">osf_getsysinfoFunc()</a>, <a class="el" href="arch_2alpha_2linux_2process_8cc_source.html#l00129">osf_setsysinfoFunc()</a>, <a class="el" href="mips_2stacktrace_8cc_source.html#l00065">MipsISA::ProcessInfo::pid()</a>, <a class="el" href="x86_2stacktrace_8cc_source.html#l00085">X86ISA::ProcessInfo::pid()</a>, <a class="el" href="alpha_2stacktrace_8cc_source.html#l00092">AlphaISA::ProcessInfo::pid()</a>, <a class="el" href="arm_2stacktrace_8cc_source.html#l00085">ArmISA::ProcessInfo::pid()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00869">pipeImpl()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01061">pollFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01993">prlimitFunc()</a>, <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>, <a class="el" href="alpha_2stacktrace_8cc_source.html#l00048">AlphaISA::ProcessInfo::ProcessInfo()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01911">pwrite64Func()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00609">BaseRemoteGDB::read()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00491">PseudoInst::readfile()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02613">readFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00429">readlinkFunc()</a>, <a class="el" href="tarmac__parser_8cc_source.html#l01185">Trace::TarmacParserRecord::readMemNoEffect()</a>, <a class="el" href="x86_2stacktrace_8cc_source.html#l00048">X86ISA::readSymbol()</a>, <a class="el" href="arm_2stacktrace_8cc_source.html#l00048">ArmISA::readSymbol()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01664">readvFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01393">recvfromFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01495">recvmsgFunc()</a>, <a class="el" href="vptr_8hh_source.html#l00067">VPtr&lt; T &gt;::refresh()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00975">renameatFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00568">renameFunc()</a>, <a class="el" href="sim_2process_8cc_source.html#l00353">Process::replicatePage()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01218">rmdirFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02417">selectFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01636">sendmsgFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01458">sendtoFunc()</a>, <a class="el" href="arch_2alpha_2linux_2system_8cc_source.html#l00173">LinuxAlphaSystem::setDelayLoop()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01819">setsockoptFunc()</a>, <a class="el" href="arch_2x86_2linux_2process_8cc_source.html#l00178">setThreadArea32Func()</a>, <a class="el" href="arch_2arm_2linux_2process_8cc_source.html#l00144">setTLSFunc32()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02390">socketpairFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01270">stat64Func()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01464">statfsFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01240">statFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00531">symlinkFunc()</a>, <a class="el" href="arch_2mips_2linux_2process_8cc_source.html#l00103">sys_getsysinfoFunc()</a>, <a class="el" href="arch_2mips_2linux_2process_8cc_source.html#l00132">sys_setsysinfoFunc()</a>, <a class="el" href="arch_2arm_2freebsd_2process_8cc_source.html#l00097">sysctlFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01011">sysinfoFunc()</a>, <a class="el" href="mips_2stacktrace_8cc_source.html#l00050">MipsISA::ProcessInfo::task()</a>, <a class="el" href="x86_2stacktrace_8cc_source.html#l00070">X86ISA::ProcessInfo::task()</a>, <a class="el" href="alpha_2stacktrace_8cc_source.html#l00077">AlphaISA::ProcessInfo::task()</a>, <a class="el" href="arm_2stacktrace_8cc_source.html#l00070">ArmISA::ProcessInfo::task()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02300">timeFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02274">timesFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00631">truncate64Func()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00595">truncateFunc()</a>, <a class="el" href="syscalls_8cc_source.html#l00042">SparcISA::unameFunc()</a>, <a class="el" href="arch_2alpha_2linux_2process_8cc_source.html#l00080">unameFunc()</a>, <a class="el" href="arch_2arm_2linux_2process_8cc_source.html#l00108">unameFunc32()</a>, <a class="el" href="arch_2arm_2linux_2process_8cc_source.html#l00126">unameFunc64()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00495">unlinkHelper()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02095">utimesFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02686">wait4Func()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00640">BaseRemoteGDB::write()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00533">PseudoInst::writefile()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02644">writeFunc()</a>, and <a class="el" href="syscall__emul_8hh_source.html#l01704">writevFunc()</a>.</p>

</div>
</div>
<a id="a202bd89ff98ea864b58cdd7e8f82a7ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a202bd89ff98ea864b58cdd7e8f82a7ac">&#9670;&nbsp;</a></span>getWritableVecPredReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classThreadContext.html#af9845d2323ab893abe120ba354fd9def">VecPredRegContainer</a>&amp; ThreadContext::getWritableVecPredReg </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#ab5d1e80a4adfa7358e9334ae31051818">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#ac36310f36e0a3e3399c32bcf2bd849bf">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#a2b27e3c981492582222ae6f4cce9d8b0">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#ac794b9d7a0bc9094b56b2035f9af5dd3">O3ThreadContext&lt; Impl &gt;</a>.</p>

</div>
</div>
<a id="a169822f4a76083f217ac6379bef5ce26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a169822f4a76083f217ac6379bef5ce26">&#9670;&nbsp;</a></span>getWritableVecPredRegFlat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classThreadContext.html#af9845d2323ab893abe120ba354fd9def">VecPredRegContainer</a>&amp; ThreadContext::getWritableVecPredRegFlat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>idx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a7d9606cc9f7a1836d4696a41657c9d13">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#aed660810635366f7df30543d34e51b16">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#af718cc064f14b305d9c426604c51f940">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#a6a8aa493d23c105b2832ff89d5949fe3">Iris::ThreadContext</a>.</p>

</div>
</div>
<a id="a92f05b0fa02dd4a11b77e533efb9e2b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92f05b0fa02dd4a11b77e533efb9e2b7">&#9670;&nbsp;</a></span>getWritableVecReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classThreadContext.html#abb463703575d51d2f7ff3e23c42878ee">VecRegContainer</a>&amp; ThreadContext::getWritableVecReg </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a7a3096a24370f6d28170ff51a8d69849">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#aa33b79fba37ab1b5b03f78fa0293f485">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#ab5786b193c6c9cac51093a2c4001fbb3">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#a20830e0e01ff14995d229c9a0086fdee">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00225">ArmISA::RemoteGDB::AArch64GdbRegCache::setRegs()</a>.</p>

</div>
</div>
<a id="a21a03c7990a8a7602d852942d85a45bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21a03c7990a8a7602d852942d85a45bc">&#9670;&nbsp;</a></span>getWritableVecRegFlat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classThreadContext.html#abb463703575d51d2f7ff3e23c42878ee">VecRegContainer</a>&amp; ThreadContext::getWritableVecRegFlat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>idx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#aedfc6676d919e1284a07ee7020c116ed">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a18458e91bee6693df11d4867a4ba198d">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#a46501142aea6e55656a5d9bb3923a8dd">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#a6fa679b18995b4e6297125bb223f1360">Iris::ThreadContext</a>.</p>

</div>
</div>
<a id="a4ddff8fe9f0ce834076adf30d90f3e5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ddff8fe9f0ce834076adf30d90f3e5b">&#9670;&nbsp;</a></span>halt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::halt </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classSet.html">Set</a> the status to Halted. </p>

<p>Implemented in <a class="el" href="classSimpleThread.html#a2d878bd51338b55bda93b2135950c909">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#ab705029cd27eb57c33ee342272673ca4">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#a12bee607d0f03669723692f92fe633cb">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#ad6aaccec6f7c7cac47a87cf411a13e20">Iris::ThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="syscall__emul_8cc_source.html#l00101">exitImpl()</a>.</p>

</div>
</div>
<a id="a844977d4855f84e45560b8873247783a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a844977d4855f84e45560b8873247783a">&#9670;&nbsp;</a></span>initMemProxies()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::initMemProxies </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialise the physical and virtual port proxies and tie them to the data port of the CPU. </p>
<p>tc <a class="el" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> for the virtual-to-physical translation </p>

<p>Implemented in <a class="el" href="classSimpleThread.html#afbd476753f526c1c7fed95b8434e526a">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a2a8f12186a0369c43abd5b27359a84e2">CheckerThreadContext&lt; TC &gt;</a>, and <a class="el" href="classO3ThreadContext.html#a5609bfd83f0fda04a1ebf96289a3f4ef">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2kvm_2base_8cc_source.html#l00109">BaseKvmCPU::init()</a>, and <a class="el" href="cpu_2minor_2cpu_8cc_source.html#l00094">MinorCPU::init()</a>.</p>

</div>
</div>
<a id="a8a9143613e6da73fea16e097c879df82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a9143613e6da73fea16e097c879df82">&#9670;&nbsp;</a></span>instAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ThreadContext::instAddr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a07d91c14bce7dfb016e5c2af3fce5000">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a0fc564645ced1239240f73a17f8958d3">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#a5cc8cee3bebb367bf29ae7b43176f4de">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ArmThreadContext.html#a833df0b82a83d5a7e68a079ad2778b4f">Iris::ArmThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00054">RiscvISA::RiscvFault::invoke()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00249">BaseCPU::mwaitAtomic()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00269">X86ISA::TLB::translate()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l00701">X86ISA::GpuTLB::translate()</a>, <a class="el" href="execute_8cc_source.html#l00835">Minor::Execute::tryPCEvents()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00216">ArmV8KvmCPU::updateKvmState()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00586">ArmKvmCPU::updateKvmStateCore()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l00690">X86KvmCPU::updateKvmStateRegs()</a>.</p>

</div>
</div>
<a id="a33e8b537ddc2d8c721a70d83ab6c745b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33e8b537ddc2d8c721a70d83ab6c745b">&#9670;&nbsp;</a></span>microPC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> ThreadContext::microPC </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a369f26aa22c2840ca057533013f3fab4">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#aec6dc8eb1ce5eafe12ecd345c258d55c">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#a4d64ea436c85a133aca09308db787a19">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#a82c976f3dd79aeaa383859887591cd40">Iris::ThreadContext</a>.</p>

</div>
</div>
<a id="af6e55274231ebc2eed33bc58994e0f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6e55274231ebc2eed33bc58994e0f47">&#9670;&nbsp;</a></span>nextInstAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ThreadContext::nextInstAddr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a6cae6acd65ae850ac53d1b1b968222f6">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a69164f2cad3f95980f95e19b7d41dcc7">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#ac7c71fcdeca89149b3b88ccda3a65553">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ArmThreadContext.html#ac95f476e6b95ac9a9c73cb5392083eb6">Iris::ArmThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2nativetrace_8cc_source.html#l00139">Trace::ArmNativeTrace::check()</a>, and <a class="el" href="commit__impl_8hh_source.html#l01155">DefaultCommit&lt; Impl &gt;::commitHead()</a>.</p>

</div>
</div>
<a id="ae23e31fe8b229b8fa7c246539a530a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae23e31fe8b229b8fa7c246539a530a4b">&#9670;&nbsp;</a></span>pcState() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual TheISA::PCState ThreadContext::pcState </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a58a0f88527d55c618ae440aed51ec1ee">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a598833b8bc69a7969332aa1cd377a23a">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#aba1bd215f447e560c69fdbd77be84d55">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ArmThreadContext.html#a73404c908372a5472ce40ff7d6160f78">Iris::ArmThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="debugfaults_8hh_source.html#l00057">GenericISA::M5DebugFault::advancePC()</a>, <a class="el" href="arch_2alpha_2process_8cc_source.html#l00075">AlphaProcess::argsInit()</a>, <a class="el" href="arch_2mips_2process_8cc_source.html#l00088">MipsProcess::argsInit()</a>, <a class="el" href="arch_2riscv_2process_8cc_source.html#l00121">RiscvProcess::argsInit()</a>, <a class="el" href="arch_2power_2process_8cc_source.html#l00085">PowerProcess::argsInit()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00254">ArmProcess::argsInit()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00757">X86ISA::X86Process::argsInit()</a>, <a class="el" href="arch_2sparc_2nativetrace_8cc_source.html#l00053">Trace::SparcNativeTrace::check()</a>, <a class="el" href="alpha_2interrupts_8hh_source.html#l00138">AlphaISA::Interrupts::checkInterrupts()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01496">cloneFunc()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00860">BaseRemoteGDB::cmd_async_cont()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l01045">BaseRemoteGDB::cmd_async_step()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00848">BaseRemoteGDB::cmd_cont()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l01058">BaseRemoteGDB::cmd_step()</a>, <a class="el" href="execute_8cc_source.html#l01022">Minor::Execute::commit()</a>, <a class="el" href="execute_8cc_source.html#l00889">Minor::Execute::commitInst()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00059">compare()</a>, <a class="el" href="thread__context__impl_8hh_source.html#l00185">O3ThreadContext&lt; Impl &gt;::copyArchRegs()</a>, <a class="el" href="power_2utility_8cc_source.html#l00042">PowerISA::copyRegs()</a>, <a class="el" href="alpha_2utility_8cc_source.html#l00065">AlphaISA::copyRegs()</a>, <a class="el" href="riscv_2utility_8hh_source.html#l00126">RiscvISA::copyRegs()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00167">ArmISA::copyRegs()</a>, <a class="el" href="sparc_2utility_8cc_source.html#l00204">SparcISA::copyRegs()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00235">X86ISA::copyRegs()</a>, <a class="el" href="mips_2utility_8cc_source.html#l00242">MipsISA::copyRegs()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00149">ArmISA::copyVecRegs()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00382">SparcISA::doNormalFault()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00303">SparcISA::doREDFault()</a>, <a class="el" href="execute_8cc_source.html#l00448">Minor::Execute::executeMemRefInst()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02129">execveFunc()</a>, <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00207">AlphaISA::RemoteGDB::AlphaGdbRegCache::getRegs()</a>, <a class="el" href="arch_2power_2remote__gdb_8cc_source.html#l00175">PowerISA::RemoteGDB::PowerGdbRegCache::getRegs()</a>, <a class="el" href="arch_2sparc_2remote__gdb_8cc_source.html#l00175">SparcISA::RemoteGDB::SPARCGdbRegCache::getRegs()</a>, <a class="el" href="arch_2mips_2remote__gdb_8cc_source.html#l00172">MipsISA::RemoteGDB::MipsGdbRegCache::getRegs()</a>, <a class="el" href="arch_2riscv_2remote__gdb_8cc_source.html#l00164">RiscvISA::RemoteGDB::RiscvGdbRegCache::getRegs()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00254">ArmISA::RemoteGDB::AArch32GdbRegCache::getRegs()</a>, <a class="el" href="arch_2x86_2remote__gdb_8cc_source.html#l00138">X86ISA::RemoteGDB::X86GdbRegCache::getRegs()</a>, <a class="el" href="arch_2sparc_2remote__gdb_8cc_source.html#l00190">SparcISA::RemoteGDB::SPARC64GdbRegCache::getRegs()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00202">ArmISA::RemoteGDB::AArch64GdbRegCache::getRegs()</a>, <a class="el" href="arch_2x86_2remote__gdb_8cc_source.html#l00108">X86ISA::RemoteGDB::AMD64GdbRegCache::getRegs()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00071">SparcProcess::handleTrap()</a>, <a class="el" href="ev5_8cc_source.html#l00069">AlphaISA::initCPU()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00074">X86ISA::initCPU()</a>, <a class="el" href="arch_2riscv_2process_8cc_source.html#l00107">RiscvProcess32::initState()</a>, <a class="el" href="arch_2x86_2system_8cc_source.html#l00106">X86System::initState()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l00772">FullO3CPU&lt; O3CPUImpl &gt;::insertThread()</a>, <a class="el" href="sim_2faults_8cc_source.html#l00043">FaultBase::invoke()</a>, <a class="el" href="arch_2alpha_2faults_8cc_source.html#l00117">AlphaISA::AlphaFault::invoke()</a>, <a class="el" href="sim_2faults_8cc_source.html#l00057">ReExec::invoke()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00500">SparcISA::SparcFaultBase::invoke()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00055">X86ISA::X86FaultBase::invoke()</a>, <a class="el" href="sim_2faults_8cc_source.html#l00062">SyscallRetryFault::invoke()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00561">SparcISA::PowerOnReset::invoke()</a>, <a class="el" href="arch_2mips_2faults_8cc_source.html#l00135">MipsISA::MipsFaultBase::invoke()</a>, <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00054">RiscvISA::RiscvFault::invoke()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00109">X86ISA::X86Trap::invoke()</a>, <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00141">RiscvISA::Reset::invoke()</a>, <a class="el" href="arch_2mips_2faults_8cc_source.html#l00147">MipsISA::ResetFault::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00474">ArmISA::ArmFault::invoke()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00767">SparcISA::SpillNNormal::invoke()</a>, <a class="el" href="arch_2mips_2faults_8hh_source.html#l00253">MipsISA::TlbFault&lt; TlbInvalidFault &gt;::invoke()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00786">SparcISA::FillNNormal::invoke()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00805">SparcISA::TrapInstruction::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00743">ArmISA::Reset::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00839">ArmISA::SupervisorCall::invoke()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00137">X86ISA::PageFault::invoke()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00186">X86ISA::InitInterrupt::invoke()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00304">X86ISA::StartupInterrupt::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00619">ArmISA::ArmFault::invoke64()</a>, <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00048">RiscvISA::RiscvFault::invokeSE()</a>, <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00156">RiscvISA::UnknownInstFault::invokeSE()</a>, <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00163">RiscvISA::IllegalInstFault::invokeSE()</a>, <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00170">RiscvISA::UnimplementedFault::invokeSE()</a>, <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00178">RiscvISA::IllegalFrmFault::invokeSE()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00681">ioctlFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01741">mmapImpl()</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8hh_source.html#l00377">Iris::ThreadContext::pcStateNoRecord()</a>, <a class="el" href="system__events_8cc_source.html#l00044">SkipFuncEvent::process()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00097">PseudoInst::pseudoInst()</a>, <a class="el" href="tarmac__parser_8cc_source.html#l01185">Trace::TarmacParserRecord::readMemNoEffect()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00455">ArmISA::ISA::readMiscReg()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00166">serialize()</a>, <a class="el" href="arch_2mips_2faults_8cc_source.html#l00103">MipsISA::MipsFaultBase::setExceptionState()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>, <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00230">AlphaISA::RemoteGDB::AlphaGdbRegCache::setRegs()</a>, <a class="el" href="arch_2power_2remote__gdb_8cc_source.html#l00198">PowerISA::RemoteGDB::PowerGdbRegCache::setRegs()</a>, <a class="el" href="arch_2sparc_2remote__gdb_8cc_source.html#l00210">SparcISA::RemoteGDB::SPARCGdbRegCache::setRegs()</a>, <a class="el" href="arch_2riscv_2remote__gdb_8cc_source.html#l00173">RiscvISA::RemoteGDB::RiscvGdbRegCache::setRegs()</a>, <a class="el" href="arch_2mips_2remote__gdb_8cc_source.html#l00189">MipsISA::RemoteGDB::MipsGdbRegCache::setRegs()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00284">ArmISA::RemoteGDB::AArch32GdbRegCache::setRegs()</a>, <a class="el" href="arch_2x86_2remote__gdb_8cc_source.html#l00196">X86ISA::RemoteGDB::X86GdbRegCache::setRegs()</a>, <a class="el" href="arch_2sparc_2remote__gdb_8cc_source.html#l00226">SparcISA::RemoteGDB::SPARC64GdbRegCache::setRegs()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00225">ArmISA::RemoteGDB::AArch64GdbRegCache::setRegs()</a>, <a class="el" href="arch_2x86_2remote__gdb_8cc_source.html#l00160">X86ISA::RemoteGDB::AMD64GdbRegCache::setRegs()</a>, <a class="el" href="alpha_2utility_8cc_source.html#l00101">AlphaISA::skipFunction()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00131">ArmISA::skipFunction()</a>, <a class="el" href="sparc_2utility_8cc_source.html#l00249">SparcISA::skipFunction()</a>, <a class="el" href="mips_2utility_8cc_source.html#l00269">MipsISA::skipFunction()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00150">X86ISA::I386Process::syscall()</a>, <a class="el" href="execute_8cc_source.html#l00418">Minor::Execute::takeInterrupt()</a>, <a class="el" href="alpha_2stacktrace_8cc_source.html#l00137">AlphaISA::StackTrace::trace()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00417">BaseRemoteGDB::trap()</a>, <a class="el" href="execute_8cc_source.html#l00835">Minor::Execute::tryPCEvents()</a>, <a class="el" href="execute_8cc_source.html#l00216">Minor::Execute::tryToBranch()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00207">unserialize()</a>, <a class="el" href="arch_2x86_2nativetrace_8cc_source.html#l00072">Trace::X86NativeTrace::ThreadState::update()</a>, <a class="el" href="arch_2arm_2nativetrace_8cc_source.html#l00102">Trace::ArmNativeTrace::ThreadState::update()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00726">ArmKvmCPU::updateTCStateCore()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00282">ArmV8KvmCPU::updateThreadContext()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00974">X86KvmCPU::updateThreadContextRegs()</a>, and <a class="el" href="fetch1_8cc_source.html#l00714">Minor::Fetch1::wakeupFetch()</a>.</p>

</div>
</div>
<a id="a544fbcbb9c5643a4b66ee4d85917eb87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a544fbcbb9c5643a4b66ee4d85917eb87">&#9670;&nbsp;</a></span>pcState() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::pcState </td>
          <td>(</td>
          <td class="paramtype">const TheISA::PCState &amp;&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a37e02b279648607b6634912b5b8ed708">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a9542a1e8e1637785c8169d7125d89415">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#ad32b2ebca1521ff494a927e49e58664a">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ArmThreadContext.html#ad8e5ec998f0655ba9d52491f63365ada">Iris::ArmThreadContext</a>.</p>

</div>
</div>
<a id="aa14e914ae572dfff033c3efb3d06d896"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa14e914ae572dfff033c3efb3d06d896">&#9670;&nbsp;</a></span>pcStateNoRecord()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::pcStateNoRecord </td>
          <td>(</td>
          <td class="paramtype">const TheISA::PCState &amp;&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#ad2d71b62849c36acebdfeae30f43b8e1">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a1a457551e16486e226b393e3182dd3f3">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#aadf9eb28dc0425d317e41b3077a1cc14">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#adbfc417775d92522270bc873ae0c73c6">Iris::ThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>, and <a class="el" href="arm_2utility_8cc_source.html#l00131">ArmISA::skipFunction()</a>.</p>

</div>
</div>
<a id="add189f3f779c7382162249c34d4665e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add189f3f779c7382162249c34d4665e9">&#9670;&nbsp;</a></span>profileClear()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::profileClear </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a92c5111b6dc9d7343ef1aae212362bc8">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a1858ca11c62b55983a59be1b24ed5285">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#a47a1450873c06f1ce0b6bfbe769b340b">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#af6436712fdeb7672e94729f2e2060cd7">O3ThreadContext&lt; Impl &gt;</a>.</p>

</div>
</div>
<a id="aad9139fb3e20fbba5d0fe2257cffe5e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad9139fb3e20fbba5d0fe2257cffe5e8">&#9670;&nbsp;</a></span>profileSample()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::profileSample </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#af73a2e16d089b419c5d9f897bbbfcb60">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a0bbb6606725ce19e46e60bd107555071">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#a132d7013daf18bf40af72e9d05095d2b">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#a5b8d3a96476dd7a3fc59204e95a1b743">O3ThreadContext&lt; Impl &gt;</a>.</p>

</div>
</div>
<a id="a2bbb03e00656317137cc2a329945e8e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bbb03e00656317137cc2a329945e8e2">&#9670;&nbsp;</a></span>quiesce()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ThreadContext::quiesce </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Quiesce thread context. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2thread__context_8cc_source.html#l00133">133</a> of file <a class="el" href="cpu_2thread__context_8cc_source.html">thread_context.cc</a>.</p>

<p class="reference">References <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr()</a>, <a class="el" href="classThreadContext.html#ae1a7096d3f9021f176603c0910b97baa">getKernelStats()</a>, <a class="el" href="trace_8cc_source.html#l00049">name()</a>, <a class="el" href="kern_2kernel__stats_8hh_source.html#l00060">Kernel::Statistics::quiesce()</a>, and <a class="el" href="classThreadContext.html#aff686d13f0b068a7fad2e5b8cf62a99d">suspend()</a>.</p>

<p class="reference">Referenced by <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00242">PseudoInst::quiesce()</a>, and <a class="el" href="dist__iface_8cc_source.html#l00855">DistIface::toggleSync()</a>.</p>

</div>
</div>
<a id="adc1601832d84b9ca599f537728b85f1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc1601832d84b9ca599f537728b85f1c">&#9670;&nbsp;</a></span>quiesceTick()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ThreadContext::quiesceTick </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&#160;</td>
          <td class="paramname"><em>resume</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Quiesce, suspend, and schedule activate at resume. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2thread__context_8cc_source.html#l00147">147</a> of file <a class="el" href="cpu_2thread__context_8cc_source.html">thread_context.cc</a>.</p>

<p class="reference">References <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr()</a>, <a class="el" href="classThreadContext.html#ae1a7096d3f9021f176603c0910b97baa">getKernelStats()</a>, <a class="el" href="classThreadContext.html#a35cd235abfbb3c62c8077b558d9cb02b">getQuiesceEvent()</a>, <a class="el" href="sim__object_8hh_source.html#l00120">SimObject::name()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00311">BaseCPU::params()</a>, <a class="el" href="kern_2kernel__stats_8hh_source.html#l00060">Kernel::Statistics::quiesce()</a>, <a class="el" href="eventq_8hh_source.html#l00756">EventManager::reschedule()</a>, and <a class="el" href="classThreadContext.html#aff686d13f0b068a7fad2e5b8cf62a99d">suspend()</a>.</p>

<p class="reference">Referenced by <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00263">PseudoInst::quiesceCycles()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00256">PseudoInst::quiesceNs()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00249">PseudoInst::quiesceSkip()</a>, and <a class="el" href="dist__iface_8cc_source.html#l00855">DistIface::toggleSync()</a>.</p>

</div>
</div>
<a id="a5f5b790ae209abd004a5b2b02c1bd855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f5b790ae209abd004a5b2b02c1bd855">&#9670;&nbsp;</a></span>readCCReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> ThreadContext::readCCReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>reg_idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a8f9f3787938bd8e13a79894847d45158">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a388ffd7c118fea446ce1f3c2374374b8">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#ab07f73dd200087e7b40266edf32cec22">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#aee6efd2d59e8d13e7878a637e90e5f5d">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2thread__context_8cc_source.html#l00059">compare()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00167">ArmISA::copyRegs()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00257">X86ISA::getRFlags()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00474">ArmISA::ArmFault::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00619">ArmISA::ArmFault::invoke64()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00455">ArmISA::ISA::readMiscReg()</a>, <a class="el" href="arch_2arm_2nativetrace_8cc_source.html#l00102">Trace::ArmNativeTrace::ThreadState::update()</a>, <a class="el" href="tarmac__record_8cc_source.html#l00222">Trace::TarmacTracerRecord::TraceRegEntry::updateCC()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00216">ArmV8KvmCPU::updateKvmState()</a>, and <a class="el" href="tarmac__record_8cc_source.html#l00195">Trace::TarmacTracerRecord::TraceRegEntry::updateMisc()</a>.</p>

</div>
</div>
<a id="aae512d6e0a11acb19d5593dd6b373516"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae512d6e0a11acb19d5593dd6b373516">&#9670;&nbsp;</a></span>readCCRegFlat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> ThreadContext::readCCRegFlat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a5f2a847cbda78fa50295924037114ec4">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a84ef2b1dc695ecb6e12c0b328bdfe093">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#adeb6e0f91f01be913d58b2bfc626fa71">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#a45c81cb64d40ae3adfb206f74772f346">Iris::ThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8cc_source.html#l00235">X86ISA::copyRegs()</a>, and <a class="el" href="cpu_2thread__context_8cc_source.html#l00166">serialize()</a>.</p>

</div>
</div>
<a id="a585fb09e81d5aa91955cc6c84948af97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a585fb09e81d5aa91955cc6c84948af97">&#9670;&nbsp;</a></span>readFloatReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> ThreadContext::readFloatReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>reg_idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a98dcbf534dc75541591995db34ddf0b8">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#ab8200c37e3ba448da89642f7768c6e62">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#a3122d26fdf9145168bc13d0d3fc684cf">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#afe1d54eddb2f99ef9db5f6c5b60c1810">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2thread__context_8cc_source.html#l00059">compare()</a>, <a class="el" href="power_2utility_8cc_source.html#l00042">PowerISA::copyRegs()</a>, <a class="el" href="alpha_2utility_8cc_source.html#l00065">AlphaISA::copyRegs()</a>, <a class="el" href="sparc_2utility_8cc_source.html#l00204">SparcISA::copyRegs()</a>, <a class="el" href="alpha_2utility_8cc_source.html#l00041">AlphaISA::getArgument()</a>, <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00207">AlphaISA::RemoteGDB::AlphaGdbRegCache::getRegs()</a>, <a class="el" href="arch_2power_2remote__gdb_8cc_source.html#l00175">PowerISA::RemoteGDB::PowerGdbRegCache::getRegs()</a>, <a class="el" href="arch_2mips_2remote__gdb_8cc_source.html#l00172">MipsISA::RemoteGDB::MipsGdbRegCache::getRegs()</a>, <a class="el" href="mt_8hh_source.html#l00056">MipsISA::readRegOtherThread()</a>, <a class="el" href="arch_2x86_2nativetrace_8cc_source.html#l00072">Trace::X86NativeTrace::ThreadState::update()</a>, <a class="el" href="tarmac__record_8cc_source.html#l00235">Trace::TarmacTracerRecord::TraceRegEntry::updateFloat()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00216">ArmV8KvmCPU::updateKvmState()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l00826">updateKvmStateFPUCommon()</a>.</p>

</div>
</div>
<a id="a40439a17173175ef883a9cd6faf37aef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40439a17173175ef883a9cd6faf37aef">&#9670;&nbsp;</a></span>readFloatRegFlat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> ThreadContext::readFloatRegFlat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a22132078c1766528c6ca125e33c1cc10">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a2b36c3b26a0a614ae5b63895bb08c983">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#a47888d57b4847c8a1d8723980b06b7f8">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#afa40ddbaf701c98e68f255845300f29a">Iris::ThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00167">ArmISA::copyRegs()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00235">X86ISA::copyRegs()</a>, <a class="el" href="mips_2utility_8cc_source.html#l00242">MipsISA::copyRegs()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00166">serialize()</a>, and <a class="el" href="arm__cpu_8cc_source.html#l00684">ArmKvmCPU::updateKvmStateVFP()</a>.</p>

</div>
</div>
<a id="ae6071c6082572cc47aea911f260d4dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6071c6082572cc47aea911f260d4dc1">&#9670;&nbsp;</a></span>readFuncExeInst()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> ThreadContext::readFuncExeInst </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#ab22a5c06eeb1b76ff24455c3787d25aa">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a6f2d565a5c945c8accb6c49a0e2dc2cd">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#aa67840c5317bc772d5f5df319f56214b">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#aa7f5698133108136ee22e51563d76907">Iris::ThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="thread__context__impl_8hh_source.html#l00185">O3ThreadContext&lt; Impl &gt;::copyArchRegs()</a>, <a class="el" href="simple__thread_8cc_source.html#l00130">SimpleThread::copyState()</a>, <a class="el" href="simple__thread_8cc_source.html#l00119">SimpleThread::takeOverFrom()</a>, and <a class="el" href="thread__context__impl_8hh_source.html#l00072">O3ThreadContext&lt; Impl &gt;::takeOverFrom()</a>.</p>

</div>
</div>
<a id="aaa39c3080c92b37f7f740e264338c4a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa39c3080c92b37f7f740e264338c4a4">&#9670;&nbsp;</a></span>readIntReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> ThreadContext::readIntReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>reg_idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#ad49b46baa32733cbe177bd2d57f67f6e">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#af7d6cee7c7bdc06c23ae2952ea38cba2">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#a9070c9223edc4e0f33012c9117ccee0e">Iris::ThreadContext</a>, <a class="el" href="classO3ThreadContext.html#a7087d77b92208f42e7f2faa9c4449be5">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ArmThreadContext.html#a8377a9348de4e604753688a21fc73a0c">Iris::ArmThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2sparc_2linux_2linux_8hh_source.html#l00190">SparcLinux::archClone()</a>, <a class="el" href="power_2insts_2branch_8cc_source.html#l00154">PowerISA::BranchRegCond::branchTarget()</a>, <a class="el" href="arch_2sparc_2nativetrace_8cc_source.html#l00053">Trace::SparcNativeTrace::check()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01496">cloneFunc()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00059">compare()</a>, <a class="el" href="power_2utility_8cc_source.html#l00042">PowerISA::copyRegs()</a>, <a class="el" href="alpha_2utility_8cc_source.html#l00065">AlphaISA::copyRegs()</a>, <a class="el" href="riscv_2utility_8hh_source.html#l00126">RiscvISA::copyRegs()</a>, <a class="el" href="sparc_2utility_8cc_source.html#l00204">SparcISA::copyRegs()</a>, <a class="el" href="arch_2alpha_2freebsd_2system_8cc_source.html#l00072">FreebsdAlphaSystem::doCalibrateClocks()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00382">SparcISA::doNormalFault()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00303">SparcISA::doREDFault()</a>, <a class="el" href="timing__expr_8cc_source.html#l00064">TimingExprReadIntReg::eval()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00432">Sparc32Process::flushWindows()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00467">Sparc64Process::flushWindows()</a>, <a class="el" href="alpha_2utility_8cc_source.html#l00041">AlphaISA::getArgument()</a>, <a class="el" href="sparc_2utility_8cc_source.html#l00048">SparcISA::getArgument()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00053">X86ISA::getArgument()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00069">ArmISA::getArgument()</a>, <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00207">AlphaISA::RemoteGDB::AlphaGdbRegCache::getRegs()</a>, <a class="el" href="arch_2sparc_2remote__gdb_8cc_source.html#l00175">SparcISA::RemoteGDB::SPARCGdbRegCache::getRegs()</a>, <a class="el" href="arch_2power_2remote__gdb_8cc_source.html#l00175">PowerISA::RemoteGDB::PowerGdbRegCache::getRegs()</a>, <a class="el" href="arch_2riscv_2remote__gdb_8cc_source.html#l00164">RiscvISA::RemoteGDB::RiscvGdbRegCache::getRegs()</a>, <a class="el" href="arch_2mips_2remote__gdb_8cc_source.html#l00172">MipsISA::RemoteGDB::MipsGdbRegCache::getRegs()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00254">ArmISA::RemoteGDB::AArch32GdbRegCache::getRegs()</a>, <a class="el" href="arch_2x86_2remote__gdb_8cc_source.html#l00138">X86ISA::RemoteGDB::X86GdbRegCache::getRegs()</a>, <a class="el" href="arch_2sparc_2remote__gdb_8cc_source.html#l00190">SparcISA::RemoteGDB::SPARC64GdbRegCache::getRegs()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00202">ArmISA::RemoteGDB::AArch64GdbRegCache::getRegs()</a>, <a class="el" href="arch_2x86_2remote__gdb_8cc_source.html#l00108">X86ISA::RemoteGDB::AMD64GdbRegCache::getRegs()</a>, <a class="el" href="arch_2power_2linux_2process_8cc_source.html#l00472">PowerLinuxProcess::getSyscallArg()</a>, <a class="el" href="arch_2alpha_2process_8cc_source.html#l00219">AlphaProcess::getSyscallArg()</a>, <a class="el" href="arch_2power_2process_8cc_source.html#l00276">PowerProcess::getSyscallArg()</a>, <a class="el" href="arch_2riscv_2process_8cc_source.html#l00251">RiscvProcess::getSyscallArg()</a>, <a class="el" href="arch_2mips_2process_8cc_source.html#l00197">MipsProcess::getSyscallArg()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00477">ArmProcess32::getSyscallArg()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00502">Sparc32Process::getSyscallArg()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00484">ArmProcess64::getSyscallArg()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l01065">X86ISA::X86_64Process::getSyscallArg()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00516">Sparc64Process::getSyscallArg()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l01087">X86ISA::I386Process::getSyscallArg()</a>, <a class="el" href="arch_2arm_2linux_2system_8cc_source.html#l00284">DumpStatsPCEvent::getTaskDetails()</a>, <a class="el" href="arch_2arm_2linux_2system_8cc_source.html#l00306">DumpStatsPCEvent64::getTaskDetails()</a>, <a class="el" href="arch_2sparc_2linux_2process_8cc_source.html#l00103">SparcISA::Sparc32LinuxProcess::handleTrap()</a>, <a class="el" href="arch_2sparc_2linux_2process_8cc_source.html#l00120">SparcISA::Sparc64LinuxProcess::handleTrap()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00474">ArmISA::ArmFault::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00839">ArmISA::SupervisorCall::invoke()</a>, <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00191">RiscvISA::SyscallFault::invokeSE()</a>, <a class="el" href="arch_2x86_2pseudo__inst_8cc_source.html#l00048">X86ISA::m5Syscall()</a>, <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00455">ArmISA::ISA::readMiscReg()</a>, <a class="el" href="mt_8hh_source.html#l00056">MipsISA::readRegOtherThread()</a>, <a class="el" href="arch_2power_2process_8cc_source.html#l00290">PowerProcess::setSyscallReturn()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00530">SparcProcess::setSyscallReturn()</a>, <a class="el" href="alpha_2utility_8cc_source.html#l00101">AlphaISA::skipFunction()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00131">ArmISA::skipFunction()</a>, <a class="el" href="sparc_2utility_8cc_source.html#l00249">SparcISA::skipFunction()</a>, <a class="el" href="mips_2utility_8cc_source.html#l00269">MipsISA::skipFunction()</a>, <a class="el" href="alpha_2stacktrace_8cc_source.html#l00137">AlphaISA::StackTrace::trace()</a>, <a class="el" href="arch_2x86_2nativetrace_8cc_source.html#l00072">Trace::X86NativeTrace::ThreadState::update()</a>, <a class="el" href="arch_2arm_2nativetrace_8cc_source.html#l00102">Trace::ArmNativeTrace::ThreadState::update()</a>, <a class="el" href="tarmac__record_8cc_source.html#l00248">Trace::TarmacTracerRecord::TraceRegEntry::updateInt()</a>, and <a class="el" href="armv8__cpu_8cc_source.html#l00216">ArmV8KvmCPU::updateKvmState()</a>.</p>

</div>
</div>
<a id="a5020bb8a7861e0f9a06c49248b5f397c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5020bb8a7861e0f9a06c49248b5f397c">&#9670;&nbsp;</a></span>readIntRegFlat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> ThreadContext::readIntRegFlat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Flat register interfaces. </p>
<p>Some architectures have different registers visible in different modes. Such architectures "flatten" a register (see <a class="el" href="classThreadContext.html#af171c05498c3cd4900aa6ccb054efd5b">flattenRegId()</a>) to map it into the gem5 register file. This interface provides a flat interface to the underlying register file, which allows for example serialization code to access all registers. </p>

<p>Implemented in <a class="el" href="classSimpleThread.html#a0a55928ffd133ff3f4a21e680c638491">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a270f69f0161d00462d63aa16b6267d20">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#a0e8d4cea7a6da8f230f0a46eb34ce91b">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#ae180dbca1ce75f1c5090c0deaff8897b">Iris::ThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00167">ArmISA::copyRegs()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00235">X86ISA::copyRegs()</a>, <a class="el" href="mips_2utility_8cc_source.html#l00242">MipsISA::copyRegs()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00316">ArmKvmCPU::onKvmExitHypercall()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00166">serialize()</a>, and <a class="el" href="arm__cpu_8cc_source.html#l00586">ArmKvmCPU::updateKvmStateCore()</a>.</p>

</div>
</div>
<a id="a04fd99745cf59337246b7a5839e6b31b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04fd99745cf59337246b7a5839e6b31b">&#9670;&nbsp;</a></span>readLastActivate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> ThreadContext::readLastActivate </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#aa5aa5ca545e37fa98c4378fa24001c28">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a62f66a1f314b089ac582c669083e5c63">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#acc73e9e40581265e7f87fa66d6b835c0">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#a40d52ae1819de60cb431c00bcce1aa20">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00270">PseudoInst::quiesceTime()</a>.</p>

</div>
</div>
<a id="a1b91a6289d59d1ff3507c5dd04890381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b91a6289d59d1ff3507c5dd04890381">&#9670;&nbsp;</a></span>readLastSuspend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> ThreadContext::readLastSuspend </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a5eeb2449bf95fd91ab0edbb198ce23d6">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a3cb30f8337f756fef9cecde5deb40e91">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#a4b4d7e51ded4c12ef06bedd07ff7aaa0">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#a5ccb2c0b6bfed816344153465c438009">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00270">PseudoInst::quiesceTime()</a>.</p>

</div>
</div>
<a id="adc42524bb7da19f70adecbafc401edea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc42524bb7da19f70adecbafc401edea">&#9670;&nbsp;</a></span>readMiscReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> ThreadContext::readMiscReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>misc_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a70a58c3e9dfb08f18f9c99c25eb329e6">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a24b2383bfccb7fcad2dc1cb033dba7dc">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#ae9aaf7c4b93f8b83cc54062abc2e5914">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#a98b8e00ee4277297f5a350e213f8510e">Iris::ThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2process_8cc_source.html#l00172">ArmProcess64::armHwcapImpl()</a>, <a class="el" href="arch_2mips_2faults_8hh_source.html#l00090">MipsISA::MipsFaultBase::base()</a>, <a class="el" href="miscregs_8cc_source.html#l01120">ArmISA::canReadAArch64SysReg()</a>, <a class="el" href="miscregs_8cc_source.html#l01158">ArmISA::canWriteAArch64SysReg()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00698">ArmISA::ArmStaticInst::checkAdvSIMDOrFPEnabled32()</a>, <a class="el" href="misc64_8cc_source.html#l00122">MiscRegOp64::checkEL1Trap()</a>, <a class="el" href="misc64_8cc_source.html#l00143">MiscRegOp64::checkEL2Trap()</a>, <a class="el" href="misc64_8cc_source.html#l00292">MiscRegOp64::checkEL3Trap()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00668">ArmISA::ArmStaticInst::checkFPAdvSIMDTrap64()</a>, <a class="el" href="arm_2interrupts_8hh_source.html#l00136">ArmISA::Interrupts::checkInterrupts()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01016">ArmISA::TLB::checkPAN()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00989">ArmISA::ArmStaticInst::checkSveTrap()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00214">X86ISA::copyMiscRegs()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00151">ArmISA::currOpMode()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00861">SparcISA::TLB::doMmuRegRead()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l01046">SparcISA::TLB::doMmuRegWrite()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00523">ArmKvmCPU::dumpKvmStateCoProc()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01243">ArmISA::PrefetchAbort::ec()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01299">ArmISA::DataAbort::ec()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00308">ArmISA::ELIsInHost()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00319">ArmISA::ELUsingAArch32K()</a>, <a class="el" href="misc64_8cc_source.html#l00373">MiscRegImplDefined64::execute()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00432">Sparc32Process::flushWindows()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00467">Sparc64Process::flushWindows()</a>, <a class="el" href="arch_2sparc_2remote__gdb_8cc_source.html#l00243">SparcISA::RemoteGDB::gdbRegs()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01154">ArmISA::ArmStaticInst::generalExceptionsToAArch64()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00350">ArmISA::getExecutingAsid()</a>, <a class="el" href="arm_2interrupts_8hh_source.html#l00225">ArmISA::Interrupts::getInterrupt()</a>, <a class="el" href="arch_2sparc_2remote__gdb_8cc_source.html#l00175">SparcISA::RemoteGDB::SPARCGdbRegCache::getRegs()</a>, <a class="el" href="arch_2sparc_2remote__gdb_8cc_source.html#l00190">SparcISA::RemoteGDB::SPARC64GdbRegCache::getRegs()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01021">ArmISA::getRestoredITBits()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00296">ArmISA::ArmFault::getVector()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00725">ArmISA::Reset::getVector()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00328">ArmISA::ArmFault::getVector64()</a>, <a class="el" href="riscv_2interrupts_8hh_source.html#l00076">RiscvISA::Interrupts::globalMask()</a>, <a class="el" href="x86_2mmapped__ipr_8hh_source.html#l00058">X86ISA::handleIprRead()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l01050">ArmISA::illegalExceptionReturn()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00221">ArmISA::inAArch64()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00103">ArmProcess32::initState()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00122">ArmProcess64::initState()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00205">ArmISA::inSecureState()</a>, <a class="el" href="mips_2utility_8hh_source.html#l00075">MipsISA::inUserMode()</a>, <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00054">RiscvISA::RiscvFault::invoke()</a>, <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00141">RiscvISA::Reset::invoke()</a>, <a class="el" href="arch_2mips_2faults_8hh_source.html#l00165">MipsISA::CoprocessorUnusableFault::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00474">ArmISA::ArmFault::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00743">ArmISA::Reset::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00839">ArmISA::SupervisorCall::invoke()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00186">X86ISA::InitInterrupt::invoke()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00304">X86ISA::StartupInterrupt::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01049">ArmISA::AbortFault&lt; DataAbort &gt;::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00619">ArmISA::ArmFault::invoke64()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00364">ArmISA::isBigEndian64()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00214">ArmISA::isSecureBelowEL3()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00775">ArmISA::ArmStaticInst::isWFxTrapping()</a>, <a class="el" href="x86__cpu_8cc_source.html#l01259">X86KvmCPU::kvmRunWrapper()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00228">ArmISA::longDescFormatInUse()</a>, <a class="el" href="arch_2x86_2pseudo__inst_8cc_source.html#l00065">X86ISA::m5PageFault()</a>, <a class="el" href="arch_2x86_2pseudo__inst_8cc_source.html#l00048">X86ISA::m5Syscall()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00471">ArmISA::mcrMrc15TrapToHyp()</a>, <a class="el" href="table__walker_8cc_source.html#l01044">ArmISA::TableWalker::memAttrs()</a>, <a class="el" href="table__walker_8cc_source.html#l01377">ArmISA::TableWalker::memAttrsAArch64()</a>, <a class="el" href="table__walker_8cc_source.html#l01251">ArmISA::TableWalker::memAttrsLPAE()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00934">ArmISA::ArmFaultVals&lt; FastInterrupt &gt;::offset()</a>, <a class="el" href="arch_2mips_2faults_8hh_source.html#l00281">MipsISA::TlbRefillFault::offset()</a>, <a class="el" href="table__walker_8cc_source.html#l00455">ArmISA::TableWalker::processWalk()</a>, <a class="el" href="table__walker_8cc_source.html#l00753">ArmISA::TableWalker::processWalkAArch64()</a>, <a class="el" href="table__walker_8cc_source.html#l00564">ArmISA::TableWalker::processWalkLPAE()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00394">ArmISA::purifyTaggedAddr()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00235">ArmISA::readMPIDR()</a>, <a class="el" href="mt_8hh_source.html#l00056">MipsISA::readRegOtherThread()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00196">ArmISA::sendEvent()</a>, <a class="el" href="arch_2mips_2faults_8cc_source.html#l00103">MipsISA::MipsFaultBase::setExceptionState()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>, <a class="el" href="arch_2mips_2faults_8hh_source.html#l00236">MipsISA::TlbFault&lt; TlbInvalidFault &gt;::setTlbExceptionState()</a>, <a class="el" href="miscregs_8cc_source.html#l01063">ArmISA::snsBankedIndex()</a>, <a class="el" href="miscregs_8cc_source.html#l01081">ArmISA::snsBankedIndex64()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00630">ArmISA::ArmStaticInst::softwareBreakpoint32()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00828">ArmISA::SPAlignmentCheckEnabled()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00136">ArmV8KvmCPU::startup()</a>, <a class="el" href="arm_2interrupts_8cc_source.html#l00051">ArmISA::Interrupts::takeInt()</a>, <a class="el" href="arch_2arm_2nativetrace_8cc_source.html#l00102">Trace::ArmNativeTrace::ThreadState::update()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00424">ArmISA::ArmFault::update()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00216">ArmV8KvmCPU::updateKvmState()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00586">ArmKvmCPU::updateKvmStateCore()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00826">updateKvmStateFPUCommon()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00918">X86KvmCPU::updateKvmStateMSRs()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00690">X86KvmCPU::updateKvmStateRegs()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00757">X86KvmCPU::updateKvmStateSRegs()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00684">ArmKvmCPU::updateKvmStateVFP()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01293">ArmISA::TLB::updateMiscReg()</a>, and <a class="el" href="table__walker_8cc_source.html#l00191">ArmISA::TableWalker::walk()</a>.</p>

</div>
</div>
<a id="aca903e46048a5e7a9cce0f8be315660d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca903e46048a5e7a9cce0f8be315660d">&#9670;&nbsp;</a></span>readMiscRegNoEffect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> ThreadContext::readMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>misc_reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a15f7c5ab3e2d4f3eec2f5fc2176e57b6">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a7ebaf6584562e573775b9fc499ba307e">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#a92a9a8c0c461e02c5ded51d2180dee9c">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#afea8135d5639f6a64604a9499252192f">Iris::ThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2faults_8cc_source.html#l01177">ArmISA::AbortFault&lt; DataAbort &gt;::abortDisable()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01462">ArmISA::Interrupt::abortDisable()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01501">ArmISA::FastInterrupt::abortDisable()</a>, <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00158">AlphaISA::RemoteGDB::acc()</a>, <a class="el" href="arch_2x86_2linux_2process_8cc_source.html#l00112">archPrctlFunc()</a>, <a class="el" href="mips_2interrupts_8cc_source.html#l00110">MipsISA::Interrupts::checkInterrupts()</a>, <a class="el" href="sparc_2interrupts_8hh_source.html#l00135">SparcISA::Interrupts::checkInterrupts()</a>, <a class="el" href="alpha_2interrupts_8hh_source.html#l00138">AlphaISA::Interrupts::checkInterrupts()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00621">X86ISA::Interrupts::checkInterrupts()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00901">ArmISA::ArmStaticInst::checkSETENDEnabled()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00059">compare()</a>, <a class="el" href="ev5_8cc_source.html#l00478">AlphaISA::copyIprs()</a>, <a class="el" href="sparc_2utility_8cc_source.html#l00068">SparcISA::copyMiscRegs()</a>, <a class="el" href="alpha_2utility_8cc_source.html#l00086">AlphaISA::copyMiscRegs()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00214">X86ISA::copyMiscRegs()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00167">ArmISA::copyRegs()</a>, <a class="el" href="sparc_2utility_8cc_source.html#l00204">SparcISA::copyRegs()</a>, <a class="el" href="mips_2utility_8cc_source.html#l00242">MipsISA::copyRegs()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00076">Linux::ThreadInfo::curThreadInfo()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00382">SparcISA::doNormalFault()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00303">SparcISA::doREDFault()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00523">ArmKvmCPU::dumpKvmStateCoProc()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00282">SparcISA::enterREDState()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00227">X86ISA::TLB::finalizePhysical()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01511">ArmISA::FastInterrupt::fiqDisable()</a>, <a class="el" href="arch_2x86_2remote__gdb_8cc_source.html#l00096">X86ISA::RemoteGDB::gdbRegs()</a>, <a class="el" href="mips_2interrupts_8cc_source.html#l00046">MipsISA::getCauseIP()</a>, <a class="el" href="sparc_2utility_8hh_source.html#l00095">SparcISA::getExecutingAsid()</a>, <a class="el" href="alpha_2utility_8hh_source.html#l00114">AlphaISA::getExecutingAsid()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00482">SparcISA::getHyperVector()</a>, <a class="el" href="mips_2interrupts_8cc_source.html#l00133">MipsISA::Interrupts::getInterrupt()</a>, <a class="el" href="alpha_2interrupts_8hh_source.html#l00176">AlphaISA::Interrupts::getInterrupt()</a>, <a class="el" href="sparc_2interrupts_8hh_source.html#l00193">SparcISA::Interrupts::getInterrupt()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00490">SparcISA::getPrivVector()</a>, <a class="el" href="arch_2mips_2remote__gdb_8cc_source.html#l00172">MipsISA::RemoteGDB::MipsGdbRegCache::getRegs()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00254">ArmISA::RemoteGDB::AArch32GdbRegCache::getRegs()</a>, <a class="el" href="arch_2x86_2remote__gdb_8cc_source.html#l00138">X86ISA::RemoteGDB::X86GdbRegCache::getRegs()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00202">ArmISA::RemoteGDB::AArch64GdbRegCache::getRegs()</a>, <a class="el" href="arch_2x86_2remote__gdb_8cc_source.html#l00108">X86ISA::RemoteGDB::AMD64GdbRegCache::getRegs()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00257">X86ISA::getRFlags()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00296">ArmISA::ArmFault::getVector()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00725">ArmISA::Reset::getVector()</a>, <a class="el" href="x86__cpu_8cc_source.html#l01284">X86KvmCPU::handleIOMiscReg32()</a>, <a class="el" href="x86_2mmapped__ipr_8hh_source.html#l00075">X86ISA::handleIprWrite()</a>, <a class="el" href="x86__cpu_8cc_source.html#l01309">X86KvmCPU::handleKvmExitIO()</a>, <a class="el" href="ev5_8cc_source.html#l00069">AlphaISA::initCPU()</a>, <a class="el" href="arch_2x86_2system_8cc_source.html#l00106">X86System::initState()</a>, <a class="el" href="mips_2interrupts_8cc_source.html#l00162">MipsISA::Interrupts::interruptsPending()</a>, <a class="el" href="alpha_2utility_8hh_source.html#l00056">AlphaISA::inUserMode()</a>, <a class="el" href="sparc_2utility_8hh_source.html#l00058">SparcISA::inUserMode()</a>, <a class="el" href="x86_2utility_8hh_source.html#l00062">X86ISA::inUserMode()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00131">ArmISA::inUserMode()</a>, <a class="el" href="arch_2alpha_2faults_8cc_source.html#l00117">AlphaISA::AlphaFault::invoke()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00500">SparcISA::SparcFaultBase::invoke()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00055">X86ISA::X86FaultBase::invoke()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00561">SparcISA::PowerOnReset::invoke()</a>, <a class="el" href="arch_2mips_2faults_8cc_source.html#l00147">MipsISA::ResetFault::invoke()</a>, <a class="el" href="arch_2alpha_2faults_8cc_source.html#l00150">AlphaISA::DtbFault::invoke()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00624">SparcISA::FastInstructionAccessMMUMiss::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00474">ArmISA::ArmFault::invoke()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00680">SparcISA::FastDataAccessMMUMiss::invoke()</a>, <a class="el" href="arch_2alpha_2faults_8cc_source.html#l00179">AlphaISA::ItbFault::invoke()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00137">X86ISA::PageFault::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01427">ArmISA::VirtualDataAbort::invoke()</a>, <a class="el" href="alpha_2stacktrace_8cc_source.html#l00213">AlphaISA::StackTrace::isEntry()</a>, <a class="el" href="arch_2alpha_2kernel__stats_8cc_source.html#l00184">AlphaISA::Kernel::Statistics::mode()</a>, <a class="el" href="arch_2mips_2faults_8hh_source.html#l00181">MipsISA::InterruptFault::offset()</a>, <a class="el" href="mips_2interrupts_8cc_source.html#l00146">MipsISA::Interrupts::onCpuTimerInterrupt()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l01125">X86ISA::GpuTLB::pagingProtectionChecks()</a>, <a class="el" href="alpha_2idle__event_8cc_source.html#l00040">IdleStartEvent::process()</a>, <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>, <a class="el" href="ua2005_8cc_source.html#l00351">SparcISA::ISA::processHSTickCompare()</a>, <a class="el" href="ua2005_8cc_source.html#l00327">SparcISA::ISA::processSTickCompare()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00794">ArmISA::UndefinedInstruction::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00866">ArmISA::SupervisorCall::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01008">ArmISA::SupervisorTrap::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01280">ArmISA::PrefetchAbort::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01340">ArmISA::DataAbort::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01448">ArmISA::Interrupt::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01487">ArmISA::FastInterrupt::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01535">ArmISA::PCAlignmentFault::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01571">ArmISA::SystemError::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01590">ArmISA::SoftwareBreakpoint::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01268">ArmISA::PrefetchAbort::routeToMonitor()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01328">ArmISA::DataAbort::routeToMonitor()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01436">ArmISA::Interrupt::routeToMonitor()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01475">ArmISA::FastInterrupt::routeToMonitor()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01562">ArmISA::SystemError::routeToMonitor()</a>, <a class="el" href="mips_2interrupts_8cc_source.html#l00052">MipsISA::setCauseIP()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00737">setKvmDTableReg()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00712">setKvmSegmentReg()</a>, <a class="el" href="arch_2x86_2remote__gdb_8cc_source.html#l00196">X86ISA::RemoteGDB::X86GdbRegCache::setRegs()</a>, <a class="el" href="arch_2x86_2remote__gdb_8cc_source.html#l00160">X86ISA::RemoteGDB::AMD64GdbRegCache::setRegs()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00530">SparcProcess::setSyscallReturn()</a>, <a class="el" href="tarmac__base_8cc_source.html#l00054">Trace::TarmacBaseRecord::TarmacBaseRecord()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l00652">X86ISA::GpuTLB::tlbLookup()</a>, <a class="el" href="alpha_2stacktrace_8cc_source.html#l00137">AlphaISA::StackTrace::trace()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00269">X86ISA::TLB::translate()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l00701">X86ISA::GpuTLB::translate()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00452">AlphaISA::TLB::translateData()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00533">SparcISA::TLB::translateData()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00375">AlphaISA::TLB::translateInst()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00419">SparcISA::TLB::translateInst()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00173">X86ISA::TLB::translateInt()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l00277">X86ISA::GpuTLB::translateInt()</a>, <a class="el" href="arch_2arm_2nativetrace_8cc_source.html#l00102">Trace::ArmNativeTrace::ThreadState::update()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00424">ArmISA::ArmFault::update()</a>, <a class="el" href="tarmac__record_8cc_source.html#l00248">Trace::TarmacTracerRecord::TraceRegEntry::updateInt()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00650">ArmKvmCPU::updateKvmStateCoProc()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00826">updateKvmStateFPUCommon()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00860">X86KvmCPU::updateKvmStateFPULegacy()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00884">X86KvmCPU::updateKvmStateFPUXSave()</a>, <a class="el" href="tarmac__record_8cc_source.html#l00195">Trace::TarmacTracerRecord::TraceRegEntry::updateMisc()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00726">ArmKvmCPU::updateTCStateCore()</a>, <a class="el" href="sparc_2vtophys_8cc_source.html#l00061">SparcISA::vtophys()</a>, and <a class="el" href="alpha_2vtophys_8cc_source.html#l00091">AlphaISA::vtophys()</a>.</p>

</div>
</div>
<a id="ac418701d04dcbccf7b7680ca87ecdfd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac418701d04dcbccf7b7680ca87ecdfd8">&#9670;&nbsp;</a></span>readStCondFailures()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual unsigned ThreadContext::readStCondFailures </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a2c30c4e1767ff37ba10f8b007e541d42">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a1f3cd91210b90ca1487645dbb2af5fc7">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#a399c7abe3492a1b0b53735d9690cf7d1">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#a8e7a48304479160650a2c23e1dcb0ff6">Iris::ThreadContext</a>.</p>

</div>
</div>
<a id="a62edb8629f35e03a0aa6e2a578e510f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62edb8629f35e03a0aa6e2a578e510f3">&#9670;&nbsp;</a></span>readVec16BitLaneReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="vec__reg_8hh.html#aae8cf60d2a5b02ba97e98c0da6b40cf7">ConstVecLane16</a> ThreadContext::readVec16BitLaneReg </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reads source vector 16bit operand. </p>

<p>Implemented in <a class="el" href="classSimpleThread.html#af07a009d982efc607ac172b9af8d36ec">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#aa90ad7fe0e014efa9c8757efb16660df">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#ae9dee23d1fe0feeb5460520fde2a47d8">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#a4ce38c1b5a0b1a2d2d7544eb127c3756">O3ThreadContext&lt; Impl &gt;</a>.</p>

</div>
</div>
<a id="aeaf829a465407b028a3600640755abfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaf829a465407b028a3600640755abfc">&#9670;&nbsp;</a></span>readVec32BitLaneReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="vec__reg_8hh.html#a02f2f7d0bd7de57b08ca051c8f83996a">ConstVecLane32</a> ThreadContext::readVec32BitLaneReg </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reads source vector 32bit operand. </p>

<p>Implemented in <a class="el" href="classSimpleThread.html#a960dcf8813f86c214291e91159fda570">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a2fb30dfa23d6feba82d99ae2f891ea66">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#a6034caaa0de381350fb3030bbefb0d9c">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#ad57179a772cffc51d2bac4519f3cc0e3">O3ThreadContext&lt; Impl &gt;</a>.</p>

</div>
</div>
<a id="a1f92cfdd8bb198407004c0d632c2a61b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f92cfdd8bb198407004c0d632c2a61b">&#9670;&nbsp;</a></span>readVec64BitLaneReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="vec__reg_8hh.html#a3e732af5e908f15d8e829007f4fd46bb">ConstVecLane64</a> ThreadContext::readVec64BitLaneReg </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reads source vector 64bit operand. </p>

<p>Implemented in <a class="el" href="classSimpleThread.html#a23f78f2b0685e2b5b512ca6ee41d1464">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#af95248613431db066c64248c029eed93">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#a68fb1b6dd64770714d4fa8bf8cb708a4">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#ab3da301bd1859afd9c766791d49be862">O3ThreadContext&lt; Impl &gt;</a>.</p>

</div>
</div>
<a id="a324b6d5db2cb9fa0ca7f00dc454d712f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a324b6d5db2cb9fa0ca7f00dc454d712f">&#9670;&nbsp;</a></span>readVec8BitLaneReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="vec__reg_8hh.html#a24dd36301dcae6ae40c4205a8213b2da">ConstVecLane8</a> ThreadContext::readVec8BitLaneReg </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Register Lane Interfaces. </p>
<p>Reads source vector 8bit operand. </p>

<p>Implemented in <a class="el" href="classSimpleThread.html#a73593f9bb4a01a98e3eb19398b987cf8">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a884810d4f9d182891f70f1531828cac3">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#a2f1e3e6a8999f0718413a8eadac4323a">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#a5a14aff94a3a304ce8548b4eb2570546">O3ThreadContext&lt; Impl &gt;</a>.</p>

</div>
</div>
<a id="ae1099542cb06b7b2018dd07d69419a56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1099542cb06b7b2018dd07d69419a56">&#9670;&nbsp;</a></span>readVecElem()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual const <a class="el" href="classThreadContext.html#a4661354855deb2a97d7ef488abb2f6f1">VecElem</a>&amp; ThreadContext::readVecElem </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#abc48c8c68ac5b52237c253b4d3cba585">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a8093267a4e45cf647569734b7a7373e2">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#a0492f9d08fe809a2f21eb127628c7e1e">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#ab31e08ee95aca6283ff0d91101def1bc">O3ThreadContext&lt; Impl &gt;</a>.</p>

</div>
</div>
<a id="a38f609e6fa97ddba38409b51ce46bbe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38f609e6fa97ddba38409b51ce46bbe5">&#9670;&nbsp;</a></span>readVecElemFlat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual const <a class="el" href="classThreadContext.html#a4661354855deb2a97d7ef488abb2f6f1">VecElem</a>&amp; ThreadContext::readVecElemFlat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a> &amp;&#160;</td>
          <td class="paramname"><em>elemIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#abee8a438b7cb88bc783174fbddd5af09">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a4358a8a314288120ab620eff67422d93">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#aeaa20eb3b684f46562fa699f31e4bd8b">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#a04d2f1f21b51d1531f9fdf701a7c9ec9">Iris::ThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00149">ArmISA::copyVecRegs()</a>.</p>

</div>
</div>
<a id="af4e12c1fde902f7aa35626ce0c4b1300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4e12c1fde902f7aa35626ce0c4b1300">&#9670;&nbsp;</a></span>readVecPredReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual const <a class="el" href="classThreadContext.html#af9845d2323ab893abe120ba354fd9def">VecPredRegContainer</a>&amp; ThreadContext::readVecPredReg </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a02800c9722380937727080c694c98707">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a57759030e2caea65d813f8b6303fda15">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#a85d1558e9975747139d6a904ed47630c">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#a181ef9341d224f2016b017108f677e7f">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2thread__context_8cc_source.html#l00059">compare()</a>, and <a class="el" href="tarmac__record__v8_8cc_source.html#l00154">Trace::TarmacTracerRecordV8::TraceRegEntryV8::updatePred()</a>.</p>

</div>
</div>
<a id="afbeb1072a566d00c63e0cd5e9a99683e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbeb1072a566d00c63e0cd5e9a99683e">&#9670;&nbsp;</a></span>readVecPredRegFlat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual const <a class="el" href="classThreadContext.html#af9845d2323ab893abe120ba354fd9def">VecPredRegContainer</a>&amp; ThreadContext::readVecPredRegFlat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a5523e6b18968c8648a66a6d18ada69bf">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a364feaf2c9ed091b0573bf30b149167e">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#a5975905b37eefebf2fd109a21cdee90c">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#aaca491eedbc5888ca0363f65ba85a46a">Iris::ThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2thread__context_8cc_source.html#l00166">serialize()</a>.</p>

</div>
</div>
<a id="aec066752228fc452323648fb8f8a97d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec066752228fc452323648fb8f8a97d1">&#9670;&nbsp;</a></span>readVecReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual const <a class="el" href="classThreadContext.html#abb463703575d51d2f7ff3e23c42878ee">VecRegContainer</a>&amp; ThreadContext::readVecReg </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a3f80b92ca043f6bff89eca70e6667495">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#aae20597a5cc26309cba099750efac661">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#a7cb8dec73eaed4bfda43204fa8e29915">Iris::ThreadContext</a>, <a class="el" href="classO3ThreadContext.html#a95eafce779b79020371594072250efe1">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ArmThreadContext.html#a26cc904a6d1ae5ddbb493469ab2b82c6">Iris::ArmThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2thread__context_8cc_source.html#l00059">compare()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00202">ArmISA::RemoteGDB::AArch64GdbRegCache::getRegs()</a>, <a class="el" href="arch_2arm_2nativetrace_8cc_source.html#l00102">Trace::ArmNativeTrace::ThreadState::update()</a>, and <a class="el" href="tarmac__record__v8_8cc_source.html#l00129">Trace::TarmacTracerRecordV8::TraceRegEntryV8::updateVec()</a>.</p>

</div>
</div>
<a id="ac94929c2d43f8cc8154c7f476173a841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac94929c2d43f8cc8154c7f476173a841">&#9670;&nbsp;</a></span>readVecRegFlat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual const <a class="el" href="classThreadContext.html#abb463703575d51d2f7ff3e23c42878ee">VecRegContainer</a>&amp; ThreadContext::readVecRegFlat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a12e88975ce092986a324b933055fbed8">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a9e7d95297931debd439afc23e7248ddf">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#a8aa7bca77d732d22c00857a0bb84665b">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#af88b256aa213c1734da32dad08b8379a">Iris::ThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00149">ArmISA::copyVecRegs()</a>, and <a class="el" href="cpu_2thread__context_8cc_source.html#l00166">serialize()</a>.</p>

</div>
</div>
<a id="a2270cbe33f1ea90f52b17dff7599dd29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2270cbe33f1ea90f52b17dff7599dd29">&#9670;&nbsp;</a></span>regStats()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::regStats </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>name</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classCheckerThreadContext.html#a7ffb22ec41f8135e90341cb49f4e0820">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#abfeae09312895420da9c8992e8ff6922">Iris::ThreadContext</a>, <a class="el" href="classO3ThreadContext.html#a58f716c2dd0bfb1e263456d80095fa34">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classSimpleThread.html#a17df45d78b1cc144cef2601b949bd031">SimpleThread</a>.</p>

</div>
</div>
<a id="a756d766943e1a3f7ab7dd3954c4f48cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a756d766943e1a3f7ab7dd3954c4f48cc">&#9670;&nbsp;</a></span>scheduleInstCountEvent()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::scheduleInstCountEvent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classEvent.html">Event</a> *&#160;</td>
          <td class="paramname"><em>event</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a24e3453f99bdceced7c1947dc4769f26">SimpleThread</a>, <a class="el" href="classIris_1_1ThreadContext.html#a88ba0215586a5a092e766b2bd5305398">Iris::ThreadContext</a>, <a class="el" href="classCheckerThreadContext.html#ad719df1be8948e6143ac3c999ea2d245">CheckerThreadContext&lt; TC &gt;</a>, and <a class="el" href="classO3ThreadContext.html#a2f5a1be9ad6c57a48924f0557478a8e6">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="elastic__trace_8cc_source.html#l00101">ElasticTrace::regProbeListeners()</a>, and <a class="el" href="base_2remote__gdb_8cc_source.html#l00754">BaseRemoteGDB::scheduleInstCommitEvent()</a>.</p>

</div>
</div>
<a id="ac394cf627b03699f1db35e3b6f4b5b21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac394cf627b03699f1db35e3b6f4b5b21">&#9670;&nbsp;</a></span>setCCReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::setCCReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>reg_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#ac431dd04d4e8dfc5e93d56697bef3850">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a626f329da8fc0431fbfd6113a22031e7">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#a8a9b124cd14691d9564fe663ced3ca07">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#a1e714d77dec567e325043c63f16db4af">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00167">ArmISA::copyRegs()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00273">X86ISA::setRFlags()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00531">ArmProcess32::setSyscallReturn()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00548">ArmProcess64::setSyscallReturn()</a>, and <a class="el" href="armv8__cpu_8cc_source.html#l00282">ArmV8KvmCPU::updateThreadContext()</a>.</p>

</div>
</div>
<a id="afaff644008a2e4d78eb0e459c3444032"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaff644008a2e4d78eb0e459c3444032">&#9670;&nbsp;</a></span>setCCRegFlat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::setCCRegFlat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#ab8c04e41153c42091e0b2d4c38b793d7">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#ae877fc8af34817f55565abb85a4a8350">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#a3256e71e9c4f11719151f3a383ba3893">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#a1314e1bb3835214a9a1feb0657219674">Iris::ThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8cc_source.html#l00235">X86ISA::copyRegs()</a>, and <a class="el" href="cpu_2thread__context_8cc_source.html#l00207">unserialize()</a>.</p>

</div>
</div>
<a id="ac801dc33552739ebf18204bd4ea1467d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac801dc33552739ebf18204bd4ea1467d">&#9670;&nbsp;</a></span>setContextId()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::setContextId </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#a5ba9705b85fbf1a2720bce8914fa4a18">ContextID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#aa8d2db3443d9e97568b2a323812c4d19">SimpleThread</a>, <a class="el" href="classO3ThreadContext.html#a6fceabd621b3cb9cdb31228b8966c009">O3ThreadContext&lt; Impl &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#aabb8cb14bae77ad52a66582559f36066">Iris::ThreadContext</a>, and <a class="el" href="classCheckerThreadContext.html#a7ed044d1a47a5ba7201f1525fa3dd164">CheckerThreadContext&lt; TC &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00435">BaseCPU::registerThreadContexts()</a>, and <a class="el" href="cpu_2thread__context_8cc_source.html#l00250">takeOverFrom()</a>.</p>

</div>
</div>
<a id="a347b871ff912f57fb64af0cde4a54ebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a347b871ff912f57fb64af0cde4a54ebe">&#9670;&nbsp;</a></span>setFloatReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::setFloatReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>reg_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#acc89aec0732845f4c8270094f1580c4b">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#ac0b5ee96867a5717ca93e44b13545179">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#a1f3641a62ec789afd523aacb81d44040">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#ae312ad70876bbcd41ffaaebc758db502">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="power_2utility_8cc_source.html#l00042">PowerISA::copyRegs()</a>, <a class="el" href="alpha_2utility_8cc_source.html#l00065">AlphaISA::copyRegs()</a>, <a class="el" href="sparc_2utility_8cc_source.html#l00204">SparcISA::copyRegs()</a>, <a class="el" href="mt_8hh_source.html#l00080">MipsISA::setRegOtherThread()</a>, <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00230">AlphaISA::RemoteGDB::AlphaGdbRegCache::setRegs()</a>, <a class="el" href="arch_2power_2remote__gdb_8cc_source.html#l00198">PowerISA::RemoteGDB::PowerGdbRegCache::setRegs()</a>, <a class="el" href="arch_2mips_2remote__gdb_8cc_source.html#l00189">MipsISA::RemoteGDB::MipsGdbRegCache::setRegs()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00282">ArmV8KvmCPU::updateThreadContext()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l01046">updateThreadContextFPUCommon()</a>.</p>

</div>
</div>
<a id="abc720169d0e3f5f99a4414822d386eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc720169d0e3f5f99a4414822d386eac">&#9670;&nbsp;</a></span>setFloatRegFlat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::setFloatRegFlat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a34c88add088c101b548477f4df1b14d0">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#af5afce69cb4f1db3bdf077e2c6725fa9">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#a800c48b99650a3e6d91fcb928e7a1e2c">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#af33b71c0a9107db3e0b127096d3a78f8">Iris::ThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00167">ArmISA::copyRegs()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00235">X86ISA::copyRegs()</a>, <a class="el" href="mips_2utility_8cc_source.html#l00242">MipsISA::copyRegs()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00207">unserialize()</a>, and <a class="el" href="arm__cpu_8cc_source.html#l00825">ArmKvmCPU::updateTCStateVFP()</a>.</p>

</div>
</div>
<a id="a49c3ce8c24de55ea52f307a9f7929ab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49c3ce8c24de55ea52f307a9f7929ab4">&#9670;&nbsp;</a></span>setIntReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::setIntReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>reg_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a927557e3aaf14e4527f2eaeddab38712">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a9b54cd65340f94a93a196bc1c7cfc82f">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#a5c464335fea101b71e90da816ad46695">Iris::ThreadContext</a>, <a class="el" href="classO3ThreadContext.html#aa541d2cce9708b91c89166c385a851ea">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ArmThreadContext.html#a421fa32b39afb81fb8efa5c12e37812f">Iris::ArmThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2linux_2linux_8hh_source.html#l00052">X86Linux::archClone()</a>, <a class="el" href="arch_2sparc_2linux_2linux_8hh_source.html#l00190">SparcLinux::archClone()</a>, <a class="el" href="arch_2riscv_2linux_2linux_8hh_source.html#l00199">RiscvLinux64::archClone()</a>, <a class="el" href="arch_2alpha_2linux_2linux_8hh_source.html#l00204">AlphaLinux::archClone()</a>, <a class="el" href="arch_2arm_2linux_2linux_8hh_source.html#l00281">ArmLinux32::archClone()</a>, <a class="el" href="arch_2riscv_2linux_2linux_8hh_source.html#l00371">RiscvLinux32::archClone()</a>, <a class="el" href="arch_2arm_2linux_2linux_8hh_source.html#l00537">ArmLinux64::archClone()</a>, <a class="el" href="arch_2alpha_2process_8cc_source.html#l00075">AlphaProcess::argsInit()</a>, <a class="el" href="arch_2mips_2process_8cc_source.html#l00088">MipsProcess::argsInit()</a>, <a class="el" href="arch_2riscv_2process_8cc_source.html#l00121">RiscvProcess::argsInit()</a>, <a class="el" href="arch_2power_2process_8cc_source.html#l00085">PowerProcess::argsInit()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00191">SparcProcess::argsInit()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00254">ArmProcess::argsInit()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00757">X86ISA::X86Process::argsInit()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01496">cloneFunc()</a>, <a class="el" href="power_2utility_8cc_source.html#l00042">PowerISA::copyRegs()</a>, <a class="el" href="alpha_2utility_8cc_source.html#l00065">AlphaISA::copyRegs()</a>, <a class="el" href="riscv_2utility_8hh_source.html#l00126">RiscvISA::copyRegs()</a>, <a class="el" href="sparc_2utility_8cc_source.html#l00204">SparcISA::copyRegs()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00432">Sparc32Process::flushWindows()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00467">Sparc64Process::flushWindows()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01055">getgidPseudoFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01029">getpidPseudoFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01042">getuidPseudoFunc()</a>, <a class="el" href="ev5_8cc_source.html#l00069">AlphaISA::initCPU()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00074">X86ISA::initCPU()</a>, <a class="el" href="arch_2alpha_2process_8cc_source.html#l00199">AlphaProcess::initState()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00112">SparcProcess::initState()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00055">X86ISA::X86FaultBase::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00474">ArmISA::ArmFault::invoke()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00186">X86ISA::InitInterrupt::invoke()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00869">pipeImpl()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>, <a class="el" href="mt_8hh_source.html#l00080">MipsISA::setRegOtherThread()</a>, <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00230">AlphaISA::RemoteGDB::AlphaGdbRegCache::setRegs()</a>, <a class="el" href="arch_2power_2remote__gdb_8cc_source.html#l00198">PowerISA::RemoteGDB::PowerGdbRegCache::setRegs()</a>, <a class="el" href="arch_2sparc_2remote__gdb_8cc_source.html#l00210">SparcISA::RemoteGDB::SPARCGdbRegCache::setRegs()</a>, <a class="el" href="arch_2mips_2remote__gdb_8cc_source.html#l00189">MipsISA::RemoteGDB::MipsGdbRegCache::setRegs()</a>, <a class="el" href="arch_2riscv_2remote__gdb_8cc_source.html#l00173">RiscvISA::RemoteGDB::RiscvGdbRegCache::setRegs()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00284">ArmISA::RemoteGDB::AArch32GdbRegCache::setRegs()</a>, <a class="el" href="arch_2x86_2remote__gdb_8cc_source.html#l00196">X86ISA::RemoteGDB::X86GdbRegCache::setRegs()</a>, <a class="el" href="arch_2sparc_2remote__gdb_8cc_source.html#l00226">SparcISA::RemoteGDB::SPARC64GdbRegCache::setRegs()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00225">ArmISA::RemoteGDB::AArch64GdbRegCache::setRegs()</a>, <a class="el" href="arch_2x86_2remote__gdb_8cc_source.html#l00160">X86ISA::RemoteGDB::AMD64GdbRegCache::setRegs()</a>, <a class="el" href="arch_2power_2linux_2process_8cc_source.html#l00481">PowerLinuxProcess::setSyscallArg()</a>, <a class="el" href="arch_2alpha_2process_8cc_source.html#l00226">AlphaProcess::setSyscallArg()</a>, <a class="el" href="arch_2power_2process_8cc_source.html#l00283">PowerProcess::setSyscallArg()</a>, <a class="el" href="arch_2riscv_2process_8cc_source.html#l00263">RiscvProcess::setSyscallArg()</a>, <a class="el" href="arch_2mips_2process_8cc_source.html#l00204">MipsProcess::setSyscallArg()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00517">ArmProcess32::setSyscallArg()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00524">ArmProcess64::setSyscallArg()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00509">Sparc32Process::setSyscallArg()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l01072">X86ISA::X86_64Process::setSyscallArg()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00523">Sparc64Process::setSyscallArg()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l01105">X86ISA::I386Process::setSyscallArg()</a>, <a class="el" href="arch_2alpha_2process_8cc_source.html#l00233">AlphaProcess::setSyscallReturn()</a>, <a class="el" href="arch_2power_2process_8cc_source.html#l00290">PowerProcess::setSyscallReturn()</a>, <a class="el" href="arch_2riscv_2process_8cc_source.html#l00269">RiscvProcess::setSyscallReturn()</a>, <a class="el" href="arch_2mips_2process_8cc_source.html#l00211">MipsProcess::setSyscallReturn()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00530">SparcProcess::setSyscallReturn()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l01059">X86ISA::X86Process::setSyscallReturn()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00531">ArmProcess32::setSyscallReturn()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00548">ArmProcess64::setSyscallReturn()</a>, and <a class="el" href="armv8__cpu_8cc_source.html#l00282">ArmV8KvmCPU::updateThreadContext()</a>.</p>

</div>
</div>
<a id="af5ba61c412683b28c0650337eb09d57c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5ba61c412683b28c0650337eb09d57c">&#9670;&nbsp;</a></span>setIntRegFlat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::setIntRegFlat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a2ffbd933e287493f7953c8d33278d546">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a8ec4531e2057f91182d0ed9ec42f6ebc">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#a2a5c054b2aac90e0c8e40a488e9b3367">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#a40c0df049ee5ef576c0abd8c00a74622">Iris::ThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00167">ArmISA::copyRegs()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00235">X86ISA::copyRegs()</a>, <a class="el" href="mips_2utility_8cc_source.html#l00242">MipsISA::copyRegs()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00207">unserialize()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00726">ArmKvmCPU::updateTCStateCore()</a>, and <a class="el" href="armv8__cpu_8cc_source.html#l00282">ArmV8KvmCPU::updateThreadContext()</a>.</p>

</div>
</div>
<a id="a23a64a50403b3a89e3ea71d4899a4363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23a64a50403b3a89e3ea71d4899a4363">&#9670;&nbsp;</a></span>setMiscReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::setMiscReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a7499c30c30fd50bd2211e8a65927c314">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#ac40ef7cf1097b7c4cd55e6a2c936ae7b">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#a0a592a261348d10b1590489c4268126b">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#a47e954595ca0627925e624415b554153">Iris::ThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2linux_2linux_8hh_source.html#l00057">ArmLinux::archClone()</a>, <a class="el" href="arch_2sparc_2linux_2linux_8hh_source.html#l00190">SparcLinux::archClone()</a>, <a class="el" href="sparc_2utility_8cc_source.html#l00068">SparcISA::copyMiscRegs()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00214">X86ISA::copyMiscRegs()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00167">ArmISA::copyRegs()</a>, <a class="el" href="sparc_2utility_8cc_source.html#l00204">SparcISA::copyRegs()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l01046">SparcISA::TLB::doMmuRegWrite()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00382">SparcISA::doNormalFault()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00303">SparcISA::doREDFault()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00282">SparcISA::enterREDState()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00432">Sparc32Process::flushWindows()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00467">Sparc64Process::flushWindows()</a>, <a class="el" href="x86__cpu_8cc_source.html#l01284">X86KvmCPU::handleIOMiscReg32()</a>, <a class="el" href="x86_2mmapped__ipr_8hh_source.html#l00075">X86ISA::handleIprWrite()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00074">X86ISA::initCPU()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00112">SparcProcess::initState()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00103">ArmProcess32::initState()</a>, <a class="el" href="arch_2x86_2system_8cc_source.html#l00106">X86System::initState()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00122">ArmProcess64::initState()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00161">Sparc32Process::initState()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00197">X86ISA::X86_64Process::initState()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00176">Sparc64Process::initState()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00637">X86ISA::I386Process::initState()</a>, <a class="el" href="arch_2x86_2system_8cc_source.html#l00062">X86ISA::installSegDesc()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00561">SparcISA::PowerOnReset::invoke()</a>, <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00054">RiscvISA::RiscvFault::invoke()</a>, <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00141">RiscvISA::Reset::invoke()</a>, <a class="el" href="arch_2mips_2faults_8cc_source.html#l00147">MipsISA::ResetFault::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00474">ArmISA::ArmFault::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00743">ArmISA::Reset::invoke()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00137">X86ISA::PageFault::invoke()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00186">X86ISA::InitInterrupt::invoke()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00304">X86ISA::StartupInterrupt::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01049">ArmISA::AbortFault&lt; DataAbort &gt;::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01526">ArmISA::PCAlignmentFault::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01608">ArmISA::ArmSev::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00619">ArmISA::ArmFault::invoke64()</a>, <a class="el" href="x86__cpu_8cc_source.html#l01259">X86KvmCPU::kvmRunWrapper()</a>, <a class="el" href="arch_2x86_2pseudo__inst_8cc_source.html#l00048">X86ISA::m5Syscall()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00992">setContextSegment()</a>, <a class="el" href="mt_8hh_source.html#l00080">MipsISA::setRegOtherThread()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00284">ArmISA::RemoteGDB::AArch32GdbRegCache::setRegs()</a>, <a class="el" href="arch_2x86_2remote__gdb_8cc_source.html#l00196">X86ISA::RemoteGDB::X86GdbRegCache::setRegs()</a>, <a class="el" href="arch_2x86_2remote__gdb_8cc_source.html#l00160">X86ISA::RemoteGDB::AMD64GdbRegCache::setRegs()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00273">X86ISA::setRFlags()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00383">ArmISA::ArmFault::setSyndrome()</a>, <a class="el" href="arch_2arm_2linux_2process_8cc_source.html#l00144">setTLSFunc32()</a>, <a class="el" href="arch_2arm_2linux_2process_8cc_source.html#l00157">setTLSFunc64()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00726">ArmKvmCPU::updateTCStateCore()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00825">ArmKvmCPU::updateTCStateVFP()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00282">ArmV8KvmCPU::updateThreadContext()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00940">X86KvmCPU::updateThreadContext()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l01103">X86KvmCPU::updateThreadContextMSRs()</a>.</p>

</div>
</div>
<a id="acc2c70b9ee300b1b8c65d7dff1d3d7f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc2c70b9ee300b1b8c65d7dff1d3d7f0">&#9670;&nbsp;</a></span>setMiscRegNoEffect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::setMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a9578aa9083e66c23f646d0778deda753">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#acdedda3da1b247da33222c3bc6a64fa5">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#acb5a9a0e1dcc0da59f62e0b44f280c21">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#a79fb662c103e3744fdf069af78cb4a41">Iris::ThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2linux_2linux_8hh_source.html#l00052">X86Linux::archClone()</a>, <a class="el" href="arch_2sparc_2linux_2linux_8hh_source.html#l00190">SparcLinux::archClone()</a>, <a class="el" href="arch_2x86_2linux_2process_8cc_source.html#l00112">archPrctlFunc()</a>, <a class="el" href="ev5_8cc_source.html#l00478">AlphaISA::copyIprs()</a>, <a class="el" href="sparc_2utility_8cc_source.html#l00068">SparcISA::copyMiscRegs()</a>, <a class="el" href="alpha_2utility_8cc_source.html#l00086">AlphaISA::copyMiscRegs()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00214">X86ISA::copyMiscRegs()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00167">ArmISA::copyRegs()</a>, <a class="el" href="mips_2utility_8cc_source.html#l00242">MipsISA::copyRegs()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00382">SparcISA::doNormalFault()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00303">SparcISA::doREDFault()</a>, <a class="el" href="ev5_8cc_source.html#l00099">AlphaISA::initIPRs()</a>, <a class="el" href="arch_2alpha_2process_8cc_source.html#l00199">AlphaProcess::initState()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00112">SparcProcess::initState()</a>, <a class="el" href="arch_2riscv_2process_8cc_source.html#l00097">RiscvProcess64::initState()</a>, <a class="el" href="arch_2riscv_2process_8cc_source.html#l00107">RiscvProcess32::initState()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00197">X86ISA::X86_64Process::initState()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00637">X86ISA::I386Process::initState()</a>, <a class="el" href="arch_2alpha_2faults_8cc_source.html#l00117">AlphaISA::AlphaFault::invoke()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00561">SparcISA::PowerOnReset::invoke()</a>, <a class="el" href="arch_2alpha_2faults_8cc_source.html#l00150">AlphaISA::DtbFault::invoke()</a>, <a class="el" href="arch_2mips_2faults_8hh_source.html#l00165">MipsISA::CoprocessorUnusableFault::invoke()</a>, <a class="el" href="arch_2mips_2faults_8hh_source.html#l00200">MipsISA::AddressFault&lt; TlbInvalidFault &gt;::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00474">ArmISA::ArmFault::invoke()</a>, <a class="el" href="arch_2alpha_2faults_8cc_source.html#l00179">AlphaISA::ItbFault::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01427">ArmISA::VirtualDataAbort::invoke()</a>, <a class="el" href="mips_2interrupts_8cc_source.html#l00052">MipsISA::setCauseIP()</a>, <a class="el" href="arch_2mips_2faults_8cc_source.html#l00103">MipsISA::MipsFaultBase::setExceptionState()</a>, <a class="el" href="arch_2mips_2remote__gdb_8cc_source.html#l00189">MipsISA::RemoteGDB::MipsGdbRegCache::setRegs()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00284">ArmISA::RemoteGDB::AArch32GdbRegCache::setRegs()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00225">ArmISA::RemoteGDB::AArch64GdbRegCache::setRegs()</a>, <a class="el" href="arch_2mips_2linux_2process_8cc_source.html#l00162">setThreadAreaFunc()</a>, <a class="el" href="arch_2mips_2faults_8hh_source.html#l00236">MipsISA::TlbFault&lt; TlbInvalidFault &gt;::setTlbExceptionState()</a>, <a class="el" href="arch_2alpha_2process_8cc_source.html#l00181">AlphaProcess::setupASNReg()</a>, <a class="el" href="alpha_2interrupts_8hh_source.html#l00212">AlphaISA::Interrupts::updateIntrInfo()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00789">ArmKvmCPU::updateTCStateCoProc()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00726">ArmKvmCPU::updateTCStateCore()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00282">ArmV8KvmCPU::updateThreadContext()</a>, <a class="el" href="x86__cpu_8cc_source.html#l01079">X86KvmCPU::updateThreadContextFPU()</a>, <a class="el" href="x86__cpu_8cc_source.html#l01046">updateThreadContextFPUCommon()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l01090">X86KvmCPU::updateThreadContextXSave()</a>.</p>

</div>
</div>
<a id="a1a1735c485b09ee390ec60dae17447ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a1735c485b09ee390ec60dae17447ef">&#9670;&nbsp;</a></span>setNPC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ThreadContext::setNPC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2thread__context_8hh_source.html#l00276">276</a> of file <a class="el" href="cpu_2thread__context_8hh_source.html">thread_context.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="syscall__emul_8hh_source.html#l02129">execveFunc()</a>, and <a class="el" href="cpu_2checker_2thread__context_8hh_source.html#l00421">CheckerThreadContext&lt; TC &gt;::setNPC()</a>.</p>

</div>
</div>
<a id="a8b40e665d13f1e920385d691dbc19b80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b40e665d13f1e920385d691dbc19b80">&#9670;&nbsp;</a></span>setProcessPtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::setProcessPtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classProcess.html">Process</a> *&#160;</td>
          <td class="paramname"><em>p</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#ae1ccce7e4701d414eba06a18a2b02675">SimpleThread</a>, <a class="el" href="classIris_1_1ThreadContext.html#a349648c02aa1f8b4aecce7567b0c13ec">Iris::ThreadContext</a>, <a class="el" href="classCheckerThreadContext.html#a6f2fb718a03adca87c250253f3e66749">CheckerThreadContext&lt; TC &gt;</a>, and <a class="el" href="classO3ThreadContext.html#a1654bb8b3a7802c7e7f356a8dd17f601">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="syscall__emul_8hh_source.html#l01496">cloneFunc()</a>, and <a class="el" href="syscall__emul_8hh_source.html#l02129">execveFunc()</a>.</p>

</div>
</div>
<a id="a8219da21012da41fb8e3a6b4d746d55b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8219da21012da41fb8e3a6b4d746d55b">&#9670;&nbsp;</a></span>setStatus()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::setStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7">Status</a>&#160;</td>
          <td class="paramname"><em>new_status</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a6fafa88d06e4305c1247771d4616fff4">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#ac5f595f3bcada01fedfcbb94497bfa88">CheckerThreadContext&lt; TC &gt;</a>, and <a class="el" href="classO3ThreadContext.html#ae1598aa37e63130072f1eb0aa2fdf28b">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l01812">FullO3CPU&lt; O3CPUImpl &gt;::exitThreads()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l00772">FullO3CPU&lt; O3CPUImpl &gt;::insertThread()</a>, and <a class="el" href="cpu_2thread__context_8cc_source.html#l00250">takeOverFrom()</a>.</p>

</div>
</div>
<a id="aa99cecbd8bb8d476a314549b5edf4bd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa99cecbd8bb8d476a314549b5edf4bd4">&#9670;&nbsp;</a></span>setStCondFailures()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::setStCondFailures </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>sc_failures</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a64f6044202a3a38083f22942bde900c7">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#aa226586439746435af898a07ec4e6670">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#aa66a7f1643e20f89c1f79eb223a70efe">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#afcd0f2bfcb5ba8383f7adf5418187e26">Iris::ThreadContext</a>.</p>

</div>
</div>
<a id="af39690a57e5702f0f1cf6fc7f83a2087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af39690a57e5702f0f1cf6fc7f83a2087">&#9670;&nbsp;</a></span>setThreadId()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::setThreadId </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a8e1236c29a221022d4e876ff3f60993b">SimpleThread</a>, <a class="el" href="classO3ThreadContext.html#a0956e2d262f68d4800318714636b177a">O3ThreadContext&lt; Impl &gt;</a>, <a class="el" href="classCheckerThreadContext.html#ade18015297e8c36fc2b2dee4bd6b1ba6">CheckerThreadContext&lt; TC &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#a874bea1d31cfaacce57657973fcf881c">Iris::ThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2thread__context_8cc_source.html#l00250">takeOverFrom()</a>.</p>

</div>
</div>
<a id="ac4faa0be3634559963ce63bf3f19c581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4faa0be3634559963ce63bf3f19c581">&#9670;&nbsp;</a></span>setVecElem()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::setVecElem </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classThreadContext.html#a4661354855deb2a97d7ef488abb2f6f1">VecElem</a> &amp;&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a934504811018cb32b3e702e9f82e61d6">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a03af8099107f05d335cfbdc348eabc5b">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#ad2416bb07781762812118bfe827ddf2a">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#a813a025d9727b05ea907042f16d71c3a">O3ThreadContext&lt; Impl &gt;</a>.</p>

</div>
</div>
<a id="a5ed12f21a862dc0026a8816d5272bf98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ed12f21a862dc0026a8816d5272bf98">&#9670;&nbsp;</a></span>setVecElemFlat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::setVecElemFlat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a> &amp;&#160;</td>
          <td class="paramname"><em>elemIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classThreadContext.html#a4661354855deb2a97d7ef488abb2f6f1">VecElem</a> &amp;&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a086c8cfdbf41c1fd51a808d0431e1db5">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#aadb99bdec45410e3ac43534c0e6ad8db">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#a7bba64145a8260b23dc73b0af546da7d">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#ab174092895bb2b7073d85d05434c40f2">Iris::ThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00149">ArmISA::copyVecRegs()</a>.</p>

</div>
</div>
<a id="a84682b035961293960df6bce5c8e9847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84682b035961293960df6bce5c8e9847">&#9670;&nbsp;</a></span>setVecLane() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::setVecLane </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classLaneData.html">LaneData</a>&lt; <a class="el" href="vec__reg_8hh.html#aa4a1cfdf8bd6c04e6f3e9377c8cbf081aa245c3230debe5c956484ecc6fa93877">LaneSize::Byte</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write a lane of the destination vector register. </p>

<p>Implemented in <a class="el" href="classSimpleThread.html#a969746b988498bd0dff17eb84eadd3cf">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a8fdf3ded698bdbd7c82c14f2827d77ee">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#a328fd4a3ca0363b5aab504e3707c4498">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#a65a6cf2e503f5cf46685434904db7b58">O3ThreadContext&lt; Impl &gt;</a>.</p>

</div>
</div>
<a id="a3ab2e48fecc57ee8c97138b7b8262d99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ab2e48fecc57ee8c97138b7b8262d99">&#9670;&nbsp;</a></span>setVecLane() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::setVecLane </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classLaneData.html">LaneData</a>&lt; <a class="el" href="vec__reg_8hh.html#aa4a1cfdf8bd6c04e6f3e9377c8cbf081aab35aa685d5a7a04f74037e7099f67fa">LaneSize::TwoByte</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#ae10e3a62cba2504bb1443d6263916784">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a469c8ac6bc512355a468c1a2865a74ed">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#a0425584887174a841f862762f132ab1c">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#a8a6d55829abf2bf3ef9c9eaafafdf5a1">O3ThreadContext&lt; Impl &gt;</a>.</p>

</div>
</div>
<a id="a24db7eedf4b9104c73ced3ece95964a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24db7eedf4b9104c73ced3ece95964a3">&#9670;&nbsp;</a></span>setVecLane() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::setVecLane </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classLaneData.html">LaneData</a>&lt; <a class="el" href="vec__reg_8hh.html#aa4a1cfdf8bd6c04e6f3e9377c8cbf081a8ba6f005bea4f032362d3ea77385b075">LaneSize::FourByte</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a1f430656e56700cf64449112d4daadf7">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#aa0a5436790f099453a79c7636ace9713">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#aa77b757d22c85b473a4bdb2059ba06c9">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#a4c1c03ed5624fb18d4308f00edad1862">O3ThreadContext&lt; Impl &gt;</a>.</p>

</div>
</div>
<a id="ab60bd42242118031f2f32f30f6122f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab60bd42242118031f2f32f30f6122f06">&#9670;&nbsp;</a></span>setVecLane() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::setVecLane </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classLaneData.html">LaneData</a>&lt; <a class="el" href="vec__reg_8hh.html#aa4a1cfdf8bd6c04e6f3e9377c8cbf081ab7b5e794b815ee14d85026cbe7e0a9da">LaneSize::EightByte</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a8e69a3be06600d9feb8172e120307809">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a58a4f59931259ac89c2db7bc0e417173">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#a2c7ed0cc25863e580049e2752387ed6e">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#af5c8cfd9ba44bdeb3b62eea9328c4c93">O3ThreadContext&lt; Impl &gt;</a>.</p>

</div>
</div>
<a id="a11f298b7ef756c89f1db9a597e0b8d97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11f298b7ef756c89f1db9a597e0b8d97">&#9670;&nbsp;</a></span>setVecPredReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::setVecPredReg </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classThreadContext.html#af9845d2323ab893abe120ba354fd9def">VecPredRegContainer</a> &amp;&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a6f389ccc86dfd2c346b4c4632661357f">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a06da8ab1376373bd78ab84a8f62032d9">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#ac0c0af6b93b2f730575c50779ee19846">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#a0f809bf2eedcefbecebbf9ff509c4793">O3ThreadContext&lt; Impl &gt;</a>.</p>

</div>
</div>
<a id="a829429e95144e73215beaee28de87da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a829429e95144e73215beaee28de87da7">&#9670;&nbsp;</a></span>setVecPredRegFlat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::setVecPredRegFlat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classThreadContext.html#af9845d2323ab893abe120ba354fd9def">VecPredRegContainer</a> &amp;&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#acca65ee0529f0d17c0b22ee485f60516">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a34cb106184b73afedc0febc67f9a8bf1">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#a79d11b0861e55870c8df59e7f6a1b6d9">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#a4f55ebecfe1c0cce8c1e5eed4032914e">Iris::ThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2thread__context_8cc_source.html#l00207">unserialize()</a>.</p>

</div>
</div>
<a id="a5e5247dfdae424314ba74a8df112934f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e5247dfdae424314ba74a8df112934f">&#9670;&nbsp;</a></span>setVecReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::setVecReg </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classThreadContext.html#abb463703575d51d2f7ff3e23c42878ee">VecRegContainer</a> &amp;&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#ab5e350b450792a9472b5091299149e0c">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a1c4e5b64e3809fa62624aa8591bfb098">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#a5555553c38df1b89d969f9184a6ff407">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#a5f9c47fba1729b0da4df2ad0494e5115">O3ThreadContext&lt; Impl &gt;</a>.</p>

</div>
</div>
<a id="a31018b1d89fe7d666efc72f1897e1b5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31018b1d89fe7d666efc72f1897e1b5f">&#9670;&nbsp;</a></span>setVecRegFlat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::setVecRegFlat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classThreadContext.html#abb463703575d51d2f7ff3e23c42878ee">VecRegContainer</a> &amp;&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#ad8455071050c3ba85a240d4cfd1a8139">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#ac2cec233e43f78c7e7848a42e297c5c4">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#a23db196eb0d886389ddf057336093bbb">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#a70aa8d8f1ae6a11abf368c966b00128e">Iris::ThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00149">ArmISA::copyVecRegs()</a>, and <a class="el" href="cpu_2thread__context_8cc_source.html#l00207">unserialize()</a>.</p>

</div>
</div>
<a id="a3396ebd3c1fccbb83e4585ec4bc235c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3396ebd3c1fccbb83e4585ec4bc235c9">&#9670;&nbsp;</a></span>socketId()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual uint32_t ThreadContext::socketId </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#ac154010d35ae087cd499bb785b9e946b">SimpleThread</a>, <a class="el" href="classO3ThreadContext.html#a10aad9adf8d543c847e073610f100168">O3ThreadContext&lt; Impl &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#ad5506076966c7d8d794df67d142db7f3">Iris::ThreadContext</a>, and <a class="el" href="classCheckerThreadContext.html#aa98f337f4c668f7c8c412aba8d866072">CheckerThreadContext&lt; TC &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2utility_8cc_source.html#l00263">ArmISA::getMPIDR()</a>.</p>

</div>
</div>
<a id="a7d99d72e903622b08fbf253c6e58b1ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d99d72e903622b08fbf253c6e58b1ec">&#9670;&nbsp;</a></span>status()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7">Status</a> ThreadContext::status </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#abf849eea7ce993db3dfe32f9d1c813c7">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a091185ef28f7e0ec47bdf21d8280e5b3">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#aedd6e2fe3dbcf4029f3131ea3d54c215">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#a8cf01a03c3256108b128a92585c77dca">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="execute_8cc_source.html#l00889">Minor::Execute::commitInst()</a>, <a class="el" href="simple__thread_8cc_source.html#l00130">SimpleThread::copyState()</a>, <a class="el" href="cpu_2kvm_2base_8cc_source.html#l00424">BaseKvmCPU::drainResume()</a>, <a class="el" href="fetch1_8cc_source.html#l00116">Minor::Fetch1::getScheduledThread()</a>, <a class="el" href="shader_8cc_source.html#l00132">Shader::hostWakeUp()</a>, <a class="el" href="execute_8cc_source.html#l00543">Minor::Execute::issue()</a>, <a class="el" href="dist__iface_8cc_source.html#l00367">DistIface::SyncEvent::process()</a>, <a class="el" href="ua2005_8cc_source.html#l00351">SparcISA::ISA::processHSTickCompare()</a>, <a class="el" href="ua2005_8cc_source.html#l00327">SparcISA::ISA::processSTickCompare()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00250">takeOverFrom()</a>, <a class="el" href="dist__iface_8cc_source.html#l00855">DistIface::toggleSync()</a>, <a class="el" href="execute_8cc_source.html#l00216">Minor::Execute::tryToBranch()</a>, and <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00286">PseudoInst::wakeCPU()</a>.</p>

</div>
</div>
<a id="aff686d13f0b068a7fad2e5b8cf62a99d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff686d13f0b068a7fad2e5b8cf62a99d">&#9670;&nbsp;</a></span>suspend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::suspend </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classSet.html">Set</a> the status to Suspended. </p>

<p>Implemented in <a class="el" href="classSimpleThread.html#a16d560bf0850d37e4c92870c2f76d7d0">SimpleThread</a>, <a class="el" href="classCheckerThreadContext.html#a641f118251961b8f8a87cefaee94d2ed">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#ad934fac6afae110925f9d4d4575d16fd">Iris::ThreadContext</a>, and <a class="el" href="classO3ThreadContext.html#a69df9782b0a8d17716836baa79049674">O3ThreadContext&lt; Impl &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2thread__context_8cc_source.html#l00133">quiesce()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00147">quiesceTick()</a>, <a class="el" href="ua2005_8cc_source.html#l00092">SparcISA::ISA::setFSReg()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00201">X86ISA::startupCPU()</a>, <a class="el" href="futex__map_8hh_source.html#l00126">FutexMap::suspend()</a>, and <a class="el" href="futex__map_8hh_source.html#l00179">FutexMap::suspend_bitset()</a>.</p>

</div>
</div>
<a id="a0eda7e29c83c27e4179777159006fddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eda7e29c83c27e4179777159006fddf">&#9670;&nbsp;</a></span>syscall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::syscall </td>
          <td>(</td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>callnum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> *&#160;</td>
          <td class="paramname"><em>fault</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#aa9ef09939e0138c48919d63e21b17098">SimpleThread</a>, <a class="el" href="classO3ThreadContext.html#a256a9c16b2779aa5aad90b155fe607d6">O3ThreadContext&lt; Impl &gt;</a>, <a class="el" href="classIris_1_1ThreadContext.html#ab6d66b84a34896ea507ec3a37aa66bd9">Iris::ThreadContext</a>, and <a class="el" href="classCheckerThreadContext.html#afe823e520f05e347de88a46cae2d9f7f">CheckerThreadContext&lt; TC &gt;</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2sparc_2linux_2process_8cc_source.html#l00103">SparcISA::Sparc32LinuxProcess::handleTrap()</a>, <a class="el" href="arch_2sparc_2linux_2process_8cc_source.html#l00120">SparcISA::Sparc64LinuxProcess::handleTrap()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00839">ArmISA::SupervisorCall::invoke()</a>, <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00191">RiscvISA::SyscallFault::invokeSE()</a>, and <a class="el" href="arch_2x86_2pseudo__inst_8cc_source.html#l00048">X86ISA::m5Syscall()</a>.</p>

</div>
</div>
<a id="a531027a24041b594f9fdaf7c1efa51a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a531027a24041b594f9fdaf7c1efa51a8">&#9670;&nbsp;</a></span>takeOverFrom()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ThreadContext::takeOverFrom </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>old_context</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classCheckerThreadContext.html#a5653296714c07320a13b8c54f0cf0e34">CheckerThreadContext&lt; TC &gt;</a>, <a class="el" href="classO3ThreadContext.html#a036d5b6e3ef2ba5832c22bb7922454d4">O3ThreadContext&lt; Impl &gt;</a>, and <a class="el" href="classSimpleThread.html#ae548d079b4a704a54da39df492cdeda2">SimpleThread</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00559">BaseCPU::takeOverFrom()</a>.</p>

</div>
</div>
<a id="a9ffd283cc1a80721d5baf84ae2ee4d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ffd283cc1a80721d5baf84ae2ee4d00">&#9670;&nbsp;</a></span>threadId()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual int ThreadContext::threadId </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classSimpleThread.html#a033b807c0f9346e43d92629aad1ed34a">SimpleThread</a>, <a class="el" href="classO3ThreadContext.html#acd7cddab4cd2ec19ec3a0e9ea1beb886">O3ThreadContext&lt; Impl &gt;</a>, <a class="el" href="classCheckerThreadContext.html#a98b6ed55ff21d34c3cf9027aeee406da">CheckerThreadContext&lt; TC &gt;</a>, and <a class="el" href="classIris_1_1ThreadContext.html#a4aa4f95bcc82ea60b114e1f2f96a7563">Iris::ThreadContext</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2base_8hh_source.html#l00258">BaseCPU::checkInterrupts()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01496">cloneFunc()</a>, <a class="el" href="simple__thread_8cc_source.html#l00130">SimpleThread::copyState()</a>, <a class="el" href="shader_8cc_source.html#l00132">Shader::hostWakeUp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00743">ArmISA::Reset::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01049">ArmISA::AbortFault&lt; DataAbort &gt;::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01555">ArmISA::SystemError::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01608">ArmISA::ArmSev::invoke()</a>, <a class="el" href="riscv_2isa_8cc_source.html#l00113">RiscvISA::ISA::readMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00455">ArmISA::ISA::readMiscReg()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00196">ArmISA::sendEvent()</a>, <a class="el" href="riscv_2isa_8cc_source.html#l00187">RiscvISA::ISA::setMiscReg()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00559">BaseCPU::takeOverFrom()</a>, and <a class="el" href="cpu_2thread__context_8cc_source.html#l00250">takeOverFrom()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>cpu/<a class="el" href="cpu_2thread__context_8hh_source.html">thread_context.hh</a></li>
<li>cpu/<a class="el" href="cpu_2thread__context_8cc_source.html">thread_context.cc</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:22 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
