// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Thu May  1 13:58:39 2025
// Host        : Osher running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ip/base_axis_sobel_0_2/base_axis_sobel_0_2_sim_netlist.v
// Design      : base_axis_sobel_0_2
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "base_axis_sobel_0_2,axis_sobel,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) 
(* x_core_info = "axis_sobel,Vivado 2020.1" *) 
(* NotValidForBitStream *)
module base_axis_sobel_0_2
   (s_axi_aclk,
    s_axi_aresetn,
    s_axis_tdata,
    s_axis_tvalid,
    s_axis_tlast,
    s_axis_tready,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tlast,
    m_axis_tdata,
    threshold);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 s_axi_aclk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_aclk, ASSOCIATED_RESET s_axi_aresetn, ASSOCIATED_BUSIF m_axis:s_axis, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 s_axi_aresetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 s_axis TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [31:0]s_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 s_axis TVALID" *) input s_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 s_axis TLAST" *) input s_axis_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 s_axis TREADY" *) output s_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 m_axis TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) output m_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 m_axis TREADY" *) input m_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 m_axis TLAST" *) output m_axis_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 m_axis TDATA" *) output [31:0]m_axis_tdata;
  input [11:0]threshold;

  wire [0:0]\^m_axis_tdata ;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [31:0]s_axis_tdata;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire [11:0]threshold;

  assign m_axis_tdata[31] = \^m_axis_tdata [0];
  assign m_axis_tdata[30] = \^m_axis_tdata [0];
  assign m_axis_tdata[29] = \^m_axis_tdata [0];
  assign m_axis_tdata[28] = \^m_axis_tdata [0];
  assign m_axis_tdata[27] = \^m_axis_tdata [0];
  assign m_axis_tdata[26] = \^m_axis_tdata [0];
  assign m_axis_tdata[25] = \^m_axis_tdata [0];
  assign m_axis_tdata[24] = \^m_axis_tdata [0];
  assign m_axis_tdata[23] = \^m_axis_tdata [0];
  assign m_axis_tdata[22] = \^m_axis_tdata [0];
  assign m_axis_tdata[21] = \^m_axis_tdata [0];
  assign m_axis_tdata[20] = \^m_axis_tdata [0];
  assign m_axis_tdata[19] = \^m_axis_tdata [0];
  assign m_axis_tdata[18] = \^m_axis_tdata [0];
  assign m_axis_tdata[17] = \^m_axis_tdata [0];
  assign m_axis_tdata[16] = \^m_axis_tdata [0];
  assign m_axis_tdata[15] = \^m_axis_tdata [0];
  assign m_axis_tdata[14] = \^m_axis_tdata [0];
  assign m_axis_tdata[13] = \^m_axis_tdata [0];
  assign m_axis_tdata[12] = \^m_axis_tdata [0];
  assign m_axis_tdata[11] = \^m_axis_tdata [0];
  assign m_axis_tdata[10] = \^m_axis_tdata [0];
  assign m_axis_tdata[9] = \^m_axis_tdata [0];
  assign m_axis_tdata[8] = \^m_axis_tdata [0];
  assign m_axis_tdata[7] = \^m_axis_tdata [0];
  assign m_axis_tdata[6] = \^m_axis_tdata [0];
  assign m_axis_tdata[5] = \^m_axis_tdata [0];
  assign m_axis_tdata[4] = \^m_axis_tdata [0];
  assign m_axis_tdata[3] = \^m_axis_tdata [0];
  assign m_axis_tdata[2] = \^m_axis_tdata [0];
  assign m_axis_tdata[1] = \^m_axis_tdata [0];
  assign m_axis_tdata[0] = \^m_axis_tdata [0];
  base_axis_sobel_0_2_axis_sobel U0
       (.m_axis_tdata(\^m_axis_tdata ),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axis_tdata(s_axis_tdata[23:0]),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid),
        .threshold(threshold));
endmodule

(* ORIG_REF_NAME = "axis_sobel" *) 
module base_axis_sobel_0_2_axis_sobel
   (m_axis_tvalid,
    s_axis_tready,
    m_axis_tlast,
    m_axis_tdata,
    s_axi_aclk,
    m_axis_tready,
    s_axis_tvalid,
    s_axis_tlast,
    threshold,
    s_axis_tdata,
    s_axi_aresetn);
  output m_axis_tvalid;
  output s_axis_tready;
  output m_axis_tlast;
  output [0:0]m_axis_tdata;
  input s_axi_aclk;
  input m_axis_tready;
  input s_axis_tvalid;
  input s_axis_tlast;
  input [11:0]threshold;
  input [23:0]s_axis_tdata;
  input s_axi_aresetn;

  wire [7:0]A;
  wire F_n_0;
  wire F_n_1;
  wire F_n_12;
  wire F_n_13;
  wire F_n_14;
  wire F_n_15;
  wire F_n_16;
  wire F_n_17;
  wire F_n_18;
  wire F_n_19;
  wire F_n_2;
  wire F_n_20;
  wire F_n_21;
  wire F_n_22;
  wire F_n_23;
  wire F_n_24;
  wire F_n_25;
  wire F_n_26;
  wire F_n_27;
  wire F_n_28;
  wire F_n_29;
  wire F_n_3;
  wire F_n_30;
  wire F_n_31;
  wire F_n_32;
  wire F_n_33;
  wire F_n_34;
  wire F_n_35;
  wire F_n_36;
  wire F_n_37;
  wire F_n_38;
  wire F_n_39;
  wire F_n_40;
  wire F_n_41;
  wire F_n_42;
  wire F_n_43;
  wire F_n_44;
  wire F_n_45;
  wire F_n_48;
  wire F_n_49;
  wire F_n_50;
  wire F_n_51;
  wire F_n_52;
  wire F_n_53;
  wire F_n_54;
  wire F_n_55;
  wire F_n_56;
  wire F_n_57;
  wire F_n_58;
  wire F_n_59;
  wire F_n_60;
  wire F_n_61;
  wire F_n_62;
  wire F_n_63;
  wire F_n_64;
  wire F_n_65;
  wire F_n_66;
  wire F_n_67;
  wire F_n_68;
  wire F_n_69;
  wire F_n_70;
  wire F_n_71;
  wire F_n_72;
  wire F_n_73;
  wire F_n_74;
  wire F_n_75;
  wire F_n_76;
  wire F_n_77;
  wire F_n_78;
  wire F_n_79;
  wire F_n_80;
  wire F_n_81;
  wire F_n_82;
  wire F_n_83;
  wire F_n_84;
  wire F_n_85;
  wire F_n_86;
  wire F_n_87;
  wire F_n_88;
  wire F_n_89;
  wire F_n_90;
  wire F_n_91;
  wire G_n_1;
  wire G_n_10;
  wire G_n_11;
  wire G_n_12;
  wire G_n_13;
  wire G_n_14;
  wire G_n_15;
  wire G_n_16;
  wire G_n_17;
  wire G_n_18;
  wire G_n_19;
  wire G_n_2;
  wire G_n_3;
  wire G_n_4;
  wire G_n_5;
  wire G_n_6;
  wire G_n_7;
  wire G_n_8;
  wire G_n_9;
  wire S_C_n_0;
  wire S_C_n_12;
  wire S_C_n_4;
  wire S_C_n_64;
  wire S_C_n_65;
  wire S_C_n_66;
  wire S_C_n_72;
  wire S_C_n_73;
  wire S_C_n_74;
  wire S_C_n_77;
  wire S_C_n_78;
  wire S_C_n_79;
  wire S_C_n_80;
  wire S_C_n_81;
  wire S_C_n_82;
  wire S_C_n_83;
  wire S_C_n_84;
  wire [7:0]grayPixel;
  wire gray_tvalid;
  wire [0:0]m_axis_tdata;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire [71:0]out_data;
  wire out_tvalid;
  wire [9:1]p_2_out;
  wire [9:1]p_3_out;
  wire [10:2]p_4_out;
  wire [9:1]p_5_out;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [23:0]s_axis_tdata;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire sobel_tvalid;
  wire [11:0]threshold;
  wire totalPixelCounter11_out;

  base_axis_sobel_0_2_fifo F
       (.CO(G_n_13),
        .DI({F_n_41,F_n_42,F_n_43,F_n_44}),
        .O({G_n_7,G_n_8}),
        .Q({A,F_n_12,F_n_13,F_n_14,F_n_15,F_n_16,F_n_17,F_n_18,F_n_19,F_n_20,F_n_21,F_n_22,F_n_23,F_n_24,F_n_25,F_n_26,F_n_27}),
        .S({F_n_0,F_n_1,F_n_2,F_n_3}),
        .grayPixel0_carry__2(G_n_6),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .multOp__25_carry__0({G_n_1,G_n_2,G_n_3}),
        .multOp__25_carry__0_0(G_n_5),
        .multOp__25_carry__1(G_n_4),
        .\multOp_inferred__0/i___24_carry__0 ({G_n_9,G_n_10,G_n_11,G_n_12}),
        .\multOp_inferred__0/i___24_carry__0_0 (G_n_14),
        .\multOp_inferred__1/i___27_carry__0 ({G_n_15,G_n_16}),
        .\multOp_inferred__1/i___27_carry__0_0 ({G_n_18,G_n_19}),
        .\multOp_inferred__1/i___27_carry__2 (G_n_17),
        .\out_data_reg[0]_0 (F_n_82),
        .\out_data_reg[13]_0 ({F_n_37,F_n_38,F_n_39,F_n_40}),
        .\out_data_reg[13]_1 ({F_n_75,F_n_76,F_n_77}),
        .\out_data_reg[14]_0 ({F_n_71,F_n_72,F_n_73,F_n_74}),
        .\out_data_reg[14]_1 ({F_n_78,F_n_79,F_n_80,F_n_81}),
        .\out_data_reg[15]_0 (F_n_45),
        .\out_data_reg[15]_1 ({F_n_90,F_n_91}),
        .\out_data_reg[20]_0 ({F_n_49,F_n_50,F_n_51}),
        .\out_data_reg[20]_1 ({F_n_62,F_n_63}),
        .\out_data_reg[21]_0 (F_n_48),
        .\out_data_reg[21]_1 ({F_n_59,F_n_60,F_n_61}),
        .\out_data_reg[22]_0 ({F_n_55,F_n_56,F_n_57,F_n_58}),
        .\out_data_reg[22]_1 (F_n_64),
        .\out_data_reg[23]_0 ({F_n_52,F_n_53,F_n_54}),
        .\out_data_reg[2]_0 ({F_n_83,F_n_84}),
        .\out_data_reg[4]_0 ({F_n_28,F_n_29,F_n_30,F_n_31}),
        .\out_data_reg[4]_1 ({F_n_65,F_n_66,F_n_67}),
        .\out_data_reg[6]_0 ({F_n_32,F_n_33}),
        .\out_data_reg[6]_1 ({F_n_85,F_n_86,F_n_87,F_n_88}),
        .\out_data_reg[7]_0 ({F_n_68,F_n_69,F_n_70}),
        .\out_data_reg[7]_1 (F_n_89),
        .\out_data_reg[9]_0 ({F_n_34,F_n_35,F_n_36}),
        .out_tvalid(out_tvalid),
        .read_while_write_p1_reg_0(S_C_n_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
  base_axis_sobel_0_2_rgb2gray G
       (.CO(G_n_13),
        .DI({F_n_41,F_n_42,F_n_43,F_n_44}),
        .E(out_tvalid),
        .O({G_n_7,G_n_8}),
        .Q({A,F_n_12,F_n_13,F_n_14,F_n_15,F_n_16,F_n_17,F_n_18,F_n_19,F_n_20,F_n_21,F_n_22,F_n_23,F_n_24,F_n_25,F_n_26,F_n_27}),
        .S({F_n_0,F_n_1,F_n_2,F_n_3}),
        .grayPixel0__41_carry_0({F_n_34,F_n_35,F_n_36}),
        .grayPixel0__41_carry__1_i_1_0(F_n_48),
        .grayPixel0__41_carry__2_i_1_0(F_n_45),
        .grayPixel0__41_carry_i_4_0(F_n_82),
        .grayPixel0_carry_0({F_n_65,F_n_66,F_n_67}),
        .grayPixel0_carry_1({F_n_83,F_n_84}),
        .grayPixel0_carry__0_0({F_n_85,F_n_86,F_n_87,F_n_88}),
        .grayPixel0_carry__0_1({F_n_28,F_n_29,F_n_30,F_n_31}),
        .grayPixel0_carry__0_i_2_0({F_n_59,F_n_60,F_n_61}),
        .grayPixel0_carry__0_i_2_1({F_n_55,F_n_56,F_n_57,F_n_58}),
        .grayPixel0_carry__1_0(F_n_89),
        .grayPixel0_carry__1_1({F_n_32,F_n_33}),
        .grayPixel0_carry__1_i_2_0(F_n_64),
        .grayPixel0_carry__1_i_2_1({F_n_62,F_n_63}),
        .grayPixel0_carry_i_3_0({F_n_49,F_n_50,F_n_51}),
        .\grayPixel_reg[4]_0 ({F_n_75,F_n_76,F_n_77}),
        .\grayPixel_reg[4]_1 ({F_n_71,F_n_72,F_n_73,F_n_74}),
        .\grayPixel_reg[7]_0 (grayPixel),
        .\grayPixel_reg[7]_1 ({F_n_78,F_n_79,F_n_80,F_n_81}),
        .grayValid_reg_0(totalPixelCounter11_out),
        .gray_tvalid(gray_tvalid),
        .i___24_carry_i_1({F_n_68,F_n_69,F_n_70}),
        .i___27_carry__0_i_5({F_n_90,F_n_91}),
        .multOp__25_carry_0({F_n_52,F_n_53,F_n_54}),
        .\multOp_inferred__1/i___27_carry_0 ({F_n_37,F_n_38,F_n_39,F_n_40}),
        .\out_data_reg[13] ({G_n_15,G_n_16}),
        .\out_data_reg[15] (G_n_17),
        .\out_data_reg[15]_0 ({G_n_18,G_n_19}),
        .\out_data_reg[21] (G_n_6),
        .\out_data_reg[23] ({G_n_1,G_n_2,G_n_3}),
        .\out_data_reg[23]_0 (G_n_4),
        .\out_data_reg[23]_1 (G_n_5),
        .\out_data_reg[7] ({G_n_9,G_n_10,G_n_11,G_n_12}),
        .\out_data_reg[7]_0 (G_n_14),
        .s_axi_aclk(s_axi_aclk),
        .sobel_tvalid(sobel_tvalid));
  base_axis_sobel_0_2_sobel S
       (.D({p_3_out[9],p_3_out[7:6],S_C_n_72,S_C_n_73,S_C_n_74,p_3_out[2:1]}),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tvalid(m_axis_tvalid),
        .\mulData1_reg[3][10]_0 ({S_C_n_77,S_C_n_78,S_C_n_79,S_C_n_80,S_C_n_81,S_C_n_82,S_C_n_83,S_C_n_84}),
        .\mulData1_reg[6][9]_0 ({p_2_out[9],p_2_out[7],S_C_n_12,p_2_out[5:1]}),
        .\mulData2_reg[1][10]_0 ({p_4_out[10],p_4_out[8:7],S_C_n_64,S_C_n_65,S_C_n_66,p_4_out[3:2]}),
        .\mulData2_reg[2][9]_0 ({p_5_out[9],p_5_out[7],S_C_n_4,p_5_out[5:1]}),
        .out_data({out_data[71:40],out_data[24:16],out_data[8],out_data[0]}),
        .s_axi_aclk(s_axi_aclk),
        .sobel_tvalid(sobel_tvalid),
        .threshold(threshold));
  base_axis_sobel_0_2_sobel_control S_C
       (.D({p_3_out[9],p_3_out[7:6],S_C_n_72,S_C_n_73,S_C_n_74,p_3_out[2:1]}),
        .\currentRdLineBuffer_reg[1]_0 ({p_5_out[9],p_5_out[7],S_C_n_4,p_5_out[5:1]}),
        .\currentRdLineBuffer_reg[1]_1 ({p_2_out[9],p_2_out[7],S_C_n_12,p_2_out[5:1]}),
        .\currentRdLineBuffer_reg[1]_2 ({p_4_out[10],p_4_out[8:7],S_C_n_64,S_C_n_65,S_C_n_66,p_4_out[3:2]}),
        .\currentRdLineBuffer_reg[1]_3 ({S_C_n_77,S_C_n_78,S_C_n_79,S_C_n_80,S_C_n_81,S_C_n_82,S_C_n_83,S_C_n_84}),
        .gray_tvalid(gray_tvalid),
        .\mulData2[0][9]_i_13 (grayPixel),
        .out_data({out_data[71:40],out_data[24:16],out_data[8],out_data[0]}),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(S_C_n_0),
        .sobel_tvalid(sobel_tvalid),
        .\totalPixelCounter_reg[4]_0 (totalPixelCounter11_out));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module base_axis_sobel_0_2_fifo
   (S,
    Q,
    \out_data_reg[4]_0 ,
    \out_data_reg[6]_0 ,
    \out_data_reg[9]_0 ,
    \out_data_reg[13]_0 ,
    DI,
    \out_data_reg[15]_0 ,
    out_tvalid,
    s_axis_tready,
    \out_data_reg[21]_0 ,
    \out_data_reg[20]_0 ,
    \out_data_reg[23]_0 ,
    \out_data_reg[22]_0 ,
    \out_data_reg[21]_1 ,
    \out_data_reg[20]_1 ,
    \out_data_reg[22]_1 ,
    \out_data_reg[4]_1 ,
    \out_data_reg[7]_0 ,
    \out_data_reg[14]_0 ,
    \out_data_reg[13]_1 ,
    \out_data_reg[14]_1 ,
    \out_data_reg[0]_0 ,
    \out_data_reg[2]_0 ,
    \out_data_reg[6]_1 ,
    \out_data_reg[7]_1 ,
    \out_data_reg[15]_1 ,
    m_axis_tlast,
    read_while_write_p1_reg_0,
    s_axi_aclk,
    O,
    \multOp_inferred__0/i___24_carry__0 ,
    \multOp_inferred__0/i___24_carry__0_0 ,
    CO,
    \multOp_inferred__1/i___27_carry__2 ,
    m_axis_tready,
    s_axis_tvalid,
    grayPixel0_carry__2,
    multOp__25_carry__0,
    multOp__25_carry__1,
    \multOp_inferred__1/i___27_carry__0 ,
    multOp__25_carry__0_0,
    \multOp_inferred__1/i___27_carry__0_0 ,
    s_axis_tlast,
    s_axis_tdata);
  output [3:0]S;
  output [23:0]Q;
  output [3:0]\out_data_reg[4]_0 ;
  output [1:0]\out_data_reg[6]_0 ;
  output [2:0]\out_data_reg[9]_0 ;
  output [3:0]\out_data_reg[13]_0 ;
  output [3:0]DI;
  output [0:0]\out_data_reg[15]_0 ;
  output out_tvalid;
  output s_axis_tready;
  output [0:0]\out_data_reg[21]_0 ;
  output [2:0]\out_data_reg[20]_0 ;
  output [2:0]\out_data_reg[23]_0 ;
  output [3:0]\out_data_reg[22]_0 ;
  output [2:0]\out_data_reg[21]_1 ;
  output [1:0]\out_data_reg[20]_1 ;
  output [0:0]\out_data_reg[22]_1 ;
  output [2:0]\out_data_reg[4]_1 ;
  output [2:0]\out_data_reg[7]_0 ;
  output [3:0]\out_data_reg[14]_0 ;
  output [2:0]\out_data_reg[13]_1 ;
  output [3:0]\out_data_reg[14]_1 ;
  output [0:0]\out_data_reg[0]_0 ;
  output [1:0]\out_data_reg[2]_0 ;
  output [3:0]\out_data_reg[6]_1 ;
  output [0:0]\out_data_reg[7]_1 ;
  output [1:0]\out_data_reg[15]_1 ;
  output m_axis_tlast;
  input read_while_write_p1_reg_0;
  input s_axi_aclk;
  input [1:0]O;
  input [3:0]\multOp_inferred__0/i___24_carry__0 ;
  input [0:0]\multOp_inferred__0/i___24_carry__0_0 ;
  input [0:0]CO;
  input [0:0]\multOp_inferred__1/i___27_carry__2 ;
  input m_axis_tready;
  input s_axis_tvalid;
  input [0:0]grayPixel0_carry__2;
  input [2:0]multOp__25_carry__0;
  input [0:0]multOp__25_carry__1;
  input [1:0]\multOp_inferred__1/i___27_carry__0 ;
  input [0:0]multOp__25_carry__0_0;
  input [1:0]\multOp_inferred__1/i___27_carry__0_0 ;
  input s_axis_tlast;
  input [23:0]s_axis_tdata;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [1:0]O;
  wire [23:0]Q;
  wire [3:0]S;
  wire [3:0]count;
  wire [3:0]count_p1;
  wire [0:0]grayPixel0_carry__2;
  wire grayValid_i_2_n_0;
  wire [3:0]index;
  wire \index[0]__0_i_1_n_0 ;
  wire \index[0]_i_1_n_0 ;
  wire \index[1]__0_i_1_n_0 ;
  wire \index[1]_i_1_n_0 ;
  wire \index[2]__0_i_1_n_0 ;
  wire \index[2]_i_1_n_0 ;
  wire \index[3]__0_i_2_n_0 ;
  wire \index[3]_i_3_n_0 ;
  wire [3:0]index__0;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [2:0]multOp__25_carry__0;
  wire [0:0]multOp__25_carry__0_0;
  wire [0:0]multOp__25_carry__1;
  wire [3:0]\multOp_inferred__0/i___24_carry__0 ;
  wire [0:0]\multOp_inferred__0/i___24_carry__0_0 ;
  wire [1:0]\multOp_inferred__1/i___27_carry__0 ;
  wire [1:0]\multOp_inferred__1/i___27_carry__0_0 ;
  wire [0:0]\multOp_inferred__1/i___27_carry__2 ;
  wire [23:0]out_data0;
  wire [0:0]\out_data_reg[0]_0 ;
  wire [3:0]\out_data_reg[13]_0 ;
  wire [2:0]\out_data_reg[13]_1 ;
  wire [3:0]\out_data_reg[14]_0 ;
  wire [3:0]\out_data_reg[14]_1 ;
  wire [0:0]\out_data_reg[15]_0 ;
  wire [1:0]\out_data_reg[15]_1 ;
  wire [2:0]\out_data_reg[20]_0 ;
  wire [1:0]\out_data_reg[20]_1 ;
  wire [0:0]\out_data_reg[21]_0 ;
  wire [2:0]\out_data_reg[21]_1 ;
  wire [3:0]\out_data_reg[22]_0 ;
  wire [0:0]\out_data_reg[22]_1 ;
  wire [2:0]\out_data_reg[23]_0 ;
  wire [1:0]\out_data_reg[2]_0 ;
  wire [3:0]\out_data_reg[4]_0 ;
  wire [2:0]\out_data_reg[4]_1 ;
  wire [1:0]\out_data_reg[6]_0 ;
  wire [3:0]\out_data_reg[6]_1 ;
  wire [2:0]\out_data_reg[7]_0 ;
  wire [0:0]\out_data_reg[7]_1 ;
  wire [2:0]\out_data_reg[9]_0 ;
  wire out_tlast0;
  wire out_tvalid;
  wire p_1_in;
  wire p_4_in;
  wire read_while_write_p1;
  wire read_while_write_p10;
  wire read_while_write_p1_reg_0;
  wire s_axi_aclk;
  wire [23:0]s_axis_tdata;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire s_axis_tready_INST_0_i_1_n_0;
  wire s_axis_tready_INST_0_i_3_n_0;
  wire s_axis_tvalid;
  wire tlast_reg_0_15_0_0_i_1_n_0;
  wire tlast_reg_0_15_0_0_i_2_n_0;
  wire tlast_reg_0_15_0_0_i_3_n_0;
  wire tlast_reg_0_15_0_0_i_4_n_0;
  wire [3:1]NLW_grayPixel0_carry__2_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_grayPixel0_carry__2_i_1_O_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_15_6_11_DOD_UNCONNECTED;
  wire NLW_tlast_reg_0_15_0_0_SPO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \count_p1[0]_i_1 
       (.I0(index__0[0]),
        .I1(index[0]),
        .O(count[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \count_p1[1]_i_1 
       (.I0(index[0]),
        .I1(index__0[0]),
        .I2(index[1]),
        .I3(index__0[1]),
        .O(count[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h96669996)) 
    \count_p1[3]_i_1 
       (.I0(index__0[3]),
        .I1(index[3]),
        .I2(index__0[2]),
        .I3(s_axis_tready_INST_0_i_3_n_0),
        .I4(index[2]),
        .O(count[3]));
  FDRE \count_p1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(count[0]),
        .Q(count_p1[0]),
        .R(read_while_write_p1_reg_0));
  FDRE \count_p1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(count[1]),
        .Q(count_p1[1]),
        .R(read_while_write_p1_reg_0));
  FDRE \count_p1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(count[2]),
        .Q(count_p1[2]),
        .R(read_while_write_p1_reg_0));
  FDRE \count_p1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(count[3]),
        .Q(count_p1[3]),
        .R(read_while_write_p1_reg_0));
  CARRY4 grayPixel0_carry__2_i_1
       (.CI(grayPixel0_carry__2),
        .CO({NLW_grayPixel0_carry__2_i_1_CO_UNCONNECTED[3:1],\out_data_reg[21]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_grayPixel0_carry__2_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry_i_4
       (.I0(Q[0]),
        .I1(Q[16]),
        .O(\out_data_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFE0000FFFEFFFE)) 
    grayValid_i_1
       (.I0(count_p1[0]),
        .I1(count_p1[2]),
        .I2(count_p1[1]),
        .I3(count_p1[3]),
        .I4(grayValid_i_2_n_0),
        .I5(s_axis_tready_INST_0_i_1_n_0),
        .O(out_tvalid));
  LUT6 #(
    .INIT(64'hBABEEFFFEFFFBABE)) 
    grayValid_i_2
       (.I0(count[2]),
        .I1(index[0]),
        .I2(index__0[0]),
        .I3(read_while_write_p1),
        .I4(index[1]),
        .I5(index__0[1]),
        .O(grayValid_i_2_n_0));
  LUT3 #(
    .INIT(8'hD4)) 
    i___24_carry__0_i_1
       (.I0(Q[6]),
        .I1(\multOp_inferred__0/i___24_carry__0_0 ),
        .I2(Q[4]),
        .O(\out_data_reg[6]_1 [3]));
  LUT3 #(
    .INIT(8'hD4)) 
    i___24_carry__0_i_2
       (.I0(Q[5]),
        .I1(\multOp_inferred__0/i___24_carry__0 [3]),
        .I2(Q[3]),
        .O(\out_data_reg[6]_1 [2]));
  LUT3 #(
    .INIT(8'hD4)) 
    i___24_carry__0_i_3
       (.I0(Q[4]),
        .I1(\multOp_inferred__0/i___24_carry__0 [2]),
        .I2(Q[2]),
        .O(\out_data_reg[6]_1 [1]));
  LUT3 #(
    .INIT(8'hD4)) 
    i___24_carry__0_i_4
       (.I0(Q[3]),
        .I1(\multOp_inferred__0/i___24_carry__0 [1]),
        .I2(Q[1]),
        .O(\out_data_reg[6]_1 [0]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    i___24_carry__0_i_5
       (.I0(Q[4]),
        .I1(\multOp_inferred__0/i___24_carry__0_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(CO),
        .I5(Q[5]),
        .O(\out_data_reg[4]_0 [3]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    i___24_carry__0_i_6
       (.I0(Q[3]),
        .I1(\multOp_inferred__0/i___24_carry__0 [3]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\multOp_inferred__0/i___24_carry__0_0 ),
        .I5(Q[4]),
        .O(\out_data_reg[4]_0 [2]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    i___24_carry__0_i_7
       (.I0(Q[2]),
        .I1(\multOp_inferred__0/i___24_carry__0 [2]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\multOp_inferred__0/i___24_carry__0 [3]),
        .I5(Q[3]),
        .O(\out_data_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    i___24_carry__0_i_8
       (.I0(Q[1]),
        .I1(\multOp_inferred__0/i___24_carry__0 [1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(\multOp_inferred__0/i___24_carry__0 [2]),
        .I5(Q[2]),
        .O(\out_data_reg[4]_0 [0]));
  LUT3 #(
    .INIT(8'hD4)) 
    i___24_carry__1_i_1
       (.I0(Q[7]),
        .I1(CO),
        .I2(Q[5]),
        .O(\out_data_reg[7]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    i___24_carry__1_i_2
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\out_data_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'h8E71)) 
    i___24_carry__1_i_3
       (.I0(Q[5]),
        .I1(CO),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(\out_data_reg[6]_0 [0]));
  LUT3 #(
    .INIT(8'hD4)) 
    i___24_carry_i_1
       (.I0(Q[2]),
        .I1(\multOp_inferred__0/i___24_carry__0 [0]),
        .I2(Q[0]),
        .O(\out_data_reg[2]_0 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i___24_carry_i_2
       (.I0(Q[2]),
        .I1(\multOp_inferred__0/i___24_carry__0 [0]),
        .I2(Q[0]),
        .O(\out_data_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    i___24_carry_i_4
       (.I0(Q[0]),
        .I1(\multOp_inferred__0/i___24_carry__0 [0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\multOp_inferred__0/i___24_carry__0 [1]),
        .I5(Q[1]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h69966969)) 
    i___24_carry_i_5
       (.I0(Q[2]),
        .I1(\multOp_inferred__0/i___24_carry__0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(O[1]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h2DD2)) 
    i___24_carry_i_6
       (.I0(Q[0]),
        .I1(O[0]),
        .I2(O[1]),
        .I3(Q[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    i___24_carry_i_7
       (.I0(Q[0]),
        .I1(O[0]),
        .O(S[0]));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___27_carry__0_i_1
       (.I0(Q[13]),
        .I1(\multOp_inferred__1/i___27_carry__0_0 [0]),
        .I2(Q[10]),
        .O(\out_data_reg[13]_1 [2]));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___27_carry__0_i_2
       (.I0(Q[12]),
        .I1(\multOp_inferred__1/i___27_carry__0 [1]),
        .I2(Q[9]),
        .O(\out_data_reg[13]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i___27_carry__0_i_3
       (.I0(Q[9]),
        .I1(Q[12]),
        .I2(\multOp_inferred__1/i___27_carry__0 [1]),
        .O(\out_data_reg[13]_1 [0]));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___27_carry__0_i_4
       (.I0(Q[14]),
        .I1(\multOp_inferred__1/i___27_carry__0_0 [1]),
        .I2(Q[11]),
        .I3(\out_data_reg[13]_1 [2]),
        .O(\out_data_reg[14]_0 [3]));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___27_carry__0_i_5
       (.I0(Q[13]),
        .I1(\multOp_inferred__1/i___27_carry__0_0 [0]),
        .I2(Q[10]),
        .I3(\out_data_reg[13]_1 [1]),
        .O(\out_data_reg[14]_0 [2]));
  (* HLUTNM = "lutpair3" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    i___27_carry__0_i_6
       (.I0(Q[12]),
        .I1(\multOp_inferred__1/i___27_carry__0 [1]),
        .I2(Q[9]),
        .I3(\multOp_inferred__1/i___27_carry__0 [0]),
        .I4(Q[11]),
        .O(\out_data_reg[14]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    i___27_carry__0_i_7
       (.I0(Q[11]),
        .I1(\multOp_inferred__1/i___27_carry__0 [0]),
        .I2(Q[8]),
        .O(\out_data_reg[14]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    i___27_carry__1_i_1
       (.I0(Q[14]),
        .I1(\multOp_inferred__1/i___27_carry__2 ),
        .O(DI[3]));
  LUT2 #(
    .INIT(4'h2)) 
    i___27_carry__1_i_2
       (.I0(Q[13]),
        .I1(\multOp_inferred__1/i___27_carry__2 ),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'hB2)) 
    i___27_carry__1_i_3
       (.I0(Q[15]),
        .I1(\multOp_inferred__1/i___27_carry__2 ),
        .I2(Q[12]),
        .O(DI[1]));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___27_carry__1_i_4
       (.I0(Q[14]),
        .I1(\multOp_inferred__1/i___27_carry__0_0 [1]),
        .I2(Q[11]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'hE1)) 
    i___27_carry__1_i_5
       (.I0(Q[14]),
        .I1(\multOp_inferred__1/i___27_carry__2 ),
        .I2(Q[15]),
        .O(\out_data_reg[14]_1 [3]));
  LUT3 #(
    .INIT(8'hE1)) 
    i___27_carry__1_i_6
       (.I0(Q[13]),
        .I1(\multOp_inferred__1/i___27_carry__2 ),
        .I2(Q[14]),
        .O(\out_data_reg[14]_1 [2]));
  LUT4 #(
    .INIT(16'h7E81)) 
    i___27_carry__1_i_7
       (.I0(Q[12]),
        .I1(Q[15]),
        .I2(\multOp_inferred__1/i___27_carry__2 ),
        .I3(Q[13]),
        .O(\out_data_reg[14]_1 [1]));
  LUT4 #(
    .INIT(16'h9669)) 
    i___27_carry__1_i_8
       (.I0(DI[0]),
        .I1(\multOp_inferred__1/i___27_carry__2 ),
        .I2(Q[15]),
        .I3(Q[12]),
        .O(\out_data_reg[14]_1 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    i___27_carry__2_i_1
       (.I0(Q[15]),
        .I1(\multOp_inferred__1/i___27_carry__2 ),
        .O(\out_data_reg[15]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1
       (.I0(Q[7]),
        .I1(Q[5]),
        .O(\out_data_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__2
       (.I0(Q[13]),
        .I1(Q[15]),
        .O(\out_data_reg[13]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2
       (.I0(Q[6]),
        .I1(Q[4]),
        .O(\out_data_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__2
       (.I0(Q[12]),
        .I1(Q[14]),
        .O(\out_data_reg[13]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3
       (.I0(Q[5]),
        .I1(Q[3]),
        .O(\out_data_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__2
       (.I0(Q[11]),
        .I1(Q[13]),
        .O(\out_data_reg[13]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__1
       (.I0(Q[10]),
        .I1(Q[12]),
        .O(\out_data_reg[13]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(Q[15]),
        .O(\out_data_reg[15]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(Q[14]),
        .O(\out_data_reg[15]_1 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1
       (.I0(Q[4]),
        .I1(Q[2]),
        .O(\out_data_reg[4]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__2
       (.I0(Q[9]),
        .I1(Q[11]),
        .O(\out_data_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2
       (.I0(Q[3]),
        .I1(Q[1]),
        .O(\out_data_reg[4]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__2
       (.I0(Q[8]),
        .I1(Q[10]),
        .O(\out_data_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(\out_data_reg[4]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__0
       (.I0(Q[9]),
        .O(\out_data_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \index[0]__0_i_1 
       (.I0(index__0[0]),
        .O(\index[0]__0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \index[0]_i_1 
       (.I0(index[0]),
        .O(\index[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \index[1]__0_i_1 
       (.I0(index__0[0]),
        .I1(index__0[1]),
        .O(\index[1]__0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \index[1]_i_1 
       (.I0(index[0]),
        .I1(index[1]),
        .O(\index[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \index[2]__0_i_1 
       (.I0(index__0[2]),
        .I1(index__0[1]),
        .I2(index__0[0]),
        .O(\index[2]__0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \index[2]_i_1 
       (.I0(index[2]),
        .I1(index[1]),
        .I2(index[0]),
        .O(\index[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \index[3]__0_i_1 
       (.I0(m_axis_tready),
        .I1(out_tvalid),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \index[3]__0_i_2 
       (.I0(index__0[3]),
        .I1(index__0[0]),
        .I2(index__0[1]),
        .I3(index__0[2]),
        .O(\index[3]__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \index[3]_i_2 
       (.I0(s_axis_tvalid),
        .I1(s_axis_tready),
        .O(p_4_in));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \index[3]_i_3 
       (.I0(index[3]),
        .I1(index[0]),
        .I2(index[1]),
        .I3(index[2]),
        .O(\index[3]_i_3_n_0 ));
  FDRE \index_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_4_in),
        .D(\index[0]_i_1_n_0 ),
        .Q(index[0]),
        .R(read_while_write_p1_reg_0));
  FDRE \index_reg[0]__0 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(\index[0]__0_i_1_n_0 ),
        .Q(index__0[0]),
        .R(read_while_write_p1_reg_0));
  FDRE \index_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_4_in),
        .D(\index[1]_i_1_n_0 ),
        .Q(index[1]),
        .R(read_while_write_p1_reg_0));
  FDRE \index_reg[1]__0 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(\index[1]__0_i_1_n_0 ),
        .Q(index__0[1]),
        .R(read_while_write_p1_reg_0));
  FDRE \index_reg[2] 
       (.C(s_axi_aclk),
        .CE(p_4_in),
        .D(\index[2]_i_1_n_0 ),
        .Q(index[2]),
        .R(read_while_write_p1_reg_0));
  FDRE \index_reg[2]__0 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(\index[2]__0_i_1_n_0 ),
        .Q(index__0[2]),
        .R(read_while_write_p1_reg_0));
  FDRE \index_reg[3] 
       (.C(s_axi_aclk),
        .CE(p_4_in),
        .D(\index[3]_i_3_n_0 ),
        .Q(index[3]),
        .R(read_while_write_p1_reg_0));
  FDRE \index_reg[3]__0 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(\index[3]__0_i_2_n_0 ),
        .Q(index__0[3]),
        .R(read_while_write_p1_reg_0));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    multOp__25_carry__0_i_1
       (.I0(Q[21]),
        .I1(multOp__25_carry__0[2]),
        .I2(Q[18]),
        .O(\out_data_reg[21]_1 [2]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    multOp__25_carry__0_i_2
       (.I0(Q[20]),
        .I1(multOp__25_carry__0[1]),
        .I2(Q[17]),
        .O(\out_data_reg[21]_1 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    multOp__25_carry__0_i_3
       (.I0(Q[17]),
        .I1(Q[20]),
        .I2(multOp__25_carry__0[1]),
        .O(\out_data_reg[21]_1 [0]));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    multOp__25_carry__0_i_4
       (.I0(Q[22]),
        .I1(multOp__25_carry__0_0),
        .I2(Q[19]),
        .I3(\out_data_reg[21]_1 [2]),
        .O(\out_data_reg[22]_0 [3]));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    multOp__25_carry__0_i_5
       (.I0(Q[21]),
        .I1(multOp__25_carry__0[2]),
        .I2(Q[18]),
        .I3(\out_data_reg[21]_1 [1]),
        .O(\out_data_reg[22]_0 [2]));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    multOp__25_carry__0_i_6
       (.I0(Q[20]),
        .I1(multOp__25_carry__0[1]),
        .I2(Q[17]),
        .I3(multOp__25_carry__0[0]),
        .I4(Q[19]),
        .O(\out_data_reg[22]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    multOp__25_carry__0_i_7
       (.I0(Q[19]),
        .I1(multOp__25_carry__0[0]),
        .I2(Q[16]),
        .O(\out_data_reg[22]_0 [0]));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    multOp__25_carry__1_i_1
       (.I0(Q[22]),
        .I1(multOp__25_carry__0_0),
        .I2(Q[19]),
        .O(\out_data_reg[22]_1 ));
  LUT4 #(
    .INIT(16'h17E8)) 
    multOp__25_carry__1_i_2
       (.I0(Q[20]),
        .I1(multOp__25_carry__1),
        .I2(Q[23]),
        .I3(Q[21]),
        .O(\out_data_reg[20]_1 [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    multOp__25_carry__1_i_3
       (.I0(\out_data_reg[22]_1 ),
        .I1(multOp__25_carry__1),
        .I2(Q[23]),
        .I3(Q[20]),
        .O(\out_data_reg[20]_1 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    multOp_carry__0_i_1
       (.I0(Q[23]),
        .I1(Q[21]),
        .O(\out_data_reg[23]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    multOp_carry__0_i_2
       (.I0(Q[22]),
        .I1(Q[20]),
        .O(\out_data_reg[23]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    multOp_carry__0_i_3
       (.I0(Q[21]),
        .I1(Q[19]),
        .O(\out_data_reg[23]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    multOp_carry_i_1
       (.I0(Q[20]),
        .I1(Q[18]),
        .O(\out_data_reg[20]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    multOp_carry_i_2
       (.I0(Q[19]),
        .I1(Q[17]),
        .O(\out_data_reg[20]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    multOp_carry_i_3
       (.I0(Q[18]),
        .I1(Q[16]),
        .O(\out_data_reg[20]_0 [0]));
  FDRE \out_data_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data0[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \out_data_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data0[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \out_data_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data0[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \out_data_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data0[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \out_data_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data0[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \out_data_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data0[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \out_data_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data0[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \out_data_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data0[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \out_data_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data0[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \out_data_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data0[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \out_data_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data0[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \out_data_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data0[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \out_data_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data0[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \out_data_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data0[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \out_data_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data0[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \out_data_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data0[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \out_data_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data0[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \out_data_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data0[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \out_data_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data0[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \out_data_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data0[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \out_data_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data0[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \out_data_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data0[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \out_data_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data0[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \out_data_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data0[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE out_tlast_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_tlast0),
        .Q(m_axis_tlast),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "U0/F/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_15_0_5
       (.ADDRA({1'b0,tlast_reg_0_15_0_0_i_4_n_0,tlast_reg_0_15_0_0_i_3_n_0,tlast_reg_0_15_0_0_i_2_n_0,tlast_reg_0_15_0_0_i_1_n_0}),
        .ADDRB({1'b0,tlast_reg_0_15_0_0_i_4_n_0,tlast_reg_0_15_0_0_i_3_n_0,tlast_reg_0_15_0_0_i_2_n_0,tlast_reg_0_15_0_0_i_1_n_0}),
        .ADDRC({1'b0,tlast_reg_0_15_0_0_i_4_n_0,tlast_reg_0_15_0_0_i_3_n_0,tlast_reg_0_15_0_0_i_2_n_0,tlast_reg_0_15_0_0_i_1_n_0}),
        .ADDRD({1'b0,index}),
        .DIA(s_axis_tdata[1:0]),
        .DIB(s_axis_tdata[3:2]),
        .DIC(s_axis_tdata[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(out_data0[1:0]),
        .DOB(out_data0[3:2]),
        .DOC(out_data0[5:4]),
        .DOD(NLW_ram_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(s_axi_aclk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "U0/F/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_15_12_17
       (.ADDRA({1'b0,tlast_reg_0_15_0_0_i_4_n_0,tlast_reg_0_15_0_0_i_3_n_0,tlast_reg_0_15_0_0_i_2_n_0,tlast_reg_0_15_0_0_i_1_n_0}),
        .ADDRB({1'b0,tlast_reg_0_15_0_0_i_4_n_0,tlast_reg_0_15_0_0_i_3_n_0,tlast_reg_0_15_0_0_i_2_n_0,tlast_reg_0_15_0_0_i_1_n_0}),
        .ADDRC({1'b0,tlast_reg_0_15_0_0_i_4_n_0,tlast_reg_0_15_0_0_i_3_n_0,tlast_reg_0_15_0_0_i_2_n_0,tlast_reg_0_15_0_0_i_1_n_0}),
        .ADDRD({1'b0,index}),
        .DIA(s_axis_tdata[13:12]),
        .DIB(s_axis_tdata[15:14]),
        .DIC(s_axis_tdata[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(out_data0[13:12]),
        .DOB(out_data0[15:14]),
        .DOC(out_data0[17:16]),
        .DOD(NLW_ram_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(s_axi_aclk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "U0/F/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_15_18_23
       (.ADDRA({1'b0,tlast_reg_0_15_0_0_i_4_n_0,tlast_reg_0_15_0_0_i_3_n_0,tlast_reg_0_15_0_0_i_2_n_0,tlast_reg_0_15_0_0_i_1_n_0}),
        .ADDRB({1'b0,tlast_reg_0_15_0_0_i_4_n_0,tlast_reg_0_15_0_0_i_3_n_0,tlast_reg_0_15_0_0_i_2_n_0,tlast_reg_0_15_0_0_i_1_n_0}),
        .ADDRC({1'b0,tlast_reg_0_15_0_0_i_4_n_0,tlast_reg_0_15_0_0_i_3_n_0,tlast_reg_0_15_0_0_i_2_n_0,tlast_reg_0_15_0_0_i_1_n_0}),
        .ADDRD({1'b0,index}),
        .DIA(s_axis_tdata[19:18]),
        .DIB(s_axis_tdata[21:20]),
        .DIC(s_axis_tdata[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(out_data0[19:18]),
        .DOB(out_data0[21:20]),
        .DOC(out_data0[23:22]),
        .DOD(NLW_ram_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(s_axi_aclk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "U0/F/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_15_6_11
       (.ADDRA({1'b0,tlast_reg_0_15_0_0_i_4_n_0,tlast_reg_0_15_0_0_i_3_n_0,tlast_reg_0_15_0_0_i_2_n_0,tlast_reg_0_15_0_0_i_1_n_0}),
        .ADDRB({1'b0,tlast_reg_0_15_0_0_i_4_n_0,tlast_reg_0_15_0_0_i_3_n_0,tlast_reg_0_15_0_0_i_2_n_0,tlast_reg_0_15_0_0_i_1_n_0}),
        .ADDRC({1'b0,tlast_reg_0_15_0_0_i_4_n_0,tlast_reg_0_15_0_0_i_3_n_0,tlast_reg_0_15_0_0_i_2_n_0,tlast_reg_0_15_0_0_i_1_n_0}),
        .ADDRD({1'b0,index}),
        .DIA(s_axis_tdata[7:6]),
        .DIB(s_axis_tdata[9:8]),
        .DIC(s_axis_tdata[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(out_data0[7:6]),
        .DOB(out_data0[9:8]),
        .DOC(out_data0[11:10]),
        .DOD(NLW_ram_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(s_axi_aclk),
        .WE(1'b1));
  LUT4 #(
    .INIT(16'h8000)) 
    read_while_write_p1_i_1
       (.I0(m_axis_tready),
        .I1(out_tvalid),
        .I2(s_axis_tvalid),
        .I3(s_axis_tready),
        .O(read_while_write_p10));
  FDRE read_while_write_p1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_while_write_p10),
        .Q(read_while_write_p1),
        .R(read_while_write_p1_reg_0));
  LUT6 #(
    .INIT(64'hFFEBBEFFFFFFFFFF)) 
    s_axis_tready_INST_0
       (.I0(s_axis_tready_INST_0_i_1_n_0),
        .I1(index__0[1]),
        .I2(index[1]),
        .I3(index__0[0]),
        .I4(index[0]),
        .I5(count[2]),
        .O(s_axis_tready));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    s_axis_tready_INST_0_i_1
       (.I0(index[2]),
        .I1(s_axis_tready_INST_0_i_3_n_0),
        .I2(index__0[2]),
        .I3(index[3]),
        .I4(index__0[3]),
        .O(s_axis_tready_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h75108AEF8AEF7510)) 
    s_axis_tready_INST_0_i_2
       (.I0(index[1]),
        .I1(index[0]),
        .I2(index__0[0]),
        .I3(index__0[1]),
        .I4(index[2]),
        .I5(index__0[2]),
        .O(count[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h08AE)) 
    s_axis_tready_INST_0_i_3
       (.I0(index__0[1]),
        .I1(index__0[0]),
        .I2(index[0]),
        .I3(index[1]),
        .O(s_axis_tready_INST_0_i_3_n_0));
  (* RTL_RAM_BITS = "16" *) 
  (* RTL_RAM_NAME = "U0/F/tlast" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    tlast_reg_0_15_0_0
       (.A0(index[0]),
        .A1(index[1]),
        .A2(index[2]),
        .A3(index[3]),
        .A4(1'b0),
        .D(s_axis_tlast),
        .DPO(out_tlast0),
        .DPRA0(tlast_reg_0_15_0_0_i_1_n_0),
        .DPRA1(tlast_reg_0_15_0_0_i_2_n_0),
        .DPRA2(tlast_reg_0_15_0_0_i_3_n_0),
        .DPRA3(tlast_reg_0_15_0_0_i_4_n_0),
        .DPRA4(1'b0),
        .SPO(NLW_tlast_reg_0_15_0_0_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'h78)) 
    tlast_reg_0_15_0_0_i_1
       (.I0(m_axis_tready),
        .I1(out_tvalid),
        .I2(index__0[0]),
        .O(tlast_reg_0_15_0_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    tlast_reg_0_15_0_0_i_2
       (.I0(m_axis_tready),
        .I1(out_tvalid),
        .I2(index__0[0]),
        .I3(index__0[1]),
        .O(tlast_reg_0_15_0_0_i_2_n_0));
  LUT5 #(
    .INIT(32'h78F0F0F0)) 
    tlast_reg_0_15_0_0_i_3
       (.I0(m_axis_tready),
        .I1(out_tvalid),
        .I2(index__0[2]),
        .I3(index__0[1]),
        .I4(index__0[0]),
        .O(tlast_reg_0_15_0_0_i_3_n_0));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0F0)) 
    tlast_reg_0_15_0_0_i_4
       (.I0(m_axis_tready),
        .I1(out_tvalid),
        .I2(index__0[3]),
        .I3(index__0[0]),
        .I4(index__0[1]),
        .I5(index__0[2]),
        .O(tlast_reg_0_15_0_0_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "line_buffer" *) 
module base_axis_sobel_0_2_line_buffer
   (\currentRdLineBuffer_reg[1] ,
    \currentRdLineBuffer_reg[1]_0 ,
    \currentRdLineBuffer_reg[1]_1 ,
    D,
    \currentRdLineBuffer_reg[1]_2 ,
    \currentRdLineBuffer_reg[1]_3 ,
    \currentRdLineBuffer_reg[1]_4 ,
    \currentRdLineBuffer_reg[1]_5 ,
    \currentRdLineBuffer_reg[1]_6 ,
    \currentRdLineBuffer_reg[1]_7 ,
    out_data0__0,
    out_data,
    out_data00_out,
    out_data02_out,
    SR,
    s_axi_aclk,
    \mulData2_reg[1][6] ,
    \mulData2_reg[1][5] ,
    \mulData2_reg[1][6]_0 ,
    \mulData2_reg[0][5] ,
    \mulData2_reg[0][4] ,
    \mulData2_reg[0][5]_0 ,
    \mulData2_reg[0][5]_1 ,
    \mulData1_reg[6][3] ,
    \mulData1_reg[6][2] ,
    \mulData1_reg[6][4] ,
    \gx_sum0[-1111111109] ,
    \gx_sum0[-1111111109]_0 ,
    currentRdLineBuffer,
    \gx_sum0[-1111111109]_1 ,
    \gx_sum0[-1111111106] ,
    \gx_sum0[-1111111106]_0 ,
    \gx_sum0[-1111111106]_1 ,
    \mulData2_reg[1][6]_1 ,
    \mulData2_reg[1][6]_2 ,
    \mulData2_reg[1][6]_3 ,
    \mulData2_reg[1][6]_4 ,
    \mulData2_reg[1][6]_5 ,
    \mulData2_reg[1][6]_6 ,
    \mulData2_reg[1][6]_7 ,
    \mulData2_reg[1][6]_8 ,
    \mulData2_reg[1][6]_9 ,
    \mulData2_reg[1][10] ,
    \mulData2_reg[1][10]_0 ,
    \mulData2_reg[1][10]_1 ,
    \mulData2_reg[1][10]_2 ,
    \mulData2_reg[1][10]_3 ,
    \mulData2_reg[1][10]_4 ,
    \mulData2_reg[0][6] ,
    \gy_sum0[-1111111111] ,
    \gy_sum0[-1111111111]_0 ,
    \gy_sum0[-1111111111]_1 ,
    \gy_sum0[-1111111110] ,
    \gy_sum0[-1111111110]_0 ,
    \gy_sum0[-1111111110]_1 ,
    \mulData2_reg[0][5]_2 ,
    \mulData2_reg[0][5]_3 ,
    \mulData2_reg[0][5]_4 ,
    \mulData2_reg[0][5]_5 ,
    \mulData2_reg[0][5]_6 ,
    \mulData2_reg[0][5]_7 ,
    \mulData2_reg[0][9] ,
    \mulData2_reg[0][9]_0 ,
    \mulData2_reg[0][9]_1 ,
    \mulData2_reg[0][9]_2 ,
    \mulData2_reg[0][9]_3 ,
    \mulData2_reg[0][9]_4 ,
    currentWrLineBuffer,
    gray_tvalid,
    E,
    \mulData2[0][9]_i_13_0 ,
    s_axi_aresetn);
  output [4:0]\currentRdLineBuffer_reg[1] ;
  output \currentRdLineBuffer_reg[1]_0 ;
  output \currentRdLineBuffer_reg[1]_1 ;
  output [4:0]D;
  output \currentRdLineBuffer_reg[1]_2 ;
  output \currentRdLineBuffer_reg[1]_3 ;
  output [3:0]\currentRdLineBuffer_reg[1]_4 ;
  output \currentRdLineBuffer_reg[1]_5 ;
  output \currentRdLineBuffer_reg[1]_6 ;
  output \currentRdLineBuffer_reg[1]_7 ;
  output [7:0]out_data0__0;
  output [0:0]out_data;
  output [7:0]out_data00_out;
  output [7:0]out_data02_out;
  input [0:0]SR;
  input s_axi_aclk;
  input \mulData2_reg[1][6] ;
  input \mulData2_reg[1][5] ;
  input \mulData2_reg[1][6]_0 ;
  input \mulData2_reg[0][5] ;
  input \mulData2_reg[0][4] ;
  input \mulData2_reg[0][5]_0 ;
  input \mulData2_reg[0][5]_1 ;
  input \mulData1_reg[6][3] ;
  input \mulData1_reg[6][2] ;
  input \mulData1_reg[6][4] ;
  input \gx_sum0[-1111111109] ;
  input \gx_sum0[-1111111109]_0 ;
  input [1:0]currentRdLineBuffer;
  input \gx_sum0[-1111111109]_1 ;
  input \gx_sum0[-1111111106] ;
  input \gx_sum0[-1111111106]_0 ;
  input \gx_sum0[-1111111106]_1 ;
  input \mulData2_reg[1][6]_1 ;
  input \mulData2_reg[1][6]_2 ;
  input \mulData2_reg[1][6]_3 ;
  input \mulData2_reg[1][6]_4 ;
  input \mulData2_reg[1][6]_5 ;
  input \mulData2_reg[1][6]_6 ;
  input \mulData2_reg[1][6]_7 ;
  input \mulData2_reg[1][6]_8 ;
  input \mulData2_reg[1][6]_9 ;
  input \mulData2_reg[1][10] ;
  input \mulData2_reg[1][10]_0 ;
  input \mulData2_reg[1][10]_1 ;
  input \mulData2_reg[1][10]_2 ;
  input \mulData2_reg[1][10]_3 ;
  input \mulData2_reg[1][10]_4 ;
  input \mulData2_reg[0][6] ;
  input \gy_sum0[-1111111111] ;
  input \gy_sum0[-1111111111]_0 ;
  input \gy_sum0[-1111111111]_1 ;
  input \gy_sum0[-1111111110] ;
  input \gy_sum0[-1111111110]_0 ;
  input \gy_sum0[-1111111110]_1 ;
  input \mulData2_reg[0][5]_2 ;
  input \mulData2_reg[0][5]_3 ;
  input \mulData2_reg[0][5]_4 ;
  input \mulData2_reg[0][5]_5 ;
  input \mulData2_reg[0][5]_6 ;
  input \mulData2_reg[0][5]_7 ;
  input \mulData2_reg[0][9] ;
  input \mulData2_reg[0][9]_0 ;
  input \mulData2_reg[0][9]_1 ;
  input \mulData2_reg[0][9]_2 ;
  input \mulData2_reg[0][9]_3 ;
  input \mulData2_reg[0][9]_4 ;
  input [1:0]currentWrLineBuffer;
  input gray_tvalid;
  input [0:0]E;
  input [7:0]\mulData2[0][9]_i_13_0 ;
  input s_axi_aresetn;

  wire [4:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire [1:0]currentRdLineBuffer;
  wire [4:0]\currentRdLineBuffer_reg[1] ;
  wire \currentRdLineBuffer_reg[1]_0 ;
  wire \currentRdLineBuffer_reg[1]_1 ;
  wire \currentRdLineBuffer_reg[1]_2 ;
  wire \currentRdLineBuffer_reg[1]_3 ;
  wire [3:0]\currentRdLineBuffer_reg[1]_4 ;
  wire \currentRdLineBuffer_reg[1]_5 ;
  wire \currentRdLineBuffer_reg[1]_6 ;
  wire \currentRdLineBuffer_reg[1]_7 ;
  wire [1:0]currentWrLineBuffer;
  wire gray_tvalid;
  wire \gx_sum0[-1111111106] ;
  wire \gx_sum0[-1111111106]_0 ;
  wire \gx_sum0[-1111111106]_1 ;
  wire \gx_sum0[-1111111106]_i_6_n_0 ;
  wire \gx_sum0[-1111111106]_i_7_n_0 ;
  wire \gx_sum0[-1111111106]_i_8_n_0 ;
  wire \gx_sum0[-1111111107]_i_12_n_0 ;
  wire \gx_sum0[-1111111107]_i_13_n_0 ;
  wire \gx_sum0[-1111111107]_i_14_n_0 ;
  wire \gx_sum0[-1111111108]_i_12_n_0 ;
  wire \gx_sum0[-1111111108]_i_13_n_0 ;
  wire \gx_sum0[-1111111108]_i_14_n_0 ;
  wire \gx_sum0[-1111111109] ;
  wire \gx_sum0[-1111111109]_0 ;
  wire \gx_sum0[-1111111109]_1 ;
  wire \gx_sum0[-1111111109]_i_6_n_0 ;
  wire \gx_sum0[-1111111109]_i_7_n_0 ;
  wire \gx_sum0[-1111111109]_i_8_n_0 ;
  wire \gx_sum0[-1111111110]_i_12_n_0 ;
  wire \gx_sum0[-1111111110]_i_13_n_0 ;
  wire \gx_sum0[-1111111110]_i_14_n_0 ;
  wire \gx_sum0[-1111111111]_i_12_n_0 ;
  wire \gx_sum0[-1111111111]_i_13_n_0 ;
  wire \gx_sum0[-1111111111]_i_14_n_0 ;
  wire \gy_sum0[-1111111106]_i_12_n_0 ;
  wire \gy_sum0[-1111111106]_i_13_n_0 ;
  wire \gy_sum0[-1111111106]_i_26_n_0 ;
  wire \gy_sum0[-1111111106]_i_27_n_0 ;
  wire \gy_sum0[-1111111106]_i_28_n_0 ;
  wire \gy_sum0[-1111111106]_i_29_n_0 ;
  wire \gy_sum0[-1111111107]_i_18_n_0 ;
  wire \gy_sum0[-1111111107]_i_19_n_0 ;
  wire \gy_sum0[-1111111107]_i_20_n_0 ;
  wire \gy_sum0[-1111111107]_i_21_n_0 ;
  wire \gy_sum0[-1111111107]_i_8_n_0 ;
  wire \gy_sum0[-1111111107]_i_9_n_0 ;
  wire \gy_sum0[-1111111108]_i_12_n_0 ;
  wire \gy_sum0[-1111111108]_i_13_n_0 ;
  wire \gy_sum0[-1111111108]_i_26_n_0 ;
  wire \gy_sum0[-1111111108]_i_27_n_0 ;
  wire \gy_sum0[-1111111108]_i_28_n_0 ;
  wire \gy_sum0[-1111111108]_i_29_n_0 ;
  wire \gy_sum0[-1111111109]_i_18_n_0 ;
  wire \gy_sum0[-1111111109]_i_19_n_0 ;
  wire \gy_sum0[-1111111109]_i_20_n_0 ;
  wire \gy_sum0[-1111111109]_i_21_n_0 ;
  wire \gy_sum0[-1111111109]_i_8_n_0 ;
  wire \gy_sum0[-1111111109]_i_9_n_0 ;
  wire \gy_sum0[-1111111110] ;
  wire \gy_sum0[-1111111110]_0 ;
  wire \gy_sum0[-1111111110]_1 ;
  wire \gy_sum0[-1111111110]_i_14_n_0 ;
  wire \gy_sum0[-1111111110]_i_15_n_0 ;
  wire \gy_sum0[-1111111110]_i_16_n_0 ;
  wire \gy_sum0[-1111111110]_i_17_n_0 ;
  wire \gy_sum0[-1111111110]_i_6_n_0 ;
  wire \gy_sum0[-1111111110]_i_7_n_0 ;
  wire \gy_sum0[-1111111111] ;
  wire \gy_sum0[-1111111111]_0 ;
  wire \gy_sum0[-1111111111]_1 ;
  wire lB_reg_r1_0_63_0_2_i_1__0_n_0;
  wire lB_reg_r1_0_63_0_2_n_0;
  wire lB_reg_r1_0_63_0_2_n_1;
  wire lB_reg_r1_0_63_0_2_n_2;
  wire lB_reg_r1_0_63_3_5_n_0;
  wire lB_reg_r1_0_63_3_5_n_1;
  wire lB_reg_r1_0_63_3_5_n_2;
  wire lB_reg_r1_0_63_6_6_n_0;
  wire lB_reg_r1_0_63_7_7_n_0;
  wire lB_reg_r1_128_191_0_2_i_1__0_n_0;
  wire lB_reg_r1_128_191_0_2_n_0;
  wire lB_reg_r1_128_191_0_2_n_1;
  wire lB_reg_r1_128_191_0_2_n_2;
  wire lB_reg_r1_128_191_3_5_n_0;
  wire lB_reg_r1_128_191_3_5_n_1;
  wire lB_reg_r1_128_191_3_5_n_2;
  wire lB_reg_r1_128_191_6_6_n_0;
  wire lB_reg_r1_128_191_7_7_n_0;
  wire lB_reg_r1_192_255_0_2_i_1__0_n_0;
  wire lB_reg_r1_192_255_0_2_n_0;
  wire lB_reg_r1_192_255_0_2_n_1;
  wire lB_reg_r1_192_255_0_2_n_2;
  wire lB_reg_r1_192_255_3_5_n_0;
  wire lB_reg_r1_192_255_3_5_n_1;
  wire lB_reg_r1_192_255_3_5_n_2;
  wire lB_reg_r1_192_255_6_6_n_0;
  wire lB_reg_r1_192_255_7_7_n_0;
  wire lB_reg_r1_256_319_0_2_i_1__0_n_0;
  wire lB_reg_r1_256_319_0_2_n_0;
  wire lB_reg_r1_256_319_0_2_n_1;
  wire lB_reg_r1_256_319_0_2_n_2;
  wire lB_reg_r1_256_319_3_5_n_0;
  wire lB_reg_r1_256_319_3_5_n_1;
  wire lB_reg_r1_256_319_3_5_n_2;
  wire lB_reg_r1_256_319_6_6_n_0;
  wire lB_reg_r1_256_319_7_7_n_0;
  wire lB_reg_r1_320_383_0_2_i_1__0_n_0;
  wire lB_reg_r1_320_383_0_2_n_0;
  wire lB_reg_r1_320_383_0_2_n_1;
  wire lB_reg_r1_320_383_0_2_n_2;
  wire lB_reg_r1_320_383_3_5_n_0;
  wire lB_reg_r1_320_383_3_5_n_1;
  wire lB_reg_r1_320_383_3_5_n_2;
  wire lB_reg_r1_320_383_6_6_n_0;
  wire lB_reg_r1_320_383_7_7_n_0;
  wire lB_reg_r1_384_447_0_2_i_1__0_n_0;
  wire lB_reg_r1_384_447_0_2_n_0;
  wire lB_reg_r1_384_447_0_2_n_1;
  wire lB_reg_r1_384_447_0_2_n_2;
  wire lB_reg_r1_384_447_3_5_n_0;
  wire lB_reg_r1_384_447_3_5_n_1;
  wire lB_reg_r1_384_447_3_5_n_2;
  wire lB_reg_r1_384_447_6_6_n_0;
  wire lB_reg_r1_384_447_7_7_n_0;
  wire lB_reg_r1_448_511_0_2_i_1__0_n_0;
  wire lB_reg_r1_448_511_0_2_n_0;
  wire lB_reg_r1_448_511_0_2_n_1;
  wire lB_reg_r1_448_511_0_2_n_2;
  wire lB_reg_r1_448_511_3_5_n_0;
  wire lB_reg_r1_448_511_3_5_n_1;
  wire lB_reg_r1_448_511_3_5_n_2;
  wire lB_reg_r1_448_511_6_6_n_0;
  wire lB_reg_r1_448_511_7_7_n_0;
  wire lB_reg_r1_512_575_0_2_i_1__0_n_0;
  wire lB_reg_r1_512_575_0_2_n_0;
  wire lB_reg_r1_512_575_0_2_n_1;
  wire lB_reg_r1_512_575_0_2_n_2;
  wire lB_reg_r1_512_575_3_5_n_0;
  wire lB_reg_r1_512_575_3_5_n_1;
  wire lB_reg_r1_512_575_3_5_n_2;
  wire lB_reg_r1_512_575_6_6_n_0;
  wire lB_reg_r1_512_575_7_7_n_0;
  wire lB_reg_r1_576_639_0_2_i_1__0_n_0;
  wire lB_reg_r1_576_639_0_2_n_0;
  wire lB_reg_r1_576_639_0_2_n_1;
  wire lB_reg_r1_576_639_0_2_n_2;
  wire lB_reg_r1_576_639_3_5_n_0;
  wire lB_reg_r1_576_639_3_5_n_1;
  wire lB_reg_r1_576_639_3_5_n_2;
  wire lB_reg_r1_576_639_6_6_n_0;
  wire lB_reg_r1_576_639_7_7_n_0;
  wire lB_reg_r1_640_703_0_2_i_1__0_n_0;
  wire lB_reg_r1_640_703_0_2_n_0;
  wire lB_reg_r1_640_703_0_2_n_1;
  wire lB_reg_r1_640_703_0_2_n_2;
  wire lB_reg_r1_640_703_3_5_n_0;
  wire lB_reg_r1_640_703_3_5_n_1;
  wire lB_reg_r1_640_703_3_5_n_2;
  wire lB_reg_r1_640_703_6_6_n_0;
  wire lB_reg_r1_640_703_7_7_n_0;
  wire lB_reg_r1_64_127_0_2_i_1__0_n_0;
  wire lB_reg_r1_64_127_0_2_n_0;
  wire lB_reg_r1_64_127_0_2_n_1;
  wire lB_reg_r1_64_127_0_2_n_2;
  wire lB_reg_r1_64_127_3_5_n_0;
  wire lB_reg_r1_64_127_3_5_n_1;
  wire lB_reg_r1_64_127_3_5_n_2;
  wire lB_reg_r1_64_127_6_6_n_0;
  wire lB_reg_r1_64_127_7_7_n_0;
  wire lB_reg_r2_0_63_0_2_n_0;
  wire lB_reg_r2_0_63_0_2_n_1;
  wire lB_reg_r2_0_63_0_2_n_2;
  wire lB_reg_r2_0_63_3_5_n_0;
  wire lB_reg_r2_0_63_3_5_n_1;
  wire lB_reg_r2_0_63_3_5_n_2;
  wire lB_reg_r2_0_63_6_6_n_0;
  wire lB_reg_r2_0_63_7_7_n_0;
  wire lB_reg_r2_128_191_0_2_n_0;
  wire lB_reg_r2_128_191_0_2_n_1;
  wire lB_reg_r2_128_191_0_2_n_2;
  wire lB_reg_r2_128_191_3_5_n_0;
  wire lB_reg_r2_128_191_3_5_n_1;
  wire lB_reg_r2_128_191_3_5_n_2;
  wire lB_reg_r2_128_191_6_6_n_0;
  wire lB_reg_r2_128_191_7_7_n_0;
  wire lB_reg_r2_192_255_0_2_n_0;
  wire lB_reg_r2_192_255_0_2_n_1;
  wire lB_reg_r2_192_255_0_2_n_2;
  wire lB_reg_r2_192_255_3_5_n_0;
  wire lB_reg_r2_192_255_3_5_n_1;
  wire lB_reg_r2_192_255_3_5_n_2;
  wire lB_reg_r2_192_255_6_6_n_0;
  wire lB_reg_r2_192_255_7_7_n_0;
  wire lB_reg_r2_256_319_0_2_n_0;
  wire lB_reg_r2_256_319_0_2_n_1;
  wire lB_reg_r2_256_319_0_2_n_2;
  wire lB_reg_r2_256_319_3_5_n_0;
  wire lB_reg_r2_256_319_3_5_n_1;
  wire lB_reg_r2_256_319_3_5_n_2;
  wire lB_reg_r2_256_319_6_6_n_0;
  wire lB_reg_r2_256_319_7_7_n_0;
  wire lB_reg_r2_320_383_0_2_n_0;
  wire lB_reg_r2_320_383_0_2_n_1;
  wire lB_reg_r2_320_383_0_2_n_2;
  wire lB_reg_r2_320_383_3_5_n_0;
  wire lB_reg_r2_320_383_3_5_n_1;
  wire lB_reg_r2_320_383_3_5_n_2;
  wire lB_reg_r2_320_383_6_6_n_0;
  wire lB_reg_r2_320_383_7_7_n_0;
  wire lB_reg_r2_384_447_0_2_n_0;
  wire lB_reg_r2_384_447_0_2_n_1;
  wire lB_reg_r2_384_447_0_2_n_2;
  wire lB_reg_r2_384_447_3_5_n_0;
  wire lB_reg_r2_384_447_3_5_n_1;
  wire lB_reg_r2_384_447_3_5_n_2;
  wire lB_reg_r2_384_447_6_6_n_0;
  wire lB_reg_r2_384_447_7_7_n_0;
  wire lB_reg_r2_448_511_0_2_n_0;
  wire lB_reg_r2_448_511_0_2_n_1;
  wire lB_reg_r2_448_511_0_2_n_2;
  wire lB_reg_r2_448_511_3_5_n_0;
  wire lB_reg_r2_448_511_3_5_n_1;
  wire lB_reg_r2_448_511_3_5_n_2;
  wire lB_reg_r2_448_511_6_6_n_0;
  wire lB_reg_r2_448_511_7_7_n_0;
  wire lB_reg_r2_512_575_0_2_n_0;
  wire lB_reg_r2_512_575_0_2_n_1;
  wire lB_reg_r2_512_575_0_2_n_2;
  wire lB_reg_r2_512_575_3_5_n_0;
  wire lB_reg_r2_512_575_3_5_n_1;
  wire lB_reg_r2_512_575_3_5_n_2;
  wire lB_reg_r2_512_575_6_6_n_0;
  wire lB_reg_r2_512_575_7_7_n_0;
  wire lB_reg_r2_576_639_0_2_n_0;
  wire lB_reg_r2_576_639_0_2_n_1;
  wire lB_reg_r2_576_639_0_2_n_2;
  wire lB_reg_r2_576_639_3_5_n_0;
  wire lB_reg_r2_576_639_3_5_n_1;
  wire lB_reg_r2_576_639_3_5_n_2;
  wire lB_reg_r2_576_639_6_6_n_0;
  wire lB_reg_r2_576_639_7_7_n_0;
  wire lB_reg_r2_640_703_0_2_n_0;
  wire lB_reg_r2_640_703_0_2_n_1;
  wire lB_reg_r2_640_703_0_2_n_2;
  wire lB_reg_r2_640_703_3_5_n_0;
  wire lB_reg_r2_640_703_3_5_n_1;
  wire lB_reg_r2_640_703_3_5_n_2;
  wire lB_reg_r2_640_703_6_6_n_0;
  wire lB_reg_r2_640_703_7_7_n_0;
  wire lB_reg_r2_64_127_0_2_n_0;
  wire lB_reg_r2_64_127_0_2_n_1;
  wire lB_reg_r2_64_127_0_2_n_2;
  wire lB_reg_r2_64_127_3_5_n_0;
  wire lB_reg_r2_64_127_3_5_n_1;
  wire lB_reg_r2_64_127_3_5_n_2;
  wire lB_reg_r2_64_127_6_6_n_0;
  wire lB_reg_r2_64_127_7_7_n_0;
  wire lB_reg_r3_0_63_0_2_i_1_n_0;
  wire lB_reg_r3_0_63_0_2_i_2_n_0;
  wire lB_reg_r3_0_63_0_2_i_3_n_0;
  wire lB_reg_r3_0_63_0_2_i_4_n_0;
  wire lB_reg_r3_0_63_0_2_i_5_n_0;
  wire lB_reg_r3_0_63_0_2_n_0;
  wire lB_reg_r3_0_63_0_2_n_1;
  wire lB_reg_r3_0_63_0_2_n_2;
  wire lB_reg_r3_0_63_3_5_n_0;
  wire lB_reg_r3_0_63_3_5_n_1;
  wire lB_reg_r3_0_63_3_5_n_2;
  wire lB_reg_r3_0_63_6_6_n_0;
  wire lB_reg_r3_0_63_7_7_n_0;
  wire lB_reg_r3_128_191_0_2_n_0;
  wire lB_reg_r3_128_191_0_2_n_1;
  wire lB_reg_r3_128_191_0_2_n_2;
  wire lB_reg_r3_128_191_3_5_n_0;
  wire lB_reg_r3_128_191_3_5_n_1;
  wire lB_reg_r3_128_191_3_5_n_2;
  wire lB_reg_r3_128_191_6_6_n_0;
  wire lB_reg_r3_128_191_7_7_n_0;
  wire lB_reg_r3_192_255_0_2_n_0;
  wire lB_reg_r3_192_255_0_2_n_1;
  wire lB_reg_r3_192_255_0_2_n_2;
  wire lB_reg_r3_192_255_3_5_n_0;
  wire lB_reg_r3_192_255_3_5_n_1;
  wire lB_reg_r3_192_255_3_5_n_2;
  wire lB_reg_r3_192_255_6_6_n_0;
  wire lB_reg_r3_192_255_7_7_n_0;
  wire lB_reg_r3_256_319_0_2_n_0;
  wire lB_reg_r3_256_319_0_2_n_1;
  wire lB_reg_r3_256_319_0_2_n_2;
  wire lB_reg_r3_256_319_3_5_n_0;
  wire lB_reg_r3_256_319_3_5_n_1;
  wire lB_reg_r3_256_319_3_5_n_2;
  wire lB_reg_r3_256_319_6_6_n_0;
  wire lB_reg_r3_256_319_7_7_n_0;
  wire lB_reg_r3_320_383_0_2_n_0;
  wire lB_reg_r3_320_383_0_2_n_1;
  wire lB_reg_r3_320_383_0_2_n_2;
  wire lB_reg_r3_320_383_3_5_n_0;
  wire lB_reg_r3_320_383_3_5_n_1;
  wire lB_reg_r3_320_383_3_5_n_2;
  wire lB_reg_r3_320_383_6_6_n_0;
  wire lB_reg_r3_320_383_7_7_n_0;
  wire lB_reg_r3_384_447_0_2_n_0;
  wire lB_reg_r3_384_447_0_2_n_1;
  wire lB_reg_r3_384_447_0_2_n_2;
  wire lB_reg_r3_384_447_3_5_n_0;
  wire lB_reg_r3_384_447_3_5_n_1;
  wire lB_reg_r3_384_447_3_5_n_2;
  wire lB_reg_r3_384_447_6_6_n_0;
  wire lB_reg_r3_384_447_7_7_n_0;
  wire lB_reg_r3_448_511_0_2_n_0;
  wire lB_reg_r3_448_511_0_2_n_1;
  wire lB_reg_r3_448_511_0_2_n_2;
  wire lB_reg_r3_448_511_3_5_n_0;
  wire lB_reg_r3_448_511_3_5_n_1;
  wire lB_reg_r3_448_511_3_5_n_2;
  wire lB_reg_r3_448_511_6_6_n_0;
  wire lB_reg_r3_448_511_7_7_n_0;
  wire lB_reg_r3_512_575_0_2_n_0;
  wire lB_reg_r3_512_575_0_2_n_1;
  wire lB_reg_r3_512_575_0_2_n_2;
  wire lB_reg_r3_512_575_3_5_n_0;
  wire lB_reg_r3_512_575_3_5_n_1;
  wire lB_reg_r3_512_575_3_5_n_2;
  wire lB_reg_r3_512_575_6_6_n_0;
  wire lB_reg_r3_512_575_7_7_n_0;
  wire lB_reg_r3_576_639_0_2_n_0;
  wire lB_reg_r3_576_639_0_2_n_1;
  wire lB_reg_r3_576_639_0_2_n_2;
  wire lB_reg_r3_576_639_3_5_n_0;
  wire lB_reg_r3_576_639_3_5_n_1;
  wire lB_reg_r3_576_639_3_5_n_2;
  wire lB_reg_r3_576_639_6_6_n_0;
  wire lB_reg_r3_576_639_7_7_n_0;
  wire lB_reg_r3_640_703_0_2_n_0;
  wire lB_reg_r3_640_703_0_2_n_1;
  wire lB_reg_r3_640_703_0_2_n_2;
  wire lB_reg_r3_640_703_3_5_n_0;
  wire lB_reg_r3_640_703_3_5_n_1;
  wire lB_reg_r3_640_703_3_5_n_2;
  wire lB_reg_r3_640_703_6_6_n_0;
  wire lB_reg_r3_640_703_7_7_n_0;
  wire lB_reg_r3_64_127_0_2_n_0;
  wire lB_reg_r3_64_127_0_2_n_1;
  wire lB_reg_r3_64_127_0_2_n_2;
  wire lB_reg_r3_64_127_3_5_n_0;
  wire lB_reg_r3_64_127_3_5_n_1;
  wire lB_reg_r3_64_127_3_5_n_2;
  wire lB_reg_r3_64_127_6_6_n_0;
  wire lB_reg_r3_64_127_7_7_n_0;
  wire [0:0]lineBuffDataValid;
  wire [0:0]lineBuffReadData;
  wire \mulData1[5][7]_i_10_n_0 ;
  wire \mulData1[5][7]_i_11_n_0 ;
  wire \mulData1[5][7]_i_9_n_0 ;
  wire \mulData1[5][8]_i_12_n_0 ;
  wire \mulData1[5][8]_i_13_n_0 ;
  wire \mulData1[5][8]_i_14_n_0 ;
  wire \mulData1_reg[6][2] ;
  wire \mulData1_reg[6][3] ;
  wire \mulData1_reg[6][4] ;
  wire \mulData2[0][0]_i_12_n_0 ;
  wire \mulData2[0][0]_i_13_n_0 ;
  wire \mulData2[0][0]_i_14_n_0 ;
  wire \mulData2[0][0]_i_30_n_0 ;
  wire \mulData2[0][0]_i_31_n_0 ;
  wire \mulData2[0][0]_i_32_n_0 ;
  wire \mulData2[0][0]_i_33_n_0 ;
  wire \mulData2[0][0]_i_34_n_0 ;
  wire \mulData2[0][0]_i_35_n_0 ;
  wire [7:0]\mulData2[0][9]_i_13_0 ;
  wire \mulData2[0][9]_i_13_n_0 ;
  wire \mulData2[0][9]_i_14_n_0 ;
  wire \mulData2[0][9]_i_15_n_0 ;
  wire \mulData2[0][9]_i_16_n_0 ;
  wire \mulData2[0][9]_i_29_n_0 ;
  wire \mulData2[0][9]_i_2_n_0 ;
  wire \mulData2[0][9]_i_30_n_0 ;
  wire \mulData2[0][9]_i_31_n_0 ;
  wire \mulData2[0][9]_i_4_n_0 ;
  wire \mulData2[1][10]_i_2_n_0 ;
  wire \mulData2[1][10]_i_3_n_0 ;
  wire \mulData2[1][10]_i_4_n_0 ;
  wire \mulData2[1][6]_i_6_n_0 ;
  wire \mulData2[7][1]_i_12_n_0 ;
  wire \mulData2[7][1]_i_13_n_0 ;
  wire \mulData2[7][1]_i_26_n_0 ;
  wire \mulData2[7][1]_i_27_n_0 ;
  wire \mulData2[7][1]_i_28_n_0 ;
  wire \mulData2[7][1]_i_29_n_0 ;
  wire \mulData2[7][2]_i_12_n_0 ;
  wire \mulData2[7][2]_i_13_n_0 ;
  wire \mulData2[7][2]_i_26_n_0 ;
  wire \mulData2[7][2]_i_27_n_0 ;
  wire \mulData2[7][2]_i_28_n_0 ;
  wire \mulData2[7][2]_i_29_n_0 ;
  wire \mulData2[7][3]_i_18_n_0 ;
  wire \mulData2[7][3]_i_19_n_0 ;
  wire \mulData2[7][3]_i_20_n_0 ;
  wire \mulData2[7][3]_i_21_n_0 ;
  wire \mulData2[7][3]_i_8_n_0 ;
  wire \mulData2[7][3]_i_9_n_0 ;
  wire \mulData2[7][4]_i_12_n_0 ;
  wire \mulData2[7][4]_i_13_n_0 ;
  wire \mulData2[7][4]_i_26_n_0 ;
  wire \mulData2[7][4]_i_27_n_0 ;
  wire \mulData2[7][4]_i_28_n_0 ;
  wire \mulData2[7][4]_i_29_n_0 ;
  wire \mulData2[7][5]_i_18_n_0 ;
  wire \mulData2[7][5]_i_19_n_0 ;
  wire \mulData2[7][5]_i_20_n_0 ;
  wire \mulData2[7][5]_i_21_n_0 ;
  wire \mulData2[7][5]_i_8_n_0 ;
  wire \mulData2[7][5]_i_9_n_0 ;
  wire \mulData2[7][6]_i_12_n_0 ;
  wire \mulData2[7][6]_i_13_n_0 ;
  wire \mulData2[7][6]_i_26_n_0 ;
  wire \mulData2[7][6]_i_27_n_0 ;
  wire \mulData2[7][6]_i_28_n_0 ;
  wire \mulData2[7][6]_i_29_n_0 ;
  wire \mulData2[7][7]_i_15_n_0 ;
  wire \mulData2[7][7]_i_16_n_0 ;
  wire \mulData2[7][7]_i_17_n_0 ;
  wire \mulData2[7][8]_i_18_n_0 ;
  wire \mulData2[7][8]_i_20_n_0 ;
  wire \mulData2[7][8]_i_21_n_0 ;
  wire \mulData2_reg[0][4] ;
  wire \mulData2_reg[0][5] ;
  wire \mulData2_reg[0][5]_0 ;
  wire \mulData2_reg[0][5]_1 ;
  wire \mulData2_reg[0][5]_2 ;
  wire \mulData2_reg[0][5]_3 ;
  wire \mulData2_reg[0][5]_4 ;
  wire \mulData2_reg[0][5]_5 ;
  wire \mulData2_reg[0][5]_6 ;
  wire \mulData2_reg[0][5]_7 ;
  wire \mulData2_reg[0][6] ;
  wire \mulData2_reg[0][9] ;
  wire \mulData2_reg[0][9]_0 ;
  wire \mulData2_reg[0][9]_1 ;
  wire \mulData2_reg[0][9]_2 ;
  wire \mulData2_reg[0][9]_3 ;
  wire \mulData2_reg[0][9]_4 ;
  wire \mulData2_reg[1][10] ;
  wire \mulData2_reg[1][10]_0 ;
  wire \mulData2_reg[1][10]_1 ;
  wire \mulData2_reg[1][10]_2 ;
  wire \mulData2_reg[1][10]_3 ;
  wire \mulData2_reg[1][10]_4 ;
  wire \mulData2_reg[1][5] ;
  wire \mulData2_reg[1][6] ;
  wire \mulData2_reg[1][6]_0 ;
  wire \mulData2_reg[1][6]_1 ;
  wire \mulData2_reg[1][6]_2 ;
  wire \mulData2_reg[1][6]_3 ;
  wire \mulData2_reg[1][6]_4 ;
  wire \mulData2_reg[1][6]_5 ;
  wire \mulData2_reg[1][6]_6 ;
  wire \mulData2_reg[1][6]_7 ;
  wire \mulData2_reg[1][6]_8 ;
  wire \mulData2_reg[1][6]_9 ;
  wire [0:0]out_data;
  wire [7:0]out_data00_out;
  wire [7:0]out_data02_out;
  wire [7:0]out_data0__0;
  wire [9:6]plusOp;
  wire [9:0]rdPtr;
  wire \rdPtr[6]_i_2_n_0 ;
  wire \rdPtr[7]_i_2_n_0 ;
  wire [9:0]rdPtr__0;
  wire \rdPtr_reg[0]_rep__0_n_0 ;
  wire \rdPtr_reg[0]_rep_n_0 ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [10:0]wrPtr;
  wire \wrPtr[10]_i_3_n_0 ;
  wire \wrPtr[6]_i_2_n_0 ;
  wire \wrPtr_reg_n_0_[0] ;
  wire \wrPtr_reg_n_0_[10] ;
  wire \wrPtr_reg_n_0_[1] ;
  wire \wrPtr_reg_n_0_[2] ;
  wire \wrPtr_reg_n_0_[3] ;
  wire \wrPtr_reg_n_0_[4] ;
  wire \wrPtr_reg_n_0_[5] ;
  wire \wrPtr_reg_n_0_[6] ;
  wire \wrPtr_reg_n_0_[7] ;
  wire \wrPtr_reg_n_0_[8] ;
  wire \wrPtr_reg_n_0_[9] ;
  wire NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \gx_sum0[-1111111106]_i_1 
       (.I0(out_data0__0[5]),
        .I1(\gx_sum0[-1111111106] ),
        .I2(\gx_sum0[-1111111106]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\gx_sum0[-1111111106]_1 ),
        .O(out_data));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gx_sum0[-1111111106]_i_2 
       (.I0(\gx_sum0[-1111111106]_i_6_n_0 ),
        .I1(rdPtr[9]),
        .I2(\gx_sum0[-1111111106]_i_7_n_0 ),
        .I3(rdPtr[8]),
        .I4(\gx_sum0[-1111111106]_i_8_n_0 ),
        .O(out_data0__0[5]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gx_sum0[-1111111106]_i_6 
       (.I0(lB_reg_r1_512_575_3_5_n_2),
        .I1(rdPtr[6]),
        .I2(lB_reg_r1_576_639_3_5_n_2),
        .I3(rdPtr[7]),
        .I4(lB_reg_r1_640_703_3_5_n_2),
        .I5(rdPtr[8]),
        .O(\gx_sum0[-1111111106]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111106]_i_7 
       (.I0(lB_reg_r1_448_511_3_5_n_2),
        .I1(lB_reg_r1_384_447_3_5_n_2),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_320_383_3_5_n_2),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_256_319_3_5_n_2),
        .O(\gx_sum0[-1111111106]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111106]_i_8 
       (.I0(lB_reg_r1_192_255_3_5_n_2),
        .I1(lB_reg_r1_128_191_3_5_n_2),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_64_127_3_5_n_2),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_0_63_3_5_n_2),
        .O(\gx_sum0[-1111111106]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gx_sum0[-1111111107]_i_12 
       (.I0(lB_reg_r1_512_575_3_5_n_1),
        .I1(rdPtr[6]),
        .I2(lB_reg_r1_576_639_3_5_n_1),
        .I3(rdPtr[7]),
        .I4(lB_reg_r1_640_703_3_5_n_1),
        .I5(rdPtr[8]),
        .O(\gx_sum0[-1111111107]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111107]_i_13 
       (.I0(lB_reg_r1_448_511_3_5_n_1),
        .I1(lB_reg_r1_384_447_3_5_n_1),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_320_383_3_5_n_1),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_256_319_3_5_n_1),
        .O(\gx_sum0[-1111111107]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111107]_i_14 
       (.I0(lB_reg_r1_192_255_3_5_n_1),
        .I1(lB_reg_r1_128_191_3_5_n_1),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_64_127_3_5_n_1),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_0_63_3_5_n_1),
        .O(\gx_sum0[-1111111107]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gx_sum0[-1111111107]_i_4 
       (.I0(\gx_sum0[-1111111107]_i_12_n_0 ),
        .I1(rdPtr[9]),
        .I2(\gx_sum0[-1111111107]_i_13_n_0 ),
        .I3(rdPtr[8]),
        .I4(\gx_sum0[-1111111107]_i_14_n_0 ),
        .O(out_data0__0[4]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gx_sum0[-1111111108]_i_12 
       (.I0(lB_reg_r1_512_575_3_5_n_0),
        .I1(rdPtr[6]),
        .I2(lB_reg_r1_576_639_3_5_n_0),
        .I3(rdPtr[7]),
        .I4(lB_reg_r1_640_703_3_5_n_0),
        .I5(rdPtr[8]),
        .O(\gx_sum0[-1111111108]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111108]_i_13 
       (.I0(lB_reg_r1_448_511_3_5_n_0),
        .I1(lB_reg_r1_384_447_3_5_n_0),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_320_383_3_5_n_0),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_256_319_3_5_n_0),
        .O(\gx_sum0[-1111111108]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111108]_i_14 
       (.I0(lB_reg_r1_192_255_3_5_n_0),
        .I1(lB_reg_r1_128_191_3_5_n_0),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_64_127_3_5_n_0),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_0_63_3_5_n_0),
        .O(\gx_sum0[-1111111108]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gx_sum0[-1111111108]_i_4 
       (.I0(\gx_sum0[-1111111108]_i_12_n_0 ),
        .I1(rdPtr[9]),
        .I2(\gx_sum0[-1111111108]_i_13_n_0 ),
        .I3(rdPtr[8]),
        .I4(\gx_sum0[-1111111108]_i_14_n_0 ),
        .O(out_data0__0[3]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \gx_sum0[-1111111109]_i_1 
       (.I0(out_data0__0[2]),
        .I1(\gx_sum0[-1111111109] ),
        .I2(\gx_sum0[-1111111109]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\gx_sum0[-1111111109]_1 ),
        .O(\currentRdLineBuffer_reg[1]_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gx_sum0[-1111111109]_i_2 
       (.I0(\gx_sum0[-1111111109]_i_6_n_0 ),
        .I1(rdPtr[9]),
        .I2(\gx_sum0[-1111111109]_i_7_n_0 ),
        .I3(rdPtr[8]),
        .I4(\gx_sum0[-1111111109]_i_8_n_0 ),
        .O(out_data0__0[2]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gx_sum0[-1111111109]_i_6 
       (.I0(lB_reg_r1_512_575_0_2_n_2),
        .I1(rdPtr[6]),
        .I2(lB_reg_r1_576_639_0_2_n_2),
        .I3(rdPtr[7]),
        .I4(lB_reg_r1_640_703_0_2_n_2),
        .I5(rdPtr[8]),
        .O(\gx_sum0[-1111111109]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111109]_i_7 
       (.I0(lB_reg_r1_448_511_0_2_n_2),
        .I1(lB_reg_r1_384_447_0_2_n_2),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_320_383_0_2_n_2),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_256_319_0_2_n_2),
        .O(\gx_sum0[-1111111109]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111109]_i_8 
       (.I0(lB_reg_r1_192_255_0_2_n_2),
        .I1(lB_reg_r1_128_191_0_2_n_2),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_64_127_0_2_n_2),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_0_63_0_2_n_2),
        .O(\gx_sum0[-1111111109]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gx_sum0[-1111111110]_i_12 
       (.I0(lB_reg_r1_512_575_0_2_n_1),
        .I1(rdPtr[6]),
        .I2(lB_reg_r1_576_639_0_2_n_1),
        .I3(rdPtr[7]),
        .I4(lB_reg_r1_640_703_0_2_n_1),
        .I5(rdPtr[8]),
        .O(\gx_sum0[-1111111110]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111110]_i_13 
       (.I0(lB_reg_r1_448_511_0_2_n_1),
        .I1(lB_reg_r1_384_447_0_2_n_1),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_320_383_0_2_n_1),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_256_319_0_2_n_1),
        .O(\gx_sum0[-1111111110]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111110]_i_14 
       (.I0(lB_reg_r1_192_255_0_2_n_1),
        .I1(lB_reg_r1_128_191_0_2_n_1),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_64_127_0_2_n_1),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_0_63_0_2_n_1),
        .O(\gx_sum0[-1111111110]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gx_sum0[-1111111110]_i_4 
       (.I0(\gx_sum0[-1111111110]_i_12_n_0 ),
        .I1(rdPtr[9]),
        .I2(\gx_sum0[-1111111110]_i_13_n_0 ),
        .I3(rdPtr[8]),
        .I4(\gx_sum0[-1111111110]_i_14_n_0 ),
        .O(out_data0__0[1]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gx_sum0[-1111111111]_i_12 
       (.I0(lB_reg_r1_512_575_0_2_n_0),
        .I1(rdPtr[6]),
        .I2(lB_reg_r1_576_639_0_2_n_0),
        .I3(rdPtr[7]),
        .I4(lB_reg_r1_640_703_0_2_n_0),
        .I5(rdPtr[8]),
        .O(\gx_sum0[-1111111111]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111111]_i_13 
       (.I0(lB_reg_r1_448_511_0_2_n_0),
        .I1(lB_reg_r1_384_447_0_2_n_0),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_320_383_0_2_n_0),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_256_319_0_2_n_0),
        .O(\gx_sum0[-1111111111]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111111]_i_14 
       (.I0(lB_reg_r1_192_255_0_2_n_0),
        .I1(lB_reg_r1_128_191_0_2_n_0),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_64_127_0_2_n_0),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_0_63_0_2_n_0),
        .O(\gx_sum0[-1111111111]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gx_sum0[-1111111111]_i_4 
       (.I0(\gx_sum0[-1111111111]_i_12_n_0 ),
        .I1(rdPtr[9]),
        .I2(\gx_sum0[-1111111111]_i_13_n_0 ),
        .I3(rdPtr[8]),
        .I4(\gx_sum0[-1111111111]_i_14_n_0 ),
        .O(out_data0__0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gy_sum0[-1111111106]_i_12 
       (.I0(\gy_sum0[-1111111106]_i_26_n_0 ),
        .I1(\gy_sum0[-1111111106]_i_27_n_0 ),
        .I2(\mulData2[0][9]_i_15_n_0 ),
        .I3(\gy_sum0[-1111111106]_i_28_n_0 ),
        .I4(\mulData2[0][0]_i_33_n_0 ),
        .I5(\gy_sum0[-1111111106]_i_29_n_0 ),
        .O(\gy_sum0[-1111111106]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gy_sum0[-1111111106]_i_13 
       (.I0(lB_reg_r3_512_575_3_5_n_2),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_576_639_3_5_n_2),
        .I3(\mulData2[0][0]_i_33_n_0 ),
        .I4(lB_reg_r3_640_703_3_5_n_2),
        .I5(\mulData2[0][9]_i_15_n_0 ),
        .O(\gy_sum0[-1111111106]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111106]_i_26 
       (.I0(lB_reg_r3_448_511_3_5_n_2),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_384_447_3_5_n_2),
        .O(\gy_sum0[-1111111106]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111106]_i_27 
       (.I0(lB_reg_r3_320_383_3_5_n_2),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_256_319_3_5_n_2),
        .O(\gy_sum0[-1111111106]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111106]_i_28 
       (.I0(lB_reg_r3_192_255_3_5_n_2),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_128_191_3_5_n_2),
        .O(\gy_sum0[-1111111106]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111106]_i_29 
       (.I0(lB_reg_r3_64_127_3_5_n_2),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_0_63_3_5_n_2),
        .O(\gy_sum0[-1111111106]_i_29_n_0 ));
  MUXF7 \gy_sum0[-1111111106]_i_5 
       (.I0(\gy_sum0[-1111111106]_i_12_n_0 ),
        .I1(\gy_sum0[-1111111106]_i_13_n_0 ),
        .O(out_data02_out[5]),
        .S(\mulData2[0][0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111107]_i_18 
       (.I0(lB_reg_r3_448_511_3_5_n_1),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_384_447_3_5_n_1),
        .O(\gy_sum0[-1111111107]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111107]_i_19 
       (.I0(lB_reg_r3_320_383_3_5_n_1),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_256_319_3_5_n_1),
        .O(\gy_sum0[-1111111107]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111107]_i_20 
       (.I0(lB_reg_r3_192_255_3_5_n_1),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_128_191_3_5_n_1),
        .O(\gy_sum0[-1111111107]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111107]_i_21 
       (.I0(lB_reg_r3_64_127_3_5_n_1),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_0_63_3_5_n_1),
        .O(\gy_sum0[-1111111107]_i_21_n_0 ));
  MUXF7 \gy_sum0[-1111111107]_i_3 
       (.I0(\gy_sum0[-1111111107]_i_8_n_0 ),
        .I1(\gy_sum0[-1111111107]_i_9_n_0 ),
        .O(out_data02_out[4]),
        .S(\mulData2[0][0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gy_sum0[-1111111107]_i_8 
       (.I0(\gy_sum0[-1111111107]_i_18_n_0 ),
        .I1(\gy_sum0[-1111111107]_i_19_n_0 ),
        .I2(\mulData2[0][9]_i_15_n_0 ),
        .I3(\gy_sum0[-1111111107]_i_20_n_0 ),
        .I4(\mulData2[0][0]_i_33_n_0 ),
        .I5(\gy_sum0[-1111111107]_i_21_n_0 ),
        .O(\gy_sum0[-1111111107]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gy_sum0[-1111111107]_i_9 
       (.I0(lB_reg_r3_512_575_3_5_n_1),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_576_639_3_5_n_1),
        .I3(\mulData2[0][0]_i_33_n_0 ),
        .I4(lB_reg_r3_640_703_3_5_n_1),
        .I5(\mulData2[0][9]_i_15_n_0 ),
        .O(\gy_sum0[-1111111107]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gy_sum0[-1111111108]_i_12 
       (.I0(\gy_sum0[-1111111108]_i_26_n_0 ),
        .I1(\gy_sum0[-1111111108]_i_27_n_0 ),
        .I2(\mulData2[0][9]_i_15_n_0 ),
        .I3(\gy_sum0[-1111111108]_i_28_n_0 ),
        .I4(\mulData2[0][0]_i_33_n_0 ),
        .I5(\gy_sum0[-1111111108]_i_29_n_0 ),
        .O(\gy_sum0[-1111111108]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gy_sum0[-1111111108]_i_13 
       (.I0(lB_reg_r3_512_575_3_5_n_0),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_576_639_3_5_n_0),
        .I3(\mulData2[0][0]_i_33_n_0 ),
        .I4(lB_reg_r3_640_703_3_5_n_0),
        .I5(\mulData2[0][9]_i_15_n_0 ),
        .O(\gy_sum0[-1111111108]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111108]_i_26 
       (.I0(lB_reg_r3_448_511_3_5_n_0),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_384_447_3_5_n_0),
        .O(\gy_sum0[-1111111108]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111108]_i_27 
       (.I0(lB_reg_r3_320_383_3_5_n_0),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_256_319_3_5_n_0),
        .O(\gy_sum0[-1111111108]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111108]_i_28 
       (.I0(lB_reg_r3_192_255_3_5_n_0),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_128_191_3_5_n_0),
        .O(\gy_sum0[-1111111108]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111108]_i_29 
       (.I0(lB_reg_r3_64_127_3_5_n_0),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_0_63_3_5_n_0),
        .O(\gy_sum0[-1111111108]_i_29_n_0 ));
  MUXF7 \gy_sum0[-1111111108]_i_5 
       (.I0(\gy_sum0[-1111111108]_i_12_n_0 ),
        .I1(\gy_sum0[-1111111108]_i_13_n_0 ),
        .O(out_data02_out[3]),
        .S(\mulData2[0][0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111109]_i_18 
       (.I0(lB_reg_r3_448_511_0_2_n_2),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_384_447_0_2_n_2),
        .O(\gy_sum0[-1111111109]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111109]_i_19 
       (.I0(lB_reg_r3_320_383_0_2_n_2),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_256_319_0_2_n_2),
        .O(\gy_sum0[-1111111109]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111109]_i_20 
       (.I0(lB_reg_r3_192_255_0_2_n_2),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_128_191_0_2_n_2),
        .O(\gy_sum0[-1111111109]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111109]_i_21 
       (.I0(lB_reg_r3_64_127_0_2_n_2),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_0_63_0_2_n_2),
        .O(\gy_sum0[-1111111109]_i_21_n_0 ));
  MUXF7 \gy_sum0[-1111111109]_i_3 
       (.I0(\gy_sum0[-1111111109]_i_8_n_0 ),
        .I1(\gy_sum0[-1111111109]_i_9_n_0 ),
        .O(out_data02_out[2]),
        .S(\mulData2[0][0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gy_sum0[-1111111109]_i_8 
       (.I0(\gy_sum0[-1111111109]_i_18_n_0 ),
        .I1(\gy_sum0[-1111111109]_i_19_n_0 ),
        .I2(\mulData2[0][9]_i_15_n_0 ),
        .I3(\gy_sum0[-1111111109]_i_20_n_0 ),
        .I4(\mulData2[0][0]_i_33_n_0 ),
        .I5(\gy_sum0[-1111111109]_i_21_n_0 ),
        .O(\gy_sum0[-1111111109]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gy_sum0[-1111111109]_i_9 
       (.I0(lB_reg_r3_512_575_0_2_n_2),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_576_639_0_2_n_2),
        .I3(\mulData2[0][0]_i_33_n_0 ),
        .I4(lB_reg_r3_640_703_0_2_n_2),
        .I5(\mulData2[0][9]_i_15_n_0 ),
        .O(\gy_sum0[-1111111109]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \gy_sum0[-1111111110]_i_1 
       (.I0(out_data02_out[1]),
        .I1(\gy_sum0[-1111111110] ),
        .I2(\gy_sum0[-1111111110]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\gy_sum0[-1111111110]_1 ),
        .O(\currentRdLineBuffer_reg[1]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111110]_i_14 
       (.I0(lB_reg_r3_448_511_0_2_n_1),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_384_447_0_2_n_1),
        .O(\gy_sum0[-1111111110]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111110]_i_15 
       (.I0(lB_reg_r3_320_383_0_2_n_1),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_256_319_0_2_n_1),
        .O(\gy_sum0[-1111111110]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111110]_i_16 
       (.I0(lB_reg_r3_192_255_0_2_n_1),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_128_191_0_2_n_1),
        .O(\gy_sum0[-1111111110]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111110]_i_17 
       (.I0(lB_reg_r3_64_127_0_2_n_1),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_0_63_0_2_n_1),
        .O(\gy_sum0[-1111111110]_i_17_n_0 ));
  MUXF7 \gy_sum0[-1111111110]_i_2 
       (.I0(\gy_sum0[-1111111110]_i_6_n_0 ),
        .I1(\gy_sum0[-1111111110]_i_7_n_0 ),
        .O(out_data02_out[1]),
        .S(\mulData2[0][0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gy_sum0[-1111111110]_i_6 
       (.I0(\gy_sum0[-1111111110]_i_14_n_0 ),
        .I1(\gy_sum0[-1111111110]_i_15_n_0 ),
        .I2(\mulData2[0][9]_i_15_n_0 ),
        .I3(\gy_sum0[-1111111110]_i_16_n_0 ),
        .I4(\mulData2[0][0]_i_33_n_0 ),
        .I5(\gy_sum0[-1111111110]_i_17_n_0 ),
        .O(\gy_sum0[-1111111110]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gy_sum0[-1111111110]_i_7 
       (.I0(lB_reg_r3_512_575_0_2_n_1),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_576_639_0_2_n_1),
        .I3(\mulData2[0][0]_i_33_n_0 ),
        .I4(lB_reg_r3_640_703_0_2_n_1),
        .I5(\mulData2[0][9]_i_15_n_0 ),
        .O(\gy_sum0[-1111111110]_i_7_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_0_63_0_2
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_0_63_0_2_n_0),
        .DOB(lB_reg_r1_0_63_0_2_n_1),
        .DOC(lB_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    lB_reg_r1_0_63_0_2_i_1__0
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[8] ),
        .O(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_0_63_3_5
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_0_63_3_5_n_0),
        .DOB(lB_reg_r1_0_63_3_5_n_1),
        .DOC(lB_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_0_63_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r1_0_63_6_6_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_0_63_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r1_0_63_7_7_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_128_191_0_2
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_128_191_0_2_n_0),
        .DOB(lB_reg_r1_128_191_0_2_n_1),
        .DOC(lB_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_128_191_0_2_i_1__0
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[8] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[7] ),
        .O(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_128_191_3_5
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_128_191_3_5_n_0),
        .DOB(lB_reg_r1_128_191_3_5_n_1),
        .DOC(lB_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_128_191_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r1_128_191_6_6_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_128_191_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r1_128_191_7_7_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_192_255_0_2
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_192_255_0_2_n_0),
        .DOB(lB_reg_r1_192_255_0_2_n_1),
        .DOC(lB_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_192_255_0_2_i_1__0
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[8] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_192_255_3_5
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_192_255_3_5_n_0),
        .DOB(lB_reg_r1_192_255_3_5_n_1),
        .DOC(lB_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_192_255_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r1_192_255_6_6_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_192_255_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r1_192_255_7_7_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_256_319_0_2
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_256_319_0_2_n_0),
        .DOB(lB_reg_r1_256_319_0_2_n_1),
        .DOC(lB_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_256_319_0_2_i_1__0
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[8] ),
        .O(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_256_319_3_5
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_256_319_3_5_n_0),
        .DOB(lB_reg_r1_256_319_3_5_n_1),
        .DOC(lB_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_256_319_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r1_256_319_6_6_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_256_319_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r1_256_319_7_7_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_320_383_0_2
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_320_383_0_2_n_0),
        .DOB(lB_reg_r1_320_383_0_2_n_1),
        .DOC(lB_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_320_383_0_2_i_1__0
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[8] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[7] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_320_383_3_5
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_320_383_3_5_n_0),
        .DOB(lB_reg_r1_320_383_3_5_n_1),
        .DOC(lB_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_320_383_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r1_320_383_6_6_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_320_383_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r1_320_383_7_7_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_384_447_0_2
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_384_447_0_2_n_0),
        .DOB(lB_reg_r1_384_447_0_2_n_1),
        .DOC(lB_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_384_447_0_2_i_1__0
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[8] ),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_384_447_3_5
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_384_447_3_5_n_0),
        .DOB(lB_reg_r1_384_447_3_5_n_1),
        .DOC(lB_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_384_447_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r1_384_447_6_6_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_384_447_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r1_384_447_7_7_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_448_511_0_2
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_448_511_0_2_n_0),
        .DOB(lB_reg_r1_448_511_0_2_n_1),
        .DOC(lB_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    lB_reg_r1_448_511_0_2_i_1__0
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(s_axi_aresetn),
        .I4(lineBuffDataValid),
        .I5(\wrPtr_reg_n_0_[8] ),
        .O(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_448_511_3_5
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_448_511_3_5_n_0),
        .DOB(lB_reg_r1_448_511_3_5_n_1),
        .DOC(lB_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_448_511_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r1_448_511_6_6_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_448_511_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r1_448_511_7_7_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_512_575_0_2
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_512_575_0_2_n_0),
        .DOB(lB_reg_r1_512_575_0_2_n_1),
        .DOC(lB_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_512_575_0_2_i_1__0
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[8] ),
        .I5(\wrPtr_reg_n_0_[9] ),
        .O(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_512_575_3_5
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_512_575_3_5_n_0),
        .DOB(lB_reg_r1_512_575_3_5_n_1),
        .DOC(lB_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_512_575_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r1_512_575_6_6_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_512_575_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r1_512_575_7_7_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_576_639_0_2
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_576_639_0_2_n_0),
        .DOB(lB_reg_r1_576_639_0_2_n_1),
        .DOC(lB_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_576_639_0_2_i_1__0
       (.I0(\wrPtr_reg_n_0_[8] ),
        .I1(\wrPtr_reg_n_0_[9] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[7] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_576_639_3_5
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_576_639_3_5_n_0),
        .DOB(lB_reg_r1_576_639_3_5_n_1),
        .DOC(lB_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_576_639_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r1_576_639_6_6_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_576_639_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r1_576_639_7_7_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_640_703_0_2
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_640_703_0_2_n_0),
        .DOB(lB_reg_r1_640_703_0_2_n_1),
        .DOC(lB_reg_r1_640_703_0_2_n_2),
        .DOD(NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_640_703_0_2_i_1__0
       (.I0(\wrPtr_reg_n_0_[8] ),
        .I1(\wrPtr_reg_n_0_[9] ),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_640_703_3_5
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_640_703_3_5_n_0),
        .DOB(lB_reg_r1_640_703_3_5_n_1),
        .DOC(lB_reg_r1_640_703_3_5_n_2),
        .DOD(NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_640_703_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r1_640_703_6_6_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_640_703_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r1_640_703_7_7_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_64_127_0_2
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_64_127_0_2_n_0),
        .DOB(lB_reg_r1_64_127_0_2_n_1),
        .DOC(lB_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_64_127_0_2_i_1__0
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[8] ),
        .I3(\wrPtr_reg_n_0_[7] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[6] ),
        .O(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_64_127_3_5
       (.ADDRA(rdPtr[5:0]),
        .ADDRB(rdPtr[5:0]),
        .ADDRC(rdPtr[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_64_127_3_5_n_0),
        .DOB(lB_reg_r1_64_127_3_5_n_1),
        .DOC(lB_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_64_127_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r1_64_127_6_6_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_64_127_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r1_64_127_7_7_n_0),
        .DPRA0(rdPtr[0]),
        .DPRA1(rdPtr[1]),
        .DPRA2(rdPtr[2]),
        .DPRA3(rdPtr[3]),
        .DPRA4(rdPtr[4]),
        .DPRA5(rdPtr[5]),
        .SPO(NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_0_63_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_0_63_0_2_n_0),
        .DOB(lB_reg_r2_0_63_0_2_n_1),
        .DOC(lB_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    lB_reg_r2_0_63_0_2_i_1
       (.I0(rdPtr[0]),
        .I1(rdPtr[3]),
        .I2(rdPtr[1]),
        .I3(rdPtr[2]),
        .I4(rdPtr[4]),
        .I5(rdPtr[5]),
        .O(rdPtr__0[5]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    lB_reg_r2_0_63_0_2_i_2
       (.I0(rdPtr[0]),
        .I1(rdPtr[2]),
        .I2(rdPtr[1]),
        .I3(rdPtr[3]),
        .I4(rdPtr[4]),
        .O(rdPtr__0[4]));
  LUT4 #(
    .INIT(16'h7F80)) 
    lB_reg_r2_0_63_0_2_i_3
       (.I0(rdPtr[0]),
        .I1(rdPtr[1]),
        .I2(rdPtr[2]),
        .I3(rdPtr[3]),
        .O(rdPtr__0[3]));
  LUT3 #(
    .INIT(8'h78)) 
    lB_reg_r2_0_63_0_2_i_4
       (.I0(rdPtr[1]),
        .I1(rdPtr[0]),
        .I2(rdPtr[2]),
        .O(rdPtr__0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    lB_reg_r2_0_63_0_2_i_5
       (.I0(rdPtr[0]),
        .I1(rdPtr[1]),
        .O(rdPtr__0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    lB_reg_r2_0_63_0_2_i_6
       (.I0(rdPtr[0]),
        .O(rdPtr__0[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_0_63_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_0_63_3_5_n_0),
        .DOB(lB_reg_r2_0_63_3_5_n_1),
        .DOC(lB_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_0_63_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r2_0_63_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_0_63_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r2_0_63_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_128_191_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_128_191_0_2_n_0),
        .DOB(lB_reg_r2_128_191_0_2_n_1),
        .DOC(lB_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_128_191_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_128_191_3_5_n_0),
        .DOB(lB_reg_r2_128_191_3_5_n_1),
        .DOC(lB_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_128_191_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r2_128_191_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_128_191_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r2_128_191_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_192_255_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_192_255_0_2_n_0),
        .DOB(lB_reg_r2_192_255_0_2_n_1),
        .DOC(lB_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_192_255_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_192_255_3_5_n_0),
        .DOB(lB_reg_r2_192_255_3_5_n_1),
        .DOC(lB_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_192_255_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r2_192_255_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_192_255_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r2_192_255_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_256_319_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_256_319_0_2_n_0),
        .DOB(lB_reg_r2_256_319_0_2_n_1),
        .DOC(lB_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_256_319_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_256_319_3_5_n_0),
        .DOB(lB_reg_r2_256_319_3_5_n_1),
        .DOC(lB_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_256_319_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r2_256_319_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_256_319_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r2_256_319_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_320_383_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_320_383_0_2_n_0),
        .DOB(lB_reg_r2_320_383_0_2_n_1),
        .DOC(lB_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_320_383_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_320_383_3_5_n_0),
        .DOB(lB_reg_r2_320_383_3_5_n_1),
        .DOC(lB_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_320_383_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r2_320_383_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_320_383_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r2_320_383_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_384_447_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_384_447_0_2_n_0),
        .DOB(lB_reg_r2_384_447_0_2_n_1),
        .DOC(lB_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_384_447_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_384_447_3_5_n_0),
        .DOB(lB_reg_r2_384_447_3_5_n_1),
        .DOC(lB_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_384_447_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r2_384_447_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_384_447_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r2_384_447_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_448_511_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_448_511_0_2_n_0),
        .DOB(lB_reg_r2_448_511_0_2_n_1),
        .DOC(lB_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_448_511_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_448_511_3_5_n_0),
        .DOB(lB_reg_r2_448_511_3_5_n_1),
        .DOC(lB_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_448_511_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r2_448_511_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_448_511_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r2_448_511_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_512_575_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_512_575_0_2_n_0),
        .DOB(lB_reg_r2_512_575_0_2_n_1),
        .DOC(lB_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_512_575_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_512_575_3_5_n_0),
        .DOB(lB_reg_r2_512_575_3_5_n_1),
        .DOC(lB_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_512_575_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r2_512_575_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_512_575_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r2_512_575_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_576_639_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_576_639_0_2_n_0),
        .DOB(lB_reg_r2_576_639_0_2_n_1),
        .DOC(lB_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_576_639_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_576_639_3_5_n_0),
        .DOB(lB_reg_r2_576_639_3_5_n_1),
        .DOC(lB_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_576_639_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r2_576_639_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_576_639_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r2_576_639_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_640_703_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_640_703_0_2_n_0),
        .DOB(lB_reg_r2_640_703_0_2_n_1),
        .DOC(lB_reg_r2_640_703_0_2_n_2),
        .DOD(NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_640_703_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_640_703_3_5_n_0),
        .DOB(lB_reg_r2_640_703_3_5_n_1),
        .DOC(lB_reg_r2_640_703_3_5_n_2),
        .DOD(NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_640_703_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r2_640_703_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_640_703_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r2_640_703_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_64_127_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_64_127_0_2_n_0),
        .DOB(lB_reg_r2_64_127_0_2_n_1),
        .DOC(lB_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_64_127_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_64_127_3_5_n_0),
        .DOB(lB_reg_r2_64_127_3_5_n_1),
        .DOC(lB_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_64_127_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r2_64_127_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_64_127_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r2_64_127_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_0_63_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_0_63_0_2_n_0),
        .DOB(lB_reg_r3_0_63_0_2_n_1),
        .DOC(lB_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    lB_reg_r3_0_63_0_2_i_1
       (.I0(rdPtr[4]),
        .I1(rdPtr[2]),
        .I2(rdPtr[1]),
        .I3(rdPtr[3]),
        .I4(rdPtr[5]),
        .O(lB_reg_r3_0_63_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    lB_reg_r3_0_63_0_2_i_2
       (.I0(rdPtr[3]),
        .I1(rdPtr[1]),
        .I2(rdPtr[2]),
        .I3(rdPtr[4]),
        .O(lB_reg_r3_0_63_0_2_i_2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    lB_reg_r3_0_63_0_2_i_3
       (.I0(rdPtr[2]),
        .I1(rdPtr[1]),
        .I2(rdPtr[3]),
        .O(lB_reg_r3_0_63_0_2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    lB_reg_r3_0_63_0_2_i_4
       (.I0(rdPtr[1]),
        .I1(rdPtr[2]),
        .O(lB_reg_r3_0_63_0_2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    lB_reg_r3_0_63_0_2_i_5
       (.I0(rdPtr[1]),
        .O(lB_reg_r3_0_63_0_2_i_5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_0_63_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_0_63_3_5_n_0),
        .DOB(lB_reg_r3_0_63_3_5_n_1),
        .DOC(lB_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_0_63_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r3_0_63_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_0_63_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r3_0_63_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_128_191_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_128_191_0_2_n_0),
        .DOB(lB_reg_r3_128_191_0_2_n_1),
        .DOC(lB_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_128_191_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_128_191_3_5_n_0),
        .DOB(lB_reg_r3_128_191_3_5_n_1),
        .DOC(lB_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_128_191_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r3_128_191_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_128_191_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r3_128_191_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_192_255_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_192_255_0_2_n_0),
        .DOB(lB_reg_r3_192_255_0_2_n_1),
        .DOC(lB_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_192_255_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_192_255_3_5_n_0),
        .DOB(lB_reg_r3_192_255_3_5_n_1),
        .DOC(lB_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_192_255_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r3_192_255_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_192_255_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r3_192_255_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_256_319_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_256_319_0_2_n_0),
        .DOB(lB_reg_r3_256_319_0_2_n_1),
        .DOC(lB_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_256_319_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_256_319_3_5_n_0),
        .DOB(lB_reg_r3_256_319_3_5_n_1),
        .DOC(lB_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_256_319_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r3_256_319_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_256_319_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r3_256_319_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_320_383_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_320_383_0_2_n_0),
        .DOB(lB_reg_r3_320_383_0_2_n_1),
        .DOC(lB_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_320_383_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_320_383_3_5_n_0),
        .DOB(lB_reg_r3_320_383_3_5_n_1),
        .DOC(lB_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_320_383_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r3_320_383_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_320_383_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r3_320_383_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_384_447_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_384_447_0_2_n_0),
        .DOB(lB_reg_r3_384_447_0_2_n_1),
        .DOC(lB_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_384_447_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_384_447_3_5_n_0),
        .DOB(lB_reg_r3_384_447_3_5_n_1),
        .DOC(lB_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_384_447_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r3_384_447_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_384_447_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r3_384_447_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_448_511_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_448_511_0_2_n_0),
        .DOB(lB_reg_r3_448_511_0_2_n_1),
        .DOC(lB_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_448_511_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_448_511_3_5_n_0),
        .DOB(lB_reg_r3_448_511_3_5_n_1),
        .DOC(lB_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_448_511_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r3_448_511_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_448_511_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r3_448_511_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_512_575_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_512_575_0_2_n_0),
        .DOB(lB_reg_r3_512_575_0_2_n_1),
        .DOC(lB_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_512_575_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_512_575_3_5_n_0),
        .DOB(lB_reg_r3_512_575_3_5_n_1),
        .DOC(lB_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_512_575_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r3_512_575_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_512_575_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r3_512_575_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_576_639_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_576_639_0_2_n_0),
        .DOB(lB_reg_r3_576_639_0_2_n_1),
        .DOC(lB_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_576_639_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_576_639_3_5_n_0),
        .DOB(lB_reg_r3_576_639_3_5_n_1),
        .DOC(lB_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_576_639_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r3_576_639_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_576_639_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r3_576_639_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_640_703_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_640_703_0_2_n_0),
        .DOB(lB_reg_r3_640_703_0_2_n_1),
        .DOC(lB_reg_r3_640_703_0_2_n_2),
        .DOD(NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_640_703_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_640_703_3_5_n_0),
        .DOB(lB_reg_r3_640_703_3_5_n_1),
        .DOC(lB_reg_r3_640_703_3_5_n_2),
        .DOD(NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_640_703_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r3_640_703_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_640_703_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r3_640_703_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_64_127_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [0]),
        .DIB(\mulData2[0][9]_i_13_0 [1]),
        .DIC(\mulData2[0][9]_i_13_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_64_127_0_2_n_0),
        .DOB(lB_reg_r3_64_127_0_2_n_1),
        .DOC(lB_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_64_127_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1_n_0,lB_reg_r3_0_63_0_2_i_2_n_0,lB_reg_r3_0_63_0_2_i_3_n_0,lB_reg_r3_0_63_0_2_i_4_n_0,lB_reg_r3_0_63_0_2_i_5_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_13_0 [3]),
        .DIB(\mulData2[0][9]_i_13_0 [4]),
        .DIC(\mulData2[0][9]_i_13_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_64_127_3_5_n_0),
        .DOB(lB_reg_r3_64_127_3_5_n_1),
        .DOC(lB_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_64_127_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [6]),
        .DPO(lB_reg_r3_64_127_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_0/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_64_127_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_13_0 [7]),
        .DPO(lB_reg_r3_64_127_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1_n_0),
        .SPO(NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData1[5][7]_i_10 
       (.I0(lB_reg_r1_448_511_6_6_n_0),
        .I1(lB_reg_r1_384_447_6_6_n_0),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_320_383_6_6_n_0),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_256_319_6_6_n_0),
        .O(\mulData1[5][7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData1[5][7]_i_11 
       (.I0(lB_reg_r1_192_255_6_6_n_0),
        .I1(lB_reg_r1_128_191_6_6_n_0),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_64_127_6_6_n_0),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_0_63_6_6_n_0),
        .O(\mulData1[5][7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData1[5][7]_i_3 
       (.I0(\mulData1[5][7]_i_9_n_0 ),
        .I1(rdPtr[9]),
        .I2(\mulData1[5][7]_i_10_n_0 ),
        .I3(rdPtr[8]),
        .I4(\mulData1[5][7]_i_11_n_0 ),
        .O(out_data0__0[6]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData1[5][7]_i_9 
       (.I0(lB_reg_r1_512_575_6_6_n_0),
        .I1(rdPtr[6]),
        .I2(lB_reg_r1_576_639_6_6_n_0),
        .I3(rdPtr[7]),
        .I4(lB_reg_r1_640_703_6_6_n_0),
        .I5(rdPtr[8]),
        .O(\mulData1[5][7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData1[5][8]_i_12 
       (.I0(lB_reg_r1_512_575_7_7_n_0),
        .I1(rdPtr[6]),
        .I2(lB_reg_r1_576_639_7_7_n_0),
        .I3(rdPtr[7]),
        .I4(lB_reg_r1_640_703_7_7_n_0),
        .I5(rdPtr[8]),
        .O(\mulData1[5][8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData1[5][8]_i_13 
       (.I0(lB_reg_r1_448_511_7_7_n_0),
        .I1(lB_reg_r1_384_447_7_7_n_0),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_320_383_7_7_n_0),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_256_319_7_7_n_0),
        .O(\mulData1[5][8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData1[5][8]_i_14 
       (.I0(lB_reg_r1_192_255_7_7_n_0),
        .I1(lB_reg_r1_128_191_7_7_n_0),
        .I2(rdPtr[7]),
        .I3(lB_reg_r1_64_127_7_7_n_0),
        .I4(rdPtr[6]),
        .I5(lB_reg_r1_0_63_7_7_n_0),
        .O(\mulData1[5][8]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData1[5][8]_i_4 
       (.I0(\mulData1[5][8]_i_12_n_0 ),
        .I1(rdPtr[9]),
        .I2(\mulData1[5][8]_i_13_n_0 ),
        .I3(rdPtr[8]),
        .I4(\mulData1[5][8]_i_14_n_0 ),
        .O(out_data0__0[7]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mulData1[6][0]_i_1 
       (.I0(out_data02_out[0]),
        .I1(\gy_sum0[-1111111111] ),
        .I2(\gy_sum0[-1111111111]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\gy_sum0[-1111111111]_1 ),
        .O(\currentRdLineBuffer_reg[1]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mulData1[6][1]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_5 ),
        .I1(\currentRdLineBuffer_reg[1]_6 ),
        .O(\currentRdLineBuffer_reg[1]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \mulData1[6][2]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_5 ),
        .I1(\currentRdLineBuffer_reg[1]_6 ),
        .I2(\mulData1_reg[6][2] ),
        .O(\currentRdLineBuffer_reg[1]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \mulData1[6][3]_i_1 
       (.I0(\mulData1_reg[6][2] ),
        .I1(\currentRdLineBuffer_reg[1]_6 ),
        .I2(\currentRdLineBuffer_reg[1]_5 ),
        .I3(\mulData1_reg[6][3] ),
        .O(\currentRdLineBuffer_reg[1]_4 [2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \mulData1[6][4]_i_1 
       (.I0(\mulData1_reg[6][3] ),
        .I1(\currentRdLineBuffer_reg[1]_5 ),
        .I2(\currentRdLineBuffer_reg[1]_6 ),
        .I3(\mulData1_reg[6][2] ),
        .I4(\mulData1_reg[6][4] ),
        .O(\currentRdLineBuffer_reg[1]_4 [3]));
  LUT4 #(
    .INIT(16'hC6CC)) 
    \mulData2[0][0]_i_12 
       (.I0(rdPtr[8]),
        .I1(rdPtr[9]),
        .I2(\rdPtr[7]_i_2_n_0 ),
        .I3(rdPtr[7]),
        .O(\mulData2[0][0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[0][0]_i_13 
       (.I0(\mulData2[0][0]_i_30_n_0 ),
        .I1(\mulData2[0][0]_i_31_n_0 ),
        .I2(\mulData2[0][9]_i_15_n_0 ),
        .I3(\mulData2[0][0]_i_32_n_0 ),
        .I4(\mulData2[0][0]_i_33_n_0 ),
        .I5(\mulData2[0][0]_i_34_n_0 ),
        .O(\mulData2[0][0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[0][0]_i_14 
       (.I0(lB_reg_r3_512_575_0_2_n_0),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_576_639_0_2_n_0),
        .I3(\mulData2[0][0]_i_33_n_0 ),
        .I4(lB_reg_r3_640_703_0_2_n_0),
        .I5(\mulData2[0][9]_i_15_n_0 ),
        .O(\mulData2[0][0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData2[0][0]_i_30 
       (.I0(lB_reg_r3_448_511_0_2_n_0),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_384_447_0_2_n_0),
        .O(\mulData2[0][0]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData2[0][0]_i_31 
       (.I0(lB_reg_r3_320_383_0_2_n_0),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_256_319_0_2_n_0),
        .O(\mulData2[0][0]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData2[0][0]_i_32 
       (.I0(lB_reg_r3_192_255_0_2_n_0),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_128_191_0_2_n_0),
        .O(\mulData2[0][0]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mulData2[0][0]_i_33 
       (.I0(\rdPtr[7]_i_2_n_0 ),
        .I1(rdPtr[7]),
        .O(\mulData2[0][0]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData2[0][0]_i_34 
       (.I0(lB_reg_r3_64_127_0_2_n_0),
        .I1(\mulData2[0][0]_i_35_n_0 ),
        .I2(lB_reg_r3_0_63_0_2_n_0),
        .O(\mulData2[0][0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \mulData2[0][0]_i_35 
       (.I0(rdPtr[5]),
        .I1(rdPtr[3]),
        .I2(rdPtr[1]),
        .I3(rdPtr[2]),
        .I4(rdPtr[4]),
        .I5(rdPtr[6]),
        .O(\mulData2[0][0]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hFDFF0200)) 
    \mulData2[0][4]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_3 ),
        .I1(\mulData2_reg[0][4] ),
        .I2(\mulData2_reg[0][5] ),
        .I3(\currentRdLineBuffer_reg[1]_2 ),
        .I4(\mulData2_reg[0][5]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFDFFFFFF02000000)) 
    \mulData2[0][5]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_2 ),
        .I1(\mulData2_reg[0][5] ),
        .I2(\mulData2_reg[0][4] ),
        .I3(\currentRdLineBuffer_reg[1]_3 ),
        .I4(\mulData2_reg[0][5]_0 ),
        .I5(\mulData2_reg[0][5]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \mulData2[0][5]_i_2 
       (.I0(out_data02_out[3]),
        .I1(\mulData2_reg[0][5]_5 ),
        .I2(\mulData2_reg[0][5]_6 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData2_reg[0][5]_7 ),
        .O(\currentRdLineBuffer_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \mulData2[0][5]_i_4 
       (.I0(out_data02_out[2]),
        .I1(\mulData2_reg[0][5]_2 ),
        .I2(\mulData2_reg[0][5]_3 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData2_reg[0][5]_4 ),
        .O(\currentRdLineBuffer_reg[1]_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mulData2[0][6]_i_1 
       (.I0(\mulData2[0][9]_i_4_n_0 ),
        .I1(\mulData2_reg[0][6] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mulData2[0][7]_i_1 
       (.I0(\mulData2[0][9]_i_2_n_0 ),
        .I1(\mulData2_reg[0][6] ),
        .I2(\mulData2[0][9]_i_4_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mulData2[0][9]_i_1 
       (.I0(\mulData2[0][9]_i_2_n_0 ),
        .I1(\mulData2_reg[0][6] ),
        .I2(\mulData2[0][9]_i_4_n_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[0][9]_i_13 
       (.I0(lB_reg_r3_640_703_7_7_n_0),
        .I1(\mulData2[0][0]_i_33_n_0 ),
        .I2(lB_reg_r3_576_639_7_7_n_0),
        .I3(\mulData2[0][0]_i_35_n_0 ),
        .I4(lB_reg_r3_512_575_7_7_n_0),
        .O(\mulData2[0][9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[0][9]_i_14 
       (.I0(lB_reg_r3_448_511_7_7_n_0),
        .I1(lB_reg_r3_384_447_7_7_n_0),
        .I2(\mulData2[0][0]_i_33_n_0 ),
        .I3(lB_reg_r3_320_383_7_7_n_0),
        .I4(\mulData2[0][0]_i_35_n_0 ),
        .I5(lB_reg_r3_256_319_7_7_n_0),
        .O(\mulData2[0][9]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \mulData2[0][9]_i_15 
       (.I0(rdPtr[7]),
        .I1(\rdPtr[7]_i_2_n_0 ),
        .I2(rdPtr[8]),
        .O(\mulData2[0][9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[0][9]_i_16 
       (.I0(lB_reg_r3_192_255_7_7_n_0),
        .I1(lB_reg_r3_128_191_7_7_n_0),
        .I2(\mulData2[0][0]_i_33_n_0 ),
        .I3(lB_reg_r3_64_127_7_7_n_0),
        .I4(\mulData2[0][0]_i_35_n_0 ),
        .I5(lB_reg_r3_0_63_7_7_n_0),
        .O(\mulData2[0][9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \mulData2[0][9]_i_2 
       (.I0(out_data02_out[7]),
        .I1(\mulData2_reg[0][9]_2 ),
        .I2(\mulData2_reg[0][9]_3 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData2_reg[0][9]_4 ),
        .O(\mulData2[0][9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[0][9]_i_29 
       (.I0(lB_reg_r3_640_703_6_6_n_0),
        .I1(\mulData2[0][0]_i_33_n_0 ),
        .I2(lB_reg_r3_576_639_6_6_n_0),
        .I3(\mulData2[0][0]_i_35_n_0 ),
        .I4(lB_reg_r3_512_575_6_6_n_0),
        .O(\mulData2[0][9]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[0][9]_i_30 
       (.I0(lB_reg_r3_448_511_6_6_n_0),
        .I1(lB_reg_r3_384_447_6_6_n_0),
        .I2(\mulData2[0][0]_i_33_n_0 ),
        .I3(lB_reg_r3_320_383_6_6_n_0),
        .I4(\mulData2[0][0]_i_35_n_0 ),
        .I5(lB_reg_r3_256_319_6_6_n_0),
        .O(\mulData2[0][9]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[0][9]_i_31 
       (.I0(lB_reg_r3_192_255_6_6_n_0),
        .I1(lB_reg_r3_128_191_6_6_n_0),
        .I2(\mulData2[0][0]_i_33_n_0 ),
        .I3(lB_reg_r3_64_127_6_6_n_0),
        .I4(\mulData2[0][0]_i_35_n_0 ),
        .I5(lB_reg_r3_0_63_6_6_n_0),
        .O(\mulData2[0][9]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \mulData2[0][9]_i_4 
       (.I0(out_data02_out[6]),
        .I1(\mulData2_reg[0][9] ),
        .I2(\mulData2_reg[0][9]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData2_reg[0][9]_1 ),
        .O(\mulData2[0][9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[0][9]_i_5 
       (.I0(\mulData2[0][9]_i_13_n_0 ),
        .I1(\mulData2[0][0]_i_12_n_0 ),
        .I2(\mulData2[0][9]_i_14_n_0 ),
        .I3(\mulData2[0][9]_i_15_n_0 ),
        .I4(\mulData2[0][9]_i_16_n_0 ),
        .O(out_data02_out[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[0][9]_i_9 
       (.I0(\mulData2[0][9]_i_29_n_0 ),
        .I1(\mulData2[0][0]_i_12_n_0 ),
        .I2(\mulData2[0][9]_i_30_n_0 ),
        .I3(\mulData2[0][9]_i_15_n_0 ),
        .I4(\mulData2[0][9]_i_31_n_0 ),
        .O(out_data02_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mulData2[1][10]_i_1 
       (.I0(\mulData2[1][10]_i_2_n_0 ),
        .I1(\mulData2[1][10]_i_3_n_0 ),
        .I2(\mulData2[1][10]_i_4_n_0 ),
        .O(\currentRdLineBuffer_reg[1] [4]));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \mulData2[1][10]_i_2 
       (.I0(out_data00_out[7]),
        .I1(\mulData2_reg[1][10]_2 ),
        .I2(\mulData2_reg[1][10]_3 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData2_reg[1][10]_4 ),
        .O(\mulData2[1][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \mulData2[1][10]_i_3 
       (.I0(\mulData2[1][6]_i_6_n_0 ),
        .I1(\mulData2_reg[1][6]_0 ),
        .I2(\currentRdLineBuffer_reg[1]_1 ),
        .I3(\mulData2_reg[1][5] ),
        .I4(\mulData2_reg[1][6] ),
        .I5(\currentRdLineBuffer_reg[1]_0 ),
        .O(\mulData2[1][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \mulData2[1][10]_i_4 
       (.I0(out_data00_out[6]),
        .I1(\mulData2_reg[1][10] ),
        .I2(\mulData2_reg[1][10]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData2_reg[1][10]_1 ),
        .O(\mulData2[1][10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFDFF0200)) 
    \mulData2[1][5]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_1 ),
        .I1(\mulData2_reg[1][5] ),
        .I2(\mulData2_reg[1][6] ),
        .I3(\currentRdLineBuffer_reg[1]_0 ),
        .I4(\mulData2_reg[1][6]_0 ),
        .O(\currentRdLineBuffer_reg[1] [0]));
  LUT6 #(
    .INIT(64'hFDFFFFFF02000000)) 
    \mulData2[1][6]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_0 ),
        .I1(\mulData2_reg[1][6] ),
        .I2(\mulData2_reg[1][5] ),
        .I3(\currentRdLineBuffer_reg[1]_1 ),
        .I4(\mulData2_reg[1][6]_0 ),
        .I5(\mulData2[1][6]_i_6_n_0 ),
        .O(\currentRdLineBuffer_reg[1] [1]));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \mulData2[1][6]_i_2 
       (.I0(out_data00_out[3]),
        .I1(\mulData2_reg[1][6]_4 ),
        .I2(\mulData2_reg[1][6]_5 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData2_reg[1][6]_6 ),
        .O(\currentRdLineBuffer_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \mulData2[1][6]_i_4 
       (.I0(out_data00_out[2]),
        .I1(\mulData2_reg[1][6]_1 ),
        .I2(\mulData2_reg[1][6]_2 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData2_reg[1][6]_3 ),
        .O(\currentRdLineBuffer_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \mulData2[1][6]_i_6 
       (.I0(out_data00_out[5]),
        .I1(\mulData2_reg[1][6]_7 ),
        .I2(\mulData2_reg[1][6]_8 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData2_reg[1][6]_9 ),
        .O(\mulData2[1][6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mulData2[1][7]_i_1 
       (.I0(\mulData2[1][10]_i_4_n_0 ),
        .I1(\mulData2[1][10]_i_3_n_0 ),
        .O(\currentRdLineBuffer_reg[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mulData2[1][8]_i_1 
       (.I0(\mulData2[1][10]_i_2_n_0 ),
        .I1(\mulData2[1][10]_i_3_n_0 ),
        .I2(\mulData2[1][10]_i_4_n_0 ),
        .O(\currentRdLineBuffer_reg[1] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][1]_i_12 
       (.I0(\mulData2[7][1]_i_26_n_0 ),
        .I1(\mulData2[7][1]_i_27_n_0 ),
        .I2(plusOp[8]),
        .I3(\mulData2[7][1]_i_28_n_0 ),
        .I4(plusOp[7]),
        .I5(\mulData2[7][1]_i_29_n_0 ),
        .O(\mulData2[7][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[7][1]_i_13 
       (.I0(lB_reg_r2_512_575_0_2_n_0),
        .I1(plusOp[6]),
        .I2(lB_reg_r2_576_639_0_2_n_0),
        .I3(plusOp[7]),
        .I4(lB_reg_r2_640_703_0_2_n_0),
        .I5(plusOp[8]),
        .O(\mulData2[7][1]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][1]_i_26 
       (.I0(lB_reg_r2_448_511_0_2_n_0),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_384_447_0_2_n_0),
        .O(\mulData2[7][1]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][1]_i_27 
       (.I0(lB_reg_r2_320_383_0_2_n_0),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_256_319_0_2_n_0),
        .O(\mulData2[7][1]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][1]_i_28 
       (.I0(lB_reg_r2_192_255_0_2_n_0),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_128_191_0_2_n_0),
        .O(\mulData2[7][1]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][1]_i_29 
       (.I0(lB_reg_r2_64_127_0_2_n_0),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_0_63_0_2_n_0),
        .O(\mulData2[7][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][2]_i_12 
       (.I0(\mulData2[7][2]_i_26_n_0 ),
        .I1(\mulData2[7][2]_i_27_n_0 ),
        .I2(plusOp[8]),
        .I3(\mulData2[7][2]_i_28_n_0 ),
        .I4(plusOp[7]),
        .I5(\mulData2[7][2]_i_29_n_0 ),
        .O(\mulData2[7][2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[7][2]_i_13 
       (.I0(lB_reg_r2_512_575_0_2_n_1),
        .I1(plusOp[6]),
        .I2(lB_reg_r2_576_639_0_2_n_1),
        .I3(plusOp[7]),
        .I4(lB_reg_r2_640_703_0_2_n_1),
        .I5(plusOp[8]),
        .O(\mulData2[7][2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][2]_i_26 
       (.I0(lB_reg_r2_448_511_0_2_n_1),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_384_447_0_2_n_1),
        .O(\mulData2[7][2]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][2]_i_27 
       (.I0(lB_reg_r2_320_383_0_2_n_1),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_256_319_0_2_n_1),
        .O(\mulData2[7][2]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][2]_i_28 
       (.I0(lB_reg_r2_192_255_0_2_n_1),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_128_191_0_2_n_1),
        .O(\mulData2[7][2]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][2]_i_29 
       (.I0(lB_reg_r2_64_127_0_2_n_1),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_0_63_0_2_n_1),
        .O(\mulData2[7][2]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][3]_i_18 
       (.I0(lB_reg_r2_448_511_0_2_n_2),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_384_447_0_2_n_2),
        .O(\mulData2[7][3]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][3]_i_19 
       (.I0(lB_reg_r2_320_383_0_2_n_2),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_256_319_0_2_n_2),
        .O(\mulData2[7][3]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][3]_i_20 
       (.I0(lB_reg_r2_192_255_0_2_n_2),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_128_191_0_2_n_2),
        .O(\mulData2[7][3]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][3]_i_21 
       (.I0(lB_reg_r2_64_127_0_2_n_2),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_0_63_0_2_n_2),
        .O(\mulData2[7][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][3]_i_8 
       (.I0(\mulData2[7][3]_i_18_n_0 ),
        .I1(\mulData2[7][3]_i_19_n_0 ),
        .I2(plusOp[8]),
        .I3(\mulData2[7][3]_i_20_n_0 ),
        .I4(plusOp[7]),
        .I5(\mulData2[7][3]_i_21_n_0 ),
        .O(\mulData2[7][3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[7][3]_i_9 
       (.I0(lB_reg_r2_512_575_0_2_n_2),
        .I1(plusOp[6]),
        .I2(lB_reg_r2_576_639_0_2_n_2),
        .I3(plusOp[7]),
        .I4(lB_reg_r2_640_703_0_2_n_2),
        .I5(plusOp[8]),
        .O(\mulData2[7][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][4]_i_12 
       (.I0(\mulData2[7][4]_i_26_n_0 ),
        .I1(\mulData2[7][4]_i_27_n_0 ),
        .I2(plusOp[8]),
        .I3(\mulData2[7][4]_i_28_n_0 ),
        .I4(plusOp[7]),
        .I5(\mulData2[7][4]_i_29_n_0 ),
        .O(\mulData2[7][4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[7][4]_i_13 
       (.I0(lB_reg_r2_512_575_3_5_n_0),
        .I1(plusOp[6]),
        .I2(lB_reg_r2_576_639_3_5_n_0),
        .I3(plusOp[7]),
        .I4(lB_reg_r2_640_703_3_5_n_0),
        .I5(plusOp[8]),
        .O(\mulData2[7][4]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][4]_i_26 
       (.I0(lB_reg_r2_448_511_3_5_n_0),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_384_447_3_5_n_0),
        .O(\mulData2[7][4]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][4]_i_27 
       (.I0(lB_reg_r2_320_383_3_5_n_0),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_256_319_3_5_n_0),
        .O(\mulData2[7][4]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][4]_i_28 
       (.I0(lB_reg_r2_192_255_3_5_n_0),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_128_191_3_5_n_0),
        .O(\mulData2[7][4]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][4]_i_29 
       (.I0(lB_reg_r2_64_127_3_5_n_0),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_0_63_3_5_n_0),
        .O(\mulData2[7][4]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][5]_i_18 
       (.I0(lB_reg_r2_448_511_3_5_n_1),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_384_447_3_5_n_1),
        .O(\mulData2[7][5]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][5]_i_19 
       (.I0(lB_reg_r2_320_383_3_5_n_1),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_256_319_3_5_n_1),
        .O(\mulData2[7][5]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][5]_i_20 
       (.I0(lB_reg_r2_192_255_3_5_n_1),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_128_191_3_5_n_1),
        .O(\mulData2[7][5]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][5]_i_21 
       (.I0(lB_reg_r2_64_127_3_5_n_1),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_0_63_3_5_n_1),
        .O(\mulData2[7][5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][5]_i_8 
       (.I0(\mulData2[7][5]_i_18_n_0 ),
        .I1(\mulData2[7][5]_i_19_n_0 ),
        .I2(plusOp[8]),
        .I3(\mulData2[7][5]_i_20_n_0 ),
        .I4(plusOp[7]),
        .I5(\mulData2[7][5]_i_21_n_0 ),
        .O(\mulData2[7][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[7][5]_i_9 
       (.I0(lB_reg_r2_512_575_3_5_n_1),
        .I1(plusOp[6]),
        .I2(lB_reg_r2_576_639_3_5_n_1),
        .I3(plusOp[7]),
        .I4(lB_reg_r2_640_703_3_5_n_1),
        .I5(plusOp[8]),
        .O(\mulData2[7][5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][6]_i_12 
       (.I0(\mulData2[7][6]_i_26_n_0 ),
        .I1(\mulData2[7][6]_i_27_n_0 ),
        .I2(plusOp[8]),
        .I3(\mulData2[7][6]_i_28_n_0 ),
        .I4(plusOp[7]),
        .I5(\mulData2[7][6]_i_29_n_0 ),
        .O(\mulData2[7][6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[7][6]_i_13 
       (.I0(lB_reg_r2_512_575_3_5_n_2),
        .I1(plusOp[6]),
        .I2(lB_reg_r2_576_639_3_5_n_2),
        .I3(plusOp[7]),
        .I4(lB_reg_r2_640_703_3_5_n_2),
        .I5(plusOp[8]),
        .O(\mulData2[7][6]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][6]_i_26 
       (.I0(lB_reg_r2_448_511_3_5_n_2),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_384_447_3_5_n_2),
        .O(\mulData2[7][6]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][6]_i_27 
       (.I0(lB_reg_r2_320_383_3_5_n_2),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_256_319_3_5_n_2),
        .O(\mulData2[7][6]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][6]_i_28 
       (.I0(lB_reg_r2_192_255_3_5_n_2),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_128_191_3_5_n_2),
        .O(\mulData2[7][6]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][6]_i_29 
       (.I0(lB_reg_r2_64_127_3_5_n_2),
        .I1(rdPtr[0]),
        .I2(\rdPtr[6]_i_2_n_0 ),
        .I3(rdPtr[6]),
        .I4(lB_reg_r2_0_63_3_5_n_2),
        .O(\mulData2[7][6]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[7][7]_i_15 
       (.I0(lB_reg_r2_640_703_6_6_n_0),
        .I1(plusOp[7]),
        .I2(lB_reg_r2_576_639_6_6_n_0),
        .I3(plusOp[6]),
        .I4(lB_reg_r2_512_575_6_6_n_0),
        .O(\mulData2[7][7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][7]_i_16 
       (.I0(lB_reg_r2_448_511_6_6_n_0),
        .I1(lB_reg_r2_384_447_6_6_n_0),
        .I2(plusOp[7]),
        .I3(lB_reg_r2_320_383_6_6_n_0),
        .I4(plusOp[6]),
        .I5(lB_reg_r2_256_319_6_6_n_0),
        .O(\mulData2[7][7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][7]_i_17 
       (.I0(lB_reg_r2_192_255_6_6_n_0),
        .I1(lB_reg_r2_128_191_6_6_n_0),
        .I2(plusOp[7]),
        .I3(lB_reg_r2_64_127_6_6_n_0),
        .I4(plusOp[6]),
        .I5(lB_reg_r2_0_63_6_6_n_0),
        .O(\mulData2[7][7]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[7][7]_i_5 
       (.I0(\mulData2[7][7]_i_15_n_0 ),
        .I1(plusOp[9]),
        .I2(\mulData2[7][7]_i_16_n_0 ),
        .I3(plusOp[8]),
        .I4(\mulData2[7][7]_i_17_n_0 ),
        .O(out_data00_out[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[7][8]_i_18 
       (.I0(lB_reg_r2_640_703_7_7_n_0),
        .I1(plusOp[7]),
        .I2(lB_reg_r2_576_639_7_7_n_0),
        .I3(plusOp[6]),
        .I4(lB_reg_r2_512_575_7_7_n_0),
        .O(\mulData2[7][8]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hBF40FF00)) 
    \mulData2[7][8]_i_19 
       (.I0(\rdPtr[7]_i_2_n_0 ),
        .I1(rdPtr[0]),
        .I2(rdPtr[8]),
        .I3(rdPtr[9]),
        .I4(rdPtr[7]),
        .O(plusOp[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][8]_i_20 
       (.I0(lB_reg_r2_448_511_7_7_n_0),
        .I1(lB_reg_r2_384_447_7_7_n_0),
        .I2(plusOp[7]),
        .I3(lB_reg_r2_320_383_7_7_n_0),
        .I4(plusOp[6]),
        .I5(lB_reg_r2_256_319_7_7_n_0),
        .O(\mulData2[7][8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][8]_i_21 
       (.I0(lB_reg_r2_192_255_7_7_n_0),
        .I1(lB_reg_r2_128_191_7_7_n_0),
        .I2(plusOp[7]),
        .I3(lB_reg_r2_64_127_7_7_n_0),
        .I4(plusOp[6]),
        .I5(lB_reg_r2_0_63_7_7_n_0),
        .O(\mulData2[7][8]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \mulData2[7][8]_i_25 
       (.I0(rdPtr[0]),
        .I1(\rdPtr[7]_i_2_n_0 ),
        .I2(rdPtr[7]),
        .O(plusOp[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[7][8]_i_5 
       (.I0(\mulData2[7][8]_i_18_n_0 ),
        .I1(plusOp[9]),
        .I2(\mulData2[7][8]_i_20_n_0 ),
        .I3(plusOp[8]),
        .I4(\mulData2[7][8]_i_21_n_0 ),
        .O(out_data00_out[7]));
  MUXF7 \mulData2_reg[0][0]_i_4 
       (.I0(\mulData2[0][0]_i_13_n_0 ),
        .I1(\mulData2[0][0]_i_14_n_0 ),
        .O(out_data02_out[0]),
        .S(\mulData2[0][0]_i_12_n_0 ));
  MUXF7 \mulData2_reg[7][1]_i_5 
       (.I0(\mulData2[7][1]_i_12_n_0 ),
        .I1(\mulData2[7][1]_i_13_n_0 ),
        .O(out_data00_out[0]),
        .S(plusOp[9]));
  MUXF7 \mulData2_reg[7][2]_i_5 
       (.I0(\mulData2[7][2]_i_12_n_0 ),
        .I1(\mulData2[7][2]_i_13_n_0 ),
        .O(out_data00_out[1]),
        .S(plusOp[9]));
  MUXF7 \mulData2_reg[7][3]_i_3 
       (.I0(\mulData2[7][3]_i_8_n_0 ),
        .I1(\mulData2[7][3]_i_9_n_0 ),
        .O(out_data00_out[2]),
        .S(plusOp[9]));
  MUXF7 \mulData2_reg[7][4]_i_5 
       (.I0(\mulData2[7][4]_i_12_n_0 ),
        .I1(\mulData2[7][4]_i_13_n_0 ),
        .O(out_data00_out[3]),
        .S(plusOp[9]));
  MUXF7 \mulData2_reg[7][5]_i_3 
       (.I0(\mulData2[7][5]_i_8_n_0 ),
        .I1(\mulData2[7][5]_i_9_n_0 ),
        .O(out_data00_out[4]),
        .S(plusOp[9]));
  MUXF7 \mulData2_reg[7][6]_i_5 
       (.I0(\mulData2[7][6]_i_12_n_0 ),
        .I1(\mulData2[7][6]_i_13_n_0 ),
        .O(out_data00_out[5]),
        .S(plusOp[9]));
  LUT3 #(
    .INIT(8'hA2)) 
    \rdPtr[5]_i_1__2 
       (.I0(E),
        .I1(currentRdLineBuffer[0]),
        .I2(currentRdLineBuffer[1]),
        .O(lineBuffReadData));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \rdPtr[6]_i_1 
       (.I0(rdPtr[0]),
        .I1(\rdPtr[6]_i_2_n_0 ),
        .I2(rdPtr[6]),
        .O(plusOp[6]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rdPtr[6]_i_2 
       (.I0(rdPtr[4]),
        .I1(rdPtr[2]),
        .I2(rdPtr[1]),
        .I3(rdPtr[3]),
        .I4(rdPtr[5]),
        .O(\rdPtr[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hBBBB4404)) 
    \rdPtr[7]_i_1 
       (.I0(\rdPtr[7]_i_2_n_0 ),
        .I1(rdPtr[0]),
        .I2(rdPtr[9]),
        .I3(rdPtr[8]),
        .I4(rdPtr[7]),
        .O(rdPtr__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rdPtr[7]_i_2 
       (.I0(rdPtr[5]),
        .I1(rdPtr[3]),
        .I2(rdPtr[1]),
        .I3(rdPtr[2]),
        .I4(rdPtr[4]),
        .I5(rdPtr[6]),
        .O(\rdPtr[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \rdPtr[8]_i_1 
       (.I0(rdPtr[7]),
        .I1(\rdPtr[7]_i_2_n_0 ),
        .I2(rdPtr[0]),
        .I3(rdPtr[8]),
        .O(plusOp[8]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hB4F0F0B0)) 
    \rdPtr[9]_i_1 
       (.I0(\rdPtr[7]_i_2_n_0 ),
        .I1(rdPtr[0]),
        .I2(rdPtr[9]),
        .I3(rdPtr[8]),
        .I4(rdPtr[7]),
        .O(rdPtr__0[9]));
  (* ORIG_CELL_NAME = "rdPtr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[0] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[0]),
        .Q(rdPtr[0]),
        .R(SR));
  (* ORIG_CELL_NAME = "rdPtr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[0]_rep 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[0]),
        .Q(\rdPtr_reg[0]_rep_n_0 ),
        .R(SR));
  (* ORIG_CELL_NAME = "rdPtr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[0]_rep__0 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[0]),
        .Q(\rdPtr_reg[0]_rep__0_n_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[1] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[1]),
        .Q(rdPtr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[2] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[2]),
        .Q(rdPtr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[3] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[3]),
        .Q(rdPtr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[4] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[4]),
        .Q(rdPtr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[5] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[5]),
        .Q(rdPtr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[6] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(plusOp[6]),
        .Q(rdPtr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[7] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[7]),
        .Q(rdPtr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[8] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(plusOp[8]),
        .Q(rdPtr[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[9] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[9]),
        .Q(rdPtr[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wrPtr[0]_i_1 
       (.I0(\wrPtr_reg_n_0_[0] ),
        .O(wrPtr[0]));
  LUT3 #(
    .INIT(8'h04)) 
    \wrPtr[10]_i_1__2 
       (.I0(currentWrLineBuffer[0]),
        .I1(gray_tvalid),
        .I2(currentWrLineBuffer[1]),
        .O(lineBuffDataValid));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \wrPtr[10]_i_2 
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr[10]_i_3_n_0 ),
        .I3(\wrPtr_reg_n_0_[8] ),
        .I4(\wrPtr_reg_n_0_[10] ),
        .O(wrPtr[10]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \wrPtr[10]_i_3 
       (.I0(\wrPtr_reg_n_0_[5] ),
        .I1(\wrPtr_reg_n_0_[3] ),
        .I2(\wrPtr[6]_i_2_n_0 ),
        .I3(\wrPtr_reg_n_0_[2] ),
        .I4(\wrPtr_reg_n_0_[4] ),
        .I5(\wrPtr_reg_n_0_[6] ),
        .O(\wrPtr[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wrPtr[1]_i_1 
       (.I0(\wrPtr_reg_n_0_[0] ),
        .I1(\wrPtr_reg_n_0_[1] ),
        .O(wrPtr[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wrPtr[2]_i_1 
       (.I0(\wrPtr_reg_n_0_[1] ),
        .I1(\wrPtr_reg_n_0_[0] ),
        .I2(\wrPtr_reg_n_0_[2] ),
        .O(wrPtr[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wrPtr[3]_i_1 
       (.I0(\wrPtr_reg_n_0_[2] ),
        .I1(\wrPtr_reg_n_0_[0] ),
        .I2(\wrPtr_reg_n_0_[1] ),
        .I3(\wrPtr_reg_n_0_[3] ),
        .O(wrPtr[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wrPtr[4]_i_1 
       (.I0(\wrPtr_reg_n_0_[3] ),
        .I1(\wrPtr_reg_n_0_[1] ),
        .I2(\wrPtr_reg_n_0_[0] ),
        .I3(\wrPtr_reg_n_0_[2] ),
        .I4(\wrPtr_reg_n_0_[4] ),
        .O(wrPtr[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wrPtr[5]_i_1 
       (.I0(\wrPtr_reg_n_0_[4] ),
        .I1(\wrPtr_reg_n_0_[2] ),
        .I2(\wrPtr_reg_n_0_[0] ),
        .I3(\wrPtr_reg_n_0_[1] ),
        .I4(\wrPtr_reg_n_0_[3] ),
        .I5(\wrPtr_reg_n_0_[5] ),
        .O(wrPtr[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wrPtr[6]_i_1 
       (.I0(\wrPtr_reg_n_0_[5] ),
        .I1(\wrPtr_reg_n_0_[3] ),
        .I2(\wrPtr[6]_i_2_n_0 ),
        .I3(\wrPtr_reg_n_0_[2] ),
        .I4(\wrPtr_reg_n_0_[4] ),
        .I5(\wrPtr_reg_n_0_[6] ),
        .O(wrPtr[6]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wrPtr[6]_i_2 
       (.I0(\wrPtr_reg_n_0_[0] ),
        .I1(\wrPtr_reg_n_0_[1] ),
        .O(\wrPtr[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hAAAA5551)) 
    \wrPtr[7]_i_1 
       (.I0(\wrPtr[10]_i_3_n_0 ),
        .I1(\wrPtr_reg_n_0_[9] ),
        .I2(\wrPtr_reg_n_0_[8] ),
        .I3(\wrPtr_reg_n_0_[10] ),
        .I4(\wrPtr_reg_n_0_[7] ),
        .O(wrPtr[7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \wrPtr[8]_i_1 
       (.I0(\wrPtr_reg_n_0_[7] ),
        .I1(\wrPtr[10]_i_3_n_0 ),
        .I2(\wrPtr_reg_n_0_[8] ),
        .O(wrPtr[8]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hB4B4F0E0)) 
    \wrPtr[9]_i_1 
       (.I0(\wrPtr[10]_i_3_n_0 ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[9] ),
        .I3(\wrPtr_reg_n_0_[10] ),
        .I4(\wrPtr_reg_n_0_[8] ),
        .O(wrPtr[9]));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[0] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[0]),
        .Q(\wrPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[10] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[10]),
        .Q(\wrPtr_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[1] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[1]),
        .Q(\wrPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[2] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[2]),
        .Q(\wrPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[3] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[3]),
        .Q(\wrPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[4] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[4]),
        .Q(\wrPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[5] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[5]),
        .Q(\wrPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[6] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[6]),
        .Q(\wrPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[7] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[7]),
        .Q(\wrPtr_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[8] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[8]),
        .Q(\wrPtr_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[9] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[9]),
        .Q(\wrPtr_reg_n_0_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "line_buffer" *) 
module base_axis_sobel_0_2_line_buffer_0
   (\currentRdLineBuffer_reg[1] ,
    \currentRdLineBuffer_reg[1]_0 ,
    \currentRdLineBuffer_reg[1]_1 ,
    out_data,
    \rdPtr_reg[9]_0 ,
    \rdPtr_reg[9]_1 ,
    \rdPtr_reg[9]_2 ,
    \rdPtr_reg[9]_3 ,
    \rdPtr_reg[9]_4 ,
    \rdPtr_reg[9]_5 ,
    \rdPtr_reg[9]_6 ,
    \currentRdLineBuffer_reg[1]_2 ,
    \rdPtr_reg[0]_0 ,
    \currentRdLineBuffer_reg[1]_3 ,
    \currentRdLineBuffer_reg[1]_4 ,
    \currentRdLineBuffer_reg[1]_5 ,
    \rdPtr_reg[8]_0 ,
    \rdPtr_reg[8]_1 ,
    \rdPtr_reg[8]_2 ,
    \rdPtr_reg[8]_3 ,
    \rdPtr_reg[8]_4 ,
    \rdPtr_reg[9]_7 ,
    \rdPtr_reg[0]_1 ,
    \rdPtr_reg[0]_2 ,
    \rdPtr_reg[0]_3 ,
    \rdPtr_reg[0]_4 ,
    \rdPtr_reg[0]_5 ,
    \rdPtr_reg[0]_6 ,
    \rdPtr_reg[0]_7 ,
    \rdPtr_reg[8]_5 ,
    \rdPtr_reg[8]_6 ,
    \rdPtr_reg[8]_7 ,
    SR,
    s_axi_aclk,
    \mulData2_reg[2][6] ,
    \mulData1_reg[3][6] ,
    \mulData1_reg[3][6]_0 ,
    \mulData1_reg[3][6]_1 ,
    \mulData1_reg[3][6]_2 ,
    \mulData1_reg[5][1] ,
    \mulData1_reg[5][1]_0 ,
    currentRdLineBuffer,
    out_data0__0,
    \mulData1_reg[5][2] ,
    \mulData1_reg[5][2]_0 ,
    \gx_sum0[-1111111108] ,
    \gx_sum0[-1111111108]_0 ,
    \gx_sum0[-1111111107] ,
    \gx_sum0[-1111111107]_0 ,
    \mulData1_reg[5][6] ,
    \mulData1_reg[5][6]_0 ,
    \gx_sum0[-1111111105] ,
    \gx_sum0[-1111111105]_0 ,
    \mulData1_reg[5][8] ,
    \mulData1_reg[5][8]_0 ,
    \mulData2_reg[1][6] ,
    out_data00_out,
    \mulData2_reg[1][6]_0 ,
    \mulData2_reg[0][6] ,
    \mulData2_reg[0][6]_0 ,
    \mulData2_reg[0][6]_1 ,
    \mulData2_reg[0][6]_2 ,
    \mulData1_reg[3][6]_3 ,
    out_data02_out,
    \mulData1_reg[3][6]_4 ,
    \mulData2_reg[0][5] ,
    \mulData2_reg[0][5]_0 ,
    \mulData1_reg[3][6]_5 ,
    \mulData1_reg[3][6]_6 ,
    \mulData1_reg[3][10] ,
    \mulData1_reg[3][10]_0 ,
    \mulData1_reg[3][10]_1 ,
    \mulData1_reg[3][10]_2 ,
    gray_tvalid,
    currentWrLineBuffer,
    E,
    \mulData2[0][9]_i_17_0 ,
    s_axi_aresetn);
  output [2:0]\currentRdLineBuffer_reg[1] ;
  output [3:0]\currentRdLineBuffer_reg[1]_0 ;
  output \currentRdLineBuffer_reg[1]_1 ;
  output [8:0]out_data;
  output \rdPtr_reg[9]_0 ;
  output \rdPtr_reg[9]_1 ;
  output \rdPtr_reg[9]_2 ;
  output \rdPtr_reg[9]_3 ;
  output \rdPtr_reg[9]_4 ;
  output \rdPtr_reg[9]_5 ;
  output \rdPtr_reg[9]_6 ;
  output \currentRdLineBuffer_reg[1]_2 ;
  output \rdPtr_reg[0]_0 ;
  output \currentRdLineBuffer_reg[1]_3 ;
  output \currentRdLineBuffer_reg[1]_4 ;
  output \currentRdLineBuffer_reg[1]_5 ;
  output \rdPtr_reg[8]_0 ;
  output \rdPtr_reg[8]_1 ;
  output \rdPtr_reg[8]_2 ;
  output \rdPtr_reg[8]_3 ;
  output \rdPtr_reg[8]_4 ;
  output \rdPtr_reg[9]_7 ;
  output \rdPtr_reg[0]_1 ;
  output \rdPtr_reg[0]_2 ;
  output \rdPtr_reg[0]_3 ;
  output \rdPtr_reg[0]_4 ;
  output \rdPtr_reg[0]_5 ;
  output \rdPtr_reg[0]_6 ;
  output \rdPtr_reg[0]_7 ;
  output \rdPtr_reg[8]_5 ;
  output \rdPtr_reg[8]_6 ;
  output \rdPtr_reg[8]_7 ;
  input [0:0]SR;
  input s_axi_aclk;
  input \mulData2_reg[2][6] ;
  input \mulData1_reg[3][6] ;
  input \mulData1_reg[3][6]_0 ;
  input \mulData1_reg[3][6]_1 ;
  input \mulData1_reg[3][6]_2 ;
  input \mulData1_reg[5][1] ;
  input \mulData1_reg[5][1]_0 ;
  input [1:0]currentRdLineBuffer;
  input [6:0]out_data0__0;
  input \mulData1_reg[5][2] ;
  input \mulData1_reg[5][2]_0 ;
  input \gx_sum0[-1111111108] ;
  input \gx_sum0[-1111111108]_0 ;
  input \gx_sum0[-1111111107] ;
  input \gx_sum0[-1111111107]_0 ;
  input \mulData1_reg[5][6] ;
  input \mulData1_reg[5][6]_0 ;
  input \gx_sum0[-1111111105] ;
  input \gx_sum0[-1111111105]_0 ;
  input \mulData1_reg[5][8] ;
  input \mulData1_reg[5][8]_0 ;
  input \mulData2_reg[1][6] ;
  input [0:0]out_data00_out;
  input \mulData2_reg[1][6]_0 ;
  input \mulData2_reg[0][6] ;
  input \mulData2_reg[0][6]_0 ;
  input \mulData2_reg[0][6]_1 ;
  input \mulData2_reg[0][6]_2 ;
  input \mulData1_reg[3][6]_3 ;
  input [4:0]out_data02_out;
  input \mulData1_reg[3][6]_4 ;
  input \mulData2_reg[0][5] ;
  input \mulData2_reg[0][5]_0 ;
  input \mulData1_reg[3][6]_5 ;
  input \mulData1_reg[3][6]_6 ;
  input \mulData1_reg[3][10] ;
  input \mulData1_reg[3][10]_0 ;
  input \mulData1_reg[3][10]_1 ;
  input \mulData1_reg[3][10]_2 ;
  input gray_tvalid;
  input [1:0]currentWrLineBuffer;
  input [0:0]E;
  input [7:0]\mulData2[0][9]_i_17_0 ;
  input s_axi_aresetn;

  wire [0:0]E;
  wire [0:0]SR;
  wire [1:0]currentRdLineBuffer;
  wire [2:0]\currentRdLineBuffer_reg[1] ;
  wire [3:0]\currentRdLineBuffer_reg[1]_0 ;
  wire \currentRdLineBuffer_reg[1]_1 ;
  wire \currentRdLineBuffer_reg[1]_2 ;
  wire \currentRdLineBuffer_reg[1]_3 ;
  wire \currentRdLineBuffer_reg[1]_4 ;
  wire \currentRdLineBuffer_reg[1]_5 ;
  wire [1:0]currentWrLineBuffer;
  wire gray_tvalid;
  wire \gx_sum0[-1111111104]_i_2_n_0 ;
  wire \gx_sum0[-1111111105] ;
  wire \gx_sum0[-1111111105]_0 ;
  wire \gx_sum0[-1111111105]_i_2_n_0 ;
  wire \gx_sum0[-1111111106]_i_10_n_0 ;
  wire \gx_sum0[-1111111106]_i_11_n_0 ;
  wire \gx_sum0[-1111111106]_i_9_n_0 ;
  wire \gx_sum0[-1111111107] ;
  wire \gx_sum0[-1111111107]_0 ;
  wire \gx_sum0[-1111111107]_i_6_n_0 ;
  wire \gx_sum0[-1111111107]_i_7_n_0 ;
  wire \gx_sum0[-1111111107]_i_8_n_0 ;
  wire \gx_sum0[-1111111108] ;
  wire \gx_sum0[-1111111108]_0 ;
  wire \gx_sum0[-1111111108]_i_6_n_0 ;
  wire \gx_sum0[-1111111108]_i_7_n_0 ;
  wire \gx_sum0[-1111111108]_i_8_n_0 ;
  wire \gx_sum0[-1111111109]_i_10_n_0 ;
  wire \gx_sum0[-1111111109]_i_11_n_0 ;
  wire \gx_sum0[-1111111109]_i_9_n_0 ;
  wire \gx_sum0[-1111111110]_i_15_n_0 ;
  wire \gx_sum0[-1111111110]_i_16_n_0 ;
  wire \gx_sum0[-1111111110]_i_17_n_0 ;
  wire \gx_sum0[-1111111111]_i_15_n_0 ;
  wire \gx_sum0[-1111111111]_i_16_n_0 ;
  wire \gx_sum0[-1111111111]_i_17_n_0 ;
  wire \gy_sum0[-1111111106]_i_10_n_0 ;
  wire \gy_sum0[-1111111106]_i_11_n_0 ;
  wire \gy_sum0[-1111111106]_i_22_n_0 ;
  wire \gy_sum0[-1111111106]_i_23_n_0 ;
  wire \gy_sum0[-1111111106]_i_24_n_0 ;
  wire \gy_sum0[-1111111106]_i_25_n_0 ;
  wire \gy_sum0[-1111111107]_i_12_n_0 ;
  wire \gy_sum0[-1111111107]_i_13_n_0 ;
  wire \gy_sum0[-1111111107]_i_26_n_0 ;
  wire \gy_sum0[-1111111107]_i_27_n_0 ;
  wire \gy_sum0[-1111111107]_i_28_n_0 ;
  wire \gy_sum0[-1111111107]_i_29_n_0 ;
  wire \gy_sum0[-1111111108]_i_10_n_0 ;
  wire \gy_sum0[-1111111108]_i_11_n_0 ;
  wire \gy_sum0[-1111111108]_i_22_n_0 ;
  wire \gy_sum0[-1111111108]_i_23_n_0 ;
  wire \gy_sum0[-1111111108]_i_24_n_0 ;
  wire \gy_sum0[-1111111108]_i_25_n_0 ;
  wire \gy_sum0[-1111111109]_i_12_n_0 ;
  wire \gy_sum0[-1111111109]_i_13_n_0 ;
  wire \gy_sum0[-1111111109]_i_26_n_0 ;
  wire \gy_sum0[-1111111109]_i_27_n_0 ;
  wire \gy_sum0[-1111111109]_i_28_n_0 ;
  wire \gy_sum0[-1111111109]_i_29_n_0 ;
  wire \gy_sum0[-1111111110]_i_18_n_0 ;
  wire \gy_sum0[-1111111110]_i_19_n_0 ;
  wire \gy_sum0[-1111111110]_i_20_n_0 ;
  wire \gy_sum0[-1111111110]_i_21_n_0 ;
  wire \gy_sum0[-1111111110]_i_8_n_0 ;
  wire \gy_sum0[-1111111110]_i_9_n_0 ;
  wire lB_reg_r1_0_63_0_2_i_1__1_n_0;
  wire lB_reg_r1_0_63_0_2_n_0;
  wire lB_reg_r1_0_63_0_2_n_1;
  wire lB_reg_r1_0_63_0_2_n_2;
  wire lB_reg_r1_0_63_3_5_n_0;
  wire lB_reg_r1_0_63_3_5_n_1;
  wire lB_reg_r1_0_63_3_5_n_2;
  wire lB_reg_r1_0_63_6_6_n_0;
  wire lB_reg_r1_0_63_7_7_n_0;
  wire lB_reg_r1_128_191_0_2_i_1__1_n_0;
  wire lB_reg_r1_128_191_0_2_n_0;
  wire lB_reg_r1_128_191_0_2_n_1;
  wire lB_reg_r1_128_191_0_2_n_2;
  wire lB_reg_r1_128_191_3_5_n_0;
  wire lB_reg_r1_128_191_3_5_n_1;
  wire lB_reg_r1_128_191_3_5_n_2;
  wire lB_reg_r1_128_191_6_6_n_0;
  wire lB_reg_r1_128_191_7_7_n_0;
  wire lB_reg_r1_192_255_0_2_i_1__1_n_0;
  wire lB_reg_r1_192_255_0_2_n_0;
  wire lB_reg_r1_192_255_0_2_n_1;
  wire lB_reg_r1_192_255_0_2_n_2;
  wire lB_reg_r1_192_255_3_5_n_0;
  wire lB_reg_r1_192_255_3_5_n_1;
  wire lB_reg_r1_192_255_3_5_n_2;
  wire lB_reg_r1_192_255_6_6_n_0;
  wire lB_reg_r1_192_255_7_7_n_0;
  wire lB_reg_r1_256_319_0_2_i_1__1_n_0;
  wire lB_reg_r1_256_319_0_2_n_0;
  wire lB_reg_r1_256_319_0_2_n_1;
  wire lB_reg_r1_256_319_0_2_n_2;
  wire lB_reg_r1_256_319_3_5_n_0;
  wire lB_reg_r1_256_319_3_5_n_1;
  wire lB_reg_r1_256_319_3_5_n_2;
  wire lB_reg_r1_256_319_6_6_n_0;
  wire lB_reg_r1_256_319_7_7_n_0;
  wire lB_reg_r1_320_383_0_2_i_1__1_n_0;
  wire lB_reg_r1_320_383_0_2_n_0;
  wire lB_reg_r1_320_383_0_2_n_1;
  wire lB_reg_r1_320_383_0_2_n_2;
  wire lB_reg_r1_320_383_3_5_n_0;
  wire lB_reg_r1_320_383_3_5_n_1;
  wire lB_reg_r1_320_383_3_5_n_2;
  wire lB_reg_r1_320_383_6_6_n_0;
  wire lB_reg_r1_320_383_7_7_n_0;
  wire lB_reg_r1_384_447_0_2_i_1__1_n_0;
  wire lB_reg_r1_384_447_0_2_n_0;
  wire lB_reg_r1_384_447_0_2_n_1;
  wire lB_reg_r1_384_447_0_2_n_2;
  wire lB_reg_r1_384_447_3_5_n_0;
  wire lB_reg_r1_384_447_3_5_n_1;
  wire lB_reg_r1_384_447_3_5_n_2;
  wire lB_reg_r1_384_447_6_6_n_0;
  wire lB_reg_r1_384_447_7_7_n_0;
  wire lB_reg_r1_448_511_0_2_i_1__1_n_0;
  wire lB_reg_r1_448_511_0_2_n_0;
  wire lB_reg_r1_448_511_0_2_n_1;
  wire lB_reg_r1_448_511_0_2_n_2;
  wire lB_reg_r1_448_511_3_5_n_0;
  wire lB_reg_r1_448_511_3_5_n_1;
  wire lB_reg_r1_448_511_3_5_n_2;
  wire lB_reg_r1_448_511_6_6_n_0;
  wire lB_reg_r1_448_511_7_7_n_0;
  wire lB_reg_r1_512_575_0_2_i_1__1_n_0;
  wire lB_reg_r1_512_575_0_2_n_0;
  wire lB_reg_r1_512_575_0_2_n_1;
  wire lB_reg_r1_512_575_0_2_n_2;
  wire lB_reg_r1_512_575_3_5_n_0;
  wire lB_reg_r1_512_575_3_5_n_1;
  wire lB_reg_r1_512_575_3_5_n_2;
  wire lB_reg_r1_512_575_6_6_n_0;
  wire lB_reg_r1_512_575_7_7_n_0;
  wire lB_reg_r1_576_639_0_2_i_1__1_n_0;
  wire lB_reg_r1_576_639_0_2_n_0;
  wire lB_reg_r1_576_639_0_2_n_1;
  wire lB_reg_r1_576_639_0_2_n_2;
  wire lB_reg_r1_576_639_3_5_n_0;
  wire lB_reg_r1_576_639_3_5_n_1;
  wire lB_reg_r1_576_639_3_5_n_2;
  wire lB_reg_r1_576_639_6_6_n_0;
  wire lB_reg_r1_576_639_7_7_n_0;
  wire lB_reg_r1_640_703_0_2_i_1__1_n_0;
  wire lB_reg_r1_640_703_0_2_n_0;
  wire lB_reg_r1_640_703_0_2_n_1;
  wire lB_reg_r1_640_703_0_2_n_2;
  wire lB_reg_r1_640_703_3_5_n_0;
  wire lB_reg_r1_640_703_3_5_n_1;
  wire lB_reg_r1_640_703_3_5_n_2;
  wire lB_reg_r1_640_703_6_6_n_0;
  wire lB_reg_r1_640_703_7_7_n_0;
  wire lB_reg_r1_64_127_0_2_i_1__1_n_0;
  wire lB_reg_r1_64_127_0_2_n_0;
  wire lB_reg_r1_64_127_0_2_n_1;
  wire lB_reg_r1_64_127_0_2_n_2;
  wire lB_reg_r1_64_127_3_5_n_0;
  wire lB_reg_r1_64_127_3_5_n_1;
  wire lB_reg_r1_64_127_3_5_n_2;
  wire lB_reg_r1_64_127_6_6_n_0;
  wire lB_reg_r1_64_127_7_7_n_0;
  wire lB_reg_r2_0_63_0_2_n_0;
  wire lB_reg_r2_0_63_0_2_n_1;
  wire lB_reg_r2_0_63_0_2_n_2;
  wire lB_reg_r2_0_63_3_5_n_0;
  wire lB_reg_r2_0_63_3_5_n_1;
  wire lB_reg_r2_0_63_3_5_n_2;
  wire lB_reg_r2_0_63_6_6_n_0;
  wire lB_reg_r2_0_63_7_7_n_0;
  wire lB_reg_r2_128_191_0_2_n_0;
  wire lB_reg_r2_128_191_0_2_n_1;
  wire lB_reg_r2_128_191_0_2_n_2;
  wire lB_reg_r2_128_191_3_5_n_0;
  wire lB_reg_r2_128_191_3_5_n_1;
  wire lB_reg_r2_128_191_3_5_n_2;
  wire lB_reg_r2_128_191_6_6_n_0;
  wire lB_reg_r2_128_191_7_7_n_0;
  wire lB_reg_r2_192_255_0_2_n_0;
  wire lB_reg_r2_192_255_0_2_n_1;
  wire lB_reg_r2_192_255_0_2_n_2;
  wire lB_reg_r2_192_255_3_5_n_0;
  wire lB_reg_r2_192_255_3_5_n_1;
  wire lB_reg_r2_192_255_3_5_n_2;
  wire lB_reg_r2_192_255_6_6_n_0;
  wire lB_reg_r2_192_255_7_7_n_0;
  wire lB_reg_r2_256_319_0_2_n_0;
  wire lB_reg_r2_256_319_0_2_n_1;
  wire lB_reg_r2_256_319_0_2_n_2;
  wire lB_reg_r2_256_319_3_5_n_0;
  wire lB_reg_r2_256_319_3_5_n_1;
  wire lB_reg_r2_256_319_3_5_n_2;
  wire lB_reg_r2_256_319_6_6_n_0;
  wire lB_reg_r2_256_319_7_7_n_0;
  wire lB_reg_r2_320_383_0_2_n_0;
  wire lB_reg_r2_320_383_0_2_n_1;
  wire lB_reg_r2_320_383_0_2_n_2;
  wire lB_reg_r2_320_383_3_5_n_0;
  wire lB_reg_r2_320_383_3_5_n_1;
  wire lB_reg_r2_320_383_3_5_n_2;
  wire lB_reg_r2_320_383_6_6_n_0;
  wire lB_reg_r2_320_383_7_7_n_0;
  wire lB_reg_r2_384_447_0_2_n_0;
  wire lB_reg_r2_384_447_0_2_n_1;
  wire lB_reg_r2_384_447_0_2_n_2;
  wire lB_reg_r2_384_447_3_5_n_0;
  wire lB_reg_r2_384_447_3_5_n_1;
  wire lB_reg_r2_384_447_3_5_n_2;
  wire lB_reg_r2_384_447_6_6_n_0;
  wire lB_reg_r2_384_447_7_7_n_0;
  wire lB_reg_r2_448_511_0_2_n_0;
  wire lB_reg_r2_448_511_0_2_n_1;
  wire lB_reg_r2_448_511_0_2_n_2;
  wire lB_reg_r2_448_511_3_5_n_0;
  wire lB_reg_r2_448_511_3_5_n_1;
  wire lB_reg_r2_448_511_3_5_n_2;
  wire lB_reg_r2_448_511_6_6_n_0;
  wire lB_reg_r2_448_511_7_7_n_0;
  wire lB_reg_r2_512_575_0_2_n_0;
  wire lB_reg_r2_512_575_0_2_n_1;
  wire lB_reg_r2_512_575_0_2_n_2;
  wire lB_reg_r2_512_575_3_5_n_0;
  wire lB_reg_r2_512_575_3_5_n_1;
  wire lB_reg_r2_512_575_3_5_n_2;
  wire lB_reg_r2_512_575_6_6_n_0;
  wire lB_reg_r2_512_575_7_7_n_0;
  wire lB_reg_r2_576_639_0_2_n_0;
  wire lB_reg_r2_576_639_0_2_n_1;
  wire lB_reg_r2_576_639_0_2_n_2;
  wire lB_reg_r2_576_639_3_5_n_0;
  wire lB_reg_r2_576_639_3_5_n_1;
  wire lB_reg_r2_576_639_3_5_n_2;
  wire lB_reg_r2_576_639_6_6_n_0;
  wire lB_reg_r2_576_639_7_7_n_0;
  wire lB_reg_r2_640_703_0_2_n_0;
  wire lB_reg_r2_640_703_0_2_n_1;
  wire lB_reg_r2_640_703_0_2_n_2;
  wire lB_reg_r2_640_703_3_5_n_0;
  wire lB_reg_r2_640_703_3_5_n_1;
  wire lB_reg_r2_640_703_3_5_n_2;
  wire lB_reg_r2_640_703_6_6_n_0;
  wire lB_reg_r2_640_703_7_7_n_0;
  wire lB_reg_r2_64_127_0_2_n_0;
  wire lB_reg_r2_64_127_0_2_n_1;
  wire lB_reg_r2_64_127_0_2_n_2;
  wire lB_reg_r2_64_127_3_5_n_0;
  wire lB_reg_r2_64_127_3_5_n_1;
  wire lB_reg_r2_64_127_3_5_n_2;
  wire lB_reg_r2_64_127_6_6_n_0;
  wire lB_reg_r2_64_127_7_7_n_0;
  wire lB_reg_r3_0_63_0_2_i_1__0_n_0;
  wire lB_reg_r3_0_63_0_2_i_2__0_n_0;
  wire lB_reg_r3_0_63_0_2_i_3__0_n_0;
  wire lB_reg_r3_0_63_0_2_i_4__0_n_0;
  wire lB_reg_r3_0_63_0_2_i_5__0_n_0;
  wire lB_reg_r3_0_63_0_2_n_0;
  wire lB_reg_r3_0_63_0_2_n_1;
  wire lB_reg_r3_0_63_0_2_n_2;
  wire lB_reg_r3_0_63_3_5_n_0;
  wire lB_reg_r3_0_63_3_5_n_1;
  wire lB_reg_r3_0_63_3_5_n_2;
  wire lB_reg_r3_0_63_6_6_n_0;
  wire lB_reg_r3_0_63_7_7_n_0;
  wire lB_reg_r3_128_191_0_2_n_0;
  wire lB_reg_r3_128_191_0_2_n_1;
  wire lB_reg_r3_128_191_0_2_n_2;
  wire lB_reg_r3_128_191_3_5_n_0;
  wire lB_reg_r3_128_191_3_5_n_1;
  wire lB_reg_r3_128_191_3_5_n_2;
  wire lB_reg_r3_128_191_6_6_n_0;
  wire lB_reg_r3_128_191_7_7_n_0;
  wire lB_reg_r3_192_255_0_2_n_0;
  wire lB_reg_r3_192_255_0_2_n_1;
  wire lB_reg_r3_192_255_0_2_n_2;
  wire lB_reg_r3_192_255_3_5_n_0;
  wire lB_reg_r3_192_255_3_5_n_1;
  wire lB_reg_r3_192_255_3_5_n_2;
  wire lB_reg_r3_192_255_6_6_n_0;
  wire lB_reg_r3_192_255_7_7_n_0;
  wire lB_reg_r3_256_319_0_2_n_0;
  wire lB_reg_r3_256_319_0_2_n_1;
  wire lB_reg_r3_256_319_0_2_n_2;
  wire lB_reg_r3_256_319_3_5_n_0;
  wire lB_reg_r3_256_319_3_5_n_1;
  wire lB_reg_r3_256_319_3_5_n_2;
  wire lB_reg_r3_256_319_6_6_n_0;
  wire lB_reg_r3_256_319_7_7_n_0;
  wire lB_reg_r3_320_383_0_2_n_0;
  wire lB_reg_r3_320_383_0_2_n_1;
  wire lB_reg_r3_320_383_0_2_n_2;
  wire lB_reg_r3_320_383_3_5_n_0;
  wire lB_reg_r3_320_383_3_5_n_1;
  wire lB_reg_r3_320_383_3_5_n_2;
  wire lB_reg_r3_320_383_6_6_n_0;
  wire lB_reg_r3_320_383_7_7_n_0;
  wire lB_reg_r3_384_447_0_2_n_0;
  wire lB_reg_r3_384_447_0_2_n_1;
  wire lB_reg_r3_384_447_0_2_n_2;
  wire lB_reg_r3_384_447_3_5_n_0;
  wire lB_reg_r3_384_447_3_5_n_1;
  wire lB_reg_r3_384_447_3_5_n_2;
  wire lB_reg_r3_384_447_6_6_n_0;
  wire lB_reg_r3_384_447_7_7_n_0;
  wire lB_reg_r3_448_511_0_2_n_0;
  wire lB_reg_r3_448_511_0_2_n_1;
  wire lB_reg_r3_448_511_0_2_n_2;
  wire lB_reg_r3_448_511_3_5_n_0;
  wire lB_reg_r3_448_511_3_5_n_1;
  wire lB_reg_r3_448_511_3_5_n_2;
  wire lB_reg_r3_448_511_6_6_n_0;
  wire lB_reg_r3_448_511_7_7_n_0;
  wire lB_reg_r3_512_575_0_2_n_0;
  wire lB_reg_r3_512_575_0_2_n_1;
  wire lB_reg_r3_512_575_0_2_n_2;
  wire lB_reg_r3_512_575_3_5_n_0;
  wire lB_reg_r3_512_575_3_5_n_1;
  wire lB_reg_r3_512_575_3_5_n_2;
  wire lB_reg_r3_512_575_6_6_n_0;
  wire lB_reg_r3_512_575_7_7_n_0;
  wire lB_reg_r3_576_639_0_2_n_0;
  wire lB_reg_r3_576_639_0_2_n_1;
  wire lB_reg_r3_576_639_0_2_n_2;
  wire lB_reg_r3_576_639_3_5_n_0;
  wire lB_reg_r3_576_639_3_5_n_1;
  wire lB_reg_r3_576_639_3_5_n_2;
  wire lB_reg_r3_576_639_6_6_n_0;
  wire lB_reg_r3_576_639_7_7_n_0;
  wire lB_reg_r3_640_703_0_2_n_0;
  wire lB_reg_r3_640_703_0_2_n_1;
  wire lB_reg_r3_640_703_0_2_n_2;
  wire lB_reg_r3_640_703_3_5_n_0;
  wire lB_reg_r3_640_703_3_5_n_1;
  wire lB_reg_r3_640_703_3_5_n_2;
  wire lB_reg_r3_640_703_6_6_n_0;
  wire lB_reg_r3_640_703_7_7_n_0;
  wire lB_reg_r3_64_127_0_2_n_0;
  wire lB_reg_r3_64_127_0_2_n_1;
  wire lB_reg_r3_64_127_0_2_n_2;
  wire lB_reg_r3_64_127_3_5_n_0;
  wire lB_reg_r3_64_127_3_5_n_1;
  wire lB_reg_r3_64_127_3_5_n_2;
  wire lB_reg_r3_64_127_6_6_n_0;
  wire lB_reg_r3_64_127_7_7_n_0;
  wire [1:1]lineBuffDataValid;
  wire [1:1]lineBuffReadData;
  wire \mulData1[3][10]_i_2_n_0 ;
  wire \mulData1[3][10]_i_3_n_0 ;
  wire \mulData1[3][10]_i_4_n_0 ;
  wire \mulData1[3][6]_i_6_n_0 ;
  wire \mulData1[5][7]_i_12_n_0 ;
  wire \mulData1[5][7]_i_13_n_0 ;
  wire \mulData1[5][7]_i_14_n_0 ;
  wire \mulData1[5][8]_i_6_n_0 ;
  wire \mulData1[5][8]_i_7_n_0 ;
  wire \mulData1[5][8]_i_8_n_0 ;
  wire \mulData1_reg[3][10] ;
  wire \mulData1_reg[3][10]_0 ;
  wire \mulData1_reg[3][10]_1 ;
  wire \mulData1_reg[3][10]_2 ;
  wire \mulData1_reg[3][6] ;
  wire \mulData1_reg[3][6]_0 ;
  wire \mulData1_reg[3][6]_1 ;
  wire \mulData1_reg[3][6]_2 ;
  wire \mulData1_reg[3][6]_3 ;
  wire \mulData1_reg[3][6]_4 ;
  wire \mulData1_reg[3][6]_5 ;
  wire \mulData1_reg[3][6]_6 ;
  wire \mulData1_reg[5][1] ;
  wire \mulData1_reg[5][1]_0 ;
  wire \mulData1_reg[5][2] ;
  wire \mulData1_reg[5][2]_0 ;
  wire \mulData1_reg[5][6] ;
  wire \mulData1_reg[5][6]_0 ;
  wire \mulData1_reg[5][8] ;
  wire \mulData1_reg[5][8]_0 ;
  wire \mulData2[0][0]_i_15_n_0 ;
  wire \mulData2[0][0]_i_16_n_0 ;
  wire \mulData2[0][0]_i_17_n_0 ;
  wire \mulData2[0][0]_i_36_n_0 ;
  wire \mulData2[0][0]_i_37_n_0 ;
  wire \mulData2[0][0]_i_38_n_0 ;
  wire \mulData2[0][0]_i_39_n_0 ;
  wire \mulData2[0][0]_i_40_n_0 ;
  wire \mulData2[0][0]_i_41_n_0 ;
  wire [7:0]\mulData2[0][9]_i_17_0 ;
  wire \mulData2[0][9]_i_17_n_0 ;
  wire \mulData2[0][9]_i_18_n_0 ;
  wire \mulData2[0][9]_i_19_n_0 ;
  wire \mulData2[0][9]_i_20_n_0 ;
  wire \mulData2[0][9]_i_32_n_0 ;
  wire \mulData2[0][9]_i_33_n_0 ;
  wire \mulData2[0][9]_i_34_n_0 ;
  wire \mulData2[7][1]_i_10_n_0 ;
  wire \mulData2[7][1]_i_11_n_0 ;
  wire \mulData2[7][1]_i_22_n_0 ;
  wire \mulData2[7][1]_i_23_n_0 ;
  wire \mulData2[7][1]_i_24_n_0 ;
  wire \mulData2[7][1]_i_25_n_0 ;
  wire \mulData2[7][2]_i_10_n_0 ;
  wire \mulData2[7][2]_i_11_n_0 ;
  wire \mulData2[7][2]_i_22_n_0 ;
  wire \mulData2[7][2]_i_23_n_0 ;
  wire \mulData2[7][2]_i_24_n_0 ;
  wire \mulData2[7][2]_i_25_n_0 ;
  wire \mulData2[7][3]_i_12_n_0 ;
  wire \mulData2[7][3]_i_13_n_0 ;
  wire \mulData2[7][3]_i_26_n_0 ;
  wire \mulData2[7][3]_i_27_n_0 ;
  wire \mulData2[7][3]_i_28_n_0 ;
  wire \mulData2[7][3]_i_29_n_0 ;
  wire \mulData2[7][4]_i_10_n_0 ;
  wire \mulData2[7][4]_i_11_n_0 ;
  wire \mulData2[7][4]_i_22_n_0 ;
  wire \mulData2[7][4]_i_23_n_0 ;
  wire \mulData2[7][4]_i_24_n_0 ;
  wire \mulData2[7][4]_i_25_n_0 ;
  wire \mulData2[7][5]_i_12_n_0 ;
  wire \mulData2[7][5]_i_13_n_0 ;
  wire \mulData2[7][5]_i_26_n_0 ;
  wire \mulData2[7][5]_i_27_n_0 ;
  wire \mulData2[7][5]_i_28_n_0 ;
  wire \mulData2[7][5]_i_29_n_0 ;
  wire \mulData2[7][6]_i_10_n_0 ;
  wire \mulData2[7][6]_i_11_n_0 ;
  wire \mulData2[7][6]_i_22_n_0 ;
  wire \mulData2[7][6]_i_23_n_0 ;
  wire \mulData2[7][6]_i_24_n_0 ;
  wire \mulData2[7][6]_i_25_n_0 ;
  wire \mulData2[7][7]_i_10_n_0 ;
  wire \mulData2[7][7]_i_11_n_0 ;
  wire \mulData2[7][7]_i_9_n_0 ;
  wire \mulData2[7][8]_i_14_n_0 ;
  wire \mulData2[7][8]_i_15_n_0 ;
  wire \mulData2[7][8]_i_16_n_0 ;
  wire \mulData2[7][8]_i_17_n_0 ;
  wire \mulData2[7][8]_i_24_n_0 ;
  wire \mulData2_reg[0][5] ;
  wire \mulData2_reg[0][5]_0 ;
  wire \mulData2_reg[0][6] ;
  wire \mulData2_reg[0][6]_0 ;
  wire \mulData2_reg[0][6]_1 ;
  wire \mulData2_reg[0][6]_2 ;
  wire \mulData2_reg[1][6] ;
  wire \mulData2_reg[1][6]_0 ;
  wire \mulData2_reg[2][6] ;
  wire [8:0]out_data;
  wire [0:0]out_data00_out;
  wire [4:0]out_data02_out;
  wire [6:0]out_data0__0;
  wire \rdPtr[6]_i_1__0_n_0 ;
  wire \rdPtr[6]_i_2__0_n_0 ;
  wire \rdPtr[7]_i_2__0_n_0 ;
  wire \rdPtr[8]_i_1__0_n_0 ;
  wire [9:0]rdPtr__0;
  wire \rdPtr_reg[0]_0 ;
  wire \rdPtr_reg[0]_1 ;
  wire \rdPtr_reg[0]_2 ;
  wire \rdPtr_reg[0]_3 ;
  wire \rdPtr_reg[0]_4 ;
  wire \rdPtr_reg[0]_5 ;
  wire \rdPtr_reg[0]_6 ;
  wire \rdPtr_reg[0]_7 ;
  wire \rdPtr_reg[0]_rep__0_n_0 ;
  wire \rdPtr_reg[0]_rep_n_0 ;
  wire \rdPtr_reg[8]_0 ;
  wire \rdPtr_reg[8]_1 ;
  wire \rdPtr_reg[8]_2 ;
  wire \rdPtr_reg[8]_3 ;
  wire \rdPtr_reg[8]_4 ;
  wire \rdPtr_reg[8]_5 ;
  wire \rdPtr_reg[8]_6 ;
  wire \rdPtr_reg[8]_7 ;
  wire \rdPtr_reg[9]_0 ;
  wire \rdPtr_reg[9]_1 ;
  wire \rdPtr_reg[9]_2 ;
  wire \rdPtr_reg[9]_3 ;
  wire \rdPtr_reg[9]_4 ;
  wire \rdPtr_reg[9]_5 ;
  wire \rdPtr_reg[9]_6 ;
  wire \rdPtr_reg[9]_7 ;
  wire \rdPtr_reg_n_0_[0] ;
  wire \rdPtr_reg_n_0_[1] ;
  wire \rdPtr_reg_n_0_[2] ;
  wire \rdPtr_reg_n_0_[3] ;
  wire \rdPtr_reg_n_0_[4] ;
  wire \rdPtr_reg_n_0_[5] ;
  wire \rdPtr_reg_n_0_[6] ;
  wire \rdPtr_reg_n_0_[7] ;
  wire \rdPtr_reg_n_0_[8] ;
  wire \rdPtr_reg_n_0_[9] ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [10:0]wrPtr;
  wire \wrPtr[10]_i_3__0_n_0 ;
  wire \wrPtr[6]_i_2__0_n_0 ;
  wire \wrPtr_reg_n_0_[0] ;
  wire \wrPtr_reg_n_0_[10] ;
  wire \wrPtr_reg_n_0_[1] ;
  wire \wrPtr_reg_n_0_[2] ;
  wire \wrPtr_reg_n_0_[3] ;
  wire \wrPtr_reg_n_0_[4] ;
  wire \wrPtr_reg_n_0_[5] ;
  wire \wrPtr_reg_n_0_[6] ;
  wire \wrPtr_reg_n_0_[7] ;
  wire \wrPtr_reg_n_0_[8] ;
  wire \wrPtr_reg_n_0_[9] ;
  wire NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \gx_sum0[-1111111104]_i_1 
       (.I0(\gx_sum0[-1111111104]_i_2_n_0 ),
        .O(out_data[3]));
  LUT6 #(
    .INIT(64'h3355000F3355FF0F)) 
    \gx_sum0[-1111111104]_i_2 
       (.I0(\rdPtr_reg[9]_6 ),
        .I1(\mulData1_reg[5][8] ),
        .I2(out_data0__0[6]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData1_reg[5][8]_0 ),
        .O(\gx_sum0[-1111111104]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gx_sum0[-1111111105]_i_1 
       (.I0(\gx_sum0[-1111111105]_i_2_n_0 ),
        .O(out_data[2]));
  LUT6 #(
    .INIT(64'h3355000F3355FF0F)) 
    \gx_sum0[-1111111105]_i_2 
       (.I0(\rdPtr_reg[9]_5 ),
        .I1(\gx_sum0[-1111111105] ),
        .I2(out_data0__0[5]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\gx_sum0[-1111111105]_0 ),
        .O(\gx_sum0[-1111111105]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111106]_i_10 
       (.I0(lB_reg_r1_448_511_3_5_n_2),
        .I1(lB_reg_r1_384_447_3_5_n_2),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_3_5_n_2),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_3_5_n_2),
        .O(\gx_sum0[-1111111106]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111106]_i_11 
       (.I0(lB_reg_r1_192_255_3_5_n_2),
        .I1(lB_reg_r1_128_191_3_5_n_2),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_3_5_n_2),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_3_5_n_2),
        .O(\gx_sum0[-1111111106]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gx_sum0[-1111111106]_i_3 
       (.I0(\gx_sum0[-1111111106]_i_9_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\gx_sum0[-1111111106]_i_10_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\gx_sum0[-1111111106]_i_11_n_0 ),
        .O(\rdPtr_reg[9]_4 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gx_sum0[-1111111106]_i_9 
       (.I0(lB_reg_r1_512_575_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_3_5_n_2),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_3_5_n_2),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\gx_sum0[-1111111106]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \gx_sum0[-1111111107]_i_1 
       (.I0(\rdPtr_reg[9]_3 ),
        .I1(\gx_sum0[-1111111107] ),
        .I2(out_data0__0[3]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\gx_sum0[-1111111107]_0 ),
        .O(out_data[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gx_sum0[-1111111107]_i_2 
       (.I0(\gx_sum0[-1111111107]_i_6_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\gx_sum0[-1111111107]_i_7_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\gx_sum0[-1111111107]_i_8_n_0 ),
        .O(\rdPtr_reg[9]_3 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gx_sum0[-1111111107]_i_6 
       (.I0(lB_reg_r1_512_575_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_3_5_n_1),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_3_5_n_1),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\gx_sum0[-1111111107]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111107]_i_7 
       (.I0(lB_reg_r1_448_511_3_5_n_1),
        .I1(lB_reg_r1_384_447_3_5_n_1),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_3_5_n_1),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_3_5_n_1),
        .O(\gx_sum0[-1111111107]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111107]_i_8 
       (.I0(lB_reg_r1_192_255_3_5_n_1),
        .I1(lB_reg_r1_128_191_3_5_n_1),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_3_5_n_1),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_3_5_n_1),
        .O(\gx_sum0[-1111111107]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \gx_sum0[-1111111108]_i_1 
       (.I0(\rdPtr_reg[9]_2 ),
        .I1(\gx_sum0[-1111111108] ),
        .I2(out_data0__0[2]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\gx_sum0[-1111111108]_0 ),
        .O(out_data[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gx_sum0[-1111111108]_i_2 
       (.I0(\gx_sum0[-1111111108]_i_6_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\gx_sum0[-1111111108]_i_7_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\gx_sum0[-1111111108]_i_8_n_0 ),
        .O(\rdPtr_reg[9]_2 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gx_sum0[-1111111108]_i_6 
       (.I0(lB_reg_r1_512_575_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_3_5_n_0),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_3_5_n_0),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\gx_sum0[-1111111108]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111108]_i_7 
       (.I0(lB_reg_r1_448_511_3_5_n_0),
        .I1(lB_reg_r1_384_447_3_5_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_3_5_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_3_5_n_0),
        .O(\gx_sum0[-1111111108]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111108]_i_8 
       (.I0(lB_reg_r1_192_255_3_5_n_0),
        .I1(lB_reg_r1_128_191_3_5_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_3_5_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_3_5_n_0),
        .O(\gx_sum0[-1111111108]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111109]_i_10 
       (.I0(lB_reg_r1_448_511_0_2_n_2),
        .I1(lB_reg_r1_384_447_0_2_n_2),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_0_2_n_2),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_0_2_n_2),
        .O(\gx_sum0[-1111111109]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111109]_i_11 
       (.I0(lB_reg_r1_192_255_0_2_n_2),
        .I1(lB_reg_r1_128_191_0_2_n_2),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_0_2_n_2),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_0_2_n_2),
        .O(\gx_sum0[-1111111109]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gx_sum0[-1111111109]_i_3 
       (.I0(\gx_sum0[-1111111109]_i_9_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\gx_sum0[-1111111109]_i_10_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\gx_sum0[-1111111109]_i_11_n_0 ),
        .O(\rdPtr_reg[9]_7 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gx_sum0[-1111111109]_i_9 
       (.I0(lB_reg_r1_512_575_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_0_2_n_2),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_0_2_n_2),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\gx_sum0[-1111111109]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gx_sum0[-1111111110]_i_15 
       (.I0(lB_reg_r1_512_575_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_0_2_n_1),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_0_2_n_1),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\gx_sum0[-1111111110]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111110]_i_16 
       (.I0(lB_reg_r1_448_511_0_2_n_1),
        .I1(lB_reg_r1_384_447_0_2_n_1),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_0_2_n_1),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_0_2_n_1),
        .O(\gx_sum0[-1111111110]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111110]_i_17 
       (.I0(lB_reg_r1_192_255_0_2_n_1),
        .I1(lB_reg_r1_128_191_0_2_n_1),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_0_2_n_1),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_0_2_n_1),
        .O(\gx_sum0[-1111111110]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gx_sum0[-1111111110]_i_5 
       (.I0(\gx_sum0[-1111111110]_i_15_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\gx_sum0[-1111111110]_i_16_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\gx_sum0[-1111111110]_i_17_n_0 ),
        .O(\rdPtr_reg[9]_1 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gx_sum0[-1111111111]_i_15 
       (.I0(lB_reg_r1_512_575_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_0_2_n_0),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_0_2_n_0),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\gx_sum0[-1111111111]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111111]_i_16 
       (.I0(lB_reg_r1_448_511_0_2_n_0),
        .I1(lB_reg_r1_384_447_0_2_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_0_2_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_0_2_n_0),
        .O(\gx_sum0[-1111111111]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111111]_i_17 
       (.I0(lB_reg_r1_192_255_0_2_n_0),
        .I1(lB_reg_r1_128_191_0_2_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_0_2_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_0_2_n_0),
        .O(\gx_sum0[-1111111111]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gx_sum0[-1111111111]_i_5 
       (.I0(\gx_sum0[-1111111111]_i_15_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\gx_sum0[-1111111111]_i_16_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\gx_sum0[-1111111111]_i_17_n_0 ),
        .O(\rdPtr_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gy_sum0[-1111111106]_i_10 
       (.I0(\gy_sum0[-1111111106]_i_22_n_0 ),
        .I1(\gy_sum0[-1111111106]_i_23_n_0 ),
        .I2(\mulData2[0][9]_i_19_n_0 ),
        .I3(\gy_sum0[-1111111106]_i_24_n_0 ),
        .I4(\mulData2[0][0]_i_39_n_0 ),
        .I5(\gy_sum0[-1111111106]_i_25_n_0 ),
        .O(\gy_sum0[-1111111106]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gy_sum0[-1111111106]_i_11 
       (.I0(lB_reg_r3_512_575_3_5_n_2),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_576_639_3_5_n_2),
        .I3(\mulData2[0][0]_i_39_n_0 ),
        .I4(lB_reg_r3_640_703_3_5_n_2),
        .I5(\mulData2[0][9]_i_19_n_0 ),
        .O(\gy_sum0[-1111111106]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111106]_i_22 
       (.I0(lB_reg_r3_448_511_3_5_n_2),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_384_447_3_5_n_2),
        .O(\gy_sum0[-1111111106]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111106]_i_23 
       (.I0(lB_reg_r3_320_383_3_5_n_2),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_256_319_3_5_n_2),
        .O(\gy_sum0[-1111111106]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111106]_i_24 
       (.I0(lB_reg_r3_192_255_3_5_n_2),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_128_191_3_5_n_2),
        .O(\gy_sum0[-1111111106]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111106]_i_25 
       (.I0(lB_reg_r3_64_127_3_5_n_2),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_0_63_3_5_n_2),
        .O(\gy_sum0[-1111111106]_i_25_n_0 ));
  MUXF7 \gy_sum0[-1111111106]_i_4 
       (.I0(\gy_sum0[-1111111106]_i_10_n_0 ),
        .I1(\gy_sum0[-1111111106]_i_11_n_0 ),
        .O(\rdPtr_reg[8]_2 ),
        .S(\mulData2[0][0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gy_sum0[-1111111107]_i_12 
       (.I0(\gy_sum0[-1111111107]_i_26_n_0 ),
        .I1(\gy_sum0[-1111111107]_i_27_n_0 ),
        .I2(\mulData2[0][9]_i_19_n_0 ),
        .I3(\gy_sum0[-1111111107]_i_28_n_0 ),
        .I4(\mulData2[0][0]_i_39_n_0 ),
        .I5(\gy_sum0[-1111111107]_i_29_n_0 ),
        .O(\gy_sum0[-1111111107]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gy_sum0[-1111111107]_i_13 
       (.I0(lB_reg_r3_512_575_3_5_n_1),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_576_639_3_5_n_1),
        .I3(\mulData2[0][0]_i_39_n_0 ),
        .I4(lB_reg_r3_640_703_3_5_n_1),
        .I5(\mulData2[0][9]_i_19_n_0 ),
        .O(\gy_sum0[-1111111107]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111107]_i_26 
       (.I0(lB_reg_r3_448_511_3_5_n_1),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_384_447_3_5_n_1),
        .O(\gy_sum0[-1111111107]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111107]_i_27 
       (.I0(lB_reg_r3_320_383_3_5_n_1),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_256_319_3_5_n_1),
        .O(\gy_sum0[-1111111107]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111107]_i_28 
       (.I0(lB_reg_r3_192_255_3_5_n_1),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_128_191_3_5_n_1),
        .O(\gy_sum0[-1111111107]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111107]_i_29 
       (.I0(lB_reg_r3_64_127_3_5_n_1),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_0_63_3_5_n_1),
        .O(\gy_sum0[-1111111107]_i_29_n_0 ));
  MUXF7 \gy_sum0[-1111111107]_i_5 
       (.I0(\gy_sum0[-1111111107]_i_12_n_0 ),
        .I1(\gy_sum0[-1111111107]_i_13_n_0 ),
        .O(\rdPtr_reg[8]_1 ),
        .S(\mulData2[0][0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gy_sum0[-1111111108]_i_10 
       (.I0(\gy_sum0[-1111111108]_i_22_n_0 ),
        .I1(\gy_sum0[-1111111108]_i_23_n_0 ),
        .I2(\mulData2[0][9]_i_19_n_0 ),
        .I3(\gy_sum0[-1111111108]_i_24_n_0 ),
        .I4(\mulData2[0][0]_i_39_n_0 ),
        .I5(\gy_sum0[-1111111108]_i_25_n_0 ),
        .O(\gy_sum0[-1111111108]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gy_sum0[-1111111108]_i_11 
       (.I0(lB_reg_r3_512_575_3_5_n_0),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_576_639_3_5_n_0),
        .I3(\mulData2[0][0]_i_39_n_0 ),
        .I4(lB_reg_r3_640_703_3_5_n_0),
        .I5(\mulData2[0][9]_i_19_n_0 ),
        .O(\gy_sum0[-1111111108]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111108]_i_22 
       (.I0(lB_reg_r3_448_511_3_5_n_0),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_384_447_3_5_n_0),
        .O(\gy_sum0[-1111111108]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111108]_i_23 
       (.I0(lB_reg_r3_320_383_3_5_n_0),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_256_319_3_5_n_0),
        .O(\gy_sum0[-1111111108]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111108]_i_24 
       (.I0(lB_reg_r3_192_255_3_5_n_0),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_128_191_3_5_n_0),
        .O(\gy_sum0[-1111111108]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111108]_i_25 
       (.I0(lB_reg_r3_64_127_3_5_n_0),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_0_63_3_5_n_0),
        .O(\gy_sum0[-1111111108]_i_25_n_0 ));
  MUXF7 \gy_sum0[-1111111108]_i_4 
       (.I0(\gy_sum0[-1111111108]_i_10_n_0 ),
        .I1(\gy_sum0[-1111111108]_i_11_n_0 ),
        .O(\rdPtr_reg[8]_0 ),
        .S(\mulData2[0][0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gy_sum0[-1111111109]_i_12 
       (.I0(\gy_sum0[-1111111109]_i_26_n_0 ),
        .I1(\gy_sum0[-1111111109]_i_27_n_0 ),
        .I2(\mulData2[0][9]_i_19_n_0 ),
        .I3(\gy_sum0[-1111111109]_i_28_n_0 ),
        .I4(\mulData2[0][0]_i_39_n_0 ),
        .I5(\gy_sum0[-1111111109]_i_29_n_0 ),
        .O(\gy_sum0[-1111111109]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gy_sum0[-1111111109]_i_13 
       (.I0(lB_reg_r3_512_575_0_2_n_2),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_576_639_0_2_n_2),
        .I3(\mulData2[0][0]_i_39_n_0 ),
        .I4(lB_reg_r3_640_703_0_2_n_2),
        .I5(\mulData2[0][9]_i_19_n_0 ),
        .O(\gy_sum0[-1111111109]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111109]_i_26 
       (.I0(lB_reg_r3_448_511_0_2_n_2),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_384_447_0_2_n_2),
        .O(\gy_sum0[-1111111109]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111109]_i_27 
       (.I0(lB_reg_r3_320_383_0_2_n_2),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_256_319_0_2_n_2),
        .O(\gy_sum0[-1111111109]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111109]_i_28 
       (.I0(lB_reg_r3_192_255_0_2_n_2),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_128_191_0_2_n_2),
        .O(\gy_sum0[-1111111109]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111109]_i_29 
       (.I0(lB_reg_r3_64_127_0_2_n_2),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_0_63_0_2_n_2),
        .O(\gy_sum0[-1111111109]_i_29_n_0 ));
  MUXF7 \gy_sum0[-1111111109]_i_5 
       (.I0(\gy_sum0[-1111111109]_i_12_n_0 ),
        .I1(\gy_sum0[-1111111109]_i_13_n_0 ),
        .O(\rdPtr_reg[8]_7 ),
        .S(\mulData2[0][0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111110]_i_18 
       (.I0(lB_reg_r3_448_511_0_2_n_1),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_384_447_0_2_n_1),
        .O(\gy_sum0[-1111111110]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111110]_i_19 
       (.I0(lB_reg_r3_320_383_0_2_n_1),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_256_319_0_2_n_1),
        .O(\gy_sum0[-1111111110]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111110]_i_20 
       (.I0(lB_reg_r3_192_255_0_2_n_1),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_128_191_0_2_n_1),
        .O(\gy_sum0[-1111111110]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111110]_i_21 
       (.I0(lB_reg_r3_64_127_0_2_n_1),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_0_63_0_2_n_1),
        .O(\gy_sum0[-1111111110]_i_21_n_0 ));
  MUXF7 \gy_sum0[-1111111110]_i_3 
       (.I0(\gy_sum0[-1111111110]_i_8_n_0 ),
        .I1(\gy_sum0[-1111111110]_i_9_n_0 ),
        .O(\rdPtr_reg[8]_6 ),
        .S(\mulData2[0][0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gy_sum0[-1111111110]_i_8 
       (.I0(\gy_sum0[-1111111110]_i_18_n_0 ),
        .I1(\gy_sum0[-1111111110]_i_19_n_0 ),
        .I2(\mulData2[0][9]_i_19_n_0 ),
        .I3(\gy_sum0[-1111111110]_i_20_n_0 ),
        .I4(\mulData2[0][0]_i_39_n_0 ),
        .I5(\gy_sum0[-1111111110]_i_21_n_0 ),
        .O(\gy_sum0[-1111111110]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gy_sum0[-1111111110]_i_9 
       (.I0(lB_reg_r3_512_575_0_2_n_1),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_576_639_0_2_n_1),
        .I3(\mulData2[0][0]_i_39_n_0 ),
        .I4(lB_reg_r3_640_703_0_2_n_1),
        .I5(\mulData2[0][9]_i_19_n_0 ),
        .O(\gy_sum0[-1111111110]_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_0_63_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_0_63_0_2_n_0),
        .DOB(lB_reg_r1_0_63_0_2_n_1),
        .DOC(lB_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    lB_reg_r1_0_63_0_2_i_1__1
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[8] ),
        .O(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_0_63_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_0_63_3_5_n_0),
        .DOB(lB_reg_r1_0_63_3_5_n_1),
        .DOC(lB_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_0_63_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r1_0_63_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_0_63_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r1_0_63_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_128_191_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_128_191_0_2_n_0),
        .DOB(lB_reg_r1_128_191_0_2_n_1),
        .DOC(lB_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_128_191_0_2_i_1__1
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[8] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[7] ),
        .O(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_128_191_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_128_191_3_5_n_0),
        .DOB(lB_reg_r1_128_191_3_5_n_1),
        .DOC(lB_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_128_191_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r1_128_191_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_128_191_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r1_128_191_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_192_255_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_192_255_0_2_n_0),
        .DOB(lB_reg_r1_192_255_0_2_n_1),
        .DOC(lB_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_192_255_0_2_i_1__1
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[8] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_192_255_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_192_255_3_5_n_0),
        .DOB(lB_reg_r1_192_255_3_5_n_1),
        .DOC(lB_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_192_255_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r1_192_255_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_192_255_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r1_192_255_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_256_319_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_256_319_0_2_n_0),
        .DOB(lB_reg_r1_256_319_0_2_n_1),
        .DOC(lB_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_256_319_0_2_i_1__1
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[8] ),
        .O(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_256_319_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_256_319_3_5_n_0),
        .DOB(lB_reg_r1_256_319_3_5_n_1),
        .DOC(lB_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_256_319_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r1_256_319_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_256_319_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r1_256_319_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_320_383_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_320_383_0_2_n_0),
        .DOB(lB_reg_r1_320_383_0_2_n_1),
        .DOC(lB_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_320_383_0_2_i_1__1
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[8] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[7] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_320_383_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_320_383_3_5_n_0),
        .DOB(lB_reg_r1_320_383_3_5_n_1),
        .DOC(lB_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_320_383_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r1_320_383_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_320_383_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r1_320_383_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_384_447_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_384_447_0_2_n_0),
        .DOB(lB_reg_r1_384_447_0_2_n_1),
        .DOC(lB_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_384_447_0_2_i_1__1
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[8] ),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_384_447_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_384_447_3_5_n_0),
        .DOB(lB_reg_r1_384_447_3_5_n_1),
        .DOC(lB_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_384_447_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r1_384_447_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_384_447_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r1_384_447_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_448_511_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_448_511_0_2_n_0),
        .DOB(lB_reg_r1_448_511_0_2_n_1),
        .DOC(lB_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    lB_reg_r1_448_511_0_2_i_1__1
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(s_axi_aresetn),
        .I4(lineBuffDataValid),
        .I5(\wrPtr_reg_n_0_[8] ),
        .O(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_448_511_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_448_511_3_5_n_0),
        .DOB(lB_reg_r1_448_511_3_5_n_1),
        .DOC(lB_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_448_511_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r1_448_511_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_448_511_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r1_448_511_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_512_575_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_512_575_0_2_n_0),
        .DOB(lB_reg_r1_512_575_0_2_n_1),
        .DOC(lB_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_512_575_0_2_i_1__1
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[8] ),
        .I5(\wrPtr_reg_n_0_[9] ),
        .O(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_512_575_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_512_575_3_5_n_0),
        .DOB(lB_reg_r1_512_575_3_5_n_1),
        .DOC(lB_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_512_575_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r1_512_575_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_512_575_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r1_512_575_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_576_639_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_576_639_0_2_n_0),
        .DOB(lB_reg_r1_576_639_0_2_n_1),
        .DOC(lB_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_576_639_0_2_i_1__1
       (.I0(\wrPtr_reg_n_0_[8] ),
        .I1(\wrPtr_reg_n_0_[9] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[7] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_576_639_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_576_639_3_5_n_0),
        .DOB(lB_reg_r1_576_639_3_5_n_1),
        .DOC(lB_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_576_639_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r1_576_639_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_576_639_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r1_576_639_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_640_703_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_640_703_0_2_n_0),
        .DOB(lB_reg_r1_640_703_0_2_n_1),
        .DOC(lB_reg_r1_640_703_0_2_n_2),
        .DOD(NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_640_703_0_2_i_1__1
       (.I0(\wrPtr_reg_n_0_[8] ),
        .I1(\wrPtr_reg_n_0_[9] ),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_640_703_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_640_703_3_5_n_0),
        .DOB(lB_reg_r1_640_703_3_5_n_1),
        .DOC(lB_reg_r1_640_703_3_5_n_2),
        .DOD(NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_640_703_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r1_640_703_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_640_703_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r1_640_703_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_64_127_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_64_127_0_2_n_0),
        .DOB(lB_reg_r1_64_127_0_2_n_1),
        .DOC(lB_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_64_127_0_2_i_1__1
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[8] ),
        .I3(\wrPtr_reg_n_0_[7] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[6] ),
        .O(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_64_127_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_64_127_3_5_n_0),
        .DOB(lB_reg_r1_64_127_3_5_n_1),
        .DOC(lB_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_64_127_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r1_64_127_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_64_127_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r1_64_127_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_0_63_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_0_63_0_2_n_0),
        .DOB(lB_reg_r2_0_63_0_2_n_1),
        .DOC(lB_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    lB_reg_r2_0_63_0_2_i_1__0
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr_reg_n_0_[3] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[2] ),
        .I4(\rdPtr_reg_n_0_[4] ),
        .I5(\rdPtr_reg_n_0_[5] ),
        .O(rdPtr__0[5]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    lB_reg_r2_0_63_0_2_i_2__0
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr_reg_n_0_[2] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[3] ),
        .I4(\rdPtr_reg_n_0_[4] ),
        .O(rdPtr__0[4]));
  LUT4 #(
    .INIT(16'h7F80)) 
    lB_reg_r2_0_63_0_2_i_3__0
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr_reg_n_0_[1] ),
        .I2(\rdPtr_reg_n_0_[2] ),
        .I3(\rdPtr_reg_n_0_[3] ),
        .O(rdPtr__0[3]));
  LUT3 #(
    .INIT(8'h78)) 
    lB_reg_r2_0_63_0_2_i_4__0
       (.I0(\rdPtr_reg_n_0_[1] ),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr_reg_n_0_[2] ),
        .O(rdPtr__0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    lB_reg_r2_0_63_0_2_i_5__0
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr_reg_n_0_[1] ),
        .O(rdPtr__0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    lB_reg_r2_0_63_0_2_i_6__0
       (.I0(\rdPtr_reg_n_0_[0] ),
        .O(rdPtr__0[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_0_63_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_0_63_3_5_n_0),
        .DOB(lB_reg_r2_0_63_3_5_n_1),
        .DOC(lB_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_0_63_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r2_0_63_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_0_63_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r2_0_63_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_128_191_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_128_191_0_2_n_0),
        .DOB(lB_reg_r2_128_191_0_2_n_1),
        .DOC(lB_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_128_191_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_128_191_3_5_n_0),
        .DOB(lB_reg_r2_128_191_3_5_n_1),
        .DOC(lB_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_128_191_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r2_128_191_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_128_191_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r2_128_191_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_192_255_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_192_255_0_2_n_0),
        .DOB(lB_reg_r2_192_255_0_2_n_1),
        .DOC(lB_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_192_255_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_192_255_3_5_n_0),
        .DOB(lB_reg_r2_192_255_3_5_n_1),
        .DOC(lB_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_192_255_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r2_192_255_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_192_255_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r2_192_255_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_256_319_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_256_319_0_2_n_0),
        .DOB(lB_reg_r2_256_319_0_2_n_1),
        .DOC(lB_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_256_319_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_256_319_3_5_n_0),
        .DOB(lB_reg_r2_256_319_3_5_n_1),
        .DOC(lB_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_256_319_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r2_256_319_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_256_319_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r2_256_319_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_320_383_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_320_383_0_2_n_0),
        .DOB(lB_reg_r2_320_383_0_2_n_1),
        .DOC(lB_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_320_383_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_320_383_3_5_n_0),
        .DOB(lB_reg_r2_320_383_3_5_n_1),
        .DOC(lB_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_320_383_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r2_320_383_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_320_383_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r2_320_383_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_384_447_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_384_447_0_2_n_0),
        .DOB(lB_reg_r2_384_447_0_2_n_1),
        .DOC(lB_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_384_447_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_384_447_3_5_n_0),
        .DOB(lB_reg_r2_384_447_3_5_n_1),
        .DOC(lB_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_384_447_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r2_384_447_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_384_447_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r2_384_447_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_448_511_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_448_511_0_2_n_0),
        .DOB(lB_reg_r2_448_511_0_2_n_1),
        .DOC(lB_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_448_511_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_448_511_3_5_n_0),
        .DOB(lB_reg_r2_448_511_3_5_n_1),
        .DOC(lB_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_448_511_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r2_448_511_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_448_511_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r2_448_511_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_512_575_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_512_575_0_2_n_0),
        .DOB(lB_reg_r2_512_575_0_2_n_1),
        .DOC(lB_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_512_575_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_512_575_3_5_n_0),
        .DOB(lB_reg_r2_512_575_3_5_n_1),
        .DOC(lB_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_512_575_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r2_512_575_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_512_575_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r2_512_575_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_576_639_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_576_639_0_2_n_0),
        .DOB(lB_reg_r2_576_639_0_2_n_1),
        .DOC(lB_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_576_639_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_576_639_3_5_n_0),
        .DOB(lB_reg_r2_576_639_3_5_n_1),
        .DOC(lB_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_576_639_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r2_576_639_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_576_639_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r2_576_639_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_640_703_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_640_703_0_2_n_0),
        .DOB(lB_reg_r2_640_703_0_2_n_1),
        .DOC(lB_reg_r2_640_703_0_2_n_2),
        .DOD(NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_640_703_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_640_703_3_5_n_0),
        .DOB(lB_reg_r2_640_703_3_5_n_1),
        .DOC(lB_reg_r2_640_703_3_5_n_2),
        .DOD(NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_640_703_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r2_640_703_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_640_703_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r2_640_703_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_64_127_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_64_127_0_2_n_0),
        .DOB(lB_reg_r2_64_127_0_2_n_1),
        .DOC(lB_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_64_127_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_64_127_3_5_n_0),
        .DOB(lB_reg_r2_64_127_3_5_n_1),
        .DOC(lB_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_64_127_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r2_64_127_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_64_127_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r2_64_127_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_0_63_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_0_63_0_2_n_0),
        .DOB(lB_reg_r3_0_63_0_2_n_1),
        .DOC(lB_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    lB_reg_r3_0_63_0_2_i_1__0
       (.I0(\rdPtr_reg_n_0_[4] ),
        .I1(\rdPtr_reg_n_0_[2] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[3] ),
        .I4(\rdPtr_reg_n_0_[5] ),
        .O(lB_reg_r3_0_63_0_2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    lB_reg_r3_0_63_0_2_i_2__0
       (.I0(\rdPtr_reg_n_0_[3] ),
        .I1(\rdPtr_reg_n_0_[1] ),
        .I2(\rdPtr_reg_n_0_[2] ),
        .I3(\rdPtr_reg_n_0_[4] ),
        .O(lB_reg_r3_0_63_0_2_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    lB_reg_r3_0_63_0_2_i_3__0
       (.I0(\rdPtr_reg_n_0_[2] ),
        .I1(\rdPtr_reg_n_0_[1] ),
        .I2(\rdPtr_reg_n_0_[3] ),
        .O(lB_reg_r3_0_63_0_2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    lB_reg_r3_0_63_0_2_i_4__0
       (.I0(\rdPtr_reg_n_0_[1] ),
        .I1(\rdPtr_reg_n_0_[2] ),
        .O(lB_reg_r3_0_63_0_2_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    lB_reg_r3_0_63_0_2_i_5__0
       (.I0(\rdPtr_reg_n_0_[1] ),
        .O(lB_reg_r3_0_63_0_2_i_5__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_0_63_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_0_63_3_5_n_0),
        .DOB(lB_reg_r3_0_63_3_5_n_1),
        .DOC(lB_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_0_63_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r3_0_63_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_0_63_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r3_0_63_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_128_191_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_128_191_0_2_n_0),
        .DOB(lB_reg_r3_128_191_0_2_n_1),
        .DOC(lB_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_128_191_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_128_191_3_5_n_0),
        .DOB(lB_reg_r3_128_191_3_5_n_1),
        .DOC(lB_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_128_191_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r3_128_191_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_128_191_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r3_128_191_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_192_255_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_192_255_0_2_n_0),
        .DOB(lB_reg_r3_192_255_0_2_n_1),
        .DOC(lB_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_192_255_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_192_255_3_5_n_0),
        .DOB(lB_reg_r3_192_255_3_5_n_1),
        .DOC(lB_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_192_255_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r3_192_255_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_192_255_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r3_192_255_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_256_319_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_256_319_0_2_n_0),
        .DOB(lB_reg_r3_256_319_0_2_n_1),
        .DOC(lB_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_256_319_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_256_319_3_5_n_0),
        .DOB(lB_reg_r3_256_319_3_5_n_1),
        .DOC(lB_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_256_319_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r3_256_319_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_256_319_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r3_256_319_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_320_383_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_320_383_0_2_n_0),
        .DOB(lB_reg_r3_320_383_0_2_n_1),
        .DOC(lB_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_320_383_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_320_383_3_5_n_0),
        .DOB(lB_reg_r3_320_383_3_5_n_1),
        .DOC(lB_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_320_383_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r3_320_383_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_320_383_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r3_320_383_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_384_447_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_384_447_0_2_n_0),
        .DOB(lB_reg_r3_384_447_0_2_n_1),
        .DOC(lB_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_384_447_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_384_447_3_5_n_0),
        .DOB(lB_reg_r3_384_447_3_5_n_1),
        .DOC(lB_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_384_447_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r3_384_447_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_384_447_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r3_384_447_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_448_511_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_448_511_0_2_n_0),
        .DOB(lB_reg_r3_448_511_0_2_n_1),
        .DOC(lB_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_448_511_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_448_511_3_5_n_0),
        .DOB(lB_reg_r3_448_511_3_5_n_1),
        .DOC(lB_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_448_511_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r3_448_511_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_448_511_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r3_448_511_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_512_575_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_512_575_0_2_n_0),
        .DOB(lB_reg_r3_512_575_0_2_n_1),
        .DOC(lB_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_512_575_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_512_575_3_5_n_0),
        .DOB(lB_reg_r3_512_575_3_5_n_1),
        .DOC(lB_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_512_575_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r3_512_575_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_512_575_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r3_512_575_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_576_639_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_576_639_0_2_n_0),
        .DOB(lB_reg_r3_576_639_0_2_n_1),
        .DOC(lB_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_576_639_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_576_639_3_5_n_0),
        .DOB(lB_reg_r3_576_639_3_5_n_1),
        .DOC(lB_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_576_639_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r3_576_639_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_576_639_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r3_576_639_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_640_703_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_640_703_0_2_n_0),
        .DOB(lB_reg_r3_640_703_0_2_n_1),
        .DOC(lB_reg_r3_640_703_0_2_n_2),
        .DOD(NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_640_703_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_640_703_3_5_n_0),
        .DOB(lB_reg_r3_640_703_3_5_n_1),
        .DOC(lB_reg_r3_640_703_3_5_n_2),
        .DOD(NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_640_703_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r3_640_703_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_640_703_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r3_640_703_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_64_127_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [0]),
        .DIB(\mulData2[0][9]_i_17_0 [1]),
        .DIC(\mulData2[0][9]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_64_127_0_2_n_0),
        .DOB(lB_reg_r3_64_127_0_2_n_1),
        .DOC(lB_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_64_127_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__0_n_0,lB_reg_r3_0_63_0_2_i_2__0_n_0,lB_reg_r3_0_63_0_2_i_3__0_n_0,lB_reg_r3_0_63_0_2_i_4__0_n_0,lB_reg_r3_0_63_0_2_i_5__0_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_17_0 [3]),
        .DIB(\mulData2[0][9]_i_17_0 [4]),
        .DIC(\mulData2[0][9]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_64_127_3_5_n_0),
        .DOB(lB_reg_r3_64_127_3_5_n_1),
        .DOC(lB_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_64_127_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [6]),
        .DPO(lB_reg_r3_64_127_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_1/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_64_127_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_17_0 [7]),
        .DPO(lB_reg_r3_64_127_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__0_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__0_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__0_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__0_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__0_n_0),
        .SPO(NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mulData1[3][10]_i_1 
       (.I0(\mulData1[3][10]_i_2_n_0 ),
        .I1(\mulData1[3][10]_i_3_n_0 ),
        .I2(\mulData1[3][10]_i_4_n_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [3]));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \mulData1[3][10]_i_2 
       (.I0(\rdPtr_reg[8]_4 ),
        .I1(\mulData1_reg[3][10]_1 ),
        .I2(\mulData1_reg[3][10]_2 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data02_out[4]),
        .O(\mulData1[3][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \mulData1[3][10]_i_3 
       (.I0(\mulData1[3][6]_i_6_n_0 ),
        .I1(\mulData1_reg[3][6]_2 ),
        .I2(\mulData1_reg[3][6]_1 ),
        .I3(\mulData1_reg[3][6]_0 ),
        .I4(\mulData1_reg[3][6] ),
        .I5(\currentRdLineBuffer_reg[1]_1 ),
        .O(\mulData1[3][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \mulData1[3][10]_i_4 
       (.I0(\rdPtr_reg[8]_3 ),
        .I1(\mulData1_reg[3][10] ),
        .I2(\mulData1_reg[3][10]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data02_out[3]),
        .O(\mulData1[3][10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFF02000000)) 
    \mulData1[3][6]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_1 ),
        .I1(\mulData1_reg[3][6] ),
        .I2(\mulData1_reg[3][6]_0 ),
        .I3(\mulData1_reg[3][6]_1 ),
        .I4(\mulData1_reg[3][6]_2 ),
        .I5(\mulData1[3][6]_i_6_n_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \mulData1[3][6]_i_2 
       (.I0(\rdPtr_reg[8]_0 ),
        .I1(\mulData1_reg[3][6]_3 ),
        .I2(out_data02_out[0]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData1_reg[3][6]_4 ),
        .O(\currentRdLineBuffer_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \mulData1[3][6]_i_6 
       (.I0(\rdPtr_reg[8]_2 ),
        .I1(\mulData1_reg[3][6]_5 ),
        .I2(out_data02_out[2]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData1_reg[3][6]_6 ),
        .O(\mulData1[3][6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mulData1[3][7]_i_1 
       (.I0(\mulData1[3][10]_i_4_n_0 ),
        .I1(\mulData1[3][10]_i_3_n_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mulData1[3][8]_i_1 
       (.I0(\mulData1[3][10]_i_2_n_0 ),
        .I1(\mulData1[3][10]_i_3_n_0 ),
        .I2(\mulData1[3][10]_i_4_n_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 [2]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \mulData1[5][1]_i_1 
       (.I0(\rdPtr_reg[9]_0 ),
        .I1(\mulData1_reg[5][1] ),
        .I2(\mulData1_reg[5][1]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data0__0[0]),
        .O(out_data[4]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mulData1[5][2]_i_1 
       (.I0(\rdPtr_reg[9]_1 ),
        .I1(\mulData1_reg[5][2] ),
        .I2(out_data0__0[1]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData1_reg[5][2]_0 ),
        .O(out_data[5]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mulData1[5][4]_i_1 
       (.I0(\rdPtr_reg[9]_2 ),
        .I1(\gx_sum0[-1111111108] ),
        .I2(out_data0__0[2]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\gx_sum0[-1111111108]_0 ),
        .O(out_data[6]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mulData1[5][6]_i_1 
       (.I0(\rdPtr_reg[9]_4 ),
        .I1(\mulData1_reg[5][6] ),
        .I2(out_data0__0[4]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData1_reg[5][6]_0 ),
        .O(out_data[7]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData1[5][7]_i_12 
       (.I0(lB_reg_r1_512_575_6_6_n_0),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_6_6_n_0),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_6_6_n_0),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData1[5][7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData1[5][7]_i_13 
       (.I0(lB_reg_r1_448_511_6_6_n_0),
        .I1(lB_reg_r1_384_447_6_6_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_6_6_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_6_6_n_0),
        .O(\mulData1[5][7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData1[5][7]_i_14 
       (.I0(lB_reg_r1_192_255_6_6_n_0),
        .I1(lB_reg_r1_128_191_6_6_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_6_6_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_6_6_n_0),
        .O(\mulData1[5][7]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData1[5][7]_i_4 
       (.I0(\mulData1[5][7]_i_12_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData1[5][7]_i_13_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData1[5][7]_i_14_n_0 ),
        .O(\rdPtr_reg[9]_5 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mulData1[5][8]_i_1 
       (.I0(\rdPtr_reg[9]_6 ),
        .I1(\mulData1_reg[5][8]_0 ),
        .I2(out_data0__0[6]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData1_reg[5][8] ),
        .O(out_data[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData1[5][8]_i_2 
       (.I0(\mulData1[5][8]_i_6_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData1[5][8]_i_7_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData1[5][8]_i_8_n_0 ),
        .O(\rdPtr_reg[9]_6 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData1[5][8]_i_6 
       (.I0(lB_reg_r1_512_575_7_7_n_0),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_7_7_n_0),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_7_7_n_0),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData1[5][8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData1[5][8]_i_7 
       (.I0(lB_reg_r1_448_511_7_7_n_0),
        .I1(lB_reg_r1_384_447_7_7_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_7_7_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_7_7_n_0),
        .O(\mulData1[5][8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData1[5][8]_i_8 
       (.I0(lB_reg_r1_192_255_7_7_n_0),
        .I1(lB_reg_r1_128_191_7_7_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_7_7_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_7_7_n_0),
        .O(\mulData1[5][8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hC6CC)) 
    \mulData2[0][0]_i_15 
       (.I0(\rdPtr_reg_n_0_[8] ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\rdPtr[7]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[7] ),
        .O(\mulData2[0][0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[0][0]_i_16 
       (.I0(\mulData2[0][0]_i_36_n_0 ),
        .I1(\mulData2[0][0]_i_37_n_0 ),
        .I2(\mulData2[0][9]_i_19_n_0 ),
        .I3(\mulData2[0][0]_i_38_n_0 ),
        .I4(\mulData2[0][0]_i_39_n_0 ),
        .I5(\mulData2[0][0]_i_40_n_0 ),
        .O(\mulData2[0][0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[0][0]_i_17 
       (.I0(lB_reg_r3_512_575_0_2_n_0),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_576_639_0_2_n_0),
        .I3(\mulData2[0][0]_i_39_n_0 ),
        .I4(lB_reg_r3_640_703_0_2_n_0),
        .I5(\mulData2[0][9]_i_19_n_0 ),
        .O(\mulData2[0][0]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData2[0][0]_i_36 
       (.I0(lB_reg_r3_448_511_0_2_n_0),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_384_447_0_2_n_0),
        .O(\mulData2[0][0]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData2[0][0]_i_37 
       (.I0(lB_reg_r3_320_383_0_2_n_0),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_256_319_0_2_n_0),
        .O(\mulData2[0][0]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData2[0][0]_i_38 
       (.I0(lB_reg_r3_192_255_0_2_n_0),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_128_191_0_2_n_0),
        .O(\mulData2[0][0]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mulData2[0][0]_i_39 
       (.I0(\rdPtr[7]_i_2__0_n_0 ),
        .I1(\rdPtr_reg_n_0_[7] ),
        .O(\mulData2[0][0]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData2[0][0]_i_40 
       (.I0(lB_reg_r3_64_127_0_2_n_0),
        .I1(\mulData2[0][0]_i_41_n_0 ),
        .I2(lB_reg_r3_0_63_0_2_n_0),
        .O(\mulData2[0][0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \mulData2[0][0]_i_41 
       (.I0(\rdPtr_reg_n_0_[5] ),
        .I1(\rdPtr_reg_n_0_[3] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[2] ),
        .I4(\rdPtr_reg_n_0_[4] ),
        .I5(\rdPtr_reg_n_0_[6] ),
        .O(\mulData2[0][0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \mulData2[0][5]_i_5 
       (.I0(\rdPtr_reg[8]_1 ),
        .I1(\mulData2_reg[0][5] ),
        .I2(out_data02_out[1]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData2_reg[0][5]_0 ),
        .O(\currentRdLineBuffer_reg[1]_5 ));
  LUT6 #(
    .INIT(64'h3355000F3355FF0F)) 
    \mulData2[0][5]_i_6 
       (.I0(\rdPtr_reg[8]_2 ),
        .I1(\mulData1_reg[3][6]_6 ),
        .I2(out_data02_out[2]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData1_reg[3][6]_5 ),
        .O(\currentRdLineBuffer_reg[1]_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[0][9]_i_10 
       (.I0(\mulData2[0][9]_i_32_n_0 ),
        .I1(\mulData2[0][0]_i_15_n_0 ),
        .I2(\mulData2[0][9]_i_33_n_0 ),
        .I3(\mulData2[0][9]_i_19_n_0 ),
        .I4(\mulData2[0][9]_i_34_n_0 ),
        .O(\rdPtr_reg[8]_3 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[0][9]_i_17 
       (.I0(lB_reg_r3_640_703_7_7_n_0),
        .I1(\mulData2[0][0]_i_39_n_0 ),
        .I2(lB_reg_r3_576_639_7_7_n_0),
        .I3(\mulData2[0][0]_i_41_n_0 ),
        .I4(lB_reg_r3_512_575_7_7_n_0),
        .O(\mulData2[0][9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[0][9]_i_18 
       (.I0(lB_reg_r3_448_511_7_7_n_0),
        .I1(lB_reg_r3_384_447_7_7_n_0),
        .I2(\mulData2[0][0]_i_39_n_0 ),
        .I3(lB_reg_r3_320_383_7_7_n_0),
        .I4(\mulData2[0][0]_i_41_n_0 ),
        .I5(lB_reg_r3_256_319_7_7_n_0),
        .O(\mulData2[0][9]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \mulData2[0][9]_i_19 
       (.I0(\rdPtr_reg_n_0_[7] ),
        .I1(\rdPtr[7]_i_2__0_n_0 ),
        .I2(\rdPtr_reg_n_0_[8] ),
        .O(\mulData2[0][9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[0][9]_i_20 
       (.I0(lB_reg_r3_192_255_7_7_n_0),
        .I1(lB_reg_r3_128_191_7_7_n_0),
        .I2(\mulData2[0][0]_i_39_n_0 ),
        .I3(lB_reg_r3_64_127_7_7_n_0),
        .I4(\mulData2[0][0]_i_41_n_0 ),
        .I5(lB_reg_r3_0_63_7_7_n_0),
        .O(\mulData2[0][9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \mulData2[0][9]_i_3 
       (.I0(\currentRdLineBuffer_reg[1]_4 ),
        .I1(\currentRdLineBuffer_reg[1]_5 ),
        .I2(\mulData2_reg[0][6] ),
        .I3(\mulData2_reg[0][6]_0 ),
        .I4(\mulData2_reg[0][6]_1 ),
        .I5(\mulData2_reg[0][6]_2 ),
        .O(\currentRdLineBuffer_reg[1]_3 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[0][9]_i_32 
       (.I0(lB_reg_r3_640_703_6_6_n_0),
        .I1(\mulData2[0][0]_i_39_n_0 ),
        .I2(lB_reg_r3_576_639_6_6_n_0),
        .I3(\mulData2[0][0]_i_41_n_0 ),
        .I4(lB_reg_r3_512_575_6_6_n_0),
        .O(\mulData2[0][9]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[0][9]_i_33 
       (.I0(lB_reg_r3_448_511_6_6_n_0),
        .I1(lB_reg_r3_384_447_6_6_n_0),
        .I2(\mulData2[0][0]_i_39_n_0 ),
        .I3(lB_reg_r3_320_383_6_6_n_0),
        .I4(\mulData2[0][0]_i_41_n_0 ),
        .I5(lB_reg_r3_256_319_6_6_n_0),
        .O(\mulData2[0][9]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[0][9]_i_34 
       (.I0(lB_reg_r3_192_255_6_6_n_0),
        .I1(lB_reg_r3_128_191_6_6_n_0),
        .I2(\mulData2[0][0]_i_39_n_0 ),
        .I3(lB_reg_r3_64_127_6_6_n_0),
        .I4(\mulData2[0][0]_i_41_n_0 ),
        .I5(lB_reg_r3_0_63_6_6_n_0),
        .O(\mulData2[0][9]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[0][9]_i_6 
       (.I0(\mulData2[0][9]_i_17_n_0 ),
        .I1(\mulData2[0][0]_i_15_n_0 ),
        .I2(\mulData2[0][9]_i_18_n_0 ),
        .I3(\mulData2[0][9]_i_19_n_0 ),
        .I4(\mulData2[0][9]_i_20_n_0 ),
        .O(\rdPtr_reg[8]_4 ));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \mulData2[1][6]_i_5 
       (.I0(\rdPtr_reg[0]_0 ),
        .I1(\mulData2_reg[1][6] ),
        .I2(out_data00_out),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData2_reg[1][6]_0 ),
        .O(\currentRdLineBuffer_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mulData2[2][6]_i_1 
       (.I0(\gx_sum0[-1111111105]_i_2_n_0 ),
        .I1(\mulData2_reg[2][6] ),
        .O(\currentRdLineBuffer_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \mulData2[2][7]_i_1 
       (.I0(\gx_sum0[-1111111104]_i_2_n_0 ),
        .I1(\mulData2_reg[2][6] ),
        .I2(\gx_sum0[-1111111105]_i_2_n_0 ),
        .O(\currentRdLineBuffer_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \mulData2[2][9]_i_1 
       (.I0(\gx_sum0[-1111111104]_i_2_n_0 ),
        .I1(\mulData2_reg[2][6] ),
        .I2(\gx_sum0[-1111111105]_i_2_n_0 ),
        .O(\currentRdLineBuffer_reg[1] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][1]_i_10 
       (.I0(\mulData2[7][1]_i_22_n_0 ),
        .I1(\mulData2[7][1]_i_23_n_0 ),
        .I2(\rdPtr[8]_i_1__0_n_0 ),
        .I3(\mulData2[7][1]_i_24_n_0 ),
        .I4(\mulData2[7][8]_i_24_n_0 ),
        .I5(\mulData2[7][1]_i_25_n_0 ),
        .O(\mulData2[7][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[7][1]_i_11 
       (.I0(lB_reg_r2_512_575_0_2_n_0),
        .I1(\rdPtr[6]_i_1__0_n_0 ),
        .I2(lB_reg_r2_576_639_0_2_n_0),
        .I3(\mulData2[7][8]_i_24_n_0 ),
        .I4(lB_reg_r2_640_703_0_2_n_0),
        .I5(\rdPtr[8]_i_1__0_n_0 ),
        .O(\mulData2[7][1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][1]_i_22 
       (.I0(lB_reg_r2_448_511_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_0_2_n_0),
        .O(\mulData2[7][1]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][1]_i_23 
       (.I0(lB_reg_r2_320_383_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_0_2_n_0),
        .O(\mulData2[7][1]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][1]_i_24 
       (.I0(lB_reg_r2_192_255_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_0_2_n_0),
        .O(\mulData2[7][1]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][1]_i_25 
       (.I0(lB_reg_r2_64_127_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_0_2_n_0),
        .O(\mulData2[7][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][2]_i_10 
       (.I0(\mulData2[7][2]_i_22_n_0 ),
        .I1(\mulData2[7][2]_i_23_n_0 ),
        .I2(\rdPtr[8]_i_1__0_n_0 ),
        .I3(\mulData2[7][2]_i_24_n_0 ),
        .I4(\mulData2[7][8]_i_24_n_0 ),
        .I5(\mulData2[7][2]_i_25_n_0 ),
        .O(\mulData2[7][2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[7][2]_i_11 
       (.I0(lB_reg_r2_512_575_0_2_n_1),
        .I1(\rdPtr[6]_i_1__0_n_0 ),
        .I2(lB_reg_r2_576_639_0_2_n_1),
        .I3(\mulData2[7][8]_i_24_n_0 ),
        .I4(lB_reg_r2_640_703_0_2_n_1),
        .I5(\rdPtr[8]_i_1__0_n_0 ),
        .O(\mulData2[7][2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][2]_i_22 
       (.I0(lB_reg_r2_448_511_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_0_2_n_1),
        .O(\mulData2[7][2]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][2]_i_23 
       (.I0(lB_reg_r2_320_383_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_0_2_n_1),
        .O(\mulData2[7][2]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][2]_i_24 
       (.I0(lB_reg_r2_192_255_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_0_2_n_1),
        .O(\mulData2[7][2]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][2]_i_25 
       (.I0(lB_reg_r2_64_127_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_0_2_n_1),
        .O(\mulData2[7][2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][3]_i_12 
       (.I0(\mulData2[7][3]_i_26_n_0 ),
        .I1(\mulData2[7][3]_i_27_n_0 ),
        .I2(\rdPtr[8]_i_1__0_n_0 ),
        .I3(\mulData2[7][3]_i_28_n_0 ),
        .I4(\mulData2[7][8]_i_24_n_0 ),
        .I5(\mulData2[7][3]_i_29_n_0 ),
        .O(\mulData2[7][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[7][3]_i_13 
       (.I0(lB_reg_r2_512_575_0_2_n_2),
        .I1(\rdPtr[6]_i_1__0_n_0 ),
        .I2(lB_reg_r2_576_639_0_2_n_2),
        .I3(\mulData2[7][8]_i_24_n_0 ),
        .I4(lB_reg_r2_640_703_0_2_n_2),
        .I5(\rdPtr[8]_i_1__0_n_0 ),
        .O(\mulData2[7][3]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][3]_i_26 
       (.I0(lB_reg_r2_448_511_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_0_2_n_2),
        .O(\mulData2[7][3]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][3]_i_27 
       (.I0(lB_reg_r2_320_383_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_0_2_n_2),
        .O(\mulData2[7][3]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][3]_i_28 
       (.I0(lB_reg_r2_192_255_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_0_2_n_2),
        .O(\mulData2[7][3]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][3]_i_29 
       (.I0(lB_reg_r2_64_127_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_0_2_n_2),
        .O(\mulData2[7][3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][4]_i_10 
       (.I0(\mulData2[7][4]_i_22_n_0 ),
        .I1(\mulData2[7][4]_i_23_n_0 ),
        .I2(\rdPtr[8]_i_1__0_n_0 ),
        .I3(\mulData2[7][4]_i_24_n_0 ),
        .I4(\mulData2[7][8]_i_24_n_0 ),
        .I5(\mulData2[7][4]_i_25_n_0 ),
        .O(\mulData2[7][4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[7][4]_i_11 
       (.I0(lB_reg_r2_512_575_3_5_n_0),
        .I1(\rdPtr[6]_i_1__0_n_0 ),
        .I2(lB_reg_r2_576_639_3_5_n_0),
        .I3(\mulData2[7][8]_i_24_n_0 ),
        .I4(lB_reg_r2_640_703_3_5_n_0),
        .I5(\rdPtr[8]_i_1__0_n_0 ),
        .O(\mulData2[7][4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][4]_i_22 
       (.I0(lB_reg_r2_448_511_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_3_5_n_0),
        .O(\mulData2[7][4]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][4]_i_23 
       (.I0(lB_reg_r2_320_383_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_3_5_n_0),
        .O(\mulData2[7][4]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][4]_i_24 
       (.I0(lB_reg_r2_192_255_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_3_5_n_0),
        .O(\mulData2[7][4]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][4]_i_25 
       (.I0(lB_reg_r2_64_127_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_3_5_n_0),
        .O(\mulData2[7][4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][5]_i_12 
       (.I0(\mulData2[7][5]_i_26_n_0 ),
        .I1(\mulData2[7][5]_i_27_n_0 ),
        .I2(\rdPtr[8]_i_1__0_n_0 ),
        .I3(\mulData2[7][5]_i_28_n_0 ),
        .I4(\mulData2[7][8]_i_24_n_0 ),
        .I5(\mulData2[7][5]_i_29_n_0 ),
        .O(\mulData2[7][5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[7][5]_i_13 
       (.I0(lB_reg_r2_512_575_3_5_n_1),
        .I1(\rdPtr[6]_i_1__0_n_0 ),
        .I2(lB_reg_r2_576_639_3_5_n_1),
        .I3(\mulData2[7][8]_i_24_n_0 ),
        .I4(lB_reg_r2_640_703_3_5_n_1),
        .I5(\rdPtr[8]_i_1__0_n_0 ),
        .O(\mulData2[7][5]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][5]_i_26 
       (.I0(lB_reg_r2_448_511_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_3_5_n_1),
        .O(\mulData2[7][5]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][5]_i_27 
       (.I0(lB_reg_r2_320_383_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_3_5_n_1),
        .O(\mulData2[7][5]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][5]_i_28 
       (.I0(lB_reg_r2_192_255_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_3_5_n_1),
        .O(\mulData2[7][5]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][5]_i_29 
       (.I0(lB_reg_r2_64_127_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_3_5_n_1),
        .O(\mulData2[7][5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][6]_i_10 
       (.I0(\mulData2[7][6]_i_22_n_0 ),
        .I1(\mulData2[7][6]_i_23_n_0 ),
        .I2(\rdPtr[8]_i_1__0_n_0 ),
        .I3(\mulData2[7][6]_i_24_n_0 ),
        .I4(\mulData2[7][8]_i_24_n_0 ),
        .I5(\mulData2[7][6]_i_25_n_0 ),
        .O(\mulData2[7][6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[7][6]_i_11 
       (.I0(lB_reg_r2_512_575_3_5_n_2),
        .I1(\rdPtr[6]_i_1__0_n_0 ),
        .I2(lB_reg_r2_576_639_3_5_n_2),
        .I3(\mulData2[7][8]_i_24_n_0 ),
        .I4(lB_reg_r2_640_703_3_5_n_2),
        .I5(\rdPtr[8]_i_1__0_n_0 ),
        .O(\mulData2[7][6]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][6]_i_22 
       (.I0(lB_reg_r2_448_511_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_3_5_n_2),
        .O(\mulData2[7][6]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][6]_i_23 
       (.I0(lB_reg_r2_320_383_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_3_5_n_2),
        .O(\mulData2[7][6]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][6]_i_24 
       (.I0(lB_reg_r2_192_255_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_3_5_n_2),
        .O(\mulData2[7][6]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][6]_i_25 
       (.I0(lB_reg_r2_64_127_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__0_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_3_5_n_2),
        .O(\mulData2[7][6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][7]_i_10 
       (.I0(lB_reg_r2_448_511_6_6_n_0),
        .I1(lB_reg_r2_384_447_6_6_n_0),
        .I2(\mulData2[7][8]_i_24_n_0 ),
        .I3(lB_reg_r2_320_383_6_6_n_0),
        .I4(\rdPtr[6]_i_1__0_n_0 ),
        .I5(lB_reg_r2_256_319_6_6_n_0),
        .O(\mulData2[7][7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][7]_i_11 
       (.I0(lB_reg_r2_192_255_6_6_n_0),
        .I1(lB_reg_r2_128_191_6_6_n_0),
        .I2(\mulData2[7][8]_i_24_n_0 ),
        .I3(lB_reg_r2_64_127_6_6_n_0),
        .I4(\rdPtr[6]_i_1__0_n_0 ),
        .I5(lB_reg_r2_0_63_6_6_n_0),
        .O(\mulData2[7][7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[7][7]_i_3 
       (.I0(\mulData2[7][7]_i_9_n_0 ),
        .I1(\mulData2[7][8]_i_15_n_0 ),
        .I2(\mulData2[7][7]_i_10_n_0 ),
        .I3(\rdPtr[8]_i_1__0_n_0 ),
        .I4(\mulData2[7][7]_i_11_n_0 ),
        .O(\rdPtr_reg[0]_6 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[7][7]_i_9 
       (.I0(lB_reg_r2_640_703_6_6_n_0),
        .I1(\mulData2[7][8]_i_24_n_0 ),
        .I2(lB_reg_r2_576_639_6_6_n_0),
        .I3(\rdPtr[6]_i_1__0_n_0 ),
        .I4(lB_reg_r2_512_575_6_6_n_0),
        .O(\mulData2[7][7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[7][8]_i_14 
       (.I0(lB_reg_r2_640_703_7_7_n_0),
        .I1(\mulData2[7][8]_i_24_n_0 ),
        .I2(lB_reg_r2_576_639_7_7_n_0),
        .I3(\rdPtr[6]_i_1__0_n_0 ),
        .I4(lB_reg_r2_512_575_7_7_n_0),
        .O(\mulData2[7][8]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hBF40FF00)) 
    \mulData2[7][8]_i_15 
       (.I0(\rdPtr[7]_i_2__0_n_0 ),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr_reg_n_0_[8] ),
        .I3(\rdPtr_reg_n_0_[9] ),
        .I4(\rdPtr_reg_n_0_[7] ),
        .O(\mulData2[7][8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][8]_i_16 
       (.I0(lB_reg_r2_448_511_7_7_n_0),
        .I1(lB_reg_r2_384_447_7_7_n_0),
        .I2(\mulData2[7][8]_i_24_n_0 ),
        .I3(lB_reg_r2_320_383_7_7_n_0),
        .I4(\rdPtr[6]_i_1__0_n_0 ),
        .I5(lB_reg_r2_256_319_7_7_n_0),
        .O(\mulData2[7][8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][8]_i_17 
       (.I0(lB_reg_r2_192_255_7_7_n_0),
        .I1(lB_reg_r2_128_191_7_7_n_0),
        .I2(\mulData2[7][8]_i_24_n_0 ),
        .I3(lB_reg_r2_64_127_7_7_n_0),
        .I4(\rdPtr[6]_i_1__0_n_0 ),
        .I5(lB_reg_r2_0_63_7_7_n_0),
        .O(\mulData2[7][8]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \mulData2[7][8]_i_24 
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr[7]_i_2__0_n_0 ),
        .I2(\rdPtr_reg_n_0_[7] ),
        .O(\mulData2[7][8]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[7][8]_i_4 
       (.I0(\mulData2[7][8]_i_14_n_0 ),
        .I1(\mulData2[7][8]_i_15_n_0 ),
        .I2(\mulData2[7][8]_i_16_n_0 ),
        .I3(\rdPtr[8]_i_1__0_n_0 ),
        .I4(\mulData2[7][8]_i_17_n_0 ),
        .O(\rdPtr_reg[0]_7 ));
  MUXF7 \mulData2_reg[0][0]_i_5 
       (.I0(\mulData2[0][0]_i_16_n_0 ),
        .I1(\mulData2[0][0]_i_17_n_0 ),
        .O(\rdPtr_reg[8]_5 ),
        .S(\mulData2[0][0]_i_15_n_0 ));
  MUXF7 \mulData2_reg[7][1]_i_4 
       (.I0(\mulData2[7][1]_i_10_n_0 ),
        .I1(\mulData2[7][1]_i_11_n_0 ),
        .O(\rdPtr_reg[0]_1 ),
        .S(\mulData2[7][8]_i_15_n_0 ));
  MUXF7 \mulData2_reg[7][2]_i_4 
       (.I0(\mulData2[7][2]_i_10_n_0 ),
        .I1(\mulData2[7][2]_i_11_n_0 ),
        .O(\rdPtr_reg[0]_2 ),
        .S(\mulData2[7][8]_i_15_n_0 ));
  MUXF7 \mulData2_reg[7][3]_i_5 
       (.I0(\mulData2[7][3]_i_12_n_0 ),
        .I1(\mulData2[7][3]_i_13_n_0 ),
        .O(\rdPtr_reg[0]_3 ),
        .S(\mulData2[7][8]_i_15_n_0 ));
  MUXF7 \mulData2_reg[7][4]_i_4 
       (.I0(\mulData2[7][4]_i_10_n_0 ),
        .I1(\mulData2[7][4]_i_11_n_0 ),
        .O(\rdPtr_reg[0]_4 ),
        .S(\mulData2[7][8]_i_15_n_0 ));
  MUXF7 \mulData2_reg[7][5]_i_5 
       (.I0(\mulData2[7][5]_i_12_n_0 ),
        .I1(\mulData2[7][5]_i_13_n_0 ),
        .O(\rdPtr_reg[0]_0 ),
        .S(\mulData2[7][8]_i_15_n_0 ));
  MUXF7 \mulData2_reg[7][6]_i_4 
       (.I0(\mulData2[7][6]_i_10_n_0 ),
        .I1(\mulData2[7][6]_i_11_n_0 ),
        .O(\rdPtr_reg[0]_5 ),
        .S(\mulData2[7][8]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \rdPtr[5]_i_1__1 
       (.I0(E),
        .I1(currentRdLineBuffer[1]),
        .I2(currentRdLineBuffer[0]),
        .O(lineBuffReadData));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \rdPtr[6]_i_1__0 
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr[6]_i_2__0_n_0 ),
        .I2(\rdPtr_reg_n_0_[6] ),
        .O(\rdPtr[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rdPtr[6]_i_2__0 
       (.I0(\rdPtr_reg_n_0_[4] ),
        .I1(\rdPtr_reg_n_0_[2] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[3] ),
        .I4(\rdPtr_reg_n_0_[5] ),
        .O(\rdPtr[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hBBBB4404)) 
    \rdPtr[7]_i_1__0 
       (.I0(\rdPtr[7]_i_2__0_n_0 ),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr_reg_n_0_[9] ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\rdPtr_reg_n_0_[7] ),
        .O(rdPtr__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rdPtr[7]_i_2__0 
       (.I0(\rdPtr_reg_n_0_[5] ),
        .I1(\rdPtr_reg_n_0_[3] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[2] ),
        .I4(\rdPtr_reg_n_0_[4] ),
        .I5(\rdPtr_reg_n_0_[6] ),
        .O(\rdPtr[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \rdPtr[8]_i_1__0 
       (.I0(\rdPtr_reg_n_0_[7] ),
        .I1(\rdPtr[7]_i_2__0_n_0 ),
        .I2(\rdPtr_reg_n_0_[0] ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .O(\rdPtr[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hB4F0F0B0)) 
    \rdPtr[9]_i_1__0 
       (.I0(\rdPtr[7]_i_2__0_n_0 ),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr_reg_n_0_[9] ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\rdPtr_reg_n_0_[7] ),
        .O(rdPtr__0[9]));
  (* ORIG_CELL_NAME = "rdPtr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[0] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[0]),
        .Q(\rdPtr_reg_n_0_[0] ),
        .R(SR));
  (* ORIG_CELL_NAME = "rdPtr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[0]_rep 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[0]),
        .Q(\rdPtr_reg[0]_rep_n_0 ),
        .R(SR));
  (* ORIG_CELL_NAME = "rdPtr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[0]_rep__0 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[0]),
        .Q(\rdPtr_reg[0]_rep__0_n_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[1] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[1]),
        .Q(\rdPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[2] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[2]),
        .Q(\rdPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[3] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[3]),
        .Q(\rdPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[4] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[4]),
        .Q(\rdPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[5] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[5]),
        .Q(\rdPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[6] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(\rdPtr[6]_i_1__0_n_0 ),
        .Q(\rdPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[7] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[7]),
        .Q(\rdPtr_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[8] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(\rdPtr[8]_i_1__0_n_0 ),
        .Q(\rdPtr_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[9] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[9]),
        .Q(\rdPtr_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wrPtr[0]_i_1__0 
       (.I0(\wrPtr_reg_n_0_[0] ),
        .O(wrPtr[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \wrPtr[10]_i_1__1 
       (.I0(gray_tvalid),
        .I1(currentWrLineBuffer[0]),
        .I2(currentWrLineBuffer[1]),
        .O(lineBuffDataValid));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \wrPtr[10]_i_2__0 
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr[10]_i_3__0_n_0 ),
        .I3(\wrPtr_reg_n_0_[8] ),
        .I4(\wrPtr_reg_n_0_[10] ),
        .O(wrPtr[10]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \wrPtr[10]_i_3__0 
       (.I0(\wrPtr_reg_n_0_[5] ),
        .I1(\wrPtr_reg_n_0_[3] ),
        .I2(\wrPtr[6]_i_2__0_n_0 ),
        .I3(\wrPtr_reg_n_0_[2] ),
        .I4(\wrPtr_reg_n_0_[4] ),
        .I5(\wrPtr_reg_n_0_[6] ),
        .O(\wrPtr[10]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wrPtr[1]_i_1__0 
       (.I0(\wrPtr_reg_n_0_[0] ),
        .I1(\wrPtr_reg_n_0_[1] ),
        .O(wrPtr[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wrPtr[2]_i_1__0 
       (.I0(\wrPtr_reg_n_0_[1] ),
        .I1(\wrPtr_reg_n_0_[0] ),
        .I2(\wrPtr_reg_n_0_[2] ),
        .O(wrPtr[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wrPtr[3]_i_1__0 
       (.I0(\wrPtr_reg_n_0_[2] ),
        .I1(\wrPtr_reg_n_0_[0] ),
        .I2(\wrPtr_reg_n_0_[1] ),
        .I3(\wrPtr_reg_n_0_[3] ),
        .O(wrPtr[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wrPtr[4]_i_1__0 
       (.I0(\wrPtr_reg_n_0_[3] ),
        .I1(\wrPtr_reg_n_0_[1] ),
        .I2(\wrPtr_reg_n_0_[0] ),
        .I3(\wrPtr_reg_n_0_[2] ),
        .I4(\wrPtr_reg_n_0_[4] ),
        .O(wrPtr[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wrPtr[5]_i_1__0 
       (.I0(\wrPtr_reg_n_0_[4] ),
        .I1(\wrPtr_reg_n_0_[2] ),
        .I2(\wrPtr_reg_n_0_[0] ),
        .I3(\wrPtr_reg_n_0_[1] ),
        .I4(\wrPtr_reg_n_0_[3] ),
        .I5(\wrPtr_reg_n_0_[5] ),
        .O(wrPtr[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wrPtr[6]_i_1__0 
       (.I0(\wrPtr_reg_n_0_[5] ),
        .I1(\wrPtr_reg_n_0_[3] ),
        .I2(\wrPtr[6]_i_2__0_n_0 ),
        .I3(\wrPtr_reg_n_0_[2] ),
        .I4(\wrPtr_reg_n_0_[4] ),
        .I5(\wrPtr_reg_n_0_[6] ),
        .O(wrPtr[6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wrPtr[6]_i_2__0 
       (.I0(\wrPtr_reg_n_0_[0] ),
        .I1(\wrPtr_reg_n_0_[1] ),
        .O(\wrPtr[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hAAAA5551)) 
    \wrPtr[7]_i_1__0 
       (.I0(\wrPtr[10]_i_3__0_n_0 ),
        .I1(\wrPtr_reg_n_0_[9] ),
        .I2(\wrPtr_reg_n_0_[8] ),
        .I3(\wrPtr_reg_n_0_[10] ),
        .I4(\wrPtr_reg_n_0_[7] ),
        .O(wrPtr[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \wrPtr[8]_i_1__0 
       (.I0(\wrPtr_reg_n_0_[7] ),
        .I1(\wrPtr[10]_i_3__0_n_0 ),
        .I2(\wrPtr_reg_n_0_[8] ),
        .O(wrPtr[8]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hB4B4F0E0)) 
    \wrPtr[9]_i_1__0 
       (.I0(\wrPtr[10]_i_3__0_n_0 ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[9] ),
        .I3(\wrPtr_reg_n_0_[10] ),
        .I4(\wrPtr_reg_n_0_[8] ),
        .O(wrPtr[9]));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[0] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[0]),
        .Q(\wrPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[10] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[10]),
        .Q(\wrPtr_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[1] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[1]),
        .Q(\wrPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[2] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[2]),
        .Q(\wrPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[3] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[3]),
        .Q(\wrPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[4] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[4]),
        .Q(\wrPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[5] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[5]),
        .Q(\wrPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[6] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[6]),
        .Q(\wrPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[7] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[7]),
        .Q(\wrPtr_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[8] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[8]),
        .Q(\wrPtr_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[9] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[9]),
        .Q(\wrPtr_reg_n_0_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "line_buffer" *) 
module base_axis_sobel_0_2_line_buffer_1
   (\currentRdLineBuffer_reg[1] ,
    \currentRdLineBuffer_reg[1]_0 ,
    \currentRdLineBuffer_reg[1]_1 ,
    \currentRdLineBuffer_reg[1]_2 ,
    \currentRdLineBuffer_reg[1]_3 ,
    \currentRdLineBuffer_reg[1]_4 ,
    \currentRdLineBuffer_reg[1]_5 ,
    D,
    \currentRdLineBuffer_reg[1]_6 ,
    \currentRdLineBuffer_reg[1]_7 ,
    \currentRdLineBuffer_reg[1]_8 ,
    \currentRdLineBuffer_reg[1]_9 ,
    \currentRdLineBuffer_reg[1]_10 ,
    \rdPtr_reg[9]_0 ,
    \currentRdLineBuffer_reg[1]_11 ,
    \rdPtr_reg[9]_1 ,
    \rdPtr_reg[9]_2 ,
    \rdPtr_reg[9]_3 ,
    \rdPtr_reg[9]_4 ,
    \rdPtr_reg[9]_5 ,
    \rdPtr_reg[9]_6 ,
    \rdPtr_reg[9]_7 ,
    \rdPtr_reg[0]_0 ,
    \rdPtr_reg[0]_1 ,
    \rdPtr_reg[0]_2 ,
    \rdPtr_reg[8]_0 ,
    \currentRdLineBuffer_reg[1]_12 ,
    \currentRdLineBuffer_reg[1]_13 ,
    \rdPtr_reg[8]_1 ,
    \rdPtr_reg[8]_2 ,
    \rdPtr_reg[8]_3 ,
    \rdPtr_reg[8]_4 ,
    \rdPtr_reg[8]_5 ,
    \rdPtr_reg[8]_6 ,
    \rdPtr_reg[0]_3 ,
    \rdPtr_reg[0]_4 ,
    \rdPtr_reg[0]_5 ,
    \rdPtr_reg[8]_7 ,
    SR,
    s_axi_aclk,
    \mulData2_reg[2][2] ,
    out_data,
    \mulData1_reg[6][7] ,
    \mulData2_reg[1][4] ,
    \mulData2_reg[1][4]_0 ,
    \mulData2_reg[0][3] ,
    \mulData2_reg[0][3]_0 ,
    \mulData1_reg[3][5] ,
    \mulData1_reg[3][5]_0 ,
    \gx_sum0[-1111111111] ,
    out_data0__0,
    currentRdLineBuffer,
    \gx_sum0[-1111111111]_0 ,
    \gx_sum0[-1111111110] ,
    \gx_sum0[-1111111110]_0 ,
    \mulData1_reg[5][3] ,
    \mulData1_reg[5][3]_0 ,
    \gx_sum0[-1111111108]__0 ,
    \gx_sum0[-1111111108]__0_0 ,
    \mulData1_reg[5][5] ,
    \mulData1_reg[5][5]_0 ,
    \gx_sum0[-1111111106]__0 ,
    \gx_sum0[-1111111106]__0_0 ,
    \mulData1_reg[5][7] ,
    \mulData1_reg[5][7]_0 ,
    \gx_sum0[-1111111104]__0 ,
    \gx_sum0[-1111111104]__0_0 ,
    \mulData2_reg[1][1] ,
    out_data00_out,
    \mulData2_reg[1][1]_0 ,
    \mulData2_reg[7][2] ,
    \mulData2_reg[7][2]_0 ,
    \mulData2_reg[7][4] ,
    \mulData2_reg[7][4]_0 ,
    \mulData2_reg[7][6] ,
    \mulData2_reg[7][6]_0 ,
    \mulData2_reg[7][8] ,
    \mulData2_reg[7][8]_0 ,
    \mulData2_reg[0][0] ,
    out_data02_out,
    \mulData2_reg[0][0]_0 ,
    \mulData1_reg[6][7]_0 ,
    \mulData2_reg[0][1] ,
    \mulData2_reg[0][1]_0 ,
    \mulData1_reg[3][5]_1 ,
    \mulData1_reg[3][5]_2 ,
    \gy_sum0[-1111111108] ,
    \gy_sum0[-1111111108]_0 ,
    \mulData1_reg[3][5]_3 ,
    \mulData1_reg[3][5]_4 ,
    \gy_sum0[-1111111106] ,
    \gy_sum0[-1111111106]_0 ,
    \gy_sum0[-1111111104] ,
    \gy_sum0[-1111111104]_0 ,
    gray_tvalid,
    currentWrLineBuffer,
    E,
    \mulData2[0][9]_i_21_0 ,
    s_axi_aresetn);
  output [4:0]\currentRdLineBuffer_reg[1] ;
  output \currentRdLineBuffer_reg[1]_0 ;
  output \currentRdLineBuffer_reg[1]_1 ;
  output \currentRdLineBuffer_reg[1]_2 ;
  output [2:0]\currentRdLineBuffer_reg[1]_3 ;
  output \currentRdLineBuffer_reg[1]_4 ;
  output \currentRdLineBuffer_reg[1]_5 ;
  output [2:0]D;
  output \currentRdLineBuffer_reg[1]_6 ;
  output \currentRdLineBuffer_reg[1]_7 ;
  output [0:0]\currentRdLineBuffer_reg[1]_8 ;
  output \currentRdLineBuffer_reg[1]_9 ;
  output \currentRdLineBuffer_reg[1]_10 ;
  output \rdPtr_reg[9]_0 ;
  output [15:0]\currentRdLineBuffer_reg[1]_11 ;
  output \rdPtr_reg[9]_1 ;
  output \rdPtr_reg[9]_2 ;
  output \rdPtr_reg[9]_3 ;
  output \rdPtr_reg[9]_4 ;
  output \rdPtr_reg[9]_5 ;
  output \rdPtr_reg[9]_6 ;
  output \rdPtr_reg[9]_7 ;
  output \rdPtr_reg[0]_0 ;
  output \rdPtr_reg[0]_1 ;
  output \rdPtr_reg[0]_2 ;
  output \rdPtr_reg[8]_0 ;
  output [1:0]\currentRdLineBuffer_reg[1]_12 ;
  output \currentRdLineBuffer_reg[1]_13 ;
  output \rdPtr_reg[8]_1 ;
  output \rdPtr_reg[8]_2 ;
  output \rdPtr_reg[8]_3 ;
  output \rdPtr_reg[8]_4 ;
  output \rdPtr_reg[8]_5 ;
  output \rdPtr_reg[8]_6 ;
  output \rdPtr_reg[0]_3 ;
  output \rdPtr_reg[0]_4 ;
  output \rdPtr_reg[0]_5 ;
  output \rdPtr_reg[8]_7 ;
  input [0:0]SR;
  input s_axi_aclk;
  input \mulData2_reg[2][2] ;
  input [1:0]out_data;
  input [5:0]\mulData1_reg[6][7] ;
  input \mulData2_reg[1][4] ;
  input \mulData2_reg[1][4]_0 ;
  input \mulData2_reg[0][3] ;
  input \mulData2_reg[0][3]_0 ;
  input \mulData1_reg[3][5] ;
  input \mulData1_reg[3][5]_0 ;
  input \gx_sum0[-1111111111] ;
  input [7:0]out_data0__0;
  input [1:0]currentRdLineBuffer;
  input \gx_sum0[-1111111111]_0 ;
  input \gx_sum0[-1111111110] ;
  input \gx_sum0[-1111111110]_0 ;
  input \mulData1_reg[5][3] ;
  input \mulData1_reg[5][3]_0 ;
  input \gx_sum0[-1111111108]__0 ;
  input \gx_sum0[-1111111108]__0_0 ;
  input \mulData1_reg[5][5] ;
  input \mulData1_reg[5][5]_0 ;
  input \gx_sum0[-1111111106]__0 ;
  input \gx_sum0[-1111111106]__0_0 ;
  input \mulData1_reg[5][7] ;
  input \mulData1_reg[5][7]_0 ;
  input \gx_sum0[-1111111104]__0 ;
  input \gx_sum0[-1111111104]__0_0 ;
  input \mulData2_reg[1][1] ;
  input [4:0]out_data00_out;
  input \mulData2_reg[1][1]_0 ;
  input \mulData2_reg[7][2] ;
  input \mulData2_reg[7][2]_0 ;
  input \mulData2_reg[7][4] ;
  input \mulData2_reg[7][4]_0 ;
  input \mulData2_reg[7][6] ;
  input \mulData2_reg[7][6]_0 ;
  input \mulData2_reg[7][8] ;
  input \mulData2_reg[7][8]_0 ;
  input \mulData2_reg[0][0] ;
  input [6:0]out_data02_out;
  input \mulData2_reg[0][0]_0 ;
  input \mulData1_reg[6][7]_0 ;
  input \mulData2_reg[0][1] ;
  input \mulData2_reg[0][1]_0 ;
  input \mulData1_reg[3][5]_1 ;
  input \mulData1_reg[3][5]_2 ;
  input \gy_sum0[-1111111108] ;
  input \gy_sum0[-1111111108]_0 ;
  input \mulData1_reg[3][5]_3 ;
  input \mulData1_reg[3][5]_4 ;
  input \gy_sum0[-1111111106] ;
  input \gy_sum0[-1111111106]_0 ;
  input \gy_sum0[-1111111104] ;
  input \gy_sum0[-1111111104]_0 ;
  input gray_tvalid;
  input [1:0]currentWrLineBuffer;
  input [0:0]E;
  input [7:0]\mulData2[0][9]_i_21_0 ;
  input s_axi_aresetn;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire [1:0]currentRdLineBuffer;
  wire [4:0]\currentRdLineBuffer_reg[1] ;
  wire \currentRdLineBuffer_reg[1]_0 ;
  wire \currentRdLineBuffer_reg[1]_1 ;
  wire \currentRdLineBuffer_reg[1]_10 ;
  wire [15:0]\currentRdLineBuffer_reg[1]_11 ;
  wire [1:0]\currentRdLineBuffer_reg[1]_12 ;
  wire \currentRdLineBuffer_reg[1]_13 ;
  wire \currentRdLineBuffer_reg[1]_2 ;
  wire [2:0]\currentRdLineBuffer_reg[1]_3 ;
  wire \currentRdLineBuffer_reg[1]_4 ;
  wire \currentRdLineBuffer_reg[1]_5 ;
  wire \currentRdLineBuffer_reg[1]_6 ;
  wire \currentRdLineBuffer_reg[1]_7 ;
  wire [0:0]\currentRdLineBuffer_reg[1]_8 ;
  wire \currentRdLineBuffer_reg[1]_9 ;
  wire [1:0]currentWrLineBuffer;
  wire gray_tvalid;
  wire \gx_sum0[-1111111104]__0 ;
  wire \gx_sum0[-1111111104]__0_0 ;
  wire \gx_sum0[-1111111106]__0 ;
  wire \gx_sum0[-1111111106]__0_0 ;
  wire \gx_sum0[-1111111106]_i_12_n_0 ;
  wire \gx_sum0[-1111111106]_i_13_n_0 ;
  wire \gx_sum0[-1111111106]_i_14_n_0 ;
  wire \gx_sum0[-1111111107]_i_10_n_0 ;
  wire \gx_sum0[-1111111107]_i_11_n_0 ;
  wire \gx_sum0[-1111111107]_i_9_n_0 ;
  wire \gx_sum0[-1111111108]__0 ;
  wire \gx_sum0[-1111111108]__0_0 ;
  wire \gx_sum0[-1111111108]_i_10_n_0 ;
  wire \gx_sum0[-1111111108]_i_11_n_0 ;
  wire \gx_sum0[-1111111108]_i_9_n_0 ;
  wire \gx_sum0[-1111111109]_i_15_n_0 ;
  wire \gx_sum0[-1111111109]_i_16_n_0 ;
  wire \gx_sum0[-1111111109]_i_17_n_0 ;
  wire \gx_sum0[-1111111110] ;
  wire \gx_sum0[-1111111110]_0 ;
  wire \gx_sum0[-1111111110]_i_6_n_0 ;
  wire \gx_sum0[-1111111110]_i_7_n_0 ;
  wire \gx_sum0[-1111111110]_i_8_n_0 ;
  wire \gx_sum0[-1111111111] ;
  wire \gx_sum0[-1111111111]_0 ;
  wire \gx_sum0[-1111111111]_i_6_n_0 ;
  wire \gx_sum0[-1111111111]_i_7_n_0 ;
  wire \gx_sum0[-1111111111]_i_8_n_0 ;
  wire \gy_sum0[-1111111104] ;
  wire \gy_sum0[-1111111104]_0 ;
  wire \gy_sum0[-1111111106] ;
  wire \gy_sum0[-1111111106]_0 ;
  wire \gy_sum0[-1111111106]_i_14_n_0 ;
  wire \gy_sum0[-1111111106]_i_15_n_0 ;
  wire \gy_sum0[-1111111106]_i_16_n_0 ;
  wire \gy_sum0[-1111111106]_i_17_n_0 ;
  wire \gy_sum0[-1111111106]_i_6_n_0 ;
  wire \gy_sum0[-1111111106]_i_7_n_0 ;
  wire \gy_sum0[-1111111107]_i_10_n_0 ;
  wire \gy_sum0[-1111111107]_i_11_n_0 ;
  wire \gy_sum0[-1111111107]_i_22_n_0 ;
  wire \gy_sum0[-1111111107]_i_23_n_0 ;
  wire \gy_sum0[-1111111107]_i_24_n_0 ;
  wire \gy_sum0[-1111111107]_i_25_n_0 ;
  wire \gy_sum0[-1111111108] ;
  wire \gy_sum0[-1111111108]_0 ;
  wire \gy_sum0[-1111111108]_i_14_n_0 ;
  wire \gy_sum0[-1111111108]_i_15_n_0 ;
  wire \gy_sum0[-1111111108]_i_16_n_0 ;
  wire \gy_sum0[-1111111108]_i_17_n_0 ;
  wire \gy_sum0[-1111111108]_i_6_n_0 ;
  wire \gy_sum0[-1111111108]_i_7_n_0 ;
  wire \gy_sum0[-1111111109]_i_10_n_0 ;
  wire \gy_sum0[-1111111109]_i_11_n_0 ;
  wire \gy_sum0[-1111111109]_i_22_n_0 ;
  wire \gy_sum0[-1111111109]_i_23_n_0 ;
  wire \gy_sum0[-1111111109]_i_24_n_0 ;
  wire \gy_sum0[-1111111109]_i_25_n_0 ;
  wire \gy_sum0[-1111111110]_i_10_n_0 ;
  wire \gy_sum0[-1111111110]_i_11_n_0 ;
  wire \gy_sum0[-1111111110]_i_22_n_0 ;
  wire \gy_sum0[-1111111110]_i_23_n_0 ;
  wire \gy_sum0[-1111111110]_i_24_n_0 ;
  wire \gy_sum0[-1111111110]_i_25_n_0 ;
  wire lB_reg_r1_0_63_0_2_i_1__2_n_0;
  wire lB_reg_r1_0_63_0_2_n_0;
  wire lB_reg_r1_0_63_0_2_n_1;
  wire lB_reg_r1_0_63_0_2_n_2;
  wire lB_reg_r1_0_63_3_5_n_0;
  wire lB_reg_r1_0_63_3_5_n_1;
  wire lB_reg_r1_0_63_3_5_n_2;
  wire lB_reg_r1_0_63_6_6_n_0;
  wire lB_reg_r1_0_63_7_7_n_0;
  wire lB_reg_r1_128_191_0_2_i_1__2_n_0;
  wire lB_reg_r1_128_191_0_2_n_0;
  wire lB_reg_r1_128_191_0_2_n_1;
  wire lB_reg_r1_128_191_0_2_n_2;
  wire lB_reg_r1_128_191_3_5_n_0;
  wire lB_reg_r1_128_191_3_5_n_1;
  wire lB_reg_r1_128_191_3_5_n_2;
  wire lB_reg_r1_128_191_6_6_n_0;
  wire lB_reg_r1_128_191_7_7_n_0;
  wire lB_reg_r1_192_255_0_2_i_1__2_n_0;
  wire lB_reg_r1_192_255_0_2_n_0;
  wire lB_reg_r1_192_255_0_2_n_1;
  wire lB_reg_r1_192_255_0_2_n_2;
  wire lB_reg_r1_192_255_3_5_n_0;
  wire lB_reg_r1_192_255_3_5_n_1;
  wire lB_reg_r1_192_255_3_5_n_2;
  wire lB_reg_r1_192_255_6_6_n_0;
  wire lB_reg_r1_192_255_7_7_n_0;
  wire lB_reg_r1_256_319_0_2_i_1__2_n_0;
  wire lB_reg_r1_256_319_0_2_n_0;
  wire lB_reg_r1_256_319_0_2_n_1;
  wire lB_reg_r1_256_319_0_2_n_2;
  wire lB_reg_r1_256_319_3_5_n_0;
  wire lB_reg_r1_256_319_3_5_n_1;
  wire lB_reg_r1_256_319_3_5_n_2;
  wire lB_reg_r1_256_319_6_6_n_0;
  wire lB_reg_r1_256_319_7_7_n_0;
  wire lB_reg_r1_320_383_0_2_i_1__2_n_0;
  wire lB_reg_r1_320_383_0_2_n_0;
  wire lB_reg_r1_320_383_0_2_n_1;
  wire lB_reg_r1_320_383_0_2_n_2;
  wire lB_reg_r1_320_383_3_5_n_0;
  wire lB_reg_r1_320_383_3_5_n_1;
  wire lB_reg_r1_320_383_3_5_n_2;
  wire lB_reg_r1_320_383_6_6_n_0;
  wire lB_reg_r1_320_383_7_7_n_0;
  wire lB_reg_r1_384_447_0_2_i_1__2_n_0;
  wire lB_reg_r1_384_447_0_2_n_0;
  wire lB_reg_r1_384_447_0_2_n_1;
  wire lB_reg_r1_384_447_0_2_n_2;
  wire lB_reg_r1_384_447_3_5_n_0;
  wire lB_reg_r1_384_447_3_5_n_1;
  wire lB_reg_r1_384_447_3_5_n_2;
  wire lB_reg_r1_384_447_6_6_n_0;
  wire lB_reg_r1_384_447_7_7_n_0;
  wire lB_reg_r1_448_511_0_2_i_1__2_n_0;
  wire lB_reg_r1_448_511_0_2_n_0;
  wire lB_reg_r1_448_511_0_2_n_1;
  wire lB_reg_r1_448_511_0_2_n_2;
  wire lB_reg_r1_448_511_3_5_n_0;
  wire lB_reg_r1_448_511_3_5_n_1;
  wire lB_reg_r1_448_511_3_5_n_2;
  wire lB_reg_r1_448_511_6_6_n_0;
  wire lB_reg_r1_448_511_7_7_n_0;
  wire lB_reg_r1_512_575_0_2_i_1__2_n_0;
  wire lB_reg_r1_512_575_0_2_n_0;
  wire lB_reg_r1_512_575_0_2_n_1;
  wire lB_reg_r1_512_575_0_2_n_2;
  wire lB_reg_r1_512_575_3_5_n_0;
  wire lB_reg_r1_512_575_3_5_n_1;
  wire lB_reg_r1_512_575_3_5_n_2;
  wire lB_reg_r1_512_575_6_6_n_0;
  wire lB_reg_r1_512_575_7_7_n_0;
  wire lB_reg_r1_576_639_0_2_i_1__2_n_0;
  wire lB_reg_r1_576_639_0_2_n_0;
  wire lB_reg_r1_576_639_0_2_n_1;
  wire lB_reg_r1_576_639_0_2_n_2;
  wire lB_reg_r1_576_639_3_5_n_0;
  wire lB_reg_r1_576_639_3_5_n_1;
  wire lB_reg_r1_576_639_3_5_n_2;
  wire lB_reg_r1_576_639_6_6_n_0;
  wire lB_reg_r1_576_639_7_7_n_0;
  wire lB_reg_r1_640_703_0_2_i_1__2_n_0;
  wire lB_reg_r1_640_703_0_2_n_0;
  wire lB_reg_r1_640_703_0_2_n_1;
  wire lB_reg_r1_640_703_0_2_n_2;
  wire lB_reg_r1_640_703_3_5_n_0;
  wire lB_reg_r1_640_703_3_5_n_1;
  wire lB_reg_r1_640_703_3_5_n_2;
  wire lB_reg_r1_640_703_6_6_n_0;
  wire lB_reg_r1_640_703_7_7_n_0;
  wire lB_reg_r1_64_127_0_2_i_1__2_n_0;
  wire lB_reg_r1_64_127_0_2_n_0;
  wire lB_reg_r1_64_127_0_2_n_1;
  wire lB_reg_r1_64_127_0_2_n_2;
  wire lB_reg_r1_64_127_3_5_n_0;
  wire lB_reg_r1_64_127_3_5_n_1;
  wire lB_reg_r1_64_127_3_5_n_2;
  wire lB_reg_r1_64_127_6_6_n_0;
  wire lB_reg_r1_64_127_7_7_n_0;
  wire lB_reg_r2_0_63_0_2_n_0;
  wire lB_reg_r2_0_63_0_2_n_1;
  wire lB_reg_r2_0_63_0_2_n_2;
  wire lB_reg_r2_0_63_3_5_n_0;
  wire lB_reg_r2_0_63_3_5_n_1;
  wire lB_reg_r2_0_63_3_5_n_2;
  wire lB_reg_r2_0_63_6_6_n_0;
  wire lB_reg_r2_0_63_7_7_n_0;
  wire lB_reg_r2_128_191_0_2_n_0;
  wire lB_reg_r2_128_191_0_2_n_1;
  wire lB_reg_r2_128_191_0_2_n_2;
  wire lB_reg_r2_128_191_3_5_n_0;
  wire lB_reg_r2_128_191_3_5_n_1;
  wire lB_reg_r2_128_191_3_5_n_2;
  wire lB_reg_r2_128_191_6_6_n_0;
  wire lB_reg_r2_128_191_7_7_n_0;
  wire lB_reg_r2_192_255_0_2_n_0;
  wire lB_reg_r2_192_255_0_2_n_1;
  wire lB_reg_r2_192_255_0_2_n_2;
  wire lB_reg_r2_192_255_3_5_n_0;
  wire lB_reg_r2_192_255_3_5_n_1;
  wire lB_reg_r2_192_255_3_5_n_2;
  wire lB_reg_r2_192_255_6_6_n_0;
  wire lB_reg_r2_192_255_7_7_n_0;
  wire lB_reg_r2_256_319_0_2_n_0;
  wire lB_reg_r2_256_319_0_2_n_1;
  wire lB_reg_r2_256_319_0_2_n_2;
  wire lB_reg_r2_256_319_3_5_n_0;
  wire lB_reg_r2_256_319_3_5_n_1;
  wire lB_reg_r2_256_319_3_5_n_2;
  wire lB_reg_r2_256_319_6_6_n_0;
  wire lB_reg_r2_256_319_7_7_n_0;
  wire lB_reg_r2_320_383_0_2_n_0;
  wire lB_reg_r2_320_383_0_2_n_1;
  wire lB_reg_r2_320_383_0_2_n_2;
  wire lB_reg_r2_320_383_3_5_n_0;
  wire lB_reg_r2_320_383_3_5_n_1;
  wire lB_reg_r2_320_383_3_5_n_2;
  wire lB_reg_r2_320_383_6_6_n_0;
  wire lB_reg_r2_320_383_7_7_n_0;
  wire lB_reg_r2_384_447_0_2_n_0;
  wire lB_reg_r2_384_447_0_2_n_1;
  wire lB_reg_r2_384_447_0_2_n_2;
  wire lB_reg_r2_384_447_3_5_n_0;
  wire lB_reg_r2_384_447_3_5_n_1;
  wire lB_reg_r2_384_447_3_5_n_2;
  wire lB_reg_r2_384_447_6_6_n_0;
  wire lB_reg_r2_384_447_7_7_n_0;
  wire lB_reg_r2_448_511_0_2_n_0;
  wire lB_reg_r2_448_511_0_2_n_1;
  wire lB_reg_r2_448_511_0_2_n_2;
  wire lB_reg_r2_448_511_3_5_n_0;
  wire lB_reg_r2_448_511_3_5_n_1;
  wire lB_reg_r2_448_511_3_5_n_2;
  wire lB_reg_r2_448_511_6_6_n_0;
  wire lB_reg_r2_448_511_7_7_n_0;
  wire lB_reg_r2_512_575_0_2_n_0;
  wire lB_reg_r2_512_575_0_2_n_1;
  wire lB_reg_r2_512_575_0_2_n_2;
  wire lB_reg_r2_512_575_3_5_n_0;
  wire lB_reg_r2_512_575_3_5_n_1;
  wire lB_reg_r2_512_575_3_5_n_2;
  wire lB_reg_r2_512_575_6_6_n_0;
  wire lB_reg_r2_512_575_7_7_n_0;
  wire lB_reg_r2_576_639_0_2_n_0;
  wire lB_reg_r2_576_639_0_2_n_1;
  wire lB_reg_r2_576_639_0_2_n_2;
  wire lB_reg_r2_576_639_3_5_n_0;
  wire lB_reg_r2_576_639_3_5_n_1;
  wire lB_reg_r2_576_639_3_5_n_2;
  wire lB_reg_r2_576_639_6_6_n_0;
  wire lB_reg_r2_576_639_7_7_n_0;
  wire lB_reg_r2_640_703_0_2_n_0;
  wire lB_reg_r2_640_703_0_2_n_1;
  wire lB_reg_r2_640_703_0_2_n_2;
  wire lB_reg_r2_640_703_3_5_n_0;
  wire lB_reg_r2_640_703_3_5_n_1;
  wire lB_reg_r2_640_703_3_5_n_2;
  wire lB_reg_r2_640_703_6_6_n_0;
  wire lB_reg_r2_640_703_7_7_n_0;
  wire lB_reg_r2_64_127_0_2_n_0;
  wire lB_reg_r2_64_127_0_2_n_1;
  wire lB_reg_r2_64_127_0_2_n_2;
  wire lB_reg_r2_64_127_3_5_n_0;
  wire lB_reg_r2_64_127_3_5_n_1;
  wire lB_reg_r2_64_127_3_5_n_2;
  wire lB_reg_r2_64_127_6_6_n_0;
  wire lB_reg_r2_64_127_7_7_n_0;
  wire lB_reg_r3_0_63_0_2_n_0;
  wire lB_reg_r3_0_63_0_2_n_1;
  wire lB_reg_r3_0_63_0_2_n_2;
  wire lB_reg_r3_0_63_3_5_n_0;
  wire lB_reg_r3_0_63_3_5_n_1;
  wire lB_reg_r3_0_63_3_5_n_2;
  wire lB_reg_r3_0_63_6_6_n_0;
  wire lB_reg_r3_0_63_7_7_n_0;
  wire lB_reg_r3_128_191_0_2_n_0;
  wire lB_reg_r3_128_191_0_2_n_1;
  wire lB_reg_r3_128_191_0_2_n_2;
  wire lB_reg_r3_128_191_3_5_n_0;
  wire lB_reg_r3_128_191_3_5_n_1;
  wire lB_reg_r3_128_191_3_5_n_2;
  wire lB_reg_r3_128_191_6_6_n_0;
  wire lB_reg_r3_128_191_7_7_n_0;
  wire lB_reg_r3_192_255_0_2_n_0;
  wire lB_reg_r3_192_255_0_2_n_1;
  wire lB_reg_r3_192_255_0_2_n_2;
  wire lB_reg_r3_192_255_3_5_n_0;
  wire lB_reg_r3_192_255_3_5_n_1;
  wire lB_reg_r3_192_255_3_5_n_2;
  wire lB_reg_r3_192_255_6_6_n_0;
  wire lB_reg_r3_192_255_7_7_n_0;
  wire lB_reg_r3_256_319_0_2_n_0;
  wire lB_reg_r3_256_319_0_2_n_1;
  wire lB_reg_r3_256_319_0_2_n_2;
  wire lB_reg_r3_256_319_3_5_n_0;
  wire lB_reg_r3_256_319_3_5_n_1;
  wire lB_reg_r3_256_319_3_5_n_2;
  wire lB_reg_r3_256_319_6_6_n_0;
  wire lB_reg_r3_256_319_7_7_n_0;
  wire lB_reg_r3_320_383_0_2_n_0;
  wire lB_reg_r3_320_383_0_2_n_1;
  wire lB_reg_r3_320_383_0_2_n_2;
  wire lB_reg_r3_320_383_3_5_n_0;
  wire lB_reg_r3_320_383_3_5_n_1;
  wire lB_reg_r3_320_383_3_5_n_2;
  wire lB_reg_r3_320_383_6_6_n_0;
  wire lB_reg_r3_320_383_7_7_n_0;
  wire lB_reg_r3_384_447_0_2_n_0;
  wire lB_reg_r3_384_447_0_2_n_1;
  wire lB_reg_r3_384_447_0_2_n_2;
  wire lB_reg_r3_384_447_3_5_n_0;
  wire lB_reg_r3_384_447_3_5_n_1;
  wire lB_reg_r3_384_447_3_5_n_2;
  wire lB_reg_r3_384_447_6_6_n_0;
  wire lB_reg_r3_384_447_7_7_n_0;
  wire lB_reg_r3_448_511_0_2_n_0;
  wire lB_reg_r3_448_511_0_2_n_1;
  wire lB_reg_r3_448_511_0_2_n_2;
  wire lB_reg_r3_448_511_3_5_n_0;
  wire lB_reg_r3_448_511_3_5_n_1;
  wire lB_reg_r3_448_511_3_5_n_2;
  wire lB_reg_r3_448_511_6_6_n_0;
  wire lB_reg_r3_448_511_7_7_n_0;
  wire lB_reg_r3_512_575_0_2_n_0;
  wire lB_reg_r3_512_575_0_2_n_1;
  wire lB_reg_r3_512_575_0_2_n_2;
  wire lB_reg_r3_512_575_3_5_n_0;
  wire lB_reg_r3_512_575_3_5_n_1;
  wire lB_reg_r3_512_575_3_5_n_2;
  wire lB_reg_r3_512_575_6_6_n_0;
  wire lB_reg_r3_512_575_7_7_n_0;
  wire lB_reg_r3_576_639_0_2_n_0;
  wire lB_reg_r3_576_639_0_2_n_1;
  wire lB_reg_r3_576_639_0_2_n_2;
  wire lB_reg_r3_576_639_3_5_n_0;
  wire lB_reg_r3_576_639_3_5_n_1;
  wire lB_reg_r3_576_639_3_5_n_2;
  wire lB_reg_r3_576_639_6_6_n_0;
  wire lB_reg_r3_576_639_7_7_n_0;
  wire lB_reg_r3_640_703_0_2_n_0;
  wire lB_reg_r3_640_703_0_2_n_1;
  wire lB_reg_r3_640_703_0_2_n_2;
  wire lB_reg_r3_640_703_3_5_n_0;
  wire lB_reg_r3_640_703_3_5_n_1;
  wire lB_reg_r3_640_703_3_5_n_2;
  wire lB_reg_r3_640_703_6_6_n_0;
  wire lB_reg_r3_640_703_7_7_n_0;
  wire lB_reg_r3_64_127_0_2_n_0;
  wire lB_reg_r3_64_127_0_2_n_1;
  wire lB_reg_r3_64_127_0_2_n_2;
  wire lB_reg_r3_64_127_3_5_n_0;
  wire lB_reg_r3_64_127_3_5_n_1;
  wire lB_reg_r3_64_127_3_5_n_2;
  wire lB_reg_r3_64_127_6_6_n_0;
  wire lB_reg_r3_64_127_7_7_n_0;
  wire [2:2]lineBuffDataValid;
  wire [2:2]lineBuffReadData;
  wire \mulData1[5][7]_i_6_n_0 ;
  wire \mulData1[5][7]_i_7_n_0 ;
  wire \mulData1[5][7]_i_8_n_0 ;
  wire \mulData1[5][8]_i_10_n_0 ;
  wire \mulData1[5][8]_i_11_n_0 ;
  wire \mulData1[5][8]_i_9_n_0 ;
  wire \mulData1[6][9]_i_2_n_0 ;
  wire \mulData1_reg[3][5] ;
  wire \mulData1_reg[3][5]_0 ;
  wire \mulData1_reg[3][5]_1 ;
  wire \mulData1_reg[3][5]_2 ;
  wire \mulData1_reg[3][5]_3 ;
  wire \mulData1_reg[3][5]_4 ;
  wire \mulData1_reg[5][3] ;
  wire \mulData1_reg[5][3]_0 ;
  wire \mulData1_reg[5][5] ;
  wire \mulData1_reg[5][5]_0 ;
  wire \mulData1_reg[5][7] ;
  wire \mulData1_reg[5][7]_0 ;
  wire [5:0]\mulData1_reg[6][7] ;
  wire \mulData1_reg[6][7]_0 ;
  wire \mulData2[0][0]_i_18_n_0 ;
  wire \mulData2[0][0]_i_19_n_0 ;
  wire \mulData2[0][0]_i_20_n_0 ;
  wire \mulData2[0][0]_i_22_n_0 ;
  wire \mulData2[0][0]_i_7_n_0 ;
  wire \mulData2[0][0]_i_8_n_0 ;
  wire [7:0]\mulData2[0][9]_i_21_0 ;
  wire \mulData2[0][9]_i_21_n_0 ;
  wire \mulData2[0][9]_i_22_n_0 ;
  wire \mulData2[0][9]_i_24_n_0 ;
  wire \mulData2[0][9]_i_35_n_0 ;
  wire \mulData2[0][9]_i_36_n_0 ;
  wire \mulData2[0][9]_i_37_n_0 ;
  wire \mulData2[7][1]_i_14_n_0 ;
  wire \mulData2[7][1]_i_15_n_0 ;
  wire \mulData2[7][1]_i_16_n_0 ;
  wire \mulData2[7][1]_i_17_n_0 ;
  wire \mulData2[7][1]_i_6_n_0 ;
  wire \mulData2[7][1]_i_7_n_0 ;
  wire \mulData2[7][2]_i_14_n_0 ;
  wire \mulData2[7][2]_i_15_n_0 ;
  wire \mulData2[7][2]_i_16_n_0 ;
  wire \mulData2[7][2]_i_17_n_0 ;
  wire \mulData2[7][2]_i_6_n_0 ;
  wire \mulData2[7][2]_i_7_n_0 ;
  wire \mulData2[7][3]_i_10_n_0 ;
  wire \mulData2[7][3]_i_11_n_0 ;
  wire \mulData2[7][3]_i_22_n_0 ;
  wire \mulData2[7][3]_i_23_n_0 ;
  wire \mulData2[7][3]_i_24_n_0 ;
  wire \mulData2[7][3]_i_25_n_0 ;
  wire \mulData2[7][4]_i_14_n_0 ;
  wire \mulData2[7][4]_i_15_n_0 ;
  wire \mulData2[7][4]_i_16_n_0 ;
  wire \mulData2[7][4]_i_17_n_0 ;
  wire \mulData2[7][4]_i_6_n_0 ;
  wire \mulData2[7][4]_i_7_n_0 ;
  wire \mulData2[7][5]_i_10_n_0 ;
  wire \mulData2[7][5]_i_11_n_0 ;
  wire \mulData2[7][5]_i_22_n_0 ;
  wire \mulData2[7][5]_i_23_n_0 ;
  wire \mulData2[7][5]_i_24_n_0 ;
  wire \mulData2[7][5]_i_25_n_0 ;
  wire \mulData2[7][6]_i_14_n_0 ;
  wire \mulData2[7][6]_i_15_n_0 ;
  wire \mulData2[7][6]_i_16_n_0 ;
  wire \mulData2[7][6]_i_17_n_0 ;
  wire \mulData2[7][6]_i_6_n_0 ;
  wire \mulData2[7][6]_i_7_n_0 ;
  wire \mulData2[7][7]_i_12_n_0 ;
  wire \mulData2[7][7]_i_13_n_0 ;
  wire \mulData2[7][7]_i_14_n_0 ;
  wire \mulData2[7][8]_i_22_n_0 ;
  wire \mulData2[7][8]_i_6_n_0 ;
  wire \mulData2[7][8]_i_7_n_0 ;
  wire \mulData2[7][8]_i_8_n_0 ;
  wire \mulData2[7][8]_i_9_n_0 ;
  wire \mulData2_reg[0][0] ;
  wire \mulData2_reg[0][0]_0 ;
  wire \mulData2_reg[0][1] ;
  wire \mulData2_reg[0][1]_0 ;
  wire \mulData2_reg[0][3] ;
  wire \mulData2_reg[0][3]_0 ;
  wire \mulData2_reg[1][1] ;
  wire \mulData2_reg[1][1]_0 ;
  wire \mulData2_reg[1][4] ;
  wire \mulData2_reg[1][4]_0 ;
  wire \mulData2_reg[2][2] ;
  wire \mulData2_reg[7][1]_i_2_n_0 ;
  wire \mulData2_reg[7][2] ;
  wire \mulData2_reg[7][2]_0 ;
  wire \mulData2_reg[7][2]_i_2_n_0 ;
  wire \mulData2_reg[7][4] ;
  wire \mulData2_reg[7][4]_0 ;
  wire \mulData2_reg[7][6] ;
  wire \mulData2_reg[7][6]_0 ;
  wire \mulData2_reg[7][8] ;
  wire \mulData2_reg[7][8]_0 ;
  wire [1:0]out_data;
  wire [4:0]out_data00_out;
  wire [6:0]out_data02_out;
  wire [7:0]out_data0__0;
  wire [9:1]plusOp1_in;
  wire \rdPtr[6]_i_1__1_n_0 ;
  wire \rdPtr[6]_i_2__1_n_0 ;
  wire \rdPtr[7]_i_2__1_n_0 ;
  wire \rdPtr[8]_i_1__1_n_0 ;
  wire [9:0]rdPtr__0;
  wire \rdPtr_reg[0]_0 ;
  wire \rdPtr_reg[0]_1 ;
  wire \rdPtr_reg[0]_2 ;
  wire \rdPtr_reg[0]_3 ;
  wire \rdPtr_reg[0]_4 ;
  wire \rdPtr_reg[0]_5 ;
  wire \rdPtr_reg[0]_rep__0_n_0 ;
  wire \rdPtr_reg[0]_rep_n_0 ;
  wire \rdPtr_reg[8]_0 ;
  wire \rdPtr_reg[8]_1 ;
  wire \rdPtr_reg[8]_2 ;
  wire \rdPtr_reg[8]_3 ;
  wire \rdPtr_reg[8]_4 ;
  wire \rdPtr_reg[8]_5 ;
  wire \rdPtr_reg[8]_6 ;
  wire \rdPtr_reg[8]_7 ;
  wire \rdPtr_reg[9]_0 ;
  wire \rdPtr_reg[9]_1 ;
  wire \rdPtr_reg[9]_2 ;
  wire \rdPtr_reg[9]_3 ;
  wire \rdPtr_reg[9]_4 ;
  wire \rdPtr_reg[9]_5 ;
  wire \rdPtr_reg[9]_6 ;
  wire \rdPtr_reg[9]_7 ;
  wire \rdPtr_reg_n_0_[0] ;
  wire \rdPtr_reg_n_0_[1] ;
  wire \rdPtr_reg_n_0_[2] ;
  wire \rdPtr_reg_n_0_[3] ;
  wire \rdPtr_reg_n_0_[4] ;
  wire \rdPtr_reg_n_0_[5] ;
  wire \rdPtr_reg_n_0_[6] ;
  wire \rdPtr_reg_n_0_[7] ;
  wire \rdPtr_reg_n_0_[8] ;
  wire \rdPtr_reg_n_0_[9] ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [10:0]wrPtr;
  wire \wrPtr[10]_i_3__1_n_0 ;
  wire \wrPtr[6]_i_2__1_n_0 ;
  wire \wrPtr_reg_n_0_[0] ;
  wire \wrPtr_reg_n_0_[10] ;
  wire \wrPtr_reg_n_0_[1] ;
  wire \wrPtr_reg_n_0_[2] ;
  wire \wrPtr_reg_n_0_[3] ;
  wire \wrPtr_reg_n_0_[4] ;
  wire \wrPtr_reg_n_0_[5] ;
  wire \wrPtr_reg_n_0_[6] ;
  wire \wrPtr_reg_n_0_[7] ;
  wire \wrPtr_reg_n_0_[8] ;
  wire \wrPtr_reg_n_0_[9] ;
  wire NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \gx_sum0[-1111111104]__0_i_1 
       (.I0(\rdPtr_reg[9]_7 ),
        .I1(\gx_sum0[-1111111104]__0 ),
        .I2(\gx_sum0[-1111111104]__0_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data0__0[7]),
        .O(\currentRdLineBuffer_reg[1]_11 [15]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \gx_sum0[-1111111106]__0_i_1 
       (.I0(\rdPtr_reg[9]_5 ),
        .I1(\gx_sum0[-1111111106]__0 ),
        .I2(\gx_sum0[-1111111106]__0_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data0__0[5]),
        .O(\currentRdLineBuffer_reg[1]_11 [14]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gx_sum0[-1111111106]_i_12 
       (.I0(lB_reg_r1_512_575_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_3_5_n_2),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_3_5_n_2),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\gx_sum0[-1111111106]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111106]_i_13 
       (.I0(lB_reg_r1_448_511_3_5_n_2),
        .I1(lB_reg_r1_384_447_3_5_n_2),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_3_5_n_2),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_3_5_n_2),
        .O(\gx_sum0[-1111111106]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111106]_i_14 
       (.I0(lB_reg_r1_192_255_3_5_n_2),
        .I1(lB_reg_r1_128_191_3_5_n_2),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_3_5_n_2),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_3_5_n_2),
        .O(\gx_sum0[-1111111106]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gx_sum0[-1111111106]_i_4 
       (.I0(\gx_sum0[-1111111106]_i_12_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\gx_sum0[-1111111106]_i_13_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\gx_sum0[-1111111106]_i_14_n_0 ),
        .O(\rdPtr_reg[9]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111107]_i_10 
       (.I0(lB_reg_r1_448_511_3_5_n_1),
        .I1(lB_reg_r1_384_447_3_5_n_1),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_3_5_n_1),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_3_5_n_1),
        .O(\gx_sum0[-1111111107]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111107]_i_11 
       (.I0(lB_reg_r1_192_255_3_5_n_1),
        .I1(lB_reg_r1_128_191_3_5_n_1),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_3_5_n_1),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_3_5_n_1),
        .O(\gx_sum0[-1111111107]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gx_sum0[-1111111107]_i_3 
       (.I0(\gx_sum0[-1111111107]_i_9_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\gx_sum0[-1111111107]_i_10_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\gx_sum0[-1111111107]_i_11_n_0 ),
        .O(\rdPtr_reg[9]_4 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gx_sum0[-1111111107]_i_9 
       (.I0(lB_reg_r1_512_575_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_3_5_n_1),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_3_5_n_1),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\gx_sum0[-1111111107]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \gx_sum0[-1111111108]__0_i_1 
       (.I0(\rdPtr_reg[9]_3 ),
        .I1(\gx_sum0[-1111111108]__0 ),
        .I2(\gx_sum0[-1111111108]__0_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data0__0[3]),
        .O(\currentRdLineBuffer_reg[1]_11 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111108]_i_10 
       (.I0(lB_reg_r1_448_511_3_5_n_0),
        .I1(lB_reg_r1_384_447_3_5_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_3_5_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_3_5_n_0),
        .O(\gx_sum0[-1111111108]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111108]_i_11 
       (.I0(lB_reg_r1_192_255_3_5_n_0),
        .I1(lB_reg_r1_128_191_3_5_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_3_5_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_3_5_n_0),
        .O(\gx_sum0[-1111111108]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gx_sum0[-1111111108]_i_3 
       (.I0(\gx_sum0[-1111111108]_i_9_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\gx_sum0[-1111111108]_i_10_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\gx_sum0[-1111111108]_i_11_n_0 ),
        .O(\rdPtr_reg[9]_3 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gx_sum0[-1111111108]_i_9 
       (.I0(lB_reg_r1_512_575_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_3_5_n_0),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_3_5_n_0),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\gx_sum0[-1111111108]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gx_sum0[-1111111109]_i_15 
       (.I0(lB_reg_r1_512_575_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_0_2_n_2),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_0_2_n_2),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\gx_sum0[-1111111109]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111109]_i_16 
       (.I0(lB_reg_r1_448_511_0_2_n_2),
        .I1(lB_reg_r1_384_447_0_2_n_2),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_0_2_n_2),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_0_2_n_2),
        .O(\gx_sum0[-1111111109]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111109]_i_17 
       (.I0(lB_reg_r1_192_255_0_2_n_2),
        .I1(lB_reg_r1_128_191_0_2_n_2),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_0_2_n_2),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_0_2_n_2),
        .O(\gx_sum0[-1111111109]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gx_sum0[-1111111109]_i_5 
       (.I0(\gx_sum0[-1111111109]_i_15_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\gx_sum0[-1111111109]_i_16_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\gx_sum0[-1111111109]_i_17_n_0 ),
        .O(\rdPtr_reg[9]_2 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \gx_sum0[-1111111110]__0_i_1 
       (.I0(\rdPtr_reg[9]_1 ),
        .I1(\gx_sum0[-1111111110] ),
        .I2(\gx_sum0[-1111111110]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data0__0[1]),
        .O(\currentRdLineBuffer_reg[1]_11 [12]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \gx_sum0[-1111111110]_i_1 
       (.I0(\rdPtr_reg[9]_1 ),
        .I1(\gx_sum0[-1111111110] ),
        .I2(out_data0__0[1]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\gx_sum0[-1111111110]_0 ),
        .O(\currentRdLineBuffer_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gx_sum0[-1111111110]_i_2 
       (.I0(\gx_sum0[-1111111110]_i_6_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\gx_sum0[-1111111110]_i_7_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\gx_sum0[-1111111110]_i_8_n_0 ),
        .O(\rdPtr_reg[9]_1 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gx_sum0[-1111111110]_i_6 
       (.I0(lB_reg_r1_512_575_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_0_2_n_1),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_0_2_n_1),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\gx_sum0[-1111111110]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111110]_i_7 
       (.I0(lB_reg_r1_448_511_0_2_n_1),
        .I1(lB_reg_r1_384_447_0_2_n_1),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_0_2_n_1),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_0_2_n_1),
        .O(\gx_sum0[-1111111110]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111110]_i_8 
       (.I0(lB_reg_r1_192_255_0_2_n_1),
        .I1(lB_reg_r1_128_191_0_2_n_1),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_0_2_n_1),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_0_2_n_1),
        .O(\gx_sum0[-1111111110]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \gx_sum0[-1111111111]__0_i_1 
       (.I0(\rdPtr_reg[9]_0 ),
        .I1(\gx_sum0[-1111111111] ),
        .I2(\gx_sum0[-1111111111]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data0__0[0]),
        .O(\currentRdLineBuffer_reg[1]_11 [11]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \gx_sum0[-1111111111]_i_1 
       (.I0(\rdPtr_reg[9]_0 ),
        .I1(\gx_sum0[-1111111111] ),
        .I2(out_data0__0[0]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\gx_sum0[-1111111111]_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gx_sum0[-1111111111]_i_2 
       (.I0(\gx_sum0[-1111111111]_i_6_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\gx_sum0[-1111111111]_i_7_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\gx_sum0[-1111111111]_i_8_n_0 ),
        .O(\rdPtr_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gx_sum0[-1111111111]_i_6 
       (.I0(lB_reg_r1_512_575_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_0_2_n_0),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_0_2_n_0),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\gx_sum0[-1111111111]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111111]_i_7 
       (.I0(lB_reg_r1_448_511_0_2_n_0),
        .I1(lB_reg_r1_384_447_0_2_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_0_2_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_0_2_n_0),
        .O(\gx_sum0[-1111111111]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111111]_i_8 
       (.I0(lB_reg_r1_192_255_0_2_n_0),
        .I1(lB_reg_r1_128_191_0_2_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_0_2_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_0_2_n_0),
        .O(\gx_sum0[-1111111111]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gy_sum0[-1111111104]_i_1 
       (.I0(\mulData1[6][9]_i_2_n_0 ),
        .O(\currentRdLineBuffer_reg[1]_11 [5]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \gy_sum0[-1111111106]_i_1 
       (.I0(\rdPtr_reg[8]_5 ),
        .I1(\gy_sum0[-1111111106] ),
        .I2(\gy_sum0[-1111111106]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data02_out[5]),
        .O(\currentRdLineBuffer_reg[1]_11 [4]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111106]_i_14 
       (.I0(lB_reg_r3_448_511_3_5_n_2),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_384_447_3_5_n_2),
        .O(\gy_sum0[-1111111106]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111106]_i_15 
       (.I0(lB_reg_r3_320_383_3_5_n_2),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_256_319_3_5_n_2),
        .O(\gy_sum0[-1111111106]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111106]_i_16 
       (.I0(lB_reg_r3_192_255_3_5_n_2),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_128_191_3_5_n_2),
        .O(\gy_sum0[-1111111106]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111106]_i_17 
       (.I0(lB_reg_r3_64_127_3_5_n_2),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_0_63_3_5_n_2),
        .O(\gy_sum0[-1111111106]_i_17_n_0 ));
  MUXF7 \gy_sum0[-1111111106]_i_2 
       (.I0(\gy_sum0[-1111111106]_i_6_n_0 ),
        .I1(\gy_sum0[-1111111106]_i_7_n_0 ),
        .O(\rdPtr_reg[8]_5 ),
        .S(plusOp1_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gy_sum0[-1111111106]_i_6 
       (.I0(\gy_sum0[-1111111106]_i_14_n_0 ),
        .I1(\gy_sum0[-1111111106]_i_15_n_0 ),
        .I2(plusOp1_in[8]),
        .I3(\gy_sum0[-1111111106]_i_16_n_0 ),
        .I4(plusOp1_in[7]),
        .I5(\gy_sum0[-1111111106]_i_17_n_0 ),
        .O(\gy_sum0[-1111111106]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gy_sum0[-1111111106]_i_7 
       (.I0(lB_reg_r3_512_575_3_5_n_2),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_576_639_3_5_n_2),
        .I3(plusOp1_in[7]),
        .I4(lB_reg_r3_640_703_3_5_n_2),
        .I5(plusOp1_in[8]),
        .O(\gy_sum0[-1111111106]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gy_sum0[-1111111107]_i_10 
       (.I0(\gy_sum0[-1111111107]_i_22_n_0 ),
        .I1(\gy_sum0[-1111111107]_i_23_n_0 ),
        .I2(plusOp1_in[8]),
        .I3(\gy_sum0[-1111111107]_i_24_n_0 ),
        .I4(plusOp1_in[7]),
        .I5(\gy_sum0[-1111111107]_i_25_n_0 ),
        .O(\gy_sum0[-1111111107]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gy_sum0[-1111111107]_i_11 
       (.I0(lB_reg_r3_512_575_3_5_n_1),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_576_639_3_5_n_1),
        .I3(plusOp1_in[7]),
        .I4(lB_reg_r3_640_703_3_5_n_1),
        .I5(plusOp1_in[8]),
        .O(\gy_sum0[-1111111107]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111107]_i_22 
       (.I0(lB_reg_r3_448_511_3_5_n_1),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_384_447_3_5_n_1),
        .O(\gy_sum0[-1111111107]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111107]_i_23 
       (.I0(lB_reg_r3_320_383_3_5_n_1),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_256_319_3_5_n_1),
        .O(\gy_sum0[-1111111107]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111107]_i_24 
       (.I0(lB_reg_r3_192_255_3_5_n_1),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_128_191_3_5_n_1),
        .O(\gy_sum0[-1111111107]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111107]_i_25 
       (.I0(lB_reg_r3_64_127_3_5_n_1),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_0_63_3_5_n_1),
        .O(\gy_sum0[-1111111107]_i_25_n_0 ));
  MUXF7 \gy_sum0[-1111111107]_i_4 
       (.I0(\gy_sum0[-1111111107]_i_10_n_0 ),
        .I1(\gy_sum0[-1111111107]_i_11_n_0 ),
        .O(\rdPtr_reg[8]_4 ),
        .S(plusOp1_in[9]));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \gy_sum0[-1111111108]_i_1 
       (.I0(\rdPtr_reg[8]_3 ),
        .I1(\gy_sum0[-1111111108] ),
        .I2(\gy_sum0[-1111111108]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data02_out[3]),
        .O(\currentRdLineBuffer_reg[1]_11 [3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111108]_i_14 
       (.I0(lB_reg_r3_448_511_3_5_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_384_447_3_5_n_0),
        .O(\gy_sum0[-1111111108]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111108]_i_15 
       (.I0(lB_reg_r3_320_383_3_5_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_256_319_3_5_n_0),
        .O(\gy_sum0[-1111111108]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111108]_i_16 
       (.I0(lB_reg_r3_192_255_3_5_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_128_191_3_5_n_0),
        .O(\gy_sum0[-1111111108]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111108]_i_17 
       (.I0(lB_reg_r3_64_127_3_5_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_0_63_3_5_n_0),
        .O(\gy_sum0[-1111111108]_i_17_n_0 ));
  MUXF7 \gy_sum0[-1111111108]_i_2 
       (.I0(\gy_sum0[-1111111108]_i_6_n_0 ),
        .I1(\gy_sum0[-1111111108]_i_7_n_0 ),
        .O(\rdPtr_reg[8]_3 ),
        .S(plusOp1_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gy_sum0[-1111111108]_i_6 
       (.I0(\gy_sum0[-1111111108]_i_14_n_0 ),
        .I1(\gy_sum0[-1111111108]_i_15_n_0 ),
        .I2(plusOp1_in[8]),
        .I3(\gy_sum0[-1111111108]_i_16_n_0 ),
        .I4(plusOp1_in[7]),
        .I5(\gy_sum0[-1111111108]_i_17_n_0 ),
        .O(\gy_sum0[-1111111108]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gy_sum0[-1111111108]_i_7 
       (.I0(lB_reg_r3_512_575_3_5_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_576_639_3_5_n_0),
        .I3(plusOp1_in[7]),
        .I4(lB_reg_r3_640_703_3_5_n_0),
        .I5(plusOp1_in[8]),
        .O(\gy_sum0[-1111111108]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gy_sum0[-1111111109]_i_10 
       (.I0(\gy_sum0[-1111111109]_i_22_n_0 ),
        .I1(\gy_sum0[-1111111109]_i_23_n_0 ),
        .I2(plusOp1_in[8]),
        .I3(\gy_sum0[-1111111109]_i_24_n_0 ),
        .I4(plusOp1_in[7]),
        .I5(\gy_sum0[-1111111109]_i_25_n_0 ),
        .O(\gy_sum0[-1111111109]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gy_sum0[-1111111109]_i_11 
       (.I0(lB_reg_r3_512_575_0_2_n_2),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_576_639_0_2_n_2),
        .I3(plusOp1_in[7]),
        .I4(lB_reg_r3_640_703_0_2_n_2),
        .I5(plusOp1_in[8]),
        .O(\gy_sum0[-1111111109]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111109]_i_22 
       (.I0(lB_reg_r3_448_511_0_2_n_2),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_384_447_0_2_n_2),
        .O(\gy_sum0[-1111111109]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111109]_i_23 
       (.I0(lB_reg_r3_320_383_0_2_n_2),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_256_319_0_2_n_2),
        .O(\gy_sum0[-1111111109]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111109]_i_24 
       (.I0(lB_reg_r3_192_255_0_2_n_2),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_128_191_0_2_n_2),
        .O(\gy_sum0[-1111111109]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111109]_i_25 
       (.I0(lB_reg_r3_64_127_0_2_n_2),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_0_63_0_2_n_2),
        .O(\gy_sum0[-1111111109]_i_25_n_0 ));
  MUXF7 \gy_sum0[-1111111109]_i_4 
       (.I0(\gy_sum0[-1111111109]_i_10_n_0 ),
        .I1(\gy_sum0[-1111111109]_i_11_n_0 ),
        .O(\rdPtr_reg[8]_2 ),
        .S(plusOp1_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gy_sum0[-1111111110]_i_10 
       (.I0(\gy_sum0[-1111111110]_i_22_n_0 ),
        .I1(\gy_sum0[-1111111110]_i_23_n_0 ),
        .I2(plusOp1_in[8]),
        .I3(\gy_sum0[-1111111110]_i_24_n_0 ),
        .I4(plusOp1_in[7]),
        .I5(\gy_sum0[-1111111110]_i_25_n_0 ),
        .O(\gy_sum0[-1111111110]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gy_sum0[-1111111110]_i_11 
       (.I0(lB_reg_r3_512_575_0_2_n_1),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_576_639_0_2_n_1),
        .I3(plusOp1_in[7]),
        .I4(lB_reg_r3_640_703_0_2_n_1),
        .I5(plusOp1_in[8]),
        .O(\gy_sum0[-1111111110]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111110]_i_22 
       (.I0(lB_reg_r3_448_511_0_2_n_1),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_384_447_0_2_n_1),
        .O(\gy_sum0[-1111111110]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111110]_i_23 
       (.I0(lB_reg_r3_320_383_0_2_n_1),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_256_319_0_2_n_1),
        .O(\gy_sum0[-1111111110]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111110]_i_24 
       (.I0(lB_reg_r3_192_255_0_2_n_1),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_128_191_0_2_n_1),
        .O(\gy_sum0[-1111111110]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111110]_i_25 
       (.I0(lB_reg_r3_64_127_0_2_n_1),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_0_63_0_2_n_1),
        .O(\gy_sum0[-1111111110]_i_25_n_0 ));
  MUXF7 \gy_sum0[-1111111110]_i_4 
       (.I0(\gy_sum0[-1111111110]_i_10_n_0 ),
        .I1(\gy_sum0[-1111111110]_i_11_n_0 ),
        .O(\rdPtr_reg[8]_1 ),
        .S(plusOp1_in[9]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_0_63_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_0_63_0_2_n_0),
        .DOB(lB_reg_r1_0_63_0_2_n_1),
        .DOC(lB_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    lB_reg_r1_0_63_0_2_i_1__2
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[8] ),
        .O(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_0_63_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_0_63_3_5_n_0),
        .DOB(lB_reg_r1_0_63_3_5_n_1),
        .DOC(lB_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_0_63_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r1_0_63_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_0_63_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r1_0_63_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_128_191_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_128_191_0_2_n_0),
        .DOB(lB_reg_r1_128_191_0_2_n_1),
        .DOC(lB_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_128_191_0_2_i_1__2
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[8] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[7] ),
        .O(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_128_191_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_128_191_3_5_n_0),
        .DOB(lB_reg_r1_128_191_3_5_n_1),
        .DOC(lB_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_128_191_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r1_128_191_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_128_191_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r1_128_191_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_192_255_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_192_255_0_2_n_0),
        .DOB(lB_reg_r1_192_255_0_2_n_1),
        .DOC(lB_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_192_255_0_2_i_1__2
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[8] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_192_255_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_192_255_3_5_n_0),
        .DOB(lB_reg_r1_192_255_3_5_n_1),
        .DOC(lB_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_192_255_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r1_192_255_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_192_255_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r1_192_255_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_256_319_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_256_319_0_2_n_0),
        .DOB(lB_reg_r1_256_319_0_2_n_1),
        .DOC(lB_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_256_319_0_2_i_1__2
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[8] ),
        .O(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_256_319_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_256_319_3_5_n_0),
        .DOB(lB_reg_r1_256_319_3_5_n_1),
        .DOC(lB_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_256_319_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r1_256_319_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_256_319_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r1_256_319_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_320_383_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_320_383_0_2_n_0),
        .DOB(lB_reg_r1_320_383_0_2_n_1),
        .DOC(lB_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_320_383_0_2_i_1__2
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[8] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[7] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_320_383_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_320_383_3_5_n_0),
        .DOB(lB_reg_r1_320_383_3_5_n_1),
        .DOC(lB_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_320_383_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r1_320_383_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_320_383_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r1_320_383_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_384_447_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_384_447_0_2_n_0),
        .DOB(lB_reg_r1_384_447_0_2_n_1),
        .DOC(lB_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_384_447_0_2_i_1__2
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[8] ),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_384_447_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_384_447_3_5_n_0),
        .DOB(lB_reg_r1_384_447_3_5_n_1),
        .DOC(lB_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_384_447_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r1_384_447_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_384_447_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r1_384_447_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_448_511_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_448_511_0_2_n_0),
        .DOB(lB_reg_r1_448_511_0_2_n_1),
        .DOC(lB_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    lB_reg_r1_448_511_0_2_i_1__2
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(s_axi_aresetn),
        .I4(lineBuffDataValid),
        .I5(\wrPtr_reg_n_0_[8] ),
        .O(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_448_511_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_448_511_3_5_n_0),
        .DOB(lB_reg_r1_448_511_3_5_n_1),
        .DOC(lB_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_448_511_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r1_448_511_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_448_511_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r1_448_511_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_512_575_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_512_575_0_2_n_0),
        .DOB(lB_reg_r1_512_575_0_2_n_1),
        .DOC(lB_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_512_575_0_2_i_1__2
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[8] ),
        .I5(\wrPtr_reg_n_0_[9] ),
        .O(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_512_575_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_512_575_3_5_n_0),
        .DOB(lB_reg_r1_512_575_3_5_n_1),
        .DOC(lB_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_512_575_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r1_512_575_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_512_575_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r1_512_575_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_576_639_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_576_639_0_2_n_0),
        .DOB(lB_reg_r1_576_639_0_2_n_1),
        .DOC(lB_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_576_639_0_2_i_1__2
       (.I0(\wrPtr_reg_n_0_[8] ),
        .I1(\wrPtr_reg_n_0_[9] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[7] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_576_639_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_576_639_3_5_n_0),
        .DOB(lB_reg_r1_576_639_3_5_n_1),
        .DOC(lB_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_576_639_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r1_576_639_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_576_639_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r1_576_639_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_640_703_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_640_703_0_2_n_0),
        .DOB(lB_reg_r1_640_703_0_2_n_1),
        .DOC(lB_reg_r1_640_703_0_2_n_2),
        .DOD(NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_640_703_0_2_i_1__2
       (.I0(\wrPtr_reg_n_0_[8] ),
        .I1(\wrPtr_reg_n_0_[9] ),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_640_703_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_640_703_3_5_n_0),
        .DOB(lB_reg_r1_640_703_3_5_n_1),
        .DOC(lB_reg_r1_640_703_3_5_n_2),
        .DOD(NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_640_703_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r1_640_703_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_640_703_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r1_640_703_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_64_127_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_64_127_0_2_n_0),
        .DOB(lB_reg_r1_64_127_0_2_n_1),
        .DOC(lB_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_64_127_0_2_i_1__2
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[8] ),
        .I3(\wrPtr_reg_n_0_[7] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[6] ),
        .O(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_64_127_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_64_127_3_5_n_0),
        .DOB(lB_reg_r1_64_127_3_5_n_1),
        .DOC(lB_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_64_127_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r1_64_127_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_64_127_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r1_64_127_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_0_63_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_0_63_0_2_n_0),
        .DOB(lB_reg_r2_0_63_0_2_n_1),
        .DOC(lB_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    lB_reg_r2_0_63_0_2_i_1__1
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr_reg_n_0_[3] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[2] ),
        .I4(\rdPtr_reg_n_0_[4] ),
        .I5(\rdPtr_reg_n_0_[5] ),
        .O(rdPtr__0[5]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    lB_reg_r2_0_63_0_2_i_2__1
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr_reg_n_0_[2] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[3] ),
        .I4(\rdPtr_reg_n_0_[4] ),
        .O(rdPtr__0[4]));
  LUT4 #(
    .INIT(16'h7F80)) 
    lB_reg_r2_0_63_0_2_i_3__1
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr_reg_n_0_[1] ),
        .I2(\rdPtr_reg_n_0_[2] ),
        .I3(\rdPtr_reg_n_0_[3] ),
        .O(rdPtr__0[3]));
  LUT3 #(
    .INIT(8'h78)) 
    lB_reg_r2_0_63_0_2_i_4__1
       (.I0(\rdPtr_reg_n_0_[1] ),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr_reg_n_0_[2] ),
        .O(rdPtr__0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    lB_reg_r2_0_63_0_2_i_5__1
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr_reg_n_0_[1] ),
        .O(rdPtr__0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    lB_reg_r2_0_63_0_2_i_6__1
       (.I0(\rdPtr_reg_n_0_[0] ),
        .O(rdPtr__0[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_0_63_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_0_63_3_5_n_0),
        .DOB(lB_reg_r2_0_63_3_5_n_1),
        .DOC(lB_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_0_63_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r2_0_63_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_0_63_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r2_0_63_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_128_191_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_128_191_0_2_n_0),
        .DOB(lB_reg_r2_128_191_0_2_n_1),
        .DOC(lB_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_128_191_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_128_191_3_5_n_0),
        .DOB(lB_reg_r2_128_191_3_5_n_1),
        .DOC(lB_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_128_191_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r2_128_191_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_128_191_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r2_128_191_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_192_255_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_192_255_0_2_n_0),
        .DOB(lB_reg_r2_192_255_0_2_n_1),
        .DOC(lB_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_192_255_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_192_255_3_5_n_0),
        .DOB(lB_reg_r2_192_255_3_5_n_1),
        .DOC(lB_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_192_255_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r2_192_255_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_192_255_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r2_192_255_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_256_319_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_256_319_0_2_n_0),
        .DOB(lB_reg_r2_256_319_0_2_n_1),
        .DOC(lB_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_256_319_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_256_319_3_5_n_0),
        .DOB(lB_reg_r2_256_319_3_5_n_1),
        .DOC(lB_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_256_319_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r2_256_319_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_256_319_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r2_256_319_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_320_383_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_320_383_0_2_n_0),
        .DOB(lB_reg_r2_320_383_0_2_n_1),
        .DOC(lB_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_320_383_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_320_383_3_5_n_0),
        .DOB(lB_reg_r2_320_383_3_5_n_1),
        .DOC(lB_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_320_383_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r2_320_383_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_320_383_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r2_320_383_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_384_447_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_384_447_0_2_n_0),
        .DOB(lB_reg_r2_384_447_0_2_n_1),
        .DOC(lB_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_384_447_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_384_447_3_5_n_0),
        .DOB(lB_reg_r2_384_447_3_5_n_1),
        .DOC(lB_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_384_447_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r2_384_447_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_384_447_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r2_384_447_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_448_511_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_448_511_0_2_n_0),
        .DOB(lB_reg_r2_448_511_0_2_n_1),
        .DOC(lB_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_448_511_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_448_511_3_5_n_0),
        .DOB(lB_reg_r2_448_511_3_5_n_1),
        .DOC(lB_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_448_511_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r2_448_511_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_448_511_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r2_448_511_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_512_575_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_512_575_0_2_n_0),
        .DOB(lB_reg_r2_512_575_0_2_n_1),
        .DOC(lB_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_512_575_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_512_575_3_5_n_0),
        .DOB(lB_reg_r2_512_575_3_5_n_1),
        .DOC(lB_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_512_575_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r2_512_575_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_512_575_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r2_512_575_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_576_639_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_576_639_0_2_n_0),
        .DOB(lB_reg_r2_576_639_0_2_n_1),
        .DOC(lB_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_576_639_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_576_639_3_5_n_0),
        .DOB(lB_reg_r2_576_639_3_5_n_1),
        .DOC(lB_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_576_639_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r2_576_639_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_576_639_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r2_576_639_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_640_703_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_640_703_0_2_n_0),
        .DOB(lB_reg_r2_640_703_0_2_n_1),
        .DOC(lB_reg_r2_640_703_0_2_n_2),
        .DOD(NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_640_703_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_640_703_3_5_n_0),
        .DOB(lB_reg_r2_640_703_3_5_n_1),
        .DOC(lB_reg_r2_640_703_3_5_n_2),
        .DOD(NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_640_703_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r2_640_703_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_640_703_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r2_640_703_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_64_127_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_64_127_0_2_n_0),
        .DOB(lB_reg_r2_64_127_0_2_n_1),
        .DOC(lB_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_64_127_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_64_127_3_5_n_0),
        .DOB(lB_reg_r2_64_127_3_5_n_1),
        .DOC(lB_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_64_127_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r2_64_127_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_64_127_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r2_64_127_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_0_63_0_2
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_0_63_0_2_n_0),
        .DOB(lB_reg_r3_0_63_0_2_n_1),
        .DOC(lB_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    lB_reg_r3_0_63_0_2_i_1__1
       (.I0(\rdPtr_reg_n_0_[4] ),
        .I1(\rdPtr_reg_n_0_[2] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[3] ),
        .I4(\rdPtr_reg_n_0_[5] ),
        .O(plusOp1_in[5]));
  LUT4 #(
    .INIT(16'h7F80)) 
    lB_reg_r3_0_63_0_2_i_2__1
       (.I0(\rdPtr_reg_n_0_[3] ),
        .I1(\rdPtr_reg_n_0_[1] ),
        .I2(\rdPtr_reg_n_0_[2] ),
        .I3(\rdPtr_reg_n_0_[4] ),
        .O(plusOp1_in[4]));
  LUT3 #(
    .INIT(8'h78)) 
    lB_reg_r3_0_63_0_2_i_3__1
       (.I0(\rdPtr_reg_n_0_[2] ),
        .I1(\rdPtr_reg_n_0_[1] ),
        .I2(\rdPtr_reg_n_0_[3] ),
        .O(plusOp1_in[3]));
  LUT2 #(
    .INIT(4'h6)) 
    lB_reg_r3_0_63_0_2_i_4__1
       (.I0(\rdPtr_reg_n_0_[1] ),
        .I1(\rdPtr_reg_n_0_[2] ),
        .O(plusOp1_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    lB_reg_r3_0_63_0_2_i_5__1
       (.I0(\rdPtr_reg_n_0_[1] ),
        .O(plusOp1_in[1]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_0_63_3_5
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_0_63_3_5_n_0),
        .DOB(lB_reg_r3_0_63_3_5_n_1),
        .DOC(lB_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_0_63_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r3_0_63_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_0_63_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r3_0_63_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_128_191_0_2
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_128_191_0_2_n_0),
        .DOB(lB_reg_r3_128_191_0_2_n_1),
        .DOC(lB_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_128_191_3_5
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_128_191_3_5_n_0),
        .DOB(lB_reg_r3_128_191_3_5_n_1),
        .DOC(lB_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_128_191_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r3_128_191_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_128_191_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r3_128_191_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_192_255_0_2
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_192_255_0_2_n_0),
        .DOB(lB_reg_r3_192_255_0_2_n_1),
        .DOC(lB_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_192_255_3_5
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_192_255_3_5_n_0),
        .DOB(lB_reg_r3_192_255_3_5_n_1),
        .DOC(lB_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_192_255_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r3_192_255_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_192_255_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r3_192_255_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_256_319_0_2
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_256_319_0_2_n_0),
        .DOB(lB_reg_r3_256_319_0_2_n_1),
        .DOC(lB_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_256_319_3_5
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_256_319_3_5_n_0),
        .DOB(lB_reg_r3_256_319_3_5_n_1),
        .DOC(lB_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_256_319_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r3_256_319_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_256_319_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r3_256_319_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_320_383_0_2
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_320_383_0_2_n_0),
        .DOB(lB_reg_r3_320_383_0_2_n_1),
        .DOC(lB_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_320_383_3_5
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_320_383_3_5_n_0),
        .DOB(lB_reg_r3_320_383_3_5_n_1),
        .DOC(lB_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_320_383_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r3_320_383_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_320_383_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r3_320_383_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_384_447_0_2
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_384_447_0_2_n_0),
        .DOB(lB_reg_r3_384_447_0_2_n_1),
        .DOC(lB_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_384_447_3_5
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_384_447_3_5_n_0),
        .DOB(lB_reg_r3_384_447_3_5_n_1),
        .DOC(lB_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_384_447_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r3_384_447_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_384_447_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r3_384_447_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_448_511_0_2
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_448_511_0_2_n_0),
        .DOB(lB_reg_r3_448_511_0_2_n_1),
        .DOC(lB_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_448_511_3_5
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_448_511_3_5_n_0),
        .DOB(lB_reg_r3_448_511_3_5_n_1),
        .DOC(lB_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_448_511_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r3_448_511_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_448_511_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r3_448_511_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_512_575_0_2
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_512_575_0_2_n_0),
        .DOB(lB_reg_r3_512_575_0_2_n_1),
        .DOC(lB_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_512_575_3_5
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_512_575_3_5_n_0),
        .DOB(lB_reg_r3_512_575_3_5_n_1),
        .DOC(lB_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_512_575_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r3_512_575_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_512_575_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r3_512_575_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_576_639_0_2
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_576_639_0_2_n_0),
        .DOB(lB_reg_r3_576_639_0_2_n_1),
        .DOC(lB_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_576_639_3_5
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_576_639_3_5_n_0),
        .DOB(lB_reg_r3_576_639_3_5_n_1),
        .DOC(lB_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_576_639_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r3_576_639_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_576_639_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r3_576_639_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_640_703_0_2
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_640_703_0_2_n_0),
        .DOB(lB_reg_r3_640_703_0_2_n_1),
        .DOC(lB_reg_r3_640_703_0_2_n_2),
        .DOD(NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_640_703_3_5
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_640_703_3_5_n_0),
        .DOB(lB_reg_r3_640_703_3_5_n_1),
        .DOC(lB_reg_r3_640_703_3_5_n_2),
        .DOD(NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_640_703_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r3_640_703_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_640_703_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r3_640_703_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_64_127_0_2
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [0]),
        .DIB(\mulData2[0][9]_i_21_0 [1]),
        .DIC(\mulData2[0][9]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_64_127_0_2_n_0),
        .DOB(lB_reg_r3_64_127_0_2_n_1),
        .DOC(lB_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_64_127_3_5
       (.ADDRA({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({plusOp1_in[5:1],\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_21_0 [3]),
        .DIB(\mulData2[0][9]_i_21_0 [4]),
        .DIC(\mulData2[0][9]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_64_127_3_5_n_0),
        .DOB(lB_reg_r3_64_127_3_5_n_1),
        .DOC(lB_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_64_127_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [6]),
        .DPO(lB_reg_r3_64_127_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_2/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_64_127_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_21_0 [7]),
        .DPO(lB_reg_r3_64_127_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(plusOp1_in[1]),
        .DPRA2(plusOp1_in[2]),
        .DPRA3(plusOp1_in[3]),
        .DPRA4(plusOp1_in[4]),
        .DPRA5(plusOp1_in[5]),
        .SPO(NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'hFDFF0200)) 
    \mulData1[3][5]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_9 ),
        .I1(\mulData1_reg[6][7] [1]),
        .I2(\mulData1_reg[3][5] ),
        .I3(\mulData1_reg[3][5]_0 ),
        .I4(\currentRdLineBuffer_reg[1]_10 ),
        .O(\currentRdLineBuffer_reg[1]_8 ));
  LUT6 #(
    .INIT(64'h3355000F3355FF0F)) 
    \mulData1[3][6]_i_4 
       (.I0(\rdPtr_reg[8]_2 ),
        .I1(out_data02_out[2]),
        .I2(\mulData1_reg[3][5]_1 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData1_reg[3][5]_2 ),
        .O(\currentRdLineBuffer_reg[1]_9 ));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \mulData1[3][6]_i_5 
       (.I0(\rdPtr_reg[8]_4 ),
        .I1(\mulData1_reg[3][5]_3 ),
        .I2(\mulData1_reg[3][5]_4 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data02_out[4]),
        .O(\currentRdLineBuffer_reg[1]_10 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \mulData1[5][3]_i_1 
       (.I0(\rdPtr_reg[9]_2 ),
        .I1(out_data0__0[2]),
        .I2(\mulData1_reg[5][3] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData1_reg[5][3]_0 ),
        .O(\currentRdLineBuffer_reg[1]_11 [0]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \mulData1[5][5]_i_1 
       (.I0(\rdPtr_reg[9]_4 ),
        .I1(\mulData1_reg[5][5] ),
        .I2(\mulData1_reg[5][5]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data0__0[4]),
        .O(\currentRdLineBuffer_reg[1]_11 [1]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \mulData1[5][7]_i_1 
       (.I0(\rdPtr_reg[9]_6 ),
        .I1(out_data0__0[6]),
        .I2(\mulData1_reg[5][7] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData1_reg[5][7]_0 ),
        .O(\currentRdLineBuffer_reg[1]_11 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData1[5][7]_i_2 
       (.I0(\mulData1[5][7]_i_6_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData1[5][7]_i_7_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData1[5][7]_i_8_n_0 ),
        .O(\rdPtr_reg[9]_6 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData1[5][7]_i_6 
       (.I0(lB_reg_r1_512_575_6_6_n_0),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_6_6_n_0),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_6_6_n_0),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData1[5][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData1[5][7]_i_7 
       (.I0(lB_reg_r1_448_511_6_6_n_0),
        .I1(lB_reg_r1_384_447_6_6_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_6_6_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_6_6_n_0),
        .O(\mulData1[5][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData1[5][7]_i_8 
       (.I0(lB_reg_r1_192_255_6_6_n_0),
        .I1(lB_reg_r1_128_191_6_6_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_6_6_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_6_6_n_0),
        .O(\mulData1[5][7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData1[5][8]_i_10 
       (.I0(lB_reg_r1_448_511_7_7_n_0),
        .I1(lB_reg_r1_384_447_7_7_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_7_7_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_7_7_n_0),
        .O(\mulData1[5][8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData1[5][8]_i_11 
       (.I0(lB_reg_r1_192_255_7_7_n_0),
        .I1(lB_reg_r1_128_191_7_7_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_7_7_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_7_7_n_0),
        .O(\mulData1[5][8]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData1[5][8]_i_3 
       (.I0(\mulData1[5][8]_i_9_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData1[5][8]_i_10_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData1[5][8]_i_11_n_0 ),
        .O(\rdPtr_reg[9]_7 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData1[5][8]_i_9 
       (.I0(lB_reg_r1_512_575_7_7_n_0),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_7_7_n_0),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_7_7_n_0),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData1[5][8]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \mulData1[6][7]_i_1 
       (.I0(\mulData1[6][9]_i_2_n_0 ),
        .I1(\currentRdLineBuffer_reg[1]_13 ),
        .I2(\mulData1_reg[6][7]_0 ),
        .O(\currentRdLineBuffer_reg[1]_12 [0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \mulData1[6][9]_i_1 
       (.I0(\mulData1[6][9]_i_2_n_0 ),
        .I1(\currentRdLineBuffer_reg[1]_13 ),
        .I2(\mulData1_reg[6][7]_0 ),
        .O(\currentRdLineBuffer_reg[1]_12 [1]));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \mulData1[6][9]_i_2 
       (.I0(\rdPtr_reg[8]_6 ),
        .I1(\gy_sum0[-1111111104] ),
        .I2(\gy_sum0[-1111111104]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data02_out[6]),
        .O(\mulData1[6][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mulData1[6][9]_i_3 
       (.I0(\currentRdLineBuffer_reg[1]_11 [4]),
        .I1(\currentRdLineBuffer_reg[1]_11 [3]),
        .I2(\mulData1_reg[6][7] [3]),
        .I3(\mulData1_reg[6][7] [2]),
        .I4(\mulData1_reg[6][7] [4]),
        .I5(\mulData1_reg[6][7] [5]),
        .O(\currentRdLineBuffer_reg[1]_13 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mulData2[0][0]_i_1 
       (.I0(\rdPtr_reg[8]_0 ),
        .I1(\mulData2_reg[0][0] ),
        .I2(out_data02_out[0]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData2_reg[0][0]_0 ),
        .O(\currentRdLineBuffer_reg[1]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData2[0][0]_i_18 
       (.I0(lB_reg_r3_448_511_0_2_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_384_447_0_2_n_0),
        .O(\mulData2[0][0]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData2[0][0]_i_19 
       (.I0(lB_reg_r3_320_383_0_2_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_256_319_0_2_n_0),
        .O(\mulData2[0][0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData2[0][0]_i_20 
       (.I0(lB_reg_r3_192_255_0_2_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_128_191_0_2_n_0),
        .O(\mulData2[0][0]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mulData2[0][0]_i_21 
       (.I0(\rdPtr[7]_i_2__1_n_0 ),
        .I1(\rdPtr_reg_n_0_[7] ),
        .O(plusOp1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData2[0][0]_i_22 
       (.I0(lB_reg_r3_64_127_0_2_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_0_63_0_2_n_0),
        .O(\mulData2[0][0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \mulData2[0][0]_i_23 
       (.I0(\rdPtr_reg_n_0_[5] ),
        .I1(\rdPtr_reg_n_0_[3] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[2] ),
        .I4(\rdPtr_reg_n_0_[4] ),
        .I5(\rdPtr_reg_n_0_[6] ),
        .O(plusOp1_in[6]));
  LUT4 #(
    .INIT(16'hC6CC)) 
    \mulData2[0][0]_i_6 
       (.I0(\rdPtr_reg_n_0_[8] ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\rdPtr[7]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[7] ),
        .O(plusOp1_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[0][0]_i_7 
       (.I0(\mulData2[0][0]_i_18_n_0 ),
        .I1(\mulData2[0][0]_i_19_n_0 ),
        .I2(plusOp1_in[8]),
        .I3(\mulData2[0][0]_i_20_n_0 ),
        .I4(plusOp1_in[7]),
        .I5(\mulData2[0][0]_i_22_n_0 ),
        .O(\mulData2[0][0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[0][0]_i_8 
       (.I0(lB_reg_r3_512_575_0_2_n_0),
        .I1(plusOp1_in[6]),
        .I2(lB_reg_r3_576_639_0_2_n_0),
        .I3(plusOp1_in[7]),
        .I4(lB_reg_r3_640_703_0_2_n_0),
        .I5(plusOp1_in[8]),
        .O(\mulData2[0][0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mulData2[0][1]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_7 ),
        .I1(\currentRdLineBuffer_reg[1]_6 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \mulData2[0][2]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_7 ),
        .I1(\currentRdLineBuffer_reg[1]_6 ),
        .I2(\mulData2_reg[0][3] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hEF10)) 
    \mulData2[0][3]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_6 ),
        .I1(\currentRdLineBuffer_reg[1]_7 ),
        .I2(\mulData2_reg[0][3] ),
        .I3(\mulData2_reg[0][3]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mulData2[0][5]_i_3 
       (.I0(\rdPtr_reg[8]_1 ),
        .I1(\mulData2_reg[0][1] ),
        .I2(out_data02_out[1]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData2_reg[0][1]_0 ),
        .O(\currentRdLineBuffer_reg[1]_6 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[0][9]_i_11 
       (.I0(\mulData2[0][9]_i_35_n_0 ),
        .I1(plusOp1_in[9]),
        .I2(\mulData2[0][9]_i_36_n_0 ),
        .I3(plusOp1_in[8]),
        .I4(\mulData2[0][9]_i_37_n_0 ),
        .O(\rdPtr_reg[8]_7 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[0][9]_i_21 
       (.I0(lB_reg_r3_640_703_7_7_n_0),
        .I1(plusOp1_in[7]),
        .I2(lB_reg_r3_576_639_7_7_n_0),
        .I3(plusOp1_in[6]),
        .I4(lB_reg_r3_512_575_7_7_n_0),
        .O(\mulData2[0][9]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[0][9]_i_22 
       (.I0(lB_reg_r3_448_511_7_7_n_0),
        .I1(lB_reg_r3_384_447_7_7_n_0),
        .I2(plusOp1_in[7]),
        .I3(lB_reg_r3_320_383_7_7_n_0),
        .I4(plusOp1_in[6]),
        .I5(lB_reg_r3_256_319_7_7_n_0),
        .O(\mulData2[0][9]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \mulData2[0][9]_i_23 
       (.I0(\rdPtr_reg_n_0_[7] ),
        .I1(\rdPtr[7]_i_2__1_n_0 ),
        .I2(\rdPtr_reg_n_0_[8] ),
        .O(plusOp1_in[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[0][9]_i_24 
       (.I0(lB_reg_r3_192_255_7_7_n_0),
        .I1(lB_reg_r3_128_191_7_7_n_0),
        .I2(plusOp1_in[7]),
        .I3(lB_reg_r3_64_127_7_7_n_0),
        .I4(plusOp1_in[6]),
        .I5(lB_reg_r3_0_63_7_7_n_0),
        .O(\mulData2[0][9]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[0][9]_i_35 
       (.I0(lB_reg_r3_640_703_6_6_n_0),
        .I1(plusOp1_in[7]),
        .I2(lB_reg_r3_576_639_6_6_n_0),
        .I3(plusOp1_in[6]),
        .I4(lB_reg_r3_512_575_6_6_n_0),
        .O(\mulData2[0][9]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[0][9]_i_36 
       (.I0(lB_reg_r3_448_511_6_6_n_0),
        .I1(lB_reg_r3_384_447_6_6_n_0),
        .I2(plusOp1_in[7]),
        .I3(lB_reg_r3_320_383_6_6_n_0),
        .I4(plusOp1_in[6]),
        .I5(lB_reg_r3_256_319_6_6_n_0),
        .O(\mulData2[0][9]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[0][9]_i_37 
       (.I0(lB_reg_r3_192_255_6_6_n_0),
        .I1(lB_reg_r3_128_191_6_6_n_0),
        .I2(plusOp1_in[7]),
        .I3(lB_reg_r3_64_127_6_6_n_0),
        .I4(plusOp1_in[6]),
        .I5(lB_reg_r3_0_63_6_6_n_0),
        .O(\mulData2[0][9]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[0][9]_i_7 
       (.I0(\mulData2[0][9]_i_21_n_0 ),
        .I1(plusOp1_in[9]),
        .I2(\mulData2[0][9]_i_22_n_0 ),
        .I3(plusOp1_in[8]),
        .I4(\mulData2[0][9]_i_24_n_0 ),
        .O(\rdPtr_reg[8]_6 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mulData2[1][1]_i_1 
       (.I0(\mulData2_reg[7][1]_i_2_n_0 ),
        .I1(\mulData2_reg[1][1] ),
        .I2(out_data00_out[0]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData2_reg[1][1]_0 ),
        .O(\currentRdLineBuffer_reg[1]_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mulData2[1][2]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_5 ),
        .I1(\currentRdLineBuffer_reg[1]_4 ),
        .O(\currentRdLineBuffer_reg[1]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \mulData2[1][3]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_5 ),
        .I1(\currentRdLineBuffer_reg[1]_4 ),
        .I2(\mulData2_reg[1][4] ),
        .O(\currentRdLineBuffer_reg[1]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hEF10)) 
    \mulData2[1][4]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_4 ),
        .I1(\currentRdLineBuffer_reg[1]_5 ),
        .I2(\mulData2_reg[1][4] ),
        .I3(\mulData2_reg[1][4]_0 ),
        .O(\currentRdLineBuffer_reg[1]_3 [2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mulData2[1][6]_i_3 
       (.I0(\mulData2_reg[7][2]_i_2_n_0 ),
        .I1(\mulData2_reg[7][2] ),
        .I2(out_data00_out[1]),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData2_reg[7][2]_0 ),
        .O(\currentRdLineBuffer_reg[1]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mulData2[2][1]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_0 ),
        .I1(\currentRdLineBuffer_reg[1]_1 ),
        .O(\currentRdLineBuffer_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \mulData2[2][2]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_0 ),
        .I1(\currentRdLineBuffer_reg[1]_1 ),
        .I2(\mulData2_reg[2][2] ),
        .O(\currentRdLineBuffer_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \mulData2[2][3]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_0 ),
        .I1(\currentRdLineBuffer_reg[1]_1 ),
        .I2(\mulData2_reg[2][2] ),
        .I3(out_data[0]),
        .O(\currentRdLineBuffer_reg[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \mulData2[2][4]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_0 ),
        .I1(\currentRdLineBuffer_reg[1]_1 ),
        .I2(out_data[0]),
        .I3(\mulData2_reg[2][2] ),
        .I4(out_data[1]),
        .O(\currentRdLineBuffer_reg[1] [3]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \mulData2[2][5]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_0 ),
        .I1(\currentRdLineBuffer_reg[1]_1 ),
        .I2(out_data[1]),
        .I3(\mulData2_reg[2][2] ),
        .I4(out_data[0]),
        .I5(\mulData1_reg[6][7] [0]),
        .O(\currentRdLineBuffer_reg[1] [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mulData2[2][9]_i_2 
       (.I0(\currentRdLineBuffer_reg[1]_0 ),
        .I1(\currentRdLineBuffer_reg[1]_1 ),
        .I2(\mulData1_reg[6][7] [0]),
        .I3(out_data[0]),
        .I4(\mulData2_reg[2][2] ),
        .I5(out_data[1]),
        .O(\currentRdLineBuffer_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mulData2[7][1]_i_1 
       (.I0(\mulData2_reg[7][1]_i_2_n_0 ),
        .I1(\mulData2_reg[1][1] ),
        .I2(\mulData2_reg[1][1]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data00_out[0]),
        .O(\currentRdLineBuffer_reg[1]_11 [6]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][1]_i_14 
       (.I0(lB_reg_r2_448_511_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_0_2_n_0),
        .O(\mulData2[7][1]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][1]_i_15 
       (.I0(lB_reg_r2_320_383_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_0_2_n_0),
        .O(\mulData2[7][1]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][1]_i_16 
       (.I0(lB_reg_r2_192_255_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_0_2_n_0),
        .O(\mulData2[7][1]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][1]_i_17 
       (.I0(lB_reg_r2_64_127_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_0_2_n_0),
        .O(\mulData2[7][1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][1]_i_6 
       (.I0(\mulData2[7][1]_i_14_n_0 ),
        .I1(\mulData2[7][1]_i_15_n_0 ),
        .I2(\rdPtr[8]_i_1__1_n_0 ),
        .I3(\mulData2[7][1]_i_16_n_0 ),
        .I4(\mulData2[7][8]_i_22_n_0 ),
        .I5(\mulData2[7][1]_i_17_n_0 ),
        .O(\mulData2[7][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[7][1]_i_7 
       (.I0(lB_reg_r2_512_575_0_2_n_0),
        .I1(\rdPtr[6]_i_1__1_n_0 ),
        .I2(lB_reg_r2_576_639_0_2_n_0),
        .I3(\mulData2[7][8]_i_22_n_0 ),
        .I4(lB_reg_r2_640_703_0_2_n_0),
        .I5(\rdPtr[8]_i_1__1_n_0 ),
        .O(\mulData2[7][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mulData2[7][2]_i_1 
       (.I0(\mulData2_reg[7][2]_i_2_n_0 ),
        .I1(\mulData2_reg[7][2] ),
        .I2(\mulData2_reg[7][2]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data00_out[1]),
        .O(\currentRdLineBuffer_reg[1]_11 [7]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][2]_i_14 
       (.I0(lB_reg_r2_448_511_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_0_2_n_1),
        .O(\mulData2[7][2]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][2]_i_15 
       (.I0(lB_reg_r2_320_383_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_0_2_n_1),
        .O(\mulData2[7][2]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][2]_i_16 
       (.I0(lB_reg_r2_192_255_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_0_2_n_1),
        .O(\mulData2[7][2]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][2]_i_17 
       (.I0(lB_reg_r2_64_127_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_0_2_n_1),
        .O(\mulData2[7][2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][2]_i_6 
       (.I0(\mulData2[7][2]_i_14_n_0 ),
        .I1(\mulData2[7][2]_i_15_n_0 ),
        .I2(\rdPtr[8]_i_1__1_n_0 ),
        .I3(\mulData2[7][2]_i_16_n_0 ),
        .I4(\mulData2[7][8]_i_22_n_0 ),
        .I5(\mulData2[7][2]_i_17_n_0 ),
        .O(\mulData2[7][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[7][2]_i_7 
       (.I0(lB_reg_r2_512_575_0_2_n_1),
        .I1(\rdPtr[6]_i_1__1_n_0 ),
        .I2(lB_reg_r2_576_639_0_2_n_1),
        .I3(\mulData2[7][8]_i_22_n_0 ),
        .I4(lB_reg_r2_640_703_0_2_n_1),
        .I5(\rdPtr[8]_i_1__1_n_0 ),
        .O(\mulData2[7][2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][3]_i_10 
       (.I0(\mulData2[7][3]_i_22_n_0 ),
        .I1(\mulData2[7][3]_i_23_n_0 ),
        .I2(\rdPtr[8]_i_1__1_n_0 ),
        .I3(\mulData2[7][3]_i_24_n_0 ),
        .I4(\mulData2[7][8]_i_22_n_0 ),
        .I5(\mulData2[7][3]_i_25_n_0 ),
        .O(\mulData2[7][3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[7][3]_i_11 
       (.I0(lB_reg_r2_512_575_0_2_n_2),
        .I1(\rdPtr[6]_i_1__1_n_0 ),
        .I2(lB_reg_r2_576_639_0_2_n_2),
        .I3(\mulData2[7][8]_i_22_n_0 ),
        .I4(lB_reg_r2_640_703_0_2_n_2),
        .I5(\rdPtr[8]_i_1__1_n_0 ),
        .O(\mulData2[7][3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][3]_i_22 
       (.I0(lB_reg_r2_448_511_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_0_2_n_2),
        .O(\mulData2[7][3]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][3]_i_23 
       (.I0(lB_reg_r2_320_383_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_0_2_n_2),
        .O(\mulData2[7][3]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][3]_i_24 
       (.I0(lB_reg_r2_192_255_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_0_2_n_2),
        .O(\mulData2[7][3]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][3]_i_25 
       (.I0(lB_reg_r2_64_127_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_0_2_n_2),
        .O(\mulData2[7][3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mulData2[7][4]_i_1 
       (.I0(\rdPtr_reg[0]_0 ),
        .I1(\mulData2_reg[7][4] ),
        .I2(\mulData2_reg[7][4]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data00_out[2]),
        .O(\currentRdLineBuffer_reg[1]_11 [8]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][4]_i_14 
       (.I0(lB_reg_r2_448_511_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_3_5_n_0),
        .O(\mulData2[7][4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][4]_i_15 
       (.I0(lB_reg_r2_320_383_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_3_5_n_0),
        .O(\mulData2[7][4]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][4]_i_16 
       (.I0(lB_reg_r2_192_255_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_3_5_n_0),
        .O(\mulData2[7][4]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][4]_i_17 
       (.I0(lB_reg_r2_64_127_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_3_5_n_0),
        .O(\mulData2[7][4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][4]_i_6 
       (.I0(\mulData2[7][4]_i_14_n_0 ),
        .I1(\mulData2[7][4]_i_15_n_0 ),
        .I2(\rdPtr[8]_i_1__1_n_0 ),
        .I3(\mulData2[7][4]_i_16_n_0 ),
        .I4(\mulData2[7][8]_i_22_n_0 ),
        .I5(\mulData2[7][4]_i_17_n_0 ),
        .O(\mulData2[7][4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[7][4]_i_7 
       (.I0(lB_reg_r2_512_575_3_5_n_0),
        .I1(\rdPtr[6]_i_1__1_n_0 ),
        .I2(lB_reg_r2_576_639_3_5_n_0),
        .I3(\mulData2[7][8]_i_22_n_0 ),
        .I4(lB_reg_r2_640_703_3_5_n_0),
        .I5(\rdPtr[8]_i_1__1_n_0 ),
        .O(\mulData2[7][4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][5]_i_10 
       (.I0(\mulData2[7][5]_i_22_n_0 ),
        .I1(\mulData2[7][5]_i_23_n_0 ),
        .I2(\rdPtr[8]_i_1__1_n_0 ),
        .I3(\mulData2[7][5]_i_24_n_0 ),
        .I4(\mulData2[7][8]_i_22_n_0 ),
        .I5(\mulData2[7][5]_i_25_n_0 ),
        .O(\mulData2[7][5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[7][5]_i_11 
       (.I0(lB_reg_r2_512_575_3_5_n_1),
        .I1(\rdPtr[6]_i_1__1_n_0 ),
        .I2(lB_reg_r2_576_639_3_5_n_1),
        .I3(\mulData2[7][8]_i_22_n_0 ),
        .I4(lB_reg_r2_640_703_3_5_n_1),
        .I5(\rdPtr[8]_i_1__1_n_0 ),
        .O(\mulData2[7][5]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][5]_i_22 
       (.I0(lB_reg_r2_448_511_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_3_5_n_1),
        .O(\mulData2[7][5]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][5]_i_23 
       (.I0(lB_reg_r2_320_383_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_3_5_n_1),
        .O(\mulData2[7][5]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][5]_i_24 
       (.I0(lB_reg_r2_192_255_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_3_5_n_1),
        .O(\mulData2[7][5]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][5]_i_25 
       (.I0(lB_reg_r2_64_127_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_3_5_n_1),
        .O(\mulData2[7][5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mulData2[7][6]_i_1 
       (.I0(\rdPtr_reg[0]_1 ),
        .I1(\mulData2_reg[7][6] ),
        .I2(\mulData2_reg[7][6]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data00_out[3]),
        .O(\currentRdLineBuffer_reg[1]_11 [9]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][6]_i_14 
       (.I0(lB_reg_r2_448_511_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_3_5_n_2),
        .O(\mulData2[7][6]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][6]_i_15 
       (.I0(lB_reg_r2_320_383_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_3_5_n_2),
        .O(\mulData2[7][6]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][6]_i_16 
       (.I0(lB_reg_r2_192_255_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_3_5_n_2),
        .O(\mulData2[7][6]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][6]_i_17 
       (.I0(lB_reg_r2_64_127_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__1_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_3_5_n_2),
        .O(\mulData2[7][6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][6]_i_6 
       (.I0(\mulData2[7][6]_i_14_n_0 ),
        .I1(\mulData2[7][6]_i_15_n_0 ),
        .I2(\rdPtr[8]_i_1__1_n_0 ),
        .I3(\mulData2[7][6]_i_16_n_0 ),
        .I4(\mulData2[7][8]_i_22_n_0 ),
        .I5(\mulData2[7][6]_i_17_n_0 ),
        .O(\mulData2[7][6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[7][6]_i_7 
       (.I0(lB_reg_r2_512_575_3_5_n_2),
        .I1(\rdPtr[6]_i_1__1_n_0 ),
        .I2(lB_reg_r2_576_639_3_5_n_2),
        .I3(\mulData2[7][8]_i_22_n_0 ),
        .I4(lB_reg_r2_640_703_3_5_n_2),
        .I5(\rdPtr[8]_i_1__1_n_0 ),
        .O(\mulData2[7][6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[7][7]_i_12 
       (.I0(lB_reg_r2_640_703_6_6_n_0),
        .I1(\mulData2[7][8]_i_22_n_0 ),
        .I2(lB_reg_r2_576_639_6_6_n_0),
        .I3(\rdPtr[6]_i_1__1_n_0 ),
        .I4(lB_reg_r2_512_575_6_6_n_0),
        .O(\mulData2[7][7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][7]_i_13 
       (.I0(lB_reg_r2_448_511_6_6_n_0),
        .I1(lB_reg_r2_384_447_6_6_n_0),
        .I2(\mulData2[7][8]_i_22_n_0 ),
        .I3(lB_reg_r2_320_383_6_6_n_0),
        .I4(\rdPtr[6]_i_1__1_n_0 ),
        .I5(lB_reg_r2_256_319_6_6_n_0),
        .O(\mulData2[7][7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][7]_i_14 
       (.I0(lB_reg_r2_192_255_6_6_n_0),
        .I1(lB_reg_r2_128_191_6_6_n_0),
        .I2(\mulData2[7][8]_i_22_n_0 ),
        .I3(lB_reg_r2_64_127_6_6_n_0),
        .I4(\rdPtr[6]_i_1__1_n_0 ),
        .I5(lB_reg_r2_0_63_6_6_n_0),
        .O(\mulData2[7][7]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[7][7]_i_4 
       (.I0(\mulData2[7][7]_i_12_n_0 ),
        .I1(\mulData2[7][8]_i_7_n_0 ),
        .I2(\mulData2[7][7]_i_13_n_0 ),
        .I3(\rdPtr[8]_i_1__1_n_0 ),
        .I4(\mulData2[7][7]_i_14_n_0 ),
        .O(\rdPtr_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \mulData2[7][8]_i_1 
       (.I0(\rdPtr_reg[0]_2 ),
        .I1(\mulData2_reg[7][8] ),
        .I2(\mulData2_reg[7][8]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data00_out[4]),
        .O(\currentRdLineBuffer_reg[1]_11 [10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[7][8]_i_2 
       (.I0(\mulData2[7][8]_i_6_n_0 ),
        .I1(\mulData2[7][8]_i_7_n_0 ),
        .I2(\mulData2[7][8]_i_8_n_0 ),
        .I3(\rdPtr[8]_i_1__1_n_0 ),
        .I4(\mulData2[7][8]_i_9_n_0 ),
        .O(\rdPtr_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \mulData2[7][8]_i_22 
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr[7]_i_2__1_n_0 ),
        .I2(\rdPtr_reg_n_0_[7] ),
        .O(\mulData2[7][8]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[7][8]_i_6 
       (.I0(lB_reg_r2_640_703_7_7_n_0),
        .I1(\mulData2[7][8]_i_22_n_0 ),
        .I2(lB_reg_r2_576_639_7_7_n_0),
        .I3(\rdPtr[6]_i_1__1_n_0 ),
        .I4(lB_reg_r2_512_575_7_7_n_0),
        .O(\mulData2[7][8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBF40FF00)) 
    \mulData2[7][8]_i_7 
       (.I0(\rdPtr[7]_i_2__1_n_0 ),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr_reg_n_0_[8] ),
        .I3(\rdPtr_reg_n_0_[9] ),
        .I4(\rdPtr_reg_n_0_[7] ),
        .O(\mulData2[7][8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][8]_i_8 
       (.I0(lB_reg_r2_448_511_7_7_n_0),
        .I1(lB_reg_r2_384_447_7_7_n_0),
        .I2(\mulData2[7][8]_i_22_n_0 ),
        .I3(lB_reg_r2_320_383_7_7_n_0),
        .I4(\rdPtr[6]_i_1__1_n_0 ),
        .I5(lB_reg_r2_256_319_7_7_n_0),
        .O(\mulData2[7][8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][8]_i_9 
       (.I0(lB_reg_r2_192_255_7_7_n_0),
        .I1(lB_reg_r2_128_191_7_7_n_0),
        .I2(\mulData2[7][8]_i_22_n_0 ),
        .I3(lB_reg_r2_64_127_7_7_n_0),
        .I4(\rdPtr[6]_i_1__1_n_0 ),
        .I5(lB_reg_r2_0_63_7_7_n_0),
        .O(\mulData2[7][8]_i_9_n_0 ));
  MUXF7 \mulData2_reg[0][0]_i_2 
       (.I0(\mulData2[0][0]_i_7_n_0 ),
        .I1(\mulData2[0][0]_i_8_n_0 ),
        .O(\rdPtr_reg[8]_0 ),
        .S(plusOp1_in[9]));
  MUXF7 \mulData2_reg[7][1]_i_2 
       (.I0(\mulData2[7][1]_i_6_n_0 ),
        .I1(\mulData2[7][1]_i_7_n_0 ),
        .O(\mulData2_reg[7][1]_i_2_n_0 ),
        .S(\mulData2[7][8]_i_7_n_0 ));
  MUXF7 \mulData2_reg[7][2]_i_2 
       (.I0(\mulData2[7][2]_i_6_n_0 ),
        .I1(\mulData2[7][2]_i_7_n_0 ),
        .O(\mulData2_reg[7][2]_i_2_n_0 ),
        .S(\mulData2[7][8]_i_7_n_0 ));
  MUXF7 \mulData2_reg[7][3]_i_4 
       (.I0(\mulData2[7][3]_i_10_n_0 ),
        .I1(\mulData2[7][3]_i_11_n_0 ),
        .O(\rdPtr_reg[0]_3 ),
        .S(\mulData2[7][8]_i_7_n_0 ));
  MUXF7 \mulData2_reg[7][4]_i_2 
       (.I0(\mulData2[7][4]_i_6_n_0 ),
        .I1(\mulData2[7][4]_i_7_n_0 ),
        .O(\rdPtr_reg[0]_0 ),
        .S(\mulData2[7][8]_i_7_n_0 ));
  MUXF7 \mulData2_reg[7][5]_i_4 
       (.I0(\mulData2[7][5]_i_10_n_0 ),
        .I1(\mulData2[7][5]_i_11_n_0 ),
        .O(\rdPtr_reg[0]_4 ),
        .S(\mulData2[7][8]_i_7_n_0 ));
  MUXF7 \mulData2_reg[7][6]_i_2 
       (.I0(\mulData2[7][6]_i_6_n_0 ),
        .I1(\mulData2[7][6]_i_7_n_0 ),
        .O(\rdPtr_reg[0]_1 ),
        .S(\mulData2[7][8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \rdPtr[5]_i_1__0 
       (.I0(E),
        .I1(currentRdLineBuffer[1]),
        .I2(currentRdLineBuffer[0]),
        .O(lineBuffReadData));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \rdPtr[6]_i_1__1 
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr[6]_i_2__1_n_0 ),
        .I2(\rdPtr_reg_n_0_[6] ),
        .O(\rdPtr[6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rdPtr[6]_i_2__1 
       (.I0(\rdPtr_reg_n_0_[4] ),
        .I1(\rdPtr_reg_n_0_[2] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[3] ),
        .I4(\rdPtr_reg_n_0_[5] ),
        .O(\rdPtr[6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hBBBB4404)) 
    \rdPtr[7]_i_1__1 
       (.I0(\rdPtr[7]_i_2__1_n_0 ),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr_reg_n_0_[9] ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\rdPtr_reg_n_0_[7] ),
        .O(rdPtr__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rdPtr[7]_i_2__1 
       (.I0(\rdPtr_reg_n_0_[5] ),
        .I1(\rdPtr_reg_n_0_[3] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[2] ),
        .I4(\rdPtr_reg_n_0_[4] ),
        .I5(\rdPtr_reg_n_0_[6] ),
        .O(\rdPtr[7]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \rdPtr[8]_i_1__1 
       (.I0(\rdPtr_reg_n_0_[7] ),
        .I1(\rdPtr[7]_i_2__1_n_0 ),
        .I2(\rdPtr_reg_n_0_[0] ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .O(\rdPtr[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hB4F0F0B0)) 
    \rdPtr[9]_i_1__1 
       (.I0(\rdPtr[7]_i_2__1_n_0 ),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr_reg_n_0_[9] ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\rdPtr_reg_n_0_[7] ),
        .O(rdPtr__0[9]));
  (* ORIG_CELL_NAME = "rdPtr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[0] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[0]),
        .Q(\rdPtr_reg_n_0_[0] ),
        .R(SR));
  (* ORIG_CELL_NAME = "rdPtr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[0]_rep 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[0]),
        .Q(\rdPtr_reg[0]_rep_n_0 ),
        .R(SR));
  (* ORIG_CELL_NAME = "rdPtr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[0]_rep__0 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[0]),
        .Q(\rdPtr_reg[0]_rep__0_n_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[1] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[1]),
        .Q(\rdPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[2] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[2]),
        .Q(\rdPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[3] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[3]),
        .Q(\rdPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[4] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[4]),
        .Q(\rdPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[5] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[5]),
        .Q(\rdPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[6] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(\rdPtr[6]_i_1__1_n_0 ),
        .Q(\rdPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[7] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[7]),
        .Q(\rdPtr_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[8] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(\rdPtr[8]_i_1__1_n_0 ),
        .Q(\rdPtr_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[9] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[9]),
        .Q(\rdPtr_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wrPtr[0]_i_1__1 
       (.I0(\wrPtr_reg_n_0_[0] ),
        .O(wrPtr[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \wrPtr[10]_i_1__0 
       (.I0(gray_tvalid),
        .I1(currentWrLineBuffer[1]),
        .I2(currentWrLineBuffer[0]),
        .O(lineBuffDataValid));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \wrPtr[10]_i_2__1 
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr[10]_i_3__1_n_0 ),
        .I3(\wrPtr_reg_n_0_[8] ),
        .I4(\wrPtr_reg_n_0_[10] ),
        .O(wrPtr[10]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \wrPtr[10]_i_3__1 
       (.I0(\wrPtr_reg_n_0_[5] ),
        .I1(\wrPtr_reg_n_0_[3] ),
        .I2(\wrPtr[6]_i_2__1_n_0 ),
        .I3(\wrPtr_reg_n_0_[2] ),
        .I4(\wrPtr_reg_n_0_[4] ),
        .I5(\wrPtr_reg_n_0_[6] ),
        .O(\wrPtr[10]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wrPtr[1]_i_1__1 
       (.I0(\wrPtr_reg_n_0_[0] ),
        .I1(\wrPtr_reg_n_0_[1] ),
        .O(wrPtr[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wrPtr[2]_i_1__1 
       (.I0(\wrPtr_reg_n_0_[1] ),
        .I1(\wrPtr_reg_n_0_[0] ),
        .I2(\wrPtr_reg_n_0_[2] ),
        .O(wrPtr[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wrPtr[3]_i_1__1 
       (.I0(\wrPtr_reg_n_0_[2] ),
        .I1(\wrPtr_reg_n_0_[0] ),
        .I2(\wrPtr_reg_n_0_[1] ),
        .I3(\wrPtr_reg_n_0_[3] ),
        .O(wrPtr[3]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wrPtr[4]_i_1__1 
       (.I0(\wrPtr_reg_n_0_[3] ),
        .I1(\wrPtr_reg_n_0_[1] ),
        .I2(\wrPtr_reg_n_0_[0] ),
        .I3(\wrPtr_reg_n_0_[2] ),
        .I4(\wrPtr_reg_n_0_[4] ),
        .O(wrPtr[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wrPtr[5]_i_1__1 
       (.I0(\wrPtr_reg_n_0_[4] ),
        .I1(\wrPtr_reg_n_0_[2] ),
        .I2(\wrPtr_reg_n_0_[0] ),
        .I3(\wrPtr_reg_n_0_[1] ),
        .I4(\wrPtr_reg_n_0_[3] ),
        .I5(\wrPtr_reg_n_0_[5] ),
        .O(wrPtr[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wrPtr[6]_i_1__1 
       (.I0(\wrPtr_reg_n_0_[5] ),
        .I1(\wrPtr_reg_n_0_[3] ),
        .I2(\wrPtr[6]_i_2__1_n_0 ),
        .I3(\wrPtr_reg_n_0_[2] ),
        .I4(\wrPtr_reg_n_0_[4] ),
        .I5(\wrPtr_reg_n_0_[6] ),
        .O(wrPtr[6]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wrPtr[6]_i_2__1 
       (.I0(\wrPtr_reg_n_0_[0] ),
        .I1(\wrPtr_reg_n_0_[1] ),
        .O(\wrPtr[6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hAAAA5551)) 
    \wrPtr[7]_i_1__1 
       (.I0(\wrPtr[10]_i_3__1_n_0 ),
        .I1(\wrPtr_reg_n_0_[9] ),
        .I2(\wrPtr_reg_n_0_[8] ),
        .I3(\wrPtr_reg_n_0_[10] ),
        .I4(\wrPtr_reg_n_0_[7] ),
        .O(wrPtr[7]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \wrPtr[8]_i_1__1 
       (.I0(\wrPtr_reg_n_0_[7] ),
        .I1(\wrPtr[10]_i_3__1_n_0 ),
        .I2(\wrPtr_reg_n_0_[8] ),
        .O(wrPtr[8]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hB4B4F0E0)) 
    \wrPtr[9]_i_1__1 
       (.I0(\wrPtr[10]_i_3__1_n_0 ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[9] ),
        .I3(\wrPtr_reg_n_0_[10] ),
        .I4(\wrPtr_reg_n_0_[8] ),
        .O(wrPtr[9]));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[0] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[0]),
        .Q(\wrPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[10] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[10]),
        .Q(\wrPtr_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[1] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[1]),
        .Q(\wrPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[2] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[2]),
        .Q(\wrPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[3] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[3]),
        .Q(\wrPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[4] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[4]),
        .Q(\wrPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[5] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[5]),
        .Q(\wrPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[6] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[6]),
        .Q(\wrPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[7] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[7]),
        .Q(\wrPtr_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[8] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[8]),
        .Q(\wrPtr_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[9] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[9]),
        .Q(\wrPtr_reg_n_0_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "line_buffer" *) 
module base_axis_sobel_0_2_line_buffer_2
   (SR,
    \currentRdLineBuffer_reg[1] ,
    \currentRdLineBuffer_reg[1]_0 ,
    \currentRdLineBuffer_reg[1]_1 ,
    \currentRdLineBuffer_reg[1]_2 ,
    \currentRdLineBuffer_reg[1]_3 ,
    \currentRdLineBuffer_reg[1]_4 ,
    \rdPtr_reg[9]_0 ,
    \rdPtr_reg[9]_1 ,
    \rdPtr_reg[9]_2 ,
    \rdPtr_reg[0]_0 ,
    \rdPtr_reg[0]_1 ,
    \rdPtr_reg[0]_2 ,
    \rdPtr_reg[8]_0 ,
    \rdPtr_reg[8]_1 ,
    \rdPtr_reg[8]_2 ,
    \rdPtr_reg[8]_3 ,
    \rdPtr_reg[8]_4 ,
    \rdPtr_reg[9]_3 ,
    \rdPtr_reg[9]_4 ,
    \rdPtr_reg[9]_5 ,
    \rdPtr_reg[9]_6 ,
    \rdPtr_reg[9]_7 ,
    \rdPtr_reg[0]_3 ,
    \rdPtr_reg[0]_4 ,
    \rdPtr_reg[0]_5 ,
    \rdPtr_reg[0]_6 ,
    \rdPtr_reg[0]_7 ,
    \rdPtr_reg[8]_5 ,
    \rdPtr_reg[8]_6 ,
    \rdPtr_reg[8]_7 ,
    s_axi_aclk,
    \mulData1_reg[6][6] ,
    \mulData1_reg[3][4] ,
    \mulData1_reg[3][4]_0 ,
    out_data,
    out_data0__0,
    \gx_sum0[-1111111109]__0 ,
    currentRdLineBuffer,
    \gx_sum0[-1111111109]__0_0 ,
    \gx_sum0[-1111111107]__0 ,
    \gx_sum0[-1111111107]__0_0 ,
    \gx_sum0[-1111111105]__0 ,
    \gx_sum0[-1111111105]__0_0 ,
    out_data00_out,
    \mulData2_reg[7][3] ,
    \mulData2_reg[7][3]_0 ,
    \mulData2_reg[7][5] ,
    \mulData2_reg[7][5]_0 ,
    \mulData2_reg[7][7] ,
    \mulData2_reg[7][7]_0 ,
    out_data02_out,
    \mulData1_reg[3][1] ,
    \mulData1_reg[3][1]_0 ,
    \mulData1_reg[3][2] ,
    \mulData1_reg[3][2]_0 ,
    \gy_sum0[-1111111109] ,
    \gy_sum0[-1111111109]_0 ,
    \gy_sum0[-1111111107] ,
    \gy_sum0[-1111111107]_0 ,
    \mulData1_reg[6][6]_0 ,
    \mulData1_reg[6][6]_1 ,
    s_axi_aresetn,
    gray_tvalid,
    currentWrLineBuffer,
    E,
    \mulData2[0][9]_i_25_0 );
  output [0:0]SR;
  output [1:0]\currentRdLineBuffer_reg[1] ;
  output \currentRdLineBuffer_reg[1]_0 ;
  output [2:0]\currentRdLineBuffer_reg[1]_1 ;
  output \currentRdLineBuffer_reg[1]_2 ;
  output [2:0]\currentRdLineBuffer_reg[1]_3 ;
  output [6:0]\currentRdLineBuffer_reg[1]_4 ;
  output \rdPtr_reg[9]_0 ;
  output \rdPtr_reg[9]_1 ;
  output \rdPtr_reg[9]_2 ;
  output \rdPtr_reg[0]_0 ;
  output \rdPtr_reg[0]_1 ;
  output \rdPtr_reg[0]_2 ;
  output \rdPtr_reg[8]_0 ;
  output \rdPtr_reg[8]_1 ;
  output \rdPtr_reg[8]_2 ;
  output \rdPtr_reg[8]_3 ;
  output \rdPtr_reg[8]_4 ;
  output \rdPtr_reg[9]_3 ;
  output \rdPtr_reg[9]_4 ;
  output \rdPtr_reg[9]_5 ;
  output \rdPtr_reg[9]_6 ;
  output \rdPtr_reg[9]_7 ;
  output \rdPtr_reg[0]_3 ;
  output \rdPtr_reg[0]_4 ;
  output \rdPtr_reg[0]_5 ;
  output \rdPtr_reg[0]_6 ;
  output \rdPtr_reg[0]_7 ;
  output \rdPtr_reg[8]_5 ;
  output \rdPtr_reg[8]_6 ;
  output \rdPtr_reg[8]_7 ;
  input s_axi_aclk;
  input \mulData1_reg[6][6] ;
  input \mulData1_reg[3][4] ;
  input \mulData1_reg[3][4]_0 ;
  input [3:0]out_data;
  input [2:0]out_data0__0;
  input \gx_sum0[-1111111109]__0 ;
  input [1:0]currentRdLineBuffer;
  input \gx_sum0[-1111111109]__0_0 ;
  input \gx_sum0[-1111111107]__0 ;
  input \gx_sum0[-1111111107]__0_0 ;
  input \gx_sum0[-1111111105]__0 ;
  input \gx_sum0[-1111111105]__0_0 ;
  input [2:0]out_data00_out;
  input \mulData2_reg[7][3] ;
  input \mulData2_reg[7][3]_0 ;
  input \mulData2_reg[7][5] ;
  input \mulData2_reg[7][5]_0 ;
  input \mulData2_reg[7][7] ;
  input \mulData2_reg[7][7]_0 ;
  input [4:0]out_data02_out;
  input \mulData1_reg[3][1] ;
  input \mulData1_reg[3][1]_0 ;
  input \mulData1_reg[3][2] ;
  input \mulData1_reg[3][2]_0 ;
  input \gy_sum0[-1111111109] ;
  input \gy_sum0[-1111111109]_0 ;
  input \gy_sum0[-1111111107] ;
  input \gy_sum0[-1111111107]_0 ;
  input \mulData1_reg[6][6]_0 ;
  input \mulData1_reg[6][6]_1 ;
  input s_axi_aresetn;
  input gray_tvalid;
  input [1:0]currentWrLineBuffer;
  input [0:0]E;
  input [7:0]\mulData2[0][9]_i_25_0 ;

  wire [0:0]E;
  wire [0:0]SR;
  wire [1:0]currentRdLineBuffer;
  wire [1:0]\currentRdLineBuffer_reg[1] ;
  wire \currentRdLineBuffer_reg[1]_0 ;
  wire [2:0]\currentRdLineBuffer_reg[1]_1 ;
  wire \currentRdLineBuffer_reg[1]_2 ;
  wire [2:0]\currentRdLineBuffer_reg[1]_3 ;
  wire [6:0]\currentRdLineBuffer_reg[1]_4 ;
  wire [1:0]currentWrLineBuffer;
  wire gray_tvalid;
  wire \gx_sum0[-1111111105]__0 ;
  wire \gx_sum0[-1111111105]__0_0 ;
  wire \gx_sum0[-1111111106]_i_15_n_0 ;
  wire \gx_sum0[-1111111106]_i_16_n_0 ;
  wire \gx_sum0[-1111111106]_i_17_n_0 ;
  wire \gx_sum0[-1111111107]__0 ;
  wire \gx_sum0[-1111111107]__0_0 ;
  wire \gx_sum0[-1111111107]_i_15_n_0 ;
  wire \gx_sum0[-1111111107]_i_16_n_0 ;
  wire \gx_sum0[-1111111107]_i_17_n_0 ;
  wire \gx_sum0[-1111111108]_i_15_n_0 ;
  wire \gx_sum0[-1111111108]_i_16_n_0 ;
  wire \gx_sum0[-1111111108]_i_17_n_0 ;
  wire \gx_sum0[-1111111109]__0 ;
  wire \gx_sum0[-1111111109]__0_0 ;
  wire \gx_sum0[-1111111109]_i_12_n_0 ;
  wire \gx_sum0[-1111111109]_i_13_n_0 ;
  wire \gx_sum0[-1111111109]_i_14_n_0 ;
  wire \gx_sum0[-1111111110]_i_10_n_0 ;
  wire \gx_sum0[-1111111110]_i_11_n_0 ;
  wire \gx_sum0[-1111111110]_i_9_n_0 ;
  wire \gx_sum0[-1111111111]_i_10_n_0 ;
  wire \gx_sum0[-1111111111]_i_11_n_0 ;
  wire \gx_sum0[-1111111111]_i_9_n_0 ;
  wire \gy_sum0[-1111111106]_i_18_n_0 ;
  wire \gy_sum0[-1111111106]_i_19_n_0 ;
  wire \gy_sum0[-1111111106]_i_20_n_0 ;
  wire \gy_sum0[-1111111106]_i_21_n_0 ;
  wire \gy_sum0[-1111111106]_i_8_n_0 ;
  wire \gy_sum0[-1111111106]_i_9_n_0 ;
  wire \gy_sum0[-1111111107] ;
  wire \gy_sum0[-1111111107]_0 ;
  wire \gy_sum0[-1111111107]_i_14_n_0 ;
  wire \gy_sum0[-1111111107]_i_15_n_0 ;
  wire \gy_sum0[-1111111107]_i_16_n_0 ;
  wire \gy_sum0[-1111111107]_i_17_n_0 ;
  wire \gy_sum0[-1111111107]_i_6_n_0 ;
  wire \gy_sum0[-1111111107]_i_7_n_0 ;
  wire \gy_sum0[-1111111108]_i_18_n_0 ;
  wire \gy_sum0[-1111111108]_i_19_n_0 ;
  wire \gy_sum0[-1111111108]_i_20_n_0 ;
  wire \gy_sum0[-1111111108]_i_21_n_0 ;
  wire \gy_sum0[-1111111108]_i_8_n_0 ;
  wire \gy_sum0[-1111111108]_i_9_n_0 ;
  wire \gy_sum0[-1111111109] ;
  wire \gy_sum0[-1111111109]_0 ;
  wire \gy_sum0[-1111111109]_i_14_n_0 ;
  wire \gy_sum0[-1111111109]_i_15_n_0 ;
  wire \gy_sum0[-1111111109]_i_16_n_0 ;
  wire \gy_sum0[-1111111109]_i_17_n_0 ;
  wire \gy_sum0[-1111111109]_i_6_n_0 ;
  wire \gy_sum0[-1111111109]_i_7_n_0 ;
  wire \gy_sum0[-1111111110]_i_12_n_0 ;
  wire \gy_sum0[-1111111110]_i_13_n_0 ;
  wire \gy_sum0[-1111111110]_i_26_n_0 ;
  wire \gy_sum0[-1111111110]_i_27_n_0 ;
  wire \gy_sum0[-1111111110]_i_28_n_0 ;
  wire \gy_sum0[-1111111110]_i_29_n_0 ;
  wire lB_reg_r1_0_63_0_2_i_1_n_0;
  wire lB_reg_r1_0_63_0_2_n_0;
  wire lB_reg_r1_0_63_0_2_n_1;
  wire lB_reg_r1_0_63_0_2_n_2;
  wire lB_reg_r1_0_63_3_5_n_0;
  wire lB_reg_r1_0_63_3_5_n_1;
  wire lB_reg_r1_0_63_3_5_n_2;
  wire lB_reg_r1_0_63_6_6_n_0;
  wire lB_reg_r1_0_63_7_7_n_0;
  wire lB_reg_r1_128_191_0_2_i_1_n_0;
  wire lB_reg_r1_128_191_0_2_n_0;
  wire lB_reg_r1_128_191_0_2_n_1;
  wire lB_reg_r1_128_191_0_2_n_2;
  wire lB_reg_r1_128_191_3_5_n_0;
  wire lB_reg_r1_128_191_3_5_n_1;
  wire lB_reg_r1_128_191_3_5_n_2;
  wire lB_reg_r1_128_191_6_6_n_0;
  wire lB_reg_r1_128_191_7_7_n_0;
  wire lB_reg_r1_192_255_0_2_i_1_n_0;
  wire lB_reg_r1_192_255_0_2_n_0;
  wire lB_reg_r1_192_255_0_2_n_1;
  wire lB_reg_r1_192_255_0_2_n_2;
  wire lB_reg_r1_192_255_3_5_n_0;
  wire lB_reg_r1_192_255_3_5_n_1;
  wire lB_reg_r1_192_255_3_5_n_2;
  wire lB_reg_r1_192_255_6_6_n_0;
  wire lB_reg_r1_192_255_7_7_n_0;
  wire lB_reg_r1_256_319_0_2_i_1_n_0;
  wire lB_reg_r1_256_319_0_2_n_0;
  wire lB_reg_r1_256_319_0_2_n_1;
  wire lB_reg_r1_256_319_0_2_n_2;
  wire lB_reg_r1_256_319_3_5_n_0;
  wire lB_reg_r1_256_319_3_5_n_1;
  wire lB_reg_r1_256_319_3_5_n_2;
  wire lB_reg_r1_256_319_6_6_n_0;
  wire lB_reg_r1_256_319_7_7_n_0;
  wire lB_reg_r1_320_383_0_2_i_1_n_0;
  wire lB_reg_r1_320_383_0_2_n_0;
  wire lB_reg_r1_320_383_0_2_n_1;
  wire lB_reg_r1_320_383_0_2_n_2;
  wire lB_reg_r1_320_383_3_5_n_0;
  wire lB_reg_r1_320_383_3_5_n_1;
  wire lB_reg_r1_320_383_3_5_n_2;
  wire lB_reg_r1_320_383_6_6_n_0;
  wire lB_reg_r1_320_383_7_7_n_0;
  wire lB_reg_r1_384_447_0_2_i_1_n_0;
  wire lB_reg_r1_384_447_0_2_n_0;
  wire lB_reg_r1_384_447_0_2_n_1;
  wire lB_reg_r1_384_447_0_2_n_2;
  wire lB_reg_r1_384_447_3_5_n_0;
  wire lB_reg_r1_384_447_3_5_n_1;
  wire lB_reg_r1_384_447_3_5_n_2;
  wire lB_reg_r1_384_447_6_6_n_0;
  wire lB_reg_r1_384_447_7_7_n_0;
  wire lB_reg_r1_448_511_0_2_i_1_n_0;
  wire lB_reg_r1_448_511_0_2_n_0;
  wire lB_reg_r1_448_511_0_2_n_1;
  wire lB_reg_r1_448_511_0_2_n_2;
  wire lB_reg_r1_448_511_3_5_n_0;
  wire lB_reg_r1_448_511_3_5_n_1;
  wire lB_reg_r1_448_511_3_5_n_2;
  wire lB_reg_r1_448_511_6_6_n_0;
  wire lB_reg_r1_448_511_7_7_n_0;
  wire lB_reg_r1_512_575_0_2_i_1_n_0;
  wire lB_reg_r1_512_575_0_2_n_0;
  wire lB_reg_r1_512_575_0_2_n_1;
  wire lB_reg_r1_512_575_0_2_n_2;
  wire lB_reg_r1_512_575_3_5_n_0;
  wire lB_reg_r1_512_575_3_5_n_1;
  wire lB_reg_r1_512_575_3_5_n_2;
  wire lB_reg_r1_512_575_6_6_n_0;
  wire lB_reg_r1_512_575_7_7_n_0;
  wire lB_reg_r1_576_639_0_2_i_1_n_0;
  wire lB_reg_r1_576_639_0_2_n_0;
  wire lB_reg_r1_576_639_0_2_n_1;
  wire lB_reg_r1_576_639_0_2_n_2;
  wire lB_reg_r1_576_639_3_5_n_0;
  wire lB_reg_r1_576_639_3_5_n_1;
  wire lB_reg_r1_576_639_3_5_n_2;
  wire lB_reg_r1_576_639_6_6_n_0;
  wire lB_reg_r1_576_639_7_7_n_0;
  wire lB_reg_r1_640_703_0_2_i_1_n_0;
  wire lB_reg_r1_640_703_0_2_n_0;
  wire lB_reg_r1_640_703_0_2_n_1;
  wire lB_reg_r1_640_703_0_2_n_2;
  wire lB_reg_r1_640_703_3_5_n_0;
  wire lB_reg_r1_640_703_3_5_n_1;
  wire lB_reg_r1_640_703_3_5_n_2;
  wire lB_reg_r1_640_703_6_6_n_0;
  wire lB_reg_r1_640_703_7_7_n_0;
  wire lB_reg_r1_64_127_0_2_i_1_n_0;
  wire lB_reg_r1_64_127_0_2_n_0;
  wire lB_reg_r1_64_127_0_2_n_1;
  wire lB_reg_r1_64_127_0_2_n_2;
  wire lB_reg_r1_64_127_3_5_n_0;
  wire lB_reg_r1_64_127_3_5_n_1;
  wire lB_reg_r1_64_127_3_5_n_2;
  wire lB_reg_r1_64_127_6_6_n_0;
  wire lB_reg_r1_64_127_7_7_n_0;
  wire lB_reg_r2_0_63_0_2_n_0;
  wire lB_reg_r2_0_63_0_2_n_1;
  wire lB_reg_r2_0_63_0_2_n_2;
  wire lB_reg_r2_0_63_3_5_n_0;
  wire lB_reg_r2_0_63_3_5_n_1;
  wire lB_reg_r2_0_63_3_5_n_2;
  wire lB_reg_r2_0_63_6_6_n_0;
  wire lB_reg_r2_0_63_7_7_n_0;
  wire lB_reg_r2_128_191_0_2_n_0;
  wire lB_reg_r2_128_191_0_2_n_1;
  wire lB_reg_r2_128_191_0_2_n_2;
  wire lB_reg_r2_128_191_3_5_n_0;
  wire lB_reg_r2_128_191_3_5_n_1;
  wire lB_reg_r2_128_191_3_5_n_2;
  wire lB_reg_r2_128_191_6_6_n_0;
  wire lB_reg_r2_128_191_7_7_n_0;
  wire lB_reg_r2_192_255_0_2_n_0;
  wire lB_reg_r2_192_255_0_2_n_1;
  wire lB_reg_r2_192_255_0_2_n_2;
  wire lB_reg_r2_192_255_3_5_n_0;
  wire lB_reg_r2_192_255_3_5_n_1;
  wire lB_reg_r2_192_255_3_5_n_2;
  wire lB_reg_r2_192_255_6_6_n_0;
  wire lB_reg_r2_192_255_7_7_n_0;
  wire lB_reg_r2_256_319_0_2_n_0;
  wire lB_reg_r2_256_319_0_2_n_1;
  wire lB_reg_r2_256_319_0_2_n_2;
  wire lB_reg_r2_256_319_3_5_n_0;
  wire lB_reg_r2_256_319_3_5_n_1;
  wire lB_reg_r2_256_319_3_5_n_2;
  wire lB_reg_r2_256_319_6_6_n_0;
  wire lB_reg_r2_256_319_7_7_n_0;
  wire lB_reg_r2_320_383_0_2_n_0;
  wire lB_reg_r2_320_383_0_2_n_1;
  wire lB_reg_r2_320_383_0_2_n_2;
  wire lB_reg_r2_320_383_3_5_n_0;
  wire lB_reg_r2_320_383_3_5_n_1;
  wire lB_reg_r2_320_383_3_5_n_2;
  wire lB_reg_r2_320_383_6_6_n_0;
  wire lB_reg_r2_320_383_7_7_n_0;
  wire lB_reg_r2_384_447_0_2_n_0;
  wire lB_reg_r2_384_447_0_2_n_1;
  wire lB_reg_r2_384_447_0_2_n_2;
  wire lB_reg_r2_384_447_3_5_n_0;
  wire lB_reg_r2_384_447_3_5_n_1;
  wire lB_reg_r2_384_447_3_5_n_2;
  wire lB_reg_r2_384_447_6_6_n_0;
  wire lB_reg_r2_384_447_7_7_n_0;
  wire lB_reg_r2_448_511_0_2_n_0;
  wire lB_reg_r2_448_511_0_2_n_1;
  wire lB_reg_r2_448_511_0_2_n_2;
  wire lB_reg_r2_448_511_3_5_n_0;
  wire lB_reg_r2_448_511_3_5_n_1;
  wire lB_reg_r2_448_511_3_5_n_2;
  wire lB_reg_r2_448_511_6_6_n_0;
  wire lB_reg_r2_448_511_7_7_n_0;
  wire lB_reg_r2_512_575_0_2_n_0;
  wire lB_reg_r2_512_575_0_2_n_1;
  wire lB_reg_r2_512_575_0_2_n_2;
  wire lB_reg_r2_512_575_3_5_n_0;
  wire lB_reg_r2_512_575_3_5_n_1;
  wire lB_reg_r2_512_575_3_5_n_2;
  wire lB_reg_r2_512_575_6_6_n_0;
  wire lB_reg_r2_512_575_7_7_n_0;
  wire lB_reg_r2_576_639_0_2_n_0;
  wire lB_reg_r2_576_639_0_2_n_1;
  wire lB_reg_r2_576_639_0_2_n_2;
  wire lB_reg_r2_576_639_3_5_n_0;
  wire lB_reg_r2_576_639_3_5_n_1;
  wire lB_reg_r2_576_639_3_5_n_2;
  wire lB_reg_r2_576_639_6_6_n_0;
  wire lB_reg_r2_576_639_7_7_n_0;
  wire lB_reg_r2_640_703_0_2_n_0;
  wire lB_reg_r2_640_703_0_2_n_1;
  wire lB_reg_r2_640_703_0_2_n_2;
  wire lB_reg_r2_640_703_3_5_n_0;
  wire lB_reg_r2_640_703_3_5_n_1;
  wire lB_reg_r2_640_703_3_5_n_2;
  wire lB_reg_r2_640_703_6_6_n_0;
  wire lB_reg_r2_640_703_7_7_n_0;
  wire lB_reg_r2_64_127_0_2_n_0;
  wire lB_reg_r2_64_127_0_2_n_1;
  wire lB_reg_r2_64_127_0_2_n_2;
  wire lB_reg_r2_64_127_3_5_n_0;
  wire lB_reg_r2_64_127_3_5_n_1;
  wire lB_reg_r2_64_127_3_5_n_2;
  wire lB_reg_r2_64_127_6_6_n_0;
  wire lB_reg_r2_64_127_7_7_n_0;
  wire lB_reg_r3_0_63_0_2_i_1__2_n_0;
  wire lB_reg_r3_0_63_0_2_i_2__2_n_0;
  wire lB_reg_r3_0_63_0_2_i_3__2_n_0;
  wire lB_reg_r3_0_63_0_2_i_4__2_n_0;
  wire lB_reg_r3_0_63_0_2_i_5__2_n_0;
  wire lB_reg_r3_0_63_0_2_n_0;
  wire lB_reg_r3_0_63_0_2_n_1;
  wire lB_reg_r3_0_63_0_2_n_2;
  wire lB_reg_r3_0_63_3_5_n_0;
  wire lB_reg_r3_0_63_3_5_n_1;
  wire lB_reg_r3_0_63_3_5_n_2;
  wire lB_reg_r3_0_63_6_6_n_0;
  wire lB_reg_r3_0_63_7_7_n_0;
  wire lB_reg_r3_128_191_0_2_n_0;
  wire lB_reg_r3_128_191_0_2_n_1;
  wire lB_reg_r3_128_191_0_2_n_2;
  wire lB_reg_r3_128_191_3_5_n_0;
  wire lB_reg_r3_128_191_3_5_n_1;
  wire lB_reg_r3_128_191_3_5_n_2;
  wire lB_reg_r3_128_191_6_6_n_0;
  wire lB_reg_r3_128_191_7_7_n_0;
  wire lB_reg_r3_192_255_0_2_n_0;
  wire lB_reg_r3_192_255_0_2_n_1;
  wire lB_reg_r3_192_255_0_2_n_2;
  wire lB_reg_r3_192_255_3_5_n_0;
  wire lB_reg_r3_192_255_3_5_n_1;
  wire lB_reg_r3_192_255_3_5_n_2;
  wire lB_reg_r3_192_255_6_6_n_0;
  wire lB_reg_r3_192_255_7_7_n_0;
  wire lB_reg_r3_256_319_0_2_n_0;
  wire lB_reg_r3_256_319_0_2_n_1;
  wire lB_reg_r3_256_319_0_2_n_2;
  wire lB_reg_r3_256_319_3_5_n_0;
  wire lB_reg_r3_256_319_3_5_n_1;
  wire lB_reg_r3_256_319_3_5_n_2;
  wire lB_reg_r3_256_319_6_6_n_0;
  wire lB_reg_r3_256_319_7_7_n_0;
  wire lB_reg_r3_320_383_0_2_n_0;
  wire lB_reg_r3_320_383_0_2_n_1;
  wire lB_reg_r3_320_383_0_2_n_2;
  wire lB_reg_r3_320_383_3_5_n_0;
  wire lB_reg_r3_320_383_3_5_n_1;
  wire lB_reg_r3_320_383_3_5_n_2;
  wire lB_reg_r3_320_383_6_6_n_0;
  wire lB_reg_r3_320_383_7_7_n_0;
  wire lB_reg_r3_384_447_0_2_n_0;
  wire lB_reg_r3_384_447_0_2_n_1;
  wire lB_reg_r3_384_447_0_2_n_2;
  wire lB_reg_r3_384_447_3_5_n_0;
  wire lB_reg_r3_384_447_3_5_n_1;
  wire lB_reg_r3_384_447_3_5_n_2;
  wire lB_reg_r3_384_447_6_6_n_0;
  wire lB_reg_r3_384_447_7_7_n_0;
  wire lB_reg_r3_448_511_0_2_n_0;
  wire lB_reg_r3_448_511_0_2_n_1;
  wire lB_reg_r3_448_511_0_2_n_2;
  wire lB_reg_r3_448_511_3_5_n_0;
  wire lB_reg_r3_448_511_3_5_n_1;
  wire lB_reg_r3_448_511_3_5_n_2;
  wire lB_reg_r3_448_511_6_6_n_0;
  wire lB_reg_r3_448_511_7_7_n_0;
  wire lB_reg_r3_512_575_0_2_n_0;
  wire lB_reg_r3_512_575_0_2_n_1;
  wire lB_reg_r3_512_575_0_2_n_2;
  wire lB_reg_r3_512_575_3_5_n_0;
  wire lB_reg_r3_512_575_3_5_n_1;
  wire lB_reg_r3_512_575_3_5_n_2;
  wire lB_reg_r3_512_575_6_6_n_0;
  wire lB_reg_r3_512_575_7_7_n_0;
  wire lB_reg_r3_576_639_0_2_n_0;
  wire lB_reg_r3_576_639_0_2_n_1;
  wire lB_reg_r3_576_639_0_2_n_2;
  wire lB_reg_r3_576_639_3_5_n_0;
  wire lB_reg_r3_576_639_3_5_n_1;
  wire lB_reg_r3_576_639_3_5_n_2;
  wire lB_reg_r3_576_639_6_6_n_0;
  wire lB_reg_r3_576_639_7_7_n_0;
  wire lB_reg_r3_640_703_0_2_n_0;
  wire lB_reg_r3_640_703_0_2_n_1;
  wire lB_reg_r3_640_703_0_2_n_2;
  wire lB_reg_r3_640_703_3_5_n_0;
  wire lB_reg_r3_640_703_3_5_n_1;
  wire lB_reg_r3_640_703_3_5_n_2;
  wire lB_reg_r3_640_703_6_6_n_0;
  wire lB_reg_r3_640_703_7_7_n_0;
  wire lB_reg_r3_64_127_0_2_n_0;
  wire lB_reg_r3_64_127_0_2_n_1;
  wire lB_reg_r3_64_127_0_2_n_2;
  wire lB_reg_r3_64_127_3_5_n_0;
  wire lB_reg_r3_64_127_3_5_n_1;
  wire lB_reg_r3_64_127_3_5_n_2;
  wire lB_reg_r3_64_127_6_6_n_0;
  wire lB_reg_r3_64_127_7_7_n_0;
  wire [3:3]lineBuffDataValid;
  wire [3:3]lineBuffReadData;
  wire \mulData1[5][7]_i_15_n_0 ;
  wire \mulData1[5][7]_i_16_n_0 ;
  wire \mulData1[5][7]_i_17_n_0 ;
  wire \mulData1[5][8]_i_15_n_0 ;
  wire \mulData1[5][8]_i_16_n_0 ;
  wire \mulData1[5][8]_i_17_n_0 ;
  wire \mulData1_reg[3][1] ;
  wire \mulData1_reg[3][1]_0 ;
  wire \mulData1_reg[3][2] ;
  wire \mulData1_reg[3][2]_0 ;
  wire \mulData1_reg[3][4] ;
  wire \mulData1_reg[3][4]_0 ;
  wire \mulData1_reg[6][6] ;
  wire \mulData1_reg[6][6]_0 ;
  wire \mulData1_reg[6][6]_1 ;
  wire \mulData2[0][0]_i_10_n_0 ;
  wire \mulData2[0][0]_i_11_n_0 ;
  wire \mulData2[0][0]_i_24_n_0 ;
  wire \mulData2[0][0]_i_25_n_0 ;
  wire \mulData2[0][0]_i_26_n_0 ;
  wire \mulData2[0][0]_i_27_n_0 ;
  wire \mulData2[0][0]_i_28_n_0 ;
  wire \mulData2[0][0]_i_29_n_0 ;
  wire \mulData2[0][0]_i_9_n_0 ;
  wire [7:0]\mulData2[0][9]_i_25_0 ;
  wire \mulData2[0][9]_i_25_n_0 ;
  wire \mulData2[0][9]_i_26_n_0 ;
  wire \mulData2[0][9]_i_27_n_0 ;
  wire \mulData2[0][9]_i_28_n_0 ;
  wire \mulData2[0][9]_i_38_n_0 ;
  wire \mulData2[0][9]_i_39_n_0 ;
  wire \mulData2[0][9]_i_40_n_0 ;
  wire \mulData2[7][1]_i_18_n_0 ;
  wire \mulData2[7][1]_i_19_n_0 ;
  wire \mulData2[7][1]_i_20_n_0 ;
  wire \mulData2[7][1]_i_21_n_0 ;
  wire \mulData2[7][1]_i_8_n_0 ;
  wire \mulData2[7][1]_i_9_n_0 ;
  wire \mulData2[7][2]_i_18_n_0 ;
  wire \mulData2[7][2]_i_19_n_0 ;
  wire \mulData2[7][2]_i_20_n_0 ;
  wire \mulData2[7][2]_i_21_n_0 ;
  wire \mulData2[7][2]_i_8_n_0 ;
  wire \mulData2[7][2]_i_9_n_0 ;
  wire \mulData2[7][3]_i_14_n_0 ;
  wire \mulData2[7][3]_i_15_n_0 ;
  wire \mulData2[7][3]_i_16_n_0 ;
  wire \mulData2[7][3]_i_17_n_0 ;
  wire \mulData2[7][3]_i_6_n_0 ;
  wire \mulData2[7][3]_i_7_n_0 ;
  wire \mulData2[7][4]_i_18_n_0 ;
  wire \mulData2[7][4]_i_19_n_0 ;
  wire \mulData2[7][4]_i_20_n_0 ;
  wire \mulData2[7][4]_i_21_n_0 ;
  wire \mulData2[7][4]_i_8_n_0 ;
  wire \mulData2[7][4]_i_9_n_0 ;
  wire \mulData2[7][5]_i_14_n_0 ;
  wire \mulData2[7][5]_i_15_n_0 ;
  wire \mulData2[7][5]_i_16_n_0 ;
  wire \mulData2[7][5]_i_17_n_0 ;
  wire \mulData2[7][5]_i_6_n_0 ;
  wire \mulData2[7][5]_i_7_n_0 ;
  wire \mulData2[7][6]_i_18_n_0 ;
  wire \mulData2[7][6]_i_19_n_0 ;
  wire \mulData2[7][6]_i_20_n_0 ;
  wire \mulData2[7][6]_i_21_n_0 ;
  wire \mulData2[7][6]_i_8_n_0 ;
  wire \mulData2[7][6]_i_9_n_0 ;
  wire \mulData2[7][7]_i_6_n_0 ;
  wire \mulData2[7][7]_i_7_n_0 ;
  wire \mulData2[7][7]_i_8_n_0 ;
  wire \mulData2[7][8]_i_10_n_0 ;
  wire \mulData2[7][8]_i_11_n_0 ;
  wire \mulData2[7][8]_i_12_n_0 ;
  wire \mulData2[7][8]_i_13_n_0 ;
  wire \mulData2[7][8]_i_23_n_0 ;
  wire \mulData2_reg[7][3] ;
  wire \mulData2_reg[7][3]_0 ;
  wire \mulData2_reg[7][5] ;
  wire \mulData2_reg[7][5]_0 ;
  wire \mulData2_reg[7][7] ;
  wire \mulData2_reg[7][7]_0 ;
  wire [3:0]out_data;
  wire [2:0]out_data00_out;
  wire [4:0]out_data02_out;
  wire [2:0]out_data0__0;
  wire \rdPtr[6]_i_1__2_n_0 ;
  wire \rdPtr[6]_i_2__2_n_0 ;
  wire \rdPtr[7]_i_2__2_n_0 ;
  wire \rdPtr[8]_i_1__2_n_0 ;
  wire [9:0]rdPtr__0;
  wire \rdPtr_reg[0]_0 ;
  wire \rdPtr_reg[0]_1 ;
  wire \rdPtr_reg[0]_2 ;
  wire \rdPtr_reg[0]_3 ;
  wire \rdPtr_reg[0]_4 ;
  wire \rdPtr_reg[0]_5 ;
  wire \rdPtr_reg[0]_6 ;
  wire \rdPtr_reg[0]_7 ;
  wire \rdPtr_reg[0]_rep__0_n_0 ;
  wire \rdPtr_reg[0]_rep_n_0 ;
  wire \rdPtr_reg[8]_0 ;
  wire \rdPtr_reg[8]_1 ;
  wire \rdPtr_reg[8]_2 ;
  wire \rdPtr_reg[8]_3 ;
  wire \rdPtr_reg[8]_4 ;
  wire \rdPtr_reg[8]_5 ;
  wire \rdPtr_reg[8]_6 ;
  wire \rdPtr_reg[8]_7 ;
  wire \rdPtr_reg[9]_0 ;
  wire \rdPtr_reg[9]_1 ;
  wire \rdPtr_reg[9]_2 ;
  wire \rdPtr_reg[9]_3 ;
  wire \rdPtr_reg[9]_4 ;
  wire \rdPtr_reg[9]_5 ;
  wire \rdPtr_reg[9]_6 ;
  wire \rdPtr_reg[9]_7 ;
  wire \rdPtr_reg_n_0_[0] ;
  wire \rdPtr_reg_n_0_[1] ;
  wire \rdPtr_reg_n_0_[2] ;
  wire \rdPtr_reg_n_0_[3] ;
  wire \rdPtr_reg_n_0_[4] ;
  wire \rdPtr_reg_n_0_[5] ;
  wire \rdPtr_reg_n_0_[6] ;
  wire \rdPtr_reg_n_0_[7] ;
  wire \rdPtr_reg_n_0_[8] ;
  wire \rdPtr_reg_n_0_[9] ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [10:0]wrPtr;
  wire \wrPtr[10]_i_3__2_n_0 ;
  wire \wrPtr[6]_i_2__2_n_0 ;
  wire \wrPtr_reg_n_0_[0] ;
  wire \wrPtr_reg_n_0_[10] ;
  wire \wrPtr_reg_n_0_[1] ;
  wire \wrPtr_reg_n_0_[2] ;
  wire \wrPtr_reg_n_0_[3] ;
  wire \wrPtr_reg_n_0_[4] ;
  wire \wrPtr_reg_n_0_[5] ;
  wire \wrPtr_reg_n_0_[6] ;
  wire \wrPtr_reg_n_0_[7] ;
  wire \wrPtr_reg_n_0_[8] ;
  wire \wrPtr_reg_n_0_[9] ;
  wire NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \gx_sum0[-1111111105]__0_i_1 
       (.I0(\rdPtr_reg[9]_2 ),
        .I1(\gx_sum0[-1111111105]__0 ),
        .I2(\gx_sum0[-1111111105]__0_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data0__0[2]),
        .O(\currentRdLineBuffer_reg[1]_4 [6]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gx_sum0[-1111111106]_i_15 
       (.I0(lB_reg_r1_512_575_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_3_5_n_2),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_3_5_n_2),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\gx_sum0[-1111111106]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111106]_i_16 
       (.I0(lB_reg_r1_448_511_3_5_n_2),
        .I1(lB_reg_r1_384_447_3_5_n_2),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_3_5_n_2),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_3_5_n_2),
        .O(\gx_sum0[-1111111106]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111106]_i_17 
       (.I0(lB_reg_r1_192_255_3_5_n_2),
        .I1(lB_reg_r1_128_191_3_5_n_2),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_3_5_n_2),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_3_5_n_2),
        .O(\gx_sum0[-1111111106]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gx_sum0[-1111111106]_i_5 
       (.I0(\gx_sum0[-1111111106]_i_15_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\gx_sum0[-1111111106]_i_16_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\gx_sum0[-1111111106]_i_17_n_0 ),
        .O(\rdPtr_reg[9]_6 ));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \gx_sum0[-1111111107]__0_i_1 
       (.I0(\rdPtr_reg[9]_1 ),
        .I1(out_data0__0[1]),
        .I2(\gx_sum0[-1111111107]__0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\gx_sum0[-1111111107]__0_0 ),
        .O(\currentRdLineBuffer_reg[1]_4 [5]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gx_sum0[-1111111107]_i_15 
       (.I0(lB_reg_r1_512_575_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_3_5_n_1),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_3_5_n_1),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\gx_sum0[-1111111107]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111107]_i_16 
       (.I0(lB_reg_r1_448_511_3_5_n_1),
        .I1(lB_reg_r1_384_447_3_5_n_1),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_3_5_n_1),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_3_5_n_1),
        .O(\gx_sum0[-1111111107]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111107]_i_17 
       (.I0(lB_reg_r1_192_255_3_5_n_1),
        .I1(lB_reg_r1_128_191_3_5_n_1),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_3_5_n_1),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_3_5_n_1),
        .O(\gx_sum0[-1111111107]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gx_sum0[-1111111107]_i_5 
       (.I0(\gx_sum0[-1111111107]_i_15_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\gx_sum0[-1111111107]_i_16_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\gx_sum0[-1111111107]_i_17_n_0 ),
        .O(\rdPtr_reg[9]_1 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gx_sum0[-1111111108]_i_15 
       (.I0(lB_reg_r1_512_575_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_3_5_n_0),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_3_5_n_0),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\gx_sum0[-1111111108]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111108]_i_16 
       (.I0(lB_reg_r1_448_511_3_5_n_0),
        .I1(lB_reg_r1_384_447_3_5_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_3_5_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_3_5_n_0),
        .O(\gx_sum0[-1111111108]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111108]_i_17 
       (.I0(lB_reg_r1_192_255_3_5_n_0),
        .I1(lB_reg_r1_128_191_3_5_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_3_5_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_3_5_n_0),
        .O(\gx_sum0[-1111111108]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gx_sum0[-1111111108]_i_5 
       (.I0(\gx_sum0[-1111111108]_i_15_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\gx_sum0[-1111111108]_i_16_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\gx_sum0[-1111111108]_i_17_n_0 ),
        .O(\rdPtr_reg[9]_5 ));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \gx_sum0[-1111111109]__0_i_1 
       (.I0(\rdPtr_reg[9]_0 ),
        .I1(out_data0__0[0]),
        .I2(\gx_sum0[-1111111109]__0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\gx_sum0[-1111111109]__0_0 ),
        .O(\currentRdLineBuffer_reg[1]_4 [4]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gx_sum0[-1111111109]_i_12 
       (.I0(lB_reg_r1_512_575_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_0_2_n_2),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_0_2_n_2),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\gx_sum0[-1111111109]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111109]_i_13 
       (.I0(lB_reg_r1_448_511_0_2_n_2),
        .I1(lB_reg_r1_384_447_0_2_n_2),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_0_2_n_2),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_0_2_n_2),
        .O(\gx_sum0[-1111111109]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111109]_i_14 
       (.I0(lB_reg_r1_192_255_0_2_n_2),
        .I1(lB_reg_r1_128_191_0_2_n_2),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_0_2_n_2),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_0_2_n_2),
        .O(\gx_sum0[-1111111109]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gx_sum0[-1111111109]_i_4 
       (.I0(\gx_sum0[-1111111109]_i_12_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\gx_sum0[-1111111109]_i_13_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\gx_sum0[-1111111109]_i_14_n_0 ),
        .O(\rdPtr_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111110]_i_10 
       (.I0(lB_reg_r1_448_511_0_2_n_1),
        .I1(lB_reg_r1_384_447_0_2_n_1),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_0_2_n_1),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_0_2_n_1),
        .O(\gx_sum0[-1111111110]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111110]_i_11 
       (.I0(lB_reg_r1_192_255_0_2_n_1),
        .I1(lB_reg_r1_128_191_0_2_n_1),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_0_2_n_1),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_0_2_n_1),
        .O(\gx_sum0[-1111111110]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gx_sum0[-1111111110]_i_3 
       (.I0(\gx_sum0[-1111111110]_i_9_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\gx_sum0[-1111111110]_i_10_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\gx_sum0[-1111111110]_i_11_n_0 ),
        .O(\rdPtr_reg[9]_4 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gx_sum0[-1111111110]_i_9 
       (.I0(lB_reg_r1_512_575_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_0_2_n_1),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_0_2_n_1),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\gx_sum0[-1111111110]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111111]_i_10 
       (.I0(lB_reg_r1_448_511_0_2_n_0),
        .I1(lB_reg_r1_384_447_0_2_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_0_2_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_0_2_n_0),
        .O(\gx_sum0[-1111111111]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gx_sum0[-1111111111]_i_11 
       (.I0(lB_reg_r1_192_255_0_2_n_0),
        .I1(lB_reg_r1_128_191_0_2_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_0_2_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_0_2_n_0),
        .O(\gx_sum0[-1111111111]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gx_sum0[-1111111111]_i_3 
       (.I0(\gx_sum0[-1111111111]_i_9_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\gx_sum0[-1111111111]_i_10_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\gx_sum0[-1111111111]_i_11_n_0 ),
        .O(\rdPtr_reg[9]_3 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gx_sum0[-1111111111]_i_9 
       (.I0(lB_reg_r1_512_575_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_0_2_n_0),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_0_2_n_0),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\gx_sum0[-1111111111]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gy_sum0[-1111111105]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_0 ),
        .O(\currentRdLineBuffer_reg[1]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111106]_i_18 
       (.I0(lB_reg_r3_448_511_3_5_n_2),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_384_447_3_5_n_2),
        .O(\gy_sum0[-1111111106]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111106]_i_19 
       (.I0(lB_reg_r3_320_383_3_5_n_2),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_256_319_3_5_n_2),
        .O(\gy_sum0[-1111111106]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111106]_i_20 
       (.I0(lB_reg_r3_192_255_3_5_n_2),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_128_191_3_5_n_2),
        .O(\gy_sum0[-1111111106]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111106]_i_21 
       (.I0(lB_reg_r3_64_127_3_5_n_2),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_0_63_3_5_n_2),
        .O(\gy_sum0[-1111111106]_i_21_n_0 ));
  MUXF7 \gy_sum0[-1111111106]_i_3 
       (.I0(\gy_sum0[-1111111106]_i_8_n_0 ),
        .I1(\gy_sum0[-1111111106]_i_9_n_0 ),
        .O(\rdPtr_reg[8]_6 ),
        .S(\mulData2[0][0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gy_sum0[-1111111106]_i_8 
       (.I0(\gy_sum0[-1111111106]_i_18_n_0 ),
        .I1(\gy_sum0[-1111111106]_i_19_n_0 ),
        .I2(\mulData2[0][9]_i_27_n_0 ),
        .I3(\gy_sum0[-1111111106]_i_20_n_0 ),
        .I4(\mulData2[0][0]_i_27_n_0 ),
        .I5(\gy_sum0[-1111111106]_i_21_n_0 ),
        .O(\gy_sum0[-1111111106]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gy_sum0[-1111111106]_i_9 
       (.I0(lB_reg_r3_512_575_3_5_n_2),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_576_639_3_5_n_2),
        .I3(\mulData2[0][0]_i_27_n_0 ),
        .I4(lB_reg_r3_640_703_3_5_n_2),
        .I5(\mulData2[0][9]_i_27_n_0 ),
        .O(\gy_sum0[-1111111106]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \gy_sum0[-1111111107]_i_1 
       (.I0(\rdPtr_reg[8]_3 ),
        .I1(out_data02_out[3]),
        .I2(\gy_sum0[-1111111107] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\gy_sum0[-1111111107]_0 ),
        .O(\currentRdLineBuffer_reg[1]_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111107]_i_14 
       (.I0(lB_reg_r3_448_511_3_5_n_1),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_384_447_3_5_n_1),
        .O(\gy_sum0[-1111111107]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111107]_i_15 
       (.I0(lB_reg_r3_320_383_3_5_n_1),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_256_319_3_5_n_1),
        .O(\gy_sum0[-1111111107]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111107]_i_16 
       (.I0(lB_reg_r3_192_255_3_5_n_1),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_128_191_3_5_n_1),
        .O(\gy_sum0[-1111111107]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111107]_i_17 
       (.I0(lB_reg_r3_64_127_3_5_n_1),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_0_63_3_5_n_1),
        .O(\gy_sum0[-1111111107]_i_17_n_0 ));
  MUXF7 \gy_sum0[-1111111107]_i_2 
       (.I0(\gy_sum0[-1111111107]_i_6_n_0 ),
        .I1(\gy_sum0[-1111111107]_i_7_n_0 ),
        .O(\rdPtr_reg[8]_3 ),
        .S(\mulData2[0][0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gy_sum0[-1111111107]_i_6 
       (.I0(\gy_sum0[-1111111107]_i_14_n_0 ),
        .I1(\gy_sum0[-1111111107]_i_15_n_0 ),
        .I2(\mulData2[0][9]_i_27_n_0 ),
        .I3(\gy_sum0[-1111111107]_i_16_n_0 ),
        .I4(\mulData2[0][0]_i_27_n_0 ),
        .I5(\gy_sum0[-1111111107]_i_17_n_0 ),
        .O(\gy_sum0[-1111111107]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gy_sum0[-1111111107]_i_7 
       (.I0(lB_reg_r3_512_575_3_5_n_1),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_576_639_3_5_n_1),
        .I3(\mulData2[0][0]_i_27_n_0 ),
        .I4(lB_reg_r3_640_703_3_5_n_1),
        .I5(\mulData2[0][9]_i_27_n_0 ),
        .O(\gy_sum0[-1111111107]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111108]_i_18 
       (.I0(lB_reg_r3_448_511_3_5_n_0),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_384_447_3_5_n_0),
        .O(\gy_sum0[-1111111108]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111108]_i_19 
       (.I0(lB_reg_r3_320_383_3_5_n_0),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_256_319_3_5_n_0),
        .O(\gy_sum0[-1111111108]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111108]_i_20 
       (.I0(lB_reg_r3_192_255_3_5_n_0),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_128_191_3_5_n_0),
        .O(\gy_sum0[-1111111108]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111108]_i_21 
       (.I0(lB_reg_r3_64_127_3_5_n_0),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_0_63_3_5_n_0),
        .O(\gy_sum0[-1111111108]_i_21_n_0 ));
  MUXF7 \gy_sum0[-1111111108]_i_3 
       (.I0(\gy_sum0[-1111111108]_i_8_n_0 ),
        .I1(\gy_sum0[-1111111108]_i_9_n_0 ),
        .O(\rdPtr_reg[8]_5 ),
        .S(\mulData2[0][0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gy_sum0[-1111111108]_i_8 
       (.I0(\gy_sum0[-1111111108]_i_18_n_0 ),
        .I1(\gy_sum0[-1111111108]_i_19_n_0 ),
        .I2(\mulData2[0][9]_i_27_n_0 ),
        .I3(\gy_sum0[-1111111108]_i_20_n_0 ),
        .I4(\mulData2[0][0]_i_27_n_0 ),
        .I5(\gy_sum0[-1111111108]_i_21_n_0 ),
        .O(\gy_sum0[-1111111108]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gy_sum0[-1111111108]_i_9 
       (.I0(lB_reg_r3_512_575_3_5_n_0),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_576_639_3_5_n_0),
        .I3(\mulData2[0][0]_i_27_n_0 ),
        .I4(lB_reg_r3_640_703_3_5_n_0),
        .I5(\mulData2[0][9]_i_27_n_0 ),
        .O(\gy_sum0[-1111111108]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \gy_sum0[-1111111109]_i_1 
       (.I0(\rdPtr_reg[8]_2 ),
        .I1(out_data02_out[2]),
        .I2(\gy_sum0[-1111111109] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\gy_sum0[-1111111109]_0 ),
        .O(\currentRdLineBuffer_reg[1]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111109]_i_14 
       (.I0(lB_reg_r3_448_511_0_2_n_2),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_384_447_0_2_n_2),
        .O(\gy_sum0[-1111111109]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111109]_i_15 
       (.I0(lB_reg_r3_320_383_0_2_n_2),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_256_319_0_2_n_2),
        .O(\gy_sum0[-1111111109]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111109]_i_16 
       (.I0(lB_reg_r3_192_255_0_2_n_2),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_128_191_0_2_n_2),
        .O(\gy_sum0[-1111111109]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111109]_i_17 
       (.I0(lB_reg_r3_64_127_0_2_n_2),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_0_63_0_2_n_2),
        .O(\gy_sum0[-1111111109]_i_17_n_0 ));
  MUXF7 \gy_sum0[-1111111109]_i_2 
       (.I0(\gy_sum0[-1111111109]_i_6_n_0 ),
        .I1(\gy_sum0[-1111111109]_i_7_n_0 ),
        .O(\rdPtr_reg[8]_2 ),
        .S(\mulData2[0][0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gy_sum0[-1111111109]_i_6 
       (.I0(\gy_sum0[-1111111109]_i_14_n_0 ),
        .I1(\gy_sum0[-1111111109]_i_15_n_0 ),
        .I2(\mulData2[0][9]_i_27_n_0 ),
        .I3(\gy_sum0[-1111111109]_i_16_n_0 ),
        .I4(\mulData2[0][0]_i_27_n_0 ),
        .I5(\gy_sum0[-1111111109]_i_17_n_0 ),
        .O(\gy_sum0[-1111111109]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gy_sum0[-1111111109]_i_7 
       (.I0(lB_reg_r3_512_575_0_2_n_2),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_576_639_0_2_n_2),
        .I3(\mulData2[0][0]_i_27_n_0 ),
        .I4(lB_reg_r3_640_703_0_2_n_2),
        .I5(\mulData2[0][9]_i_27_n_0 ),
        .O(\gy_sum0[-1111111109]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gy_sum0[-1111111110]_i_12 
       (.I0(\gy_sum0[-1111111110]_i_26_n_0 ),
        .I1(\gy_sum0[-1111111110]_i_27_n_0 ),
        .I2(\mulData2[0][9]_i_27_n_0 ),
        .I3(\gy_sum0[-1111111110]_i_28_n_0 ),
        .I4(\mulData2[0][0]_i_27_n_0 ),
        .I5(\gy_sum0[-1111111110]_i_29_n_0 ),
        .O(\gy_sum0[-1111111110]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \gy_sum0[-1111111110]_i_13 
       (.I0(lB_reg_r3_512_575_0_2_n_1),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_576_639_0_2_n_1),
        .I3(\mulData2[0][0]_i_27_n_0 ),
        .I4(lB_reg_r3_640_703_0_2_n_1),
        .I5(\mulData2[0][9]_i_27_n_0 ),
        .O(\gy_sum0[-1111111110]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111110]_i_26 
       (.I0(lB_reg_r3_448_511_0_2_n_1),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_384_447_0_2_n_1),
        .O(\gy_sum0[-1111111110]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111110]_i_27 
       (.I0(lB_reg_r3_320_383_0_2_n_1),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_256_319_0_2_n_1),
        .O(\gy_sum0[-1111111110]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111110]_i_28 
       (.I0(lB_reg_r3_192_255_0_2_n_1),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_128_191_0_2_n_1),
        .O(\gy_sum0[-1111111110]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gy_sum0[-1111111110]_i_29 
       (.I0(lB_reg_r3_64_127_0_2_n_1),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_0_63_0_2_n_1),
        .O(\gy_sum0[-1111111110]_i_29_n_0 ));
  MUXF7 \gy_sum0[-1111111110]_i_5 
       (.I0(\gy_sum0[-1111111110]_i_12_n_0 ),
        .I1(\gy_sum0[-1111111110]_i_13_n_0 ),
        .O(\rdPtr_reg[8]_1 ),
        .S(\mulData2[0][0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \index[3]_i_1 
       (.I0(s_axi_aresetn),
        .O(SR));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_0_63_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_0_63_0_2_n_0),
        .DOB(lB_reg_r1_0_63_0_2_n_1),
        .DOC(lB_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    lB_reg_r1_0_63_0_2_i_1
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[8] ),
        .O(lB_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_0_63_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_0_63_3_5_n_0),
        .DOB(lB_reg_r1_0_63_3_5_n_1),
        .DOC(lB_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_0_63_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r1_0_63_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_0_63_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r1_0_63_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_128_191_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_128_191_0_2_n_0),
        .DOB(lB_reg_r1_128_191_0_2_n_1),
        .DOC(lB_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_128_191_0_2_i_1
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[8] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[7] ),
        .O(lB_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_128_191_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_128_191_3_5_n_0),
        .DOB(lB_reg_r1_128_191_3_5_n_1),
        .DOC(lB_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_128_191_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r1_128_191_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_128_191_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r1_128_191_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_192_255_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_192_255_0_2_n_0),
        .DOB(lB_reg_r1_192_255_0_2_n_1),
        .DOC(lB_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_192_255_0_2_i_1
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[8] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_192_255_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_192_255_3_5_n_0),
        .DOB(lB_reg_r1_192_255_3_5_n_1),
        .DOC(lB_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_192_255_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r1_192_255_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_192_255_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r1_192_255_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_256_319_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_256_319_0_2_n_0),
        .DOB(lB_reg_r1_256_319_0_2_n_1),
        .DOC(lB_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_256_319_0_2_i_1
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[8] ),
        .O(lB_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_256_319_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_256_319_3_5_n_0),
        .DOB(lB_reg_r1_256_319_3_5_n_1),
        .DOC(lB_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_256_319_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r1_256_319_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_256_319_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r1_256_319_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_320_383_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_320_383_0_2_n_0),
        .DOB(lB_reg_r1_320_383_0_2_n_1),
        .DOC(lB_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_320_383_0_2_i_1
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[8] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[7] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_320_383_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_320_383_3_5_n_0),
        .DOB(lB_reg_r1_320_383_3_5_n_1),
        .DOC(lB_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_320_383_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r1_320_383_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_320_383_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r1_320_383_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_384_447_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_384_447_0_2_n_0),
        .DOB(lB_reg_r1_384_447_0_2_n_1),
        .DOC(lB_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_384_447_0_2_i_1
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[8] ),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_384_447_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_384_447_3_5_n_0),
        .DOB(lB_reg_r1_384_447_3_5_n_1),
        .DOC(lB_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_384_447_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r1_384_447_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_384_447_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r1_384_447_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_448_511_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_448_511_0_2_n_0),
        .DOB(lB_reg_r1_448_511_0_2_n_1),
        .DOC(lB_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    lB_reg_r1_448_511_0_2_i_1
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(s_axi_aresetn),
        .I4(lineBuffDataValid),
        .I5(\wrPtr_reg_n_0_[8] ),
        .O(lB_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_448_511_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_448_511_3_5_n_0),
        .DOB(lB_reg_r1_448_511_3_5_n_1),
        .DOC(lB_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_448_511_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r1_448_511_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_448_511_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r1_448_511_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_512_575_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_512_575_0_2_n_0),
        .DOB(lB_reg_r1_512_575_0_2_n_1),
        .DOC(lB_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_512_575_0_2_i_1
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(\wrPtr_reg_n_0_[8] ),
        .I5(\wrPtr_reg_n_0_[9] ),
        .O(lB_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_512_575_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_512_575_3_5_n_0),
        .DOB(lB_reg_r1_512_575_3_5_n_1),
        .DOC(lB_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_512_575_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r1_512_575_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_512_575_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r1_512_575_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_576_639_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_576_639_0_2_n_0),
        .DOB(lB_reg_r1_576_639_0_2_n_1),
        .DOC(lB_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_576_639_0_2_i_1
       (.I0(\wrPtr_reg_n_0_[8] ),
        .I1(\wrPtr_reg_n_0_[9] ),
        .I2(\wrPtr_reg_n_0_[6] ),
        .I3(\wrPtr_reg_n_0_[7] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_576_639_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_576_639_3_5_n_0),
        .DOB(lB_reg_r1_576_639_3_5_n_1),
        .DOC(lB_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_576_639_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r1_576_639_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_576_639_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r1_576_639_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_640_703_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_640_703_0_2_n_0),
        .DOB(lB_reg_r1_640_703_0_2_n_1),
        .DOC(lB_reg_r1_640_703_0_2_n_2),
        .DOD(NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    lB_reg_r1_640_703_0_2_i_1
       (.I0(\wrPtr_reg_n_0_[8] ),
        .I1(\wrPtr_reg_n_0_[9] ),
        .I2(\wrPtr_reg_n_0_[7] ),
        .I3(\wrPtr_reg_n_0_[6] ),
        .I4(s_axi_aresetn),
        .I5(lineBuffDataValid),
        .O(lB_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_640_703_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_640_703_3_5_n_0),
        .DOB(lB_reg_r1_640_703_3_5_n_1),
        .DOC(lB_reg_r1_640_703_3_5_n_2),
        .DOD(NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_640_703_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r1_640_703_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_640_703_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r1_640_703_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_64_127_0_2
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r1_64_127_0_2_n_0),
        .DOB(lB_reg_r1_64_127_0_2_n_1),
        .DOC(lB_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    lB_reg_r1_64_127_0_2_i_1
       (.I0(s_axi_aresetn),
        .I1(lineBuffDataValid),
        .I2(\wrPtr_reg_n_0_[8] ),
        .I3(\wrPtr_reg_n_0_[7] ),
        .I4(\wrPtr_reg_n_0_[9] ),
        .I5(\wrPtr_reg_n_0_[6] ),
        .O(lB_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r1_64_127_3_5
       (.ADDRA({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRB({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRC({\rdPtr_reg_n_0_[5] ,\rdPtr_reg_n_0_[4] ,\rdPtr_reg_n_0_[3] ,\rdPtr_reg_n_0_[2] ,\rdPtr_reg_n_0_[1] ,\rdPtr_reg_n_0_[0] }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r1_64_127_3_5_n_0),
        .DOB(lB_reg_r1_64_127_3_5_n_1),
        .DOC(lB_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_64_127_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r1_64_127_6_6_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r1_64_127_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r1_64_127_7_7_n_0),
        .DPRA0(\rdPtr_reg_n_0_[0] ),
        .DPRA1(\rdPtr_reg_n_0_[1] ),
        .DPRA2(\rdPtr_reg_n_0_[2] ),
        .DPRA3(\rdPtr_reg_n_0_[3] ),
        .DPRA4(\rdPtr_reg_n_0_[4] ),
        .DPRA5(\rdPtr_reg_n_0_[5] ),
        .SPO(NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_0_63_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_0_63_0_2_n_0),
        .DOB(lB_reg_r2_0_63_0_2_n_1),
        .DOC(lB_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    lB_reg_r2_0_63_0_2_i_1__2
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr_reg_n_0_[3] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[2] ),
        .I4(\rdPtr_reg_n_0_[4] ),
        .I5(\rdPtr_reg_n_0_[5] ),
        .O(rdPtr__0[5]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    lB_reg_r2_0_63_0_2_i_2__2
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr_reg_n_0_[2] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[3] ),
        .I4(\rdPtr_reg_n_0_[4] ),
        .O(rdPtr__0[4]));
  LUT4 #(
    .INIT(16'h7F80)) 
    lB_reg_r2_0_63_0_2_i_3__2
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr_reg_n_0_[1] ),
        .I2(\rdPtr_reg_n_0_[2] ),
        .I3(\rdPtr_reg_n_0_[3] ),
        .O(rdPtr__0[3]));
  LUT3 #(
    .INIT(8'h78)) 
    lB_reg_r2_0_63_0_2_i_4__2
       (.I0(\rdPtr_reg_n_0_[1] ),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr_reg_n_0_[2] ),
        .O(rdPtr__0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    lB_reg_r2_0_63_0_2_i_5__2
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr_reg_n_0_[1] ),
        .O(rdPtr__0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    lB_reg_r2_0_63_0_2_i_6__2
       (.I0(\rdPtr_reg_n_0_[0] ),
        .O(rdPtr__0[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_0_63_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_0_63_3_5_n_0),
        .DOB(lB_reg_r2_0_63_3_5_n_1),
        .DOC(lB_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_0_63_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r2_0_63_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_0_63_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r2_0_63_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_128_191_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_128_191_0_2_n_0),
        .DOB(lB_reg_r2_128_191_0_2_n_1),
        .DOC(lB_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_128_191_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_128_191_3_5_n_0),
        .DOB(lB_reg_r2_128_191_3_5_n_1),
        .DOC(lB_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_128_191_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r2_128_191_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_128_191_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r2_128_191_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_192_255_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_192_255_0_2_n_0),
        .DOB(lB_reg_r2_192_255_0_2_n_1),
        .DOC(lB_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_192_255_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_192_255_3_5_n_0),
        .DOB(lB_reg_r2_192_255_3_5_n_1),
        .DOC(lB_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_192_255_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r2_192_255_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_192_255_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r2_192_255_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_256_319_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_256_319_0_2_n_0),
        .DOB(lB_reg_r2_256_319_0_2_n_1),
        .DOC(lB_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_256_319_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_256_319_3_5_n_0),
        .DOB(lB_reg_r2_256_319_3_5_n_1),
        .DOC(lB_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_256_319_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r2_256_319_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_256_319_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r2_256_319_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_320_383_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_320_383_0_2_n_0),
        .DOB(lB_reg_r2_320_383_0_2_n_1),
        .DOC(lB_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_320_383_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_320_383_3_5_n_0),
        .DOB(lB_reg_r2_320_383_3_5_n_1),
        .DOC(lB_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_320_383_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r2_320_383_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_320_383_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r2_320_383_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_384_447_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_384_447_0_2_n_0),
        .DOB(lB_reg_r2_384_447_0_2_n_1),
        .DOC(lB_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_384_447_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_384_447_3_5_n_0),
        .DOB(lB_reg_r2_384_447_3_5_n_1),
        .DOC(lB_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_384_447_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r2_384_447_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_384_447_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r2_384_447_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_448_511_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_448_511_0_2_n_0),
        .DOB(lB_reg_r2_448_511_0_2_n_1),
        .DOC(lB_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_448_511_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_448_511_3_5_n_0),
        .DOB(lB_reg_r2_448_511_3_5_n_1),
        .DOC(lB_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_448_511_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r2_448_511_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_448_511_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r2_448_511_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_512_575_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_512_575_0_2_n_0),
        .DOB(lB_reg_r2_512_575_0_2_n_1),
        .DOC(lB_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_512_575_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_512_575_3_5_n_0),
        .DOB(lB_reg_r2_512_575_3_5_n_1),
        .DOC(lB_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_512_575_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r2_512_575_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_512_575_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r2_512_575_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_576_639_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_576_639_0_2_n_0),
        .DOB(lB_reg_r2_576_639_0_2_n_1),
        .DOC(lB_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_576_639_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_576_639_3_5_n_0),
        .DOB(lB_reg_r2_576_639_3_5_n_1),
        .DOC(lB_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_576_639_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r2_576_639_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_576_639_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r2_576_639_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_640_703_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_640_703_0_2_n_0),
        .DOB(lB_reg_r2_640_703_0_2_n_1),
        .DOC(lB_reg_r2_640_703_0_2_n_2),
        .DOD(NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_640_703_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_640_703_3_5_n_0),
        .DOB(lB_reg_r2_640_703_3_5_n_1),
        .DOC(lB_reg_r2_640_703_3_5_n_2),
        .DOD(NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_640_703_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r2_640_703_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_640_703_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r2_640_703_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_64_127_0_2
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r2_64_127_0_2_n_0),
        .DOB(lB_reg_r2_64_127_0_2_n_1),
        .DOC(lB_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r2_64_127_3_5
       (.ADDRA(rdPtr__0[5:0]),
        .ADDRB(rdPtr__0[5:0]),
        .ADDRC(rdPtr__0[5:0]),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r2_64_127_3_5_n_0),
        .DOB(lB_reg_r2_64_127_3_5_n_1),
        .DOC(lB_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_64_127_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r2_64_127_6_6_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r2_64_127_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r2_64_127_7_7_n_0),
        .DPRA0(rdPtr__0[0]),
        .DPRA1(rdPtr__0[1]),
        .DPRA2(rdPtr__0[2]),
        .DPRA3(rdPtr__0[3]),
        .DPRA4(rdPtr__0[4]),
        .DPRA5(rdPtr__0[5]),
        .SPO(NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_0_63_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_0_63_0_2_n_0),
        .DOB(lB_reg_r3_0_63_0_2_n_1),
        .DOC(lB_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    lB_reg_r3_0_63_0_2_i_1__2
       (.I0(\rdPtr_reg_n_0_[4] ),
        .I1(\rdPtr_reg_n_0_[2] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[3] ),
        .I4(\rdPtr_reg_n_0_[5] ),
        .O(lB_reg_r3_0_63_0_2_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    lB_reg_r3_0_63_0_2_i_2__2
       (.I0(\rdPtr_reg_n_0_[3] ),
        .I1(\rdPtr_reg_n_0_[1] ),
        .I2(\rdPtr_reg_n_0_[2] ),
        .I3(\rdPtr_reg_n_0_[4] ),
        .O(lB_reg_r3_0_63_0_2_i_2__2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    lB_reg_r3_0_63_0_2_i_3__2
       (.I0(\rdPtr_reg_n_0_[2] ),
        .I1(\rdPtr_reg_n_0_[1] ),
        .I2(\rdPtr_reg_n_0_[3] ),
        .O(lB_reg_r3_0_63_0_2_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    lB_reg_r3_0_63_0_2_i_4__2
       (.I0(\rdPtr_reg_n_0_[1] ),
        .I1(\rdPtr_reg_n_0_[2] ),
        .O(lB_reg_r3_0_63_0_2_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    lB_reg_r3_0_63_0_2_i_5__2
       (.I0(\rdPtr_reg_n_0_[1] ),
        .O(lB_reg_r3_0_63_0_2_i_5__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_0_63_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_0_63_3_5_n_0),
        .DOB(lB_reg_r3_0_63_3_5_n_1),
        .DOC(lB_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_0_63_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r3_0_63_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_0_63_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r3_0_63_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_128_191_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_128_191_0_2_n_0),
        .DOB(lB_reg_r3_128_191_0_2_n_1),
        .DOC(lB_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_128_191_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_128_191_3_5_n_0),
        .DOB(lB_reg_r3_128_191_3_5_n_1),
        .DOC(lB_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_128_191_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r3_128_191_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_128_191_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r3_128_191_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_192_255_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_192_255_0_2_n_0),
        .DOB(lB_reg_r3_192_255_0_2_n_1),
        .DOC(lB_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_192_255_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_192_255_3_5_n_0),
        .DOB(lB_reg_r3_192_255_3_5_n_1),
        .DOC(lB_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_192_255_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r3_192_255_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_192_255_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r3_192_255_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_256_319_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_256_319_0_2_n_0),
        .DOB(lB_reg_r3_256_319_0_2_n_1),
        .DOC(lB_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_256_319_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_256_319_3_5_n_0),
        .DOB(lB_reg_r3_256_319_3_5_n_1),
        .DOC(lB_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_256_319_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r3_256_319_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_256_319_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r3_256_319_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_320_383_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_320_383_0_2_n_0),
        .DOB(lB_reg_r3_320_383_0_2_n_1),
        .DOC(lB_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_320_383_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_320_383_3_5_n_0),
        .DOB(lB_reg_r3_320_383_3_5_n_1),
        .DOC(lB_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_320_383_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r3_320_383_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_320_383_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r3_320_383_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_384_447_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_384_447_0_2_n_0),
        .DOB(lB_reg_r3_384_447_0_2_n_1),
        .DOC(lB_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_384_447_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_384_447_3_5_n_0),
        .DOB(lB_reg_r3_384_447_3_5_n_1),
        .DOC(lB_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_384_447_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r3_384_447_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_384_447_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r3_384_447_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_448_511_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_448_511_0_2_n_0),
        .DOB(lB_reg_r3_448_511_0_2_n_1),
        .DOC(lB_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_448_511_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_448_511_3_5_n_0),
        .DOB(lB_reg_r3_448_511_3_5_n_1),
        .DOC(lB_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_448_511_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r3_448_511_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_448_511_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r3_448_511_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_512_575_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_512_575_0_2_n_0),
        .DOB(lB_reg_r3_512_575_0_2_n_1),
        .DOC(lB_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_512_575_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_512_575_3_5_n_0),
        .DOB(lB_reg_r3_512_575_3_5_n_1),
        .DOC(lB_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_512_575_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r3_512_575_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_512_575_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r3_512_575_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_576_639_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_576_639_0_2_n_0),
        .DOB(lB_reg_r3_576_639_0_2_n_1),
        .DOC(lB_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_576_639_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_576_639_3_5_n_0),
        .DOB(lB_reg_r3_576_639_3_5_n_1),
        .DOC(lB_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_576_639_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r3_576_639_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_576_639_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r3_576_639_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_640_703_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_640_703_0_2_n_0),
        .DOB(lB_reg_r3_640_703_0_2_n_1),
        .DOC(lB_reg_r3_640_703_0_2_n_2),
        .DOD(NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_640_703_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_640_703_3_5_n_0),
        .DOB(lB_reg_r3_640_703_3_5_n_1),
        .DOC(lB_reg_r3_640_703_3_5_n_2),
        .DOD(NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_640_703_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r3_640_703_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "641" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_640_703_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r3_640_703_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_64_127_0_2
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [0]),
        .DIB(\mulData2[0][9]_i_25_0 [1]),
        .DIC(\mulData2[0][9]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(lB_reg_r3_64_127_0_2_n_0),
        .DOB(lB_reg_r3_64_127_0_2_n_1),
        .DOC(lB_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    lB_reg_r3_64_127_3_5
       (.ADDRA({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRB({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRC({lB_reg_r3_0_63_0_2_i_1__2_n_0,lB_reg_r3_0_63_0_2_i_2__2_n_0,lB_reg_r3_0_63_0_2_i_3__2_n_0,lB_reg_r3_0_63_0_2_i_4__2_n_0,lB_reg_r3_0_63_0_2_i_5__2_n_0,\rdPtr_reg[0]_rep_n_0 }),
        .ADDRD({\wrPtr_reg_n_0_[5] ,\wrPtr_reg_n_0_[4] ,\wrPtr_reg_n_0_[3] ,\wrPtr_reg_n_0_[2] ,\wrPtr_reg_n_0_[1] ,\wrPtr_reg_n_0_[0] }),
        .DIA(\mulData2[0][9]_i_25_0 [3]),
        .DIB(\mulData2[0][9]_i_25_0 [4]),
        .DIC(\mulData2[0][9]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(lB_reg_r3_64_127_3_5_n_0),
        .DOB(lB_reg_r3_64_127_3_5_n_1),
        .DOC(lB_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_64_127_6_6
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [6]),
        .DPO(lB_reg_r3_64_127_6_6_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "5136" *) 
  (* RTL_RAM_NAME = "U0/S_C/lB_3/lB" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    lB_reg_r3_64_127_7_7
       (.A0(\wrPtr_reg_n_0_[0] ),
        .A1(\wrPtr_reg_n_0_[1] ),
        .A2(\wrPtr_reg_n_0_[2] ),
        .A3(\wrPtr_reg_n_0_[3] ),
        .A4(\wrPtr_reg_n_0_[4] ),
        .A5(\wrPtr_reg_n_0_[5] ),
        .D(\mulData2[0][9]_i_25_0 [7]),
        .DPO(lB_reg_r3_64_127_7_7_n_0),
        .DPRA0(\rdPtr_reg[0]_rep__0_n_0 ),
        .DPRA1(lB_reg_r3_0_63_0_2_i_5__2_n_0),
        .DPRA2(lB_reg_r3_0_63_0_2_i_4__2_n_0),
        .DPRA3(lB_reg_r3_0_63_0_2_i_3__2_n_0),
        .DPRA4(lB_reg_r3_0_63_0_2_i_2__2_n_0),
        .DPRA5(lB_reg_r3_0_63_0_2_i_1__2_n_0),
        .SPO(NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(lB_reg_r1_64_127_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mulData1[3][1]_i_1 
       (.I0(\rdPtr_reg[8]_0 ),
        .I1(out_data02_out[0]),
        .I2(\mulData1_reg[3][1] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData1_reg[3][1]_0 ),
        .O(\currentRdLineBuffer_reg[1]_3 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \mulData1[3][2]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_3 [0]),
        .I1(\currentRdLineBuffer_reg[1]_2 ),
        .O(\currentRdLineBuffer_reg[1]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \mulData1[3][3]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_3 [0]),
        .I1(\currentRdLineBuffer_reg[1]_2 ),
        .I2(\mulData1_reg[3][4] ),
        .O(\currentRdLineBuffer_reg[1]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hEF10)) 
    \mulData1[3][4]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_2 ),
        .I1(\currentRdLineBuffer_reg[1]_3 [0]),
        .I2(\mulData1_reg[3][4] ),
        .I3(\mulData1_reg[3][4]_0 ),
        .O(\currentRdLineBuffer_reg[1]_1 [2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mulData1[3][6]_i_3 
       (.I0(\rdPtr_reg[8]_1 ),
        .I1(out_data02_out[1]),
        .I2(\mulData1_reg[3][2] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData1_reg[3][2]_0 ),
        .O(\currentRdLineBuffer_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData1[5][7]_i_15 
       (.I0(lB_reg_r1_512_575_6_6_n_0),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_6_6_n_0),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_6_6_n_0),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData1[5][7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData1[5][7]_i_16 
       (.I0(lB_reg_r1_448_511_6_6_n_0),
        .I1(lB_reg_r1_384_447_6_6_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_6_6_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_6_6_n_0),
        .O(\mulData1[5][7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData1[5][7]_i_17 
       (.I0(lB_reg_r1_192_255_6_6_n_0),
        .I1(lB_reg_r1_128_191_6_6_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_6_6_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_6_6_n_0),
        .O(\mulData1[5][7]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData1[5][7]_i_5 
       (.I0(\mulData1[5][7]_i_15_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData1[5][7]_i_16_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData1[5][7]_i_17_n_0 ),
        .O(\rdPtr_reg[9]_2 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData1[5][8]_i_15 
       (.I0(lB_reg_r1_512_575_7_7_n_0),
        .I1(\rdPtr_reg_n_0_[6] ),
        .I2(lB_reg_r1_576_639_7_7_n_0),
        .I3(\rdPtr_reg_n_0_[7] ),
        .I4(lB_reg_r1_640_703_7_7_n_0),
        .I5(\rdPtr_reg_n_0_[8] ),
        .O(\mulData1[5][8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData1[5][8]_i_16 
       (.I0(lB_reg_r1_448_511_7_7_n_0),
        .I1(lB_reg_r1_384_447_7_7_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_320_383_7_7_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_256_319_7_7_n_0),
        .O(\mulData1[5][8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData1[5][8]_i_17 
       (.I0(lB_reg_r1_192_255_7_7_n_0),
        .I1(lB_reg_r1_128_191_7_7_n_0),
        .I2(\rdPtr_reg_n_0_[7] ),
        .I3(lB_reg_r1_64_127_7_7_n_0),
        .I4(\rdPtr_reg_n_0_[6] ),
        .I5(lB_reg_r1_0_63_7_7_n_0),
        .O(\mulData1[5][8]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mulData1[5][8]_i_5 
       (.I0(\mulData1[5][8]_i_15_n_0 ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\mulData1[5][8]_i_16_n_0 ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\mulData1[5][8]_i_17_n_0 ),
        .O(\rdPtr_reg[9]_7 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \mulData1[6][5]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_3 [2]),
        .I1(\currentRdLineBuffer_reg[1]_3 [1]),
        .I2(out_data[0]),
        .I3(out_data[1]),
        .I4(out_data[2]),
        .I5(out_data[3]),
        .O(\currentRdLineBuffer_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mulData1[6][6]_i_1 
       (.I0(\currentRdLineBuffer_reg[1]_0 ),
        .I1(\mulData1_reg[6][6] ),
        .O(\currentRdLineBuffer_reg[1] [1]));
  LUT6 #(
    .INIT(64'h3355000F3355FF0F)) 
    \mulData1[6][9]_i_4 
       (.I0(\rdPtr_reg[8]_4 ),
        .I1(\mulData1_reg[6][6]_0 ),
        .I2(\mulData1_reg[6][6]_1 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data02_out[4]),
        .O(\currentRdLineBuffer_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[0][0]_i_10 
       (.I0(\mulData2[0][0]_i_24_n_0 ),
        .I1(\mulData2[0][0]_i_25_n_0 ),
        .I2(\mulData2[0][9]_i_27_n_0 ),
        .I3(\mulData2[0][0]_i_26_n_0 ),
        .I4(\mulData2[0][0]_i_27_n_0 ),
        .I5(\mulData2[0][0]_i_28_n_0 ),
        .O(\mulData2[0][0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[0][0]_i_11 
       (.I0(lB_reg_r3_512_575_0_2_n_0),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_576_639_0_2_n_0),
        .I3(\mulData2[0][0]_i_27_n_0 ),
        .I4(lB_reg_r3_640_703_0_2_n_0),
        .I5(\mulData2[0][9]_i_27_n_0 ),
        .O(\mulData2[0][0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData2[0][0]_i_24 
       (.I0(lB_reg_r3_448_511_0_2_n_0),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_384_447_0_2_n_0),
        .O(\mulData2[0][0]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData2[0][0]_i_25 
       (.I0(lB_reg_r3_320_383_0_2_n_0),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_256_319_0_2_n_0),
        .O(\mulData2[0][0]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData2[0][0]_i_26 
       (.I0(lB_reg_r3_192_255_0_2_n_0),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_128_191_0_2_n_0),
        .O(\mulData2[0][0]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mulData2[0][0]_i_27 
       (.I0(\rdPtr[7]_i_2__2_n_0 ),
        .I1(\rdPtr_reg_n_0_[7] ),
        .O(\mulData2[0][0]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mulData2[0][0]_i_28 
       (.I0(lB_reg_r3_64_127_0_2_n_0),
        .I1(\mulData2[0][0]_i_29_n_0 ),
        .I2(lB_reg_r3_0_63_0_2_n_0),
        .O(\mulData2[0][0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \mulData2[0][0]_i_29 
       (.I0(\rdPtr_reg_n_0_[5] ),
        .I1(\rdPtr_reg_n_0_[3] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[2] ),
        .I4(\rdPtr_reg_n_0_[4] ),
        .I5(\rdPtr_reg_n_0_[6] ),
        .O(\mulData2[0][0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'hC6CC)) 
    \mulData2[0][0]_i_9 
       (.I0(\rdPtr_reg_n_0_[8] ),
        .I1(\rdPtr_reg_n_0_[9] ),
        .I2(\rdPtr[7]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[7] ),
        .O(\mulData2[0][0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[0][9]_i_12 
       (.I0(\mulData2[0][9]_i_38_n_0 ),
        .I1(\mulData2[0][0]_i_9_n_0 ),
        .I2(\mulData2[0][9]_i_39_n_0 ),
        .I3(\mulData2[0][9]_i_27_n_0 ),
        .I4(\mulData2[0][9]_i_40_n_0 ),
        .O(\rdPtr_reg[8]_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[0][9]_i_25 
       (.I0(lB_reg_r3_640_703_7_7_n_0),
        .I1(\mulData2[0][0]_i_27_n_0 ),
        .I2(lB_reg_r3_576_639_7_7_n_0),
        .I3(\mulData2[0][0]_i_29_n_0 ),
        .I4(lB_reg_r3_512_575_7_7_n_0),
        .O(\mulData2[0][9]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[0][9]_i_26 
       (.I0(lB_reg_r3_448_511_7_7_n_0),
        .I1(lB_reg_r3_384_447_7_7_n_0),
        .I2(\mulData2[0][0]_i_27_n_0 ),
        .I3(lB_reg_r3_320_383_7_7_n_0),
        .I4(\mulData2[0][0]_i_29_n_0 ),
        .I5(lB_reg_r3_256_319_7_7_n_0),
        .O(\mulData2[0][9]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \mulData2[0][9]_i_27 
       (.I0(\rdPtr_reg_n_0_[7] ),
        .I1(\rdPtr[7]_i_2__2_n_0 ),
        .I2(\rdPtr_reg_n_0_[8] ),
        .O(\mulData2[0][9]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[0][9]_i_28 
       (.I0(lB_reg_r3_192_255_7_7_n_0),
        .I1(lB_reg_r3_128_191_7_7_n_0),
        .I2(\mulData2[0][0]_i_27_n_0 ),
        .I3(lB_reg_r3_64_127_7_7_n_0),
        .I4(\mulData2[0][0]_i_29_n_0 ),
        .I5(lB_reg_r3_0_63_7_7_n_0),
        .O(\mulData2[0][9]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[0][9]_i_38 
       (.I0(lB_reg_r3_640_703_6_6_n_0),
        .I1(\mulData2[0][0]_i_27_n_0 ),
        .I2(lB_reg_r3_576_639_6_6_n_0),
        .I3(\mulData2[0][0]_i_29_n_0 ),
        .I4(lB_reg_r3_512_575_6_6_n_0),
        .O(\mulData2[0][9]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[0][9]_i_39 
       (.I0(lB_reg_r3_448_511_6_6_n_0),
        .I1(lB_reg_r3_384_447_6_6_n_0),
        .I2(\mulData2[0][0]_i_27_n_0 ),
        .I3(lB_reg_r3_320_383_6_6_n_0),
        .I4(\mulData2[0][0]_i_29_n_0 ),
        .I5(lB_reg_r3_256_319_6_6_n_0),
        .O(\mulData2[0][9]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[0][9]_i_40 
       (.I0(lB_reg_r3_192_255_6_6_n_0),
        .I1(lB_reg_r3_128_191_6_6_n_0),
        .I2(\mulData2[0][0]_i_27_n_0 ),
        .I3(lB_reg_r3_64_127_6_6_n_0),
        .I4(\mulData2[0][0]_i_29_n_0 ),
        .I5(lB_reg_r3_0_63_6_6_n_0),
        .O(\mulData2[0][9]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[0][9]_i_8 
       (.I0(\mulData2[0][9]_i_25_n_0 ),
        .I1(\mulData2[0][0]_i_9_n_0 ),
        .I2(\mulData2[0][9]_i_26_n_0 ),
        .I3(\mulData2[0][9]_i_27_n_0 ),
        .I4(\mulData2[0][9]_i_28_n_0 ),
        .O(\rdPtr_reg[8]_7 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][1]_i_18 
       (.I0(lB_reg_r2_448_511_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_0_2_n_0),
        .O(\mulData2[7][1]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][1]_i_19 
       (.I0(lB_reg_r2_320_383_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_0_2_n_0),
        .O(\mulData2[7][1]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][1]_i_20 
       (.I0(lB_reg_r2_192_255_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_0_2_n_0),
        .O(\mulData2[7][1]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][1]_i_21 
       (.I0(lB_reg_r2_64_127_0_2_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_0_2_n_0),
        .O(\mulData2[7][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][1]_i_8 
       (.I0(\mulData2[7][1]_i_18_n_0 ),
        .I1(\mulData2[7][1]_i_19_n_0 ),
        .I2(\rdPtr[8]_i_1__2_n_0 ),
        .I3(\mulData2[7][1]_i_20_n_0 ),
        .I4(\mulData2[7][8]_i_23_n_0 ),
        .I5(\mulData2[7][1]_i_21_n_0 ),
        .O(\mulData2[7][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[7][1]_i_9 
       (.I0(lB_reg_r2_512_575_0_2_n_0),
        .I1(\rdPtr[6]_i_1__2_n_0 ),
        .I2(lB_reg_r2_576_639_0_2_n_0),
        .I3(\mulData2[7][8]_i_23_n_0 ),
        .I4(lB_reg_r2_640_703_0_2_n_0),
        .I5(\rdPtr[8]_i_1__2_n_0 ),
        .O(\mulData2[7][1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][2]_i_18 
       (.I0(lB_reg_r2_448_511_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_0_2_n_1),
        .O(\mulData2[7][2]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][2]_i_19 
       (.I0(lB_reg_r2_320_383_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_0_2_n_1),
        .O(\mulData2[7][2]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][2]_i_20 
       (.I0(lB_reg_r2_192_255_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_0_2_n_1),
        .O(\mulData2[7][2]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][2]_i_21 
       (.I0(lB_reg_r2_64_127_0_2_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_0_2_n_1),
        .O(\mulData2[7][2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][2]_i_8 
       (.I0(\mulData2[7][2]_i_18_n_0 ),
        .I1(\mulData2[7][2]_i_19_n_0 ),
        .I2(\rdPtr[8]_i_1__2_n_0 ),
        .I3(\mulData2[7][2]_i_20_n_0 ),
        .I4(\mulData2[7][8]_i_23_n_0 ),
        .I5(\mulData2[7][2]_i_21_n_0 ),
        .O(\mulData2[7][2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[7][2]_i_9 
       (.I0(lB_reg_r2_512_575_0_2_n_1),
        .I1(\rdPtr[6]_i_1__2_n_0 ),
        .I2(lB_reg_r2_576_639_0_2_n_1),
        .I3(\mulData2[7][8]_i_23_n_0 ),
        .I4(lB_reg_r2_640_703_0_2_n_1),
        .I5(\rdPtr[8]_i_1__2_n_0 ),
        .O(\mulData2[7][2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \mulData2[7][3]_i_1 
       (.I0(\rdPtr_reg[0]_0 ),
        .I1(out_data00_out[0]),
        .I2(\mulData2_reg[7][3] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData2_reg[7][3]_0 ),
        .O(\currentRdLineBuffer_reg[1]_4 [1]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][3]_i_14 
       (.I0(lB_reg_r2_448_511_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_0_2_n_2),
        .O(\mulData2[7][3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][3]_i_15 
       (.I0(lB_reg_r2_320_383_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_0_2_n_2),
        .O(\mulData2[7][3]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][3]_i_16 
       (.I0(lB_reg_r2_192_255_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_0_2_n_2),
        .O(\mulData2[7][3]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][3]_i_17 
       (.I0(lB_reg_r2_64_127_0_2_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_0_2_n_2),
        .O(\mulData2[7][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][3]_i_6 
       (.I0(\mulData2[7][3]_i_14_n_0 ),
        .I1(\mulData2[7][3]_i_15_n_0 ),
        .I2(\rdPtr[8]_i_1__2_n_0 ),
        .I3(\mulData2[7][3]_i_16_n_0 ),
        .I4(\mulData2[7][8]_i_23_n_0 ),
        .I5(\mulData2[7][3]_i_17_n_0 ),
        .O(\mulData2[7][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[7][3]_i_7 
       (.I0(lB_reg_r2_512_575_0_2_n_2),
        .I1(\rdPtr[6]_i_1__2_n_0 ),
        .I2(lB_reg_r2_576_639_0_2_n_2),
        .I3(\mulData2[7][8]_i_23_n_0 ),
        .I4(lB_reg_r2_640_703_0_2_n_2),
        .I5(\rdPtr[8]_i_1__2_n_0 ),
        .O(\mulData2[7][3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][4]_i_18 
       (.I0(lB_reg_r2_448_511_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_3_5_n_0),
        .O(\mulData2[7][4]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][4]_i_19 
       (.I0(lB_reg_r2_320_383_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_3_5_n_0),
        .O(\mulData2[7][4]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][4]_i_20 
       (.I0(lB_reg_r2_192_255_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_3_5_n_0),
        .O(\mulData2[7][4]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][4]_i_21 
       (.I0(lB_reg_r2_64_127_3_5_n_0),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_3_5_n_0),
        .O(\mulData2[7][4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][4]_i_8 
       (.I0(\mulData2[7][4]_i_18_n_0 ),
        .I1(\mulData2[7][4]_i_19_n_0 ),
        .I2(\rdPtr[8]_i_1__2_n_0 ),
        .I3(\mulData2[7][4]_i_20_n_0 ),
        .I4(\mulData2[7][8]_i_23_n_0 ),
        .I5(\mulData2[7][4]_i_21_n_0 ),
        .O(\mulData2[7][4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[7][4]_i_9 
       (.I0(lB_reg_r2_512_575_3_5_n_0),
        .I1(\rdPtr[6]_i_1__2_n_0 ),
        .I2(lB_reg_r2_576_639_3_5_n_0),
        .I3(\mulData2[7][8]_i_23_n_0 ),
        .I4(lB_reg_r2_640_703_3_5_n_0),
        .I5(\rdPtr[8]_i_1__2_n_0 ),
        .O(\mulData2[7][4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \mulData2[7][5]_i_1 
       (.I0(\rdPtr_reg[0]_1 ),
        .I1(out_data00_out[1]),
        .I2(\mulData2_reg[7][5] ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(\mulData2_reg[7][5]_0 ),
        .O(\currentRdLineBuffer_reg[1]_4 [2]));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][5]_i_14 
       (.I0(lB_reg_r2_448_511_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_3_5_n_1),
        .O(\mulData2[7][5]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][5]_i_15 
       (.I0(lB_reg_r2_320_383_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_3_5_n_1),
        .O(\mulData2[7][5]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][5]_i_16 
       (.I0(lB_reg_r2_192_255_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_3_5_n_1),
        .O(\mulData2[7][5]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][5]_i_17 
       (.I0(lB_reg_r2_64_127_3_5_n_1),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_3_5_n_1),
        .O(\mulData2[7][5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][5]_i_6 
       (.I0(\mulData2[7][5]_i_14_n_0 ),
        .I1(\mulData2[7][5]_i_15_n_0 ),
        .I2(\rdPtr[8]_i_1__2_n_0 ),
        .I3(\mulData2[7][5]_i_16_n_0 ),
        .I4(\mulData2[7][8]_i_23_n_0 ),
        .I5(\mulData2[7][5]_i_17_n_0 ),
        .O(\mulData2[7][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[7][5]_i_7 
       (.I0(lB_reg_r2_512_575_3_5_n_1),
        .I1(\rdPtr[6]_i_1__2_n_0 ),
        .I2(lB_reg_r2_576_639_3_5_n_1),
        .I3(\mulData2[7][8]_i_23_n_0 ),
        .I4(lB_reg_r2_640_703_3_5_n_1),
        .I5(\rdPtr[8]_i_1__2_n_0 ),
        .O(\mulData2[7][5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][6]_i_18 
       (.I0(lB_reg_r2_448_511_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_384_447_3_5_n_2),
        .O(\mulData2[7][6]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][6]_i_19 
       (.I0(lB_reg_r2_320_383_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_256_319_3_5_n_2),
        .O(\mulData2[7][6]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][6]_i_20 
       (.I0(lB_reg_r2_192_255_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_128_191_3_5_n_2),
        .O(\mulData2[7][6]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEFBA208)) 
    \mulData2[7][6]_i_21 
       (.I0(lB_reg_r2_64_127_3_5_n_2),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr[6]_i_2__2_n_0 ),
        .I3(\rdPtr_reg_n_0_[6] ),
        .I4(lB_reg_r2_0_63_3_5_n_2),
        .O(\mulData2[7][6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][6]_i_8 
       (.I0(\mulData2[7][6]_i_18_n_0 ),
        .I1(\mulData2[7][6]_i_19_n_0 ),
        .I2(\rdPtr[8]_i_1__2_n_0 ),
        .I3(\mulData2[7][6]_i_20_n_0 ),
        .I4(\mulData2[7][8]_i_23_n_0 ),
        .I5(\mulData2[7][6]_i_21_n_0 ),
        .O(\mulData2[7][6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mulData2[7][6]_i_9 
       (.I0(lB_reg_r2_512_575_3_5_n_2),
        .I1(\rdPtr[6]_i_1__2_n_0 ),
        .I2(lB_reg_r2_576_639_3_5_n_2),
        .I3(\mulData2[7][8]_i_23_n_0 ),
        .I4(lB_reg_r2_640_703_3_5_n_2),
        .I5(\rdPtr[8]_i_1__2_n_0 ),
        .O(\mulData2[7][6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \mulData2[7][7]_i_1 
       (.I0(\rdPtr_reg[0]_2 ),
        .I1(\mulData2_reg[7][7] ),
        .I2(\mulData2_reg[7][7]_0 ),
        .I3(currentRdLineBuffer[1]),
        .I4(currentRdLineBuffer[0]),
        .I5(out_data00_out[2]),
        .O(\currentRdLineBuffer_reg[1]_4 [3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[7][7]_i_2 
       (.I0(\mulData2[7][7]_i_6_n_0 ),
        .I1(\mulData2[7][8]_i_11_n_0 ),
        .I2(\mulData2[7][7]_i_7_n_0 ),
        .I3(\rdPtr[8]_i_1__2_n_0 ),
        .I4(\mulData2[7][7]_i_8_n_0 ),
        .O(\rdPtr_reg[0]_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[7][7]_i_6 
       (.I0(lB_reg_r2_640_703_6_6_n_0),
        .I1(\mulData2[7][8]_i_23_n_0 ),
        .I2(lB_reg_r2_576_639_6_6_n_0),
        .I3(\rdPtr[6]_i_1__2_n_0 ),
        .I4(lB_reg_r2_512_575_6_6_n_0),
        .O(\mulData2[7][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][7]_i_7 
       (.I0(lB_reg_r2_448_511_6_6_n_0),
        .I1(lB_reg_r2_384_447_6_6_n_0),
        .I2(\mulData2[7][8]_i_23_n_0 ),
        .I3(lB_reg_r2_320_383_6_6_n_0),
        .I4(\rdPtr[6]_i_1__2_n_0 ),
        .I5(lB_reg_r2_256_319_6_6_n_0),
        .O(\mulData2[7][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][7]_i_8 
       (.I0(lB_reg_r2_192_255_6_6_n_0),
        .I1(lB_reg_r2_128_191_6_6_n_0),
        .I2(\mulData2[7][8]_i_23_n_0 ),
        .I3(lB_reg_r2_64_127_6_6_n_0),
        .I4(\rdPtr[6]_i_1__2_n_0 ),
        .I5(lB_reg_r2_0_63_6_6_n_0),
        .O(\mulData2[7][7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[7][8]_i_10 
       (.I0(lB_reg_r2_640_703_7_7_n_0),
        .I1(\mulData2[7][8]_i_23_n_0 ),
        .I2(lB_reg_r2_576_639_7_7_n_0),
        .I3(\rdPtr[6]_i_1__2_n_0 ),
        .I4(lB_reg_r2_512_575_7_7_n_0),
        .O(\mulData2[7][8]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hBF40FF00)) 
    \mulData2[7][8]_i_11 
       (.I0(\rdPtr[7]_i_2__2_n_0 ),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr_reg_n_0_[8] ),
        .I3(\rdPtr_reg_n_0_[9] ),
        .I4(\rdPtr_reg_n_0_[7] ),
        .O(\mulData2[7][8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][8]_i_12 
       (.I0(lB_reg_r2_448_511_7_7_n_0),
        .I1(lB_reg_r2_384_447_7_7_n_0),
        .I2(\mulData2[7][8]_i_23_n_0 ),
        .I3(lB_reg_r2_320_383_7_7_n_0),
        .I4(\rdPtr[6]_i_1__2_n_0 ),
        .I5(lB_reg_r2_256_319_7_7_n_0),
        .O(\mulData2[7][8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mulData2[7][8]_i_13 
       (.I0(lB_reg_r2_192_255_7_7_n_0),
        .I1(lB_reg_r2_128_191_7_7_n_0),
        .I2(\mulData2[7][8]_i_23_n_0 ),
        .I3(lB_reg_r2_64_127_7_7_n_0),
        .I4(\rdPtr[6]_i_1__2_n_0 ),
        .I5(lB_reg_r2_0_63_7_7_n_0),
        .O(\mulData2[7][8]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \mulData2[7][8]_i_23 
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr[7]_i_2__2_n_0 ),
        .I2(\rdPtr_reg_n_0_[7] ),
        .O(\mulData2[7][8]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mulData2[7][8]_i_3 
       (.I0(\mulData2[7][8]_i_10_n_0 ),
        .I1(\mulData2[7][8]_i_11_n_0 ),
        .I2(\mulData2[7][8]_i_12_n_0 ),
        .I3(\rdPtr[8]_i_1__2_n_0 ),
        .I4(\mulData2[7][8]_i_13_n_0 ),
        .O(\rdPtr_reg[0]_7 ));
  MUXF7 \mulData2_reg[0][0]_i_3 
       (.I0(\mulData2[0][0]_i_10_n_0 ),
        .I1(\mulData2[0][0]_i_11_n_0 ),
        .O(\rdPtr_reg[8]_0 ),
        .S(\mulData2[0][0]_i_9_n_0 ));
  MUXF7 \mulData2_reg[7][1]_i_3 
       (.I0(\mulData2[7][1]_i_8_n_0 ),
        .I1(\mulData2[7][1]_i_9_n_0 ),
        .O(\rdPtr_reg[0]_3 ),
        .S(\mulData2[7][8]_i_11_n_0 ));
  MUXF7 \mulData2_reg[7][2]_i_3 
       (.I0(\mulData2[7][2]_i_8_n_0 ),
        .I1(\mulData2[7][2]_i_9_n_0 ),
        .O(\rdPtr_reg[0]_4 ),
        .S(\mulData2[7][8]_i_11_n_0 ));
  MUXF7 \mulData2_reg[7][3]_i_2 
       (.I0(\mulData2[7][3]_i_6_n_0 ),
        .I1(\mulData2[7][3]_i_7_n_0 ),
        .O(\rdPtr_reg[0]_0 ),
        .S(\mulData2[7][8]_i_11_n_0 ));
  MUXF7 \mulData2_reg[7][4]_i_3 
       (.I0(\mulData2[7][4]_i_8_n_0 ),
        .I1(\mulData2[7][4]_i_9_n_0 ),
        .O(\rdPtr_reg[0]_5 ),
        .S(\mulData2[7][8]_i_11_n_0 ));
  MUXF7 \mulData2_reg[7][5]_i_2 
       (.I0(\mulData2[7][5]_i_6_n_0 ),
        .I1(\mulData2[7][5]_i_7_n_0 ),
        .O(\rdPtr_reg[0]_1 ),
        .S(\mulData2[7][8]_i_11_n_0 ));
  MUXF7 \mulData2_reg[7][6]_i_3 
       (.I0(\mulData2[7][6]_i_8_n_0 ),
        .I1(\mulData2[7][6]_i_9_n_0 ),
        .O(\rdPtr_reg[0]_6 ),
        .S(\mulData2[7][8]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \rdPtr[5]_i_1 
       (.I0(E),
        .I1(currentRdLineBuffer[1]),
        .I2(currentRdLineBuffer[0]),
        .O(lineBuffReadData));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \rdPtr[6]_i_1__2 
       (.I0(\rdPtr_reg_n_0_[0] ),
        .I1(\rdPtr[6]_i_2__2_n_0 ),
        .I2(\rdPtr_reg_n_0_[6] ),
        .O(\rdPtr[6]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rdPtr[6]_i_2__2 
       (.I0(\rdPtr_reg_n_0_[4] ),
        .I1(\rdPtr_reg_n_0_[2] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[3] ),
        .I4(\rdPtr_reg_n_0_[5] ),
        .O(\rdPtr[6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hBBBB4404)) 
    \rdPtr[7]_i_1__2 
       (.I0(\rdPtr[7]_i_2__2_n_0 ),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr_reg_n_0_[9] ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\rdPtr_reg_n_0_[7] ),
        .O(rdPtr__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rdPtr[7]_i_2__2 
       (.I0(\rdPtr_reg_n_0_[5] ),
        .I1(\rdPtr_reg_n_0_[3] ),
        .I2(\rdPtr_reg_n_0_[1] ),
        .I3(\rdPtr_reg_n_0_[2] ),
        .I4(\rdPtr_reg_n_0_[4] ),
        .I5(\rdPtr_reg_n_0_[6] ),
        .O(\rdPtr[7]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \rdPtr[8]_i_1__2 
       (.I0(\rdPtr_reg_n_0_[7] ),
        .I1(\rdPtr[7]_i_2__2_n_0 ),
        .I2(\rdPtr_reg_n_0_[0] ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .O(\rdPtr[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hB4F0F0B0)) 
    \rdPtr[9]_i_1__2 
       (.I0(\rdPtr[7]_i_2__2_n_0 ),
        .I1(\rdPtr_reg_n_0_[0] ),
        .I2(\rdPtr_reg_n_0_[9] ),
        .I3(\rdPtr_reg_n_0_[8] ),
        .I4(\rdPtr_reg_n_0_[7] ),
        .O(rdPtr__0[9]));
  (* ORIG_CELL_NAME = "rdPtr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[0] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[0]),
        .Q(\rdPtr_reg_n_0_[0] ),
        .R(SR));
  (* ORIG_CELL_NAME = "rdPtr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[0]_rep 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[0]),
        .Q(\rdPtr_reg[0]_rep_n_0 ),
        .R(SR));
  (* ORIG_CELL_NAME = "rdPtr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[0]_rep__0 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[0]),
        .Q(\rdPtr_reg[0]_rep__0_n_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[1] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[1]),
        .Q(\rdPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[2] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[2]),
        .Q(\rdPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[3] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[3]),
        .Q(\rdPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[4] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[4]),
        .Q(\rdPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[5] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[5]),
        .Q(\rdPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[6] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(\rdPtr[6]_i_1__2_n_0 ),
        .Q(\rdPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[7] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[7]),
        .Q(\rdPtr_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[8] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(\rdPtr[8]_i_1__2_n_0 ),
        .Q(\rdPtr_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rdPtr_reg[9] 
       (.C(s_axi_aclk),
        .CE(lineBuffReadData),
        .D(rdPtr__0[9]),
        .Q(\rdPtr_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wrPtr[0]_i_1__2 
       (.I0(\wrPtr_reg_n_0_[0] ),
        .O(wrPtr[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \wrPtr[10]_i_1 
       (.I0(gray_tvalid),
        .I1(currentWrLineBuffer[1]),
        .I2(currentWrLineBuffer[0]),
        .O(lineBuffDataValid));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \wrPtr[10]_i_2__2 
       (.I0(\wrPtr_reg_n_0_[9] ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr[10]_i_3__2_n_0 ),
        .I3(\wrPtr_reg_n_0_[8] ),
        .I4(\wrPtr_reg_n_0_[10] ),
        .O(wrPtr[10]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \wrPtr[10]_i_3__2 
       (.I0(\wrPtr_reg_n_0_[5] ),
        .I1(\wrPtr_reg_n_0_[3] ),
        .I2(\wrPtr[6]_i_2__2_n_0 ),
        .I3(\wrPtr_reg_n_0_[2] ),
        .I4(\wrPtr_reg_n_0_[4] ),
        .I5(\wrPtr_reg_n_0_[6] ),
        .O(\wrPtr[10]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wrPtr[1]_i_1__2 
       (.I0(\wrPtr_reg_n_0_[0] ),
        .I1(\wrPtr_reg_n_0_[1] ),
        .O(wrPtr[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wrPtr[2]_i_1__2 
       (.I0(\wrPtr_reg_n_0_[1] ),
        .I1(\wrPtr_reg_n_0_[0] ),
        .I2(\wrPtr_reg_n_0_[2] ),
        .O(wrPtr[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wrPtr[3]_i_1__2 
       (.I0(\wrPtr_reg_n_0_[2] ),
        .I1(\wrPtr_reg_n_0_[0] ),
        .I2(\wrPtr_reg_n_0_[1] ),
        .I3(\wrPtr_reg_n_0_[3] ),
        .O(wrPtr[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wrPtr[4]_i_1__2 
       (.I0(\wrPtr_reg_n_0_[3] ),
        .I1(\wrPtr_reg_n_0_[1] ),
        .I2(\wrPtr_reg_n_0_[0] ),
        .I3(\wrPtr_reg_n_0_[2] ),
        .I4(\wrPtr_reg_n_0_[4] ),
        .O(wrPtr[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wrPtr[5]_i_1__2 
       (.I0(\wrPtr_reg_n_0_[4] ),
        .I1(\wrPtr_reg_n_0_[2] ),
        .I2(\wrPtr_reg_n_0_[0] ),
        .I3(\wrPtr_reg_n_0_[1] ),
        .I4(\wrPtr_reg_n_0_[3] ),
        .I5(\wrPtr_reg_n_0_[5] ),
        .O(wrPtr[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wrPtr[6]_i_1__2 
       (.I0(\wrPtr_reg_n_0_[5] ),
        .I1(\wrPtr_reg_n_0_[3] ),
        .I2(\wrPtr[6]_i_2__2_n_0 ),
        .I3(\wrPtr_reg_n_0_[2] ),
        .I4(\wrPtr_reg_n_0_[4] ),
        .I5(\wrPtr_reg_n_0_[6] ),
        .O(wrPtr[6]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wrPtr[6]_i_2__2 
       (.I0(\wrPtr_reg_n_0_[0] ),
        .I1(\wrPtr_reg_n_0_[1] ),
        .O(\wrPtr[6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hAAAA5551)) 
    \wrPtr[7]_i_1__2 
       (.I0(\wrPtr[10]_i_3__2_n_0 ),
        .I1(\wrPtr_reg_n_0_[9] ),
        .I2(\wrPtr_reg_n_0_[8] ),
        .I3(\wrPtr_reg_n_0_[10] ),
        .I4(\wrPtr_reg_n_0_[7] ),
        .O(wrPtr[7]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \wrPtr[8]_i_1__2 
       (.I0(\wrPtr_reg_n_0_[7] ),
        .I1(\wrPtr[10]_i_3__2_n_0 ),
        .I2(\wrPtr_reg_n_0_[8] ),
        .O(wrPtr[8]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hB4B4F0E0)) 
    \wrPtr[9]_i_1__2 
       (.I0(\wrPtr[10]_i_3__2_n_0 ),
        .I1(\wrPtr_reg_n_0_[7] ),
        .I2(\wrPtr_reg_n_0_[9] ),
        .I3(\wrPtr_reg_n_0_[10] ),
        .I4(\wrPtr_reg_n_0_[8] ),
        .O(wrPtr[9]));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[0] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[0]),
        .Q(\wrPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[10] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[10]),
        .Q(\wrPtr_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[1] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[1]),
        .Q(\wrPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[2] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[2]),
        .Q(\wrPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[3] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[3]),
        .Q(\wrPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[4] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[4]),
        .Q(\wrPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[5] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[5]),
        .Q(\wrPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[6] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[6]),
        .Q(\wrPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[7] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[7]),
        .Q(\wrPtr_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[8] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[8]),
        .Q(\wrPtr_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrPtr_reg[9] 
       (.C(s_axi_aclk),
        .CE(lineBuffDataValid),
        .D(wrPtr[9]),
        .Q(\wrPtr_reg_n_0_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "rgb2gray" *) 
module base_axis_sobel_0_2_rgb2gray
   (gray_tvalid,
    \out_data_reg[23] ,
    \out_data_reg[23]_0 ,
    \out_data_reg[23]_1 ,
    \out_data_reg[21] ,
    O,
    \out_data_reg[7] ,
    CO,
    \out_data_reg[7]_0 ,
    \out_data_reg[13] ,
    \out_data_reg[15] ,
    \out_data_reg[15]_0 ,
    grayValid_reg_0,
    \grayPixel_reg[7]_0 ,
    E,
    s_axi_aclk,
    Q,
    grayPixel0_carry_i_3_0,
    multOp__25_carry_0,
    grayPixel0_carry__0_i_2_0,
    grayPixel0_carry__0_i_2_1,
    grayPixel0_carry__1_i_2_0,
    grayPixel0_carry__1_i_2_1,
    grayPixel0_carry_0,
    i___24_carry_i_1,
    grayPixel0_carry_1,
    S,
    grayPixel0_carry__0_0,
    grayPixel0_carry__0_1,
    grayPixel0_carry__1_0,
    grayPixel0_carry__1_1,
    grayPixel0__41_carry_0,
    \multOp_inferred__1/i___27_carry_0 ,
    i___27_carry__0_i_5,
    \grayPixel_reg[4]_0 ,
    \grayPixel_reg[4]_1 ,
    DI,
    \grayPixel_reg[7]_1 ,
    grayPixel0__41_carry__2_i_1_0,
    grayPixel0__41_carry_i_4_0,
    grayPixel0__41_carry__1_i_1_0,
    sobel_tvalid);
  output gray_tvalid;
  output [2:0]\out_data_reg[23] ;
  output [0:0]\out_data_reg[23]_0 ;
  output [0:0]\out_data_reg[23]_1 ;
  output [0:0]\out_data_reg[21] ;
  output [1:0]O;
  output [3:0]\out_data_reg[7] ;
  output [0:0]CO;
  output [0:0]\out_data_reg[7]_0 ;
  output [1:0]\out_data_reg[13] ;
  output [0:0]\out_data_reg[15] ;
  output [1:0]\out_data_reg[15]_0 ;
  output [0:0]grayValid_reg_0;
  output [7:0]\grayPixel_reg[7]_0 ;
  input [0:0]E;
  input s_axi_aclk;
  input [23:0]Q;
  input [2:0]grayPixel0_carry_i_3_0;
  input [2:0]multOp__25_carry_0;
  input [2:0]grayPixel0_carry__0_i_2_0;
  input [3:0]grayPixel0_carry__0_i_2_1;
  input [0:0]grayPixel0_carry__1_i_2_0;
  input [1:0]grayPixel0_carry__1_i_2_1;
  input [2:0]grayPixel0_carry_0;
  input [2:0]i___24_carry_i_1;
  input [1:0]grayPixel0_carry_1;
  input [3:0]S;
  input [3:0]grayPixel0_carry__0_0;
  input [3:0]grayPixel0_carry__0_1;
  input [0:0]grayPixel0_carry__1_0;
  input [1:0]grayPixel0_carry__1_1;
  input [2:0]grayPixel0__41_carry_0;
  input [3:0]\multOp_inferred__1/i___27_carry_0 ;
  input [1:0]i___27_carry__0_i_5;
  input [2:0]\grayPixel_reg[4]_0 ;
  input [3:0]\grayPixel_reg[4]_1 ;
  input [3:0]DI;
  input [3:0]\grayPixel_reg[7]_1 ;
  input [0:0]grayPixel0__41_carry__2_i_1_0;
  input [0:0]grayPixel0__41_carry_i_4_0;
  input [0:0]grayPixel0__41_carry__1_i_1_0;
  input sobel_tvalid;

  wire [0:0]CO;
  wire [14:1]C__1;
  wire [3:0]DI;
  wire [0:0]E;
  wire [1:0]O;
  wire [23:0]Q;
  wire [3:0]S;
  wire [2:0]grayPixel0__41_carry_0;
  wire grayPixel0__41_carry__0_i_1_n_0;
  wire grayPixel0__41_carry__0_i_2_n_0;
  wire grayPixel0__41_carry__0_i_3_n_0;
  wire grayPixel0__41_carry__0_i_4_n_0;
  wire grayPixel0__41_carry__0_n_0;
  wire grayPixel0__41_carry__0_n_1;
  wire grayPixel0__41_carry__0_n_2;
  wire grayPixel0__41_carry__0_n_3;
  wire [0:0]grayPixel0__41_carry__1_i_1_0;
  wire grayPixel0__41_carry__1_i_1_n_0;
  wire grayPixel0__41_carry__1_i_2_n_0;
  wire grayPixel0__41_carry__1_i_3_n_0;
  wire grayPixel0__41_carry__1_i_4_n_0;
  wire grayPixel0__41_carry__1_n_0;
  wire grayPixel0__41_carry__1_n_1;
  wire grayPixel0__41_carry__1_n_2;
  wire grayPixel0__41_carry__1_n_3;
  wire [0:0]grayPixel0__41_carry__2_i_1_0;
  wire grayPixel0__41_carry__2_i_1_n_0;
  wire grayPixel0__41_carry__2_i_2_n_0;
  wire grayPixel0__41_carry__2_i_3_n_0;
  wire grayPixel0__41_carry__2_n_2;
  wire grayPixel0__41_carry__2_n_3;
  wire grayPixel0__41_carry_i_1_n_0;
  wire grayPixel0__41_carry_i_2_n_0;
  wire grayPixel0__41_carry_i_3_n_0;
  wire [0:0]grayPixel0__41_carry_i_4_0;
  wire grayPixel0__41_carry_i_4_n_0;
  wire grayPixel0__41_carry_n_0;
  wire grayPixel0__41_carry_n_1;
  wire grayPixel0__41_carry_n_2;
  wire grayPixel0__41_carry_n_3;
  wire [2:0]grayPixel0_carry_0;
  wire [1:0]grayPixel0_carry_1;
  wire [3:0]grayPixel0_carry__0_0;
  wire [3:0]grayPixel0_carry__0_1;
  wire grayPixel0_carry__0_i_1_n_0;
  wire [2:0]grayPixel0_carry__0_i_2_0;
  wire [3:0]grayPixel0_carry__0_i_2_1;
  wire grayPixel0_carry__0_i_2_n_0;
  wire grayPixel0_carry__0_i_3_n_0;
  wire grayPixel0_carry__0_i_4_n_0;
  wire grayPixel0_carry__0_n_0;
  wire grayPixel0_carry__0_n_1;
  wire grayPixel0_carry__0_n_2;
  wire grayPixel0_carry__0_n_3;
  wire [0:0]grayPixel0_carry__1_0;
  wire [1:0]grayPixel0_carry__1_1;
  wire grayPixel0_carry__1_i_1_n_0;
  wire [0:0]grayPixel0_carry__1_i_2_0;
  wire [1:0]grayPixel0_carry__1_i_2_1;
  wire grayPixel0_carry__1_i_2_n_0;
  wire grayPixel0_carry__1_i_3_n_0;
  wire grayPixel0_carry__1_i_4_n_0;
  wire grayPixel0_carry__1_n_0;
  wire grayPixel0_carry__1_n_1;
  wire grayPixel0_carry__1_n_2;
  wire grayPixel0_carry__1_n_3;
  wire grayPixel0_carry__2_i_2_n_0;
  wire grayPixel0_carry__2_n_0;
  wire grayPixel0_carry__2_n_2;
  wire grayPixel0_carry__2_n_3;
  wire grayPixel0_carry_i_1_n_0;
  wire grayPixel0_carry_i_2_n_0;
  wire [2:0]grayPixel0_carry_i_3_0;
  wire grayPixel0_carry_i_3_n_0;
  wire grayPixel0_carry_n_0;
  wire grayPixel0_carry_n_1;
  wire grayPixel0_carry_n_2;
  wire grayPixel0_carry_n_3;
  wire [2:0]\grayPixel_reg[4]_0 ;
  wire [3:0]\grayPixel_reg[4]_1 ;
  wire [7:0]\grayPixel_reg[7]_0 ;
  wire [3:0]\grayPixel_reg[7]_1 ;
  wire [0:0]grayValid_reg_0;
  wire gray_tvalid;
  wire [2:0]i___24_carry_i_1;
  wire i___24_carry_i_3_n_0;
  wire [1:0]i___27_carry__0_i_5;
  wire i___27_carry_i_1_n_0;
  wire i___27_carry_i_2_n_0;
  wire i___27_carry_i_3_n_0;
  wire [15:1]multOp;
  wire [2:0]multOp__25_carry_0;
  wire multOp__25_carry__0_n_0;
  wire multOp__25_carry__0_n_1;
  wire multOp__25_carry__0_n_2;
  wire multOp__25_carry__0_n_3;
  wire multOp__25_carry__0_n_4;
  wire multOp__25_carry__0_n_5;
  wire multOp__25_carry__0_n_6;
  wire multOp__25_carry__0_n_7;
  wire multOp__25_carry__1_n_1;
  wire multOp__25_carry__1_n_2;
  wire multOp__25_carry__1_n_3;
  wire multOp__25_carry__1_n_4;
  wire multOp__25_carry__1_n_5;
  wire multOp__25_carry__1_n_6;
  wire multOp__25_carry__1_n_7;
  wire multOp__25_carry_i_1_n_0;
  wire multOp__25_carry_i_2_n_0;
  wire multOp__25_carry_i_3_n_0;
  wire multOp__25_carry_n_0;
  wire multOp__25_carry_n_1;
  wire multOp__25_carry_n_2;
  wire multOp__25_carry_n_3;
  wire multOp__25_carry_n_4;
  wire multOp__25_carry_n_5;
  wire multOp__25_carry_n_6;
  wire multOp__25_carry_n_7;
  wire multOp_carry__0_n_0;
  wire multOp_carry__0_n_1;
  wire multOp_carry__0_n_2;
  wire multOp_carry__0_n_3;
  wire multOp_carry__0_n_7;
  wire multOp_carry_n_0;
  wire multOp_carry_n_1;
  wire multOp_carry_n_2;
  wire multOp_carry_n_3;
  wire multOp_carry_n_4;
  wire multOp_carry_n_5;
  wire multOp_carry_n_6;
  wire multOp_carry_n_7;
  wire \multOp_inferred__0/i___24_carry__0_n_0 ;
  wire \multOp_inferred__0/i___24_carry__0_n_1 ;
  wire \multOp_inferred__0/i___24_carry__0_n_2 ;
  wire \multOp_inferred__0/i___24_carry__0_n_3 ;
  wire \multOp_inferred__0/i___24_carry__0_n_4 ;
  wire \multOp_inferred__0/i___24_carry__0_n_5 ;
  wire \multOp_inferred__0/i___24_carry__0_n_6 ;
  wire \multOp_inferred__0/i___24_carry__0_n_7 ;
  wire \multOp_inferred__0/i___24_carry__1_n_3 ;
  wire \multOp_inferred__0/i___24_carry__1_n_6 ;
  wire \multOp_inferred__0/i___24_carry__1_n_7 ;
  wire \multOp_inferred__0/i___24_carry_n_0 ;
  wire \multOp_inferred__0/i___24_carry_n_1 ;
  wire \multOp_inferred__0/i___24_carry_n_2 ;
  wire \multOp_inferred__0/i___24_carry_n_3 ;
  wire \multOp_inferred__0/i___24_carry_n_4 ;
  wire \multOp_inferred__0/i___24_carry_n_5 ;
  wire \multOp_inferred__0/i___24_carry_n_6 ;
  wire \multOp_inferred__0/i___24_carry_n_7 ;
  wire \multOp_inferred__0/i__carry__0_n_0 ;
  wire \multOp_inferred__0/i__carry__0_n_1 ;
  wire \multOp_inferred__0/i__carry__0_n_2 ;
  wire \multOp_inferred__0/i__carry__0_n_3 ;
  wire \multOp_inferred__0/i__carry_n_0 ;
  wire \multOp_inferred__0/i__carry_n_1 ;
  wire \multOp_inferred__0/i__carry_n_2 ;
  wire \multOp_inferred__0/i__carry_n_3 ;
  wire \multOp_inferred__0/i__carry_n_6 ;
  wire \multOp_inferred__0/i__carry_n_7 ;
  wire [3:0]\multOp_inferred__1/i___27_carry_0 ;
  wire \multOp_inferred__1/i___27_carry__0_n_0 ;
  wire \multOp_inferred__1/i___27_carry__0_n_1 ;
  wire \multOp_inferred__1/i___27_carry__0_n_2 ;
  wire \multOp_inferred__1/i___27_carry__0_n_3 ;
  wire \multOp_inferred__1/i___27_carry__1_n_0 ;
  wire \multOp_inferred__1/i___27_carry__1_n_1 ;
  wire \multOp_inferred__1/i___27_carry__1_n_2 ;
  wire \multOp_inferred__1/i___27_carry__1_n_3 ;
  wire \multOp_inferred__1/i___27_carry_n_0 ;
  wire \multOp_inferred__1/i___27_carry_n_1 ;
  wire \multOp_inferred__1/i___27_carry_n_2 ;
  wire \multOp_inferred__1/i___27_carry_n_3 ;
  wire \multOp_inferred__1/i__carry__0_n_0 ;
  wire \multOp_inferred__1/i__carry__0_n_1 ;
  wire \multOp_inferred__1/i__carry__0_n_2 ;
  wire \multOp_inferred__1/i__carry__0_n_3 ;
  wire \multOp_inferred__1/i__carry__0_n_6 ;
  wire \multOp_inferred__1/i__carry__0_n_7 ;
  wire \multOp_inferred__1/i__carry__1_n_3 ;
  wire \multOp_inferred__1/i__carry_n_0 ;
  wire \multOp_inferred__1/i__carry_n_1 ;
  wire \multOp_inferred__1/i__carry_n_2 ;
  wire \multOp_inferred__1/i__carry_n_3 ;
  wire \multOp_inferred__1/i__carry_n_4 ;
  wire \multOp_inferred__1/i__carry_n_5 ;
  wire [1:0]\out_data_reg[13] ;
  wire [0:0]\out_data_reg[15] ;
  wire [1:0]\out_data_reg[15]_0 ;
  wire [0:0]\out_data_reg[21] ;
  wire [2:0]\out_data_reg[23] ;
  wire [0:0]\out_data_reg[23]_0 ;
  wire [0:0]\out_data_reg[23]_1 ;
  wire [3:0]\out_data_reg[7] ;
  wire [0:0]\out_data_reg[7]_0 ;
  wire [7:0]p_0_in;
  wire s_axi_aclk;
  wire sobel_tvalid;
  wire [3:0]NLW_grayPixel0__41_carry_O_UNCONNECTED;
  wire [2:0]NLW_grayPixel0__41_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_grayPixel0__41_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_grayPixel0__41_carry__2_O_UNCONNECTED;
  wire [0:0]NLW_grayPixel0_carry_O_UNCONNECTED;
  wire [2:2]NLW_grayPixel0_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_grayPixel0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_multOp_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_multOp_carry__1_O_UNCONNECTED;
  wire [3:1]\NLW_multOp_inferred__0/i___24_carry__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_multOp_inferred__0/i___24_carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_multOp_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_multOp_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_multOp_inferred__1/i___27_carry__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_multOp_inferred__1/i___27_carry__2_O_UNCONNECTED ;
  wire [3:1]\NLW_multOp_inferred__1/i__carry__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_multOp_inferred__1/i__carry__1_O_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 grayPixel0__41_carry
       (.CI(1'b0),
        .CO({grayPixel0__41_carry_n_0,grayPixel0__41_carry_n_1,grayPixel0__41_carry_n_2,grayPixel0__41_carry_n_3}),
        .CYINIT(1'b0),
        .DI(multOp[4:1]),
        .O(NLW_grayPixel0__41_carry_O_UNCONNECTED[3:0]),
        .S({grayPixel0__41_carry_i_1_n_0,grayPixel0__41_carry_i_2_n_0,grayPixel0__41_carry_i_3_n_0,grayPixel0__41_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 grayPixel0__41_carry__0
       (.CI(grayPixel0__41_carry_n_0),
        .CO({grayPixel0__41_carry__0_n_0,grayPixel0__41_carry__0_n_1,grayPixel0__41_carry__0_n_2,grayPixel0__41_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(multOp[8:5]),
        .O({p_0_in[0],NLW_grayPixel0__41_carry__0_O_UNCONNECTED[2:0]}),
        .S({grayPixel0__41_carry__0_i_1_n_0,grayPixel0__41_carry__0_i_2_n_0,grayPixel0__41_carry__0_i_3_n_0,grayPixel0__41_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry__0_i_1
       (.I0(multOp[8]),
        .I1(C__1[8]),
        .O(grayPixel0__41_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry__0_i_2
       (.I0(multOp[7]),
        .I1(C__1[7]),
        .O(grayPixel0__41_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry__0_i_3
       (.I0(multOp[6]),
        .I1(C__1[6]),
        .O(grayPixel0__41_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry__0_i_4
       (.I0(multOp[5]),
        .I1(C__1[5]),
        .O(grayPixel0__41_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 grayPixel0__41_carry__1
       (.CI(grayPixel0__41_carry__0_n_0),
        .CO({grayPixel0__41_carry__1_n_0,grayPixel0__41_carry__1_n_1,grayPixel0__41_carry__1_n_2,grayPixel0__41_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(multOp[12:9]),
        .O(p_0_in[4:1]),
        .S({grayPixel0__41_carry__1_i_1_n_0,grayPixel0__41_carry__1_i_2_n_0,grayPixel0__41_carry__1_i_3_n_0,grayPixel0__41_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry__1_i_1
       (.I0(multOp[12]),
        .I1(C__1[12]),
        .O(grayPixel0__41_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry__1_i_2
       (.I0(multOp[11]),
        .I1(C__1[11]),
        .O(grayPixel0__41_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry__1_i_3
       (.I0(multOp[10]),
        .I1(C__1[10]),
        .O(grayPixel0__41_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry__1_i_4
       (.I0(multOp[9]),
        .I1(C__1[9]),
        .O(grayPixel0__41_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 grayPixel0__41_carry__2
       (.CI(grayPixel0__41_carry__1_n_0),
        .CO({NLW_grayPixel0__41_carry__2_CO_UNCONNECTED[3:2],grayPixel0__41_carry__2_n_2,grayPixel0__41_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,multOp[14:13]}),
        .O({NLW_grayPixel0__41_carry__2_O_UNCONNECTED[3],p_0_in[7:5]}),
        .S({1'b0,grayPixel0__41_carry__2_i_1_n_0,grayPixel0__41_carry__2_i_2_n_0,grayPixel0__41_carry__2_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry__2_i_1
       (.I0(multOp[15]),
        .I1(grayPixel0_carry__2_n_0),
        .O(grayPixel0__41_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry__2_i_2
       (.I0(multOp[14]),
        .I1(C__1[14]),
        .O(grayPixel0__41_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry__2_i_3
       (.I0(multOp[13]),
        .I1(C__1[13]),
        .O(grayPixel0__41_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry_i_1
       (.I0(multOp[4]),
        .I1(C__1[4]),
        .O(grayPixel0__41_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry_i_2
       (.I0(multOp[3]),
        .I1(C__1[3]),
        .O(grayPixel0__41_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry_i_3
       (.I0(multOp[2]),
        .I1(C__1[2]),
        .O(grayPixel0__41_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0__41_carry_i_4
       (.I0(multOp[1]),
        .I1(C__1[1]),
        .O(grayPixel0__41_carry_i_4_n_0));
  CARRY4 grayPixel0_carry
       (.CI(1'b0),
        .CO({grayPixel0_carry_n_0,grayPixel0_carry_n_1,grayPixel0_carry_n_2,grayPixel0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\multOp_inferred__0/i___24_carry_n_7 ,\multOp_inferred__0/i__carry_n_6 ,\multOp_inferred__0/i__carry_n_7 ,Q[0]}),
        .O({C__1[3:1],NLW_grayPixel0_carry_O_UNCONNECTED[0]}),
        .S({grayPixel0_carry_i_1_n_0,grayPixel0_carry_i_2_n_0,grayPixel0_carry_i_3_n_0,grayPixel0__41_carry_i_4_0}));
  CARRY4 grayPixel0_carry__0
       (.CI(grayPixel0_carry_n_0),
        .CO({grayPixel0_carry__0_n_0,grayPixel0_carry__0_n_1,grayPixel0_carry__0_n_2,grayPixel0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\multOp_inferred__0/i___24_carry__0_n_7 ,\multOp_inferred__0/i___24_carry_n_4 ,\multOp_inferred__0/i___24_carry_n_5 ,\multOp_inferred__0/i___24_carry_n_6 }),
        .O(C__1[7:4]),
        .S({grayPixel0_carry__0_i_1_n_0,grayPixel0_carry__0_i_2_n_0,grayPixel0_carry__0_i_3_n_0,grayPixel0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry__0_i_1
       (.I0(\multOp_inferred__0/i___24_carry__0_n_7 ),
        .I1(multOp__25_carry__0_n_6),
        .O(grayPixel0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry__0_i_2
       (.I0(\multOp_inferred__0/i___24_carry_n_4 ),
        .I1(multOp__25_carry__0_n_7),
        .O(grayPixel0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry__0_i_3
       (.I0(\multOp_inferred__0/i___24_carry_n_5 ),
        .I1(multOp__25_carry_n_4),
        .O(grayPixel0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry__0_i_4
       (.I0(\multOp_inferred__0/i___24_carry_n_6 ),
        .I1(multOp__25_carry_n_5),
        .O(grayPixel0_carry__0_i_4_n_0));
  CARRY4 grayPixel0_carry__1
       (.CI(grayPixel0_carry__0_n_0),
        .CO({grayPixel0_carry__1_n_0,grayPixel0_carry__1_n_1,grayPixel0_carry__1_n_2,grayPixel0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\multOp_inferred__0/i___24_carry__1_n_7 ,\multOp_inferred__0/i___24_carry__0_n_4 ,\multOp_inferred__0/i___24_carry__0_n_5 ,\multOp_inferred__0/i___24_carry__0_n_6 }),
        .O(C__1[11:8]),
        .S({grayPixel0_carry__1_i_1_n_0,grayPixel0_carry__1_i_2_n_0,grayPixel0_carry__1_i_3_n_0,grayPixel0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry__1_i_1
       (.I0(\multOp_inferred__0/i___24_carry__1_n_7 ),
        .I1(multOp__25_carry__1_n_6),
        .O(grayPixel0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry__1_i_2
       (.I0(\multOp_inferred__0/i___24_carry__0_n_4 ),
        .I1(multOp__25_carry__1_n_7),
        .O(grayPixel0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry__1_i_3
       (.I0(\multOp_inferred__0/i___24_carry__0_n_5 ),
        .I1(multOp__25_carry__0_n_4),
        .O(grayPixel0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry__1_i_4
       (.I0(\multOp_inferred__0/i___24_carry__0_n_6 ),
        .I1(multOp__25_carry__0_n_5),
        .O(grayPixel0_carry__1_i_4_n_0));
  CARRY4 grayPixel0_carry__2
       (.CI(grayPixel0_carry__1_n_0),
        .CO({grayPixel0_carry__2_n_0,NLW_grayPixel0_carry__2_CO_UNCONNECTED[2],grayPixel0_carry__2_n_2,grayPixel0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\multOp_inferred__0/i___24_carry__1_n_6 }),
        .O({NLW_grayPixel0_carry__2_O_UNCONNECTED[3],C__1[14:12]}),
        .S({1'b1,grayPixel0__41_carry__1_i_1_0,multOp__25_carry__1_n_4,grayPixel0_carry__2_i_2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry__2_i_2
       (.I0(\multOp_inferred__0/i___24_carry__1_n_6 ),
        .I1(multOp__25_carry__1_n_5),
        .O(grayPixel0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry_i_1
       (.I0(\multOp_inferred__0/i___24_carry_n_7 ),
        .I1(multOp__25_carry_n_6),
        .O(grayPixel0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry_i_2
       (.I0(\multOp_inferred__0/i__carry_n_6 ),
        .I1(multOp__25_carry_n_7),
        .O(grayPixel0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    grayPixel0_carry_i_3
       (.I0(\multOp_inferred__0/i__carry_n_7 ),
        .I1(multOp_carry_n_7),
        .O(grayPixel0_carry_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \grayPixel_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(\grayPixel_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grayPixel_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(\grayPixel_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grayPixel_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(\grayPixel_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grayPixel_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(\grayPixel_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grayPixel_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(\grayPixel_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grayPixel_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(\grayPixel_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grayPixel_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(\grayPixel_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grayPixel_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(\grayPixel_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    grayValid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(E),
        .Q(gray_tvalid),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    i___24_carry_i_3
       (.I0(O[0]),
        .I1(Q[0]),
        .O(i___24_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___27_carry_i_1
       (.I0(\multOp_inferred__1/i__carry__0_n_6 ),
        .I1(Q[10]),
        .O(i___27_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___27_carry_i_2
       (.I0(\multOp_inferred__1/i__carry__0_n_7 ),
        .I1(Q[9]),
        .O(i___27_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___27_carry_i_3
       (.I0(\multOp_inferred__1/i__carry_n_4 ),
        .I1(Q[8]),
        .O(i___27_carry_i_3_n_0));
  CARRY4 multOp__25_carry
       (.CI(1'b0),
        .CO({multOp__25_carry_n_0,multOp__25_carry_n_1,multOp__25_carry_n_2,multOp__25_carry_n_3}),
        .CYINIT(1'b0),
        .DI({multOp_carry__0_n_7,multOp_carry_n_4,multOp_carry_n_5,1'b0}),
        .O({multOp__25_carry_n_4,multOp__25_carry_n_5,multOp__25_carry_n_6,multOp__25_carry_n_7}),
        .S({multOp__25_carry_i_1_n_0,multOp__25_carry_i_2_n_0,multOp__25_carry_i_3_n_0,multOp_carry_n_6}));
  CARRY4 multOp__25_carry__0
       (.CI(multOp__25_carry_n_0),
        .CO({multOp__25_carry__0_n_0,multOp__25_carry__0_n_1,multOp__25_carry__0_n_2,multOp__25_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({grayPixel0_carry__0_i_2_0,Q[16]}),
        .O({multOp__25_carry__0_n_4,multOp__25_carry__0_n_5,multOp__25_carry__0_n_6,multOp__25_carry__0_n_7}),
        .S(grayPixel0_carry__0_i_2_1));
  CARRY4 multOp__25_carry__1
       (.CI(multOp__25_carry__0_n_0),
        .CO({\out_data_reg[21] ,multOp__25_carry__1_n_1,multOp__25_carry__1_n_2,multOp__25_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[21],grayPixel0_carry__1_i_2_0}),
        .O({multOp__25_carry__1_n_4,multOp__25_carry__1_n_5,multOp__25_carry__1_n_6,multOp__25_carry__1_n_7}),
        .S({Q[23:22],grayPixel0_carry__1_i_2_1}));
  LUT2 #(
    .INIT(4'h6)) 
    multOp__25_carry_i_1
       (.I0(multOp_carry__0_n_7),
        .I1(Q[18]),
        .O(multOp__25_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    multOp__25_carry_i_2
       (.I0(multOp_carry_n_4),
        .I1(Q[17]),
        .O(multOp__25_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    multOp__25_carry_i_3
       (.I0(multOp_carry_n_5),
        .I1(Q[16]),
        .O(multOp__25_carry_i_3_n_0));
  CARRY4 multOp_carry
       (.CI(1'b0),
        .CO({multOp_carry_n_0,multOp_carry_n_1,multOp_carry_n_2,multOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({Q[20:18],1'b0}),
        .O({multOp_carry_n_4,multOp_carry_n_5,multOp_carry_n_6,multOp_carry_n_7}),
        .S({grayPixel0_carry_i_3_0,Q[17]}));
  CARRY4 multOp_carry__0
       (.CI(multOp_carry_n_0),
        .CO({multOp_carry__0_n_0,multOp_carry__0_n_1,multOp_carry__0_n_2,multOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[23:21]}),
        .O({\out_data_reg[23] ,multOp_carry__0_n_7}),
        .S({Q[22],multOp__25_carry_0}));
  CARRY4 multOp_carry__1
       (.CI(multOp_carry__0_n_0),
        .CO({NLW_multOp_carry__1_CO_UNCONNECTED[3:2],\out_data_reg[23]_0 ,NLW_multOp_carry__1_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_multOp_carry__1_O_UNCONNECTED[3:1],\out_data_reg[23]_1 }),
        .S({1'b0,1'b0,1'b1,Q[23]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \multOp_inferred__0/i___24_carry 
       (.CI(1'b0),
        .CO({\multOp_inferred__0/i___24_carry_n_0 ,\multOp_inferred__0/i___24_carry_n_1 ,\multOp_inferred__0/i___24_carry_n_2 ,\multOp_inferred__0/i___24_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({grayPixel0_carry_1,i___24_carry_i_3_n_0,1'b0}),
        .O({\multOp_inferred__0/i___24_carry_n_4 ,\multOp_inferred__0/i___24_carry_n_5 ,\multOp_inferred__0/i___24_carry_n_6 ,\multOp_inferred__0/i___24_carry_n_7 }),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \multOp_inferred__0/i___24_carry__0 
       (.CI(\multOp_inferred__0/i___24_carry_n_0 ),
        .CO({\multOp_inferred__0/i___24_carry__0_n_0 ,\multOp_inferred__0/i___24_carry__0_n_1 ,\multOp_inferred__0/i___24_carry__0_n_2 ,\multOp_inferred__0/i___24_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(grayPixel0_carry__0_0),
        .O({\multOp_inferred__0/i___24_carry__0_n_4 ,\multOp_inferred__0/i___24_carry__0_n_5 ,\multOp_inferred__0/i___24_carry__0_n_6 ,\multOp_inferred__0/i___24_carry__0_n_7 }),
        .S(grayPixel0_carry__0_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \multOp_inferred__0/i___24_carry__1 
       (.CI(\multOp_inferred__0/i___24_carry__0_n_0 ),
        .CO({\NLW_multOp_inferred__0/i___24_carry__1_CO_UNCONNECTED [3:1],\multOp_inferred__0/i___24_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,grayPixel0_carry__1_0}),
        .O({\NLW_multOp_inferred__0/i___24_carry__1_O_UNCONNECTED [3:2],\multOp_inferred__0/i___24_carry__1_n_6 ,\multOp_inferred__0/i___24_carry__1_n_7 }),
        .S({1'b0,1'b0,grayPixel0_carry__1_1}));
  CARRY4 \multOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\multOp_inferred__0/i__carry_n_0 ,\multOp_inferred__0/i__carry_n_1 ,\multOp_inferred__0/i__carry_n_2 ,\multOp_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[4:2],1'b0}),
        .O({O,\multOp_inferred__0/i__carry_n_6 ,\multOp_inferred__0/i__carry_n_7 }),
        .S({grayPixel0_carry_0,Q[1]}));
  CARRY4 \multOp_inferred__0/i__carry__0 
       (.CI(\multOp_inferred__0/i__carry_n_0 ),
        .CO({\multOp_inferred__0/i__carry__0_n_0 ,\multOp_inferred__0/i__carry__0_n_1 ,\multOp_inferred__0/i__carry__0_n_2 ,\multOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[7:5]}),
        .O(\out_data_reg[7] ),
        .S({Q[6],i___24_carry_i_1}));
  CARRY4 \multOp_inferred__0/i__carry__1 
       (.CI(\multOp_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_multOp_inferred__0/i__carry__1_CO_UNCONNECTED [3:2],CO,\NLW_multOp_inferred__0/i__carry__1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_multOp_inferred__0/i__carry__1_O_UNCONNECTED [3:1],\out_data_reg[7]_0 }),
        .S({1'b0,1'b0,1'b1,Q[7]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \multOp_inferred__1/i___27_carry 
       (.CI(1'b0),
        .CO({\multOp_inferred__1/i___27_carry_n_0 ,\multOp_inferred__1/i___27_carry_n_1 ,\multOp_inferred__1/i___27_carry_n_2 ,\multOp_inferred__1/i___27_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\multOp_inferred__1/i__carry__0_n_6 ,\multOp_inferred__1/i__carry__0_n_7 ,\multOp_inferred__1/i__carry_n_4 ,1'b0}),
        .O(multOp[6:3]),
        .S({i___27_carry_i_1_n_0,i___27_carry_i_2_n_0,i___27_carry_i_3_n_0,\multOp_inferred__1/i__carry_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \multOp_inferred__1/i___27_carry__0 
       (.CI(\multOp_inferred__1/i___27_carry_n_0 ),
        .CO({\multOp_inferred__1/i___27_carry__0_n_0 ,\multOp_inferred__1/i___27_carry__0_n_1 ,\multOp_inferred__1/i___27_carry__0_n_2 ,\multOp_inferred__1/i___27_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\grayPixel_reg[4]_0 ,Q[8]}),
        .O(multOp[10:7]),
        .S(\grayPixel_reg[4]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \multOp_inferred__1/i___27_carry__1 
       (.CI(\multOp_inferred__1/i___27_carry__0_n_0 ),
        .CO({\multOp_inferred__1/i___27_carry__1_n_0 ,\multOp_inferred__1/i___27_carry__1_n_1 ,\multOp_inferred__1/i___27_carry__1_n_2 ,\multOp_inferred__1/i___27_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O(multOp[14:11]),
        .S(\grayPixel_reg[7]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \multOp_inferred__1/i___27_carry__2 
       (.CI(\multOp_inferred__1/i___27_carry__1_n_0 ),
        .CO(\NLW_multOp_inferred__1/i___27_carry__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_multOp_inferred__1/i___27_carry__2_O_UNCONNECTED [3:1],multOp[15]}),
        .S({1'b0,1'b0,1'b0,grayPixel0__41_carry__2_i_1_0}));
  CARRY4 \multOp_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\multOp_inferred__1/i__carry_n_0 ,\multOp_inferred__1/i__carry_n_1 ,\multOp_inferred__1/i__carry_n_2 ,\multOp_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[9:8],1'b0,1'b1}),
        .O({\multOp_inferred__1/i__carry_n_4 ,\multOp_inferred__1/i__carry_n_5 ,multOp[2:1]}),
        .S({grayPixel0__41_carry_0,Q[8]}));
  CARRY4 \multOp_inferred__1/i__carry__0 
       (.CI(\multOp_inferred__1/i__carry_n_0 ),
        .CO({\multOp_inferred__1/i__carry__0_n_0 ,\multOp_inferred__1/i__carry__0_n_1 ,\multOp_inferred__1/i__carry__0_n_2 ,\multOp_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[13:10]),
        .O({\out_data_reg[13] ,\multOp_inferred__1/i__carry__0_n_6 ,\multOp_inferred__1/i__carry__0_n_7 }),
        .S(\multOp_inferred__1/i___27_carry_0 ));
  CARRY4 \multOp_inferred__1/i__carry__1 
       (.CI(\multOp_inferred__1/i__carry__0_n_0 ),
        .CO({\NLW_multOp_inferred__1/i__carry__1_CO_UNCONNECTED [3],\out_data_reg[15] ,\NLW_multOp_inferred__1/i__carry__1_CO_UNCONNECTED [1],\multOp_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[15:14]}),
        .O({\NLW_multOp_inferred__1/i__carry__1_O_UNCONNECTED [3:2],\out_data_reg[15]_0 }),
        .S({1'b0,1'b1,i___27_carry__0_i_5}));
  LUT2 #(
    .INIT(4'h2)) 
    \totalPixelCounter[4]_i_2 
       (.I0(gray_tvalid),
        .I1(sobel_tvalid),
        .O(grayValid_reg_0));
endmodule

(* ORIG_REF_NAME = "sobel" *) 
module base_axis_sobel_0_2_sobel
   (m_axis_tvalid,
    m_axis_tdata,
    sobel_tvalid,
    s_axi_aclk,
    threshold,
    out_data,
    D,
    \mulData1_reg[6][9]_0 ,
    \mulData1_reg[3][10]_0 ,
    \mulData2_reg[2][9]_0 ,
    \mulData2_reg[1][10]_0 );
  output m_axis_tvalid;
  output [0:0]m_axis_tdata;
  input sobel_tvalid;
  input s_axi_aclk;
  input [11:0]threshold;
  input [42:0]out_data;
  input [7:0]D;
  input [7:0]\mulData1_reg[6][9]_0 ;
  input [7:0]\mulData1_reg[3][10]_0 ;
  input [7:0]\mulData2_reg[2][9]_0 ;
  input [7:0]\mulData2_reg[1][10]_0 ;

  wire [11:2]C;
  wire [11:1]C__0;
  wire [7:0]D;
  wire [16:0]PCIN;
  wire [16:0]PCOUT;
  wire \gx_sum0[-1111111104]__0_n_0 ;
  wire \gx_sum0[-1111111105]__0_n_0 ;
  wire \gx_sum0[-1111111106]__0_n_0 ;
  wire \gx_sum0[-1111111107]__0_n_0 ;
  wire \gx_sum0[-1111111108]__0_n_0 ;
  wire \gx_sum0[-1111111109]__0_n_0 ;
  wire \gx_sum0[-1111111110]__0_n_0 ;
  wire \gx_sum0[-1111111111]__0_n_0 ;
  wire \gx_sum0[-_n_0_1111111104] ;
  wire \gx_sum0[-_n_0_1111111105] ;
  wire \gx_sum0[-_n_0_1111111106] ;
  wire \gx_sum0[-_n_0_1111111107] ;
  wire \gx_sum0[-_n_0_1111111108] ;
  wire \gx_sum0[-_n_0_1111111109] ;
  wire \gx_sum0[-_n_0_1111111110] ;
  wire \gx_sum0[-_n_0_1111111111] ;
  wire gx_sum0__29_carry__0_i_1_n_0;
  wire gx_sum0__29_carry__0_i_2_n_0;
  wire gx_sum0__29_carry__0_i_3_n_0;
  wire gx_sum0__29_carry__0_i_4_n_0;
  wire gx_sum0__29_carry__0_n_0;
  wire gx_sum0__29_carry__0_n_1;
  wire gx_sum0__29_carry__0_n_2;
  wire gx_sum0__29_carry__0_n_3;
  wire gx_sum0__29_carry__1_i_1_n_0;
  wire gx_sum0__29_carry__1_i_2_n_0;
  wire gx_sum0__29_carry__1_n_0;
  wire gx_sum0__29_carry__1_n_2;
  wire gx_sum0__29_carry__1_n_3;
  wire gx_sum0__29_carry_i_1_n_0;
  wire gx_sum0__29_carry_i_2_n_0;
  wire gx_sum0__29_carry_i_3_n_0;
  wire gx_sum0__29_carry_i_4_n_0;
  wire gx_sum0__29_carry_n_0;
  wire gx_sum0__29_carry_n_1;
  wire gx_sum0__29_carry_n_2;
  wire gx_sum0__29_carry_n_3;
  wire gx_sum0__58_carry__0_i_1_n_0;
  wire gx_sum0__58_carry__0_i_2_n_0;
  wire gx_sum0__58_carry__0_i_3_n_0;
  wire gx_sum0__58_carry__0_i_4_n_0;
  wire gx_sum0__58_carry__0_n_0;
  wire gx_sum0__58_carry__0_n_1;
  wire gx_sum0__58_carry__0_n_2;
  wire gx_sum0__58_carry__0_n_3;
  wire gx_sum0__58_carry__0_n_4;
  wire gx_sum0__58_carry__0_n_5;
  wire gx_sum0__58_carry__0_n_6;
  wire gx_sum0__58_carry__0_n_7;
  wire gx_sum0__58_carry__1_i_1_n_0;
  wire gx_sum0__58_carry__1_i_2_n_0;
  wire gx_sum0__58_carry__1_i_3_n_0;
  wire gx_sum0__58_carry__1_i_4_n_0;
  wire gx_sum0__58_carry__1_i_5_n_0;
  wire gx_sum0__58_carry__1_n_0;
  wire gx_sum0__58_carry__1_n_1;
  wire gx_sum0__58_carry__1_n_2;
  wire gx_sum0__58_carry__1_n_3;
  wire gx_sum0__58_carry__1_n_4;
  wire gx_sum0__58_carry__1_n_5;
  wire gx_sum0__58_carry__1_n_6;
  wire gx_sum0__58_carry__1_n_7;
  wire gx_sum0__58_carry_i_1_n_0;
  wire gx_sum0__58_carry_i_2_n_0;
  wire gx_sum0__58_carry_i_3_n_0;
  wire gx_sum0__58_carry_i_4_n_0;
  wire gx_sum0__58_carry_n_0;
  wire gx_sum0__58_carry_n_1;
  wire gx_sum0__58_carry_n_2;
  wire gx_sum0__58_carry_n_3;
  wire gx_sum0__58_carry_n_4;
  wire gx_sum0__58_carry_n_5;
  wire gx_sum0__58_carry_n_6;
  wire gx_sum0_carry__0_i_1_n_0;
  wire gx_sum0_carry__0_i_2_n_0;
  wire gx_sum0_carry__0_i_3_n_0;
  wire gx_sum0_carry__0_i_4_n_0;
  wire gx_sum0_carry__0_n_0;
  wire gx_sum0_carry__0_n_1;
  wire gx_sum0_carry__0_n_2;
  wire gx_sum0_carry__0_n_3;
  wire gx_sum0_carry__0_n_4;
  wire gx_sum0_carry__0_n_5;
  wire gx_sum0_carry__0_n_6;
  wire gx_sum0_carry__0_n_7;
  wire gx_sum0_carry__1_i_1_n_0;
  wire gx_sum0_carry__1_i_2_n_0;
  wire gx_sum0_carry__1_i_3_n_0;
  wire gx_sum0_carry__1_n_1;
  wire gx_sum0_carry__1_n_3;
  wire gx_sum0_carry__1_n_6;
  wire gx_sum0_carry__1_n_7;
  wire gx_sum0_carry_i_1_n_0;
  wire gx_sum0_carry_i_2_n_0;
  wire gx_sum0_carry_i_3_n_0;
  wire gx_sum0_carry_i_4_n_0;
  wire gx_sum0_carry_n_0;
  wire gx_sum0_carry_n_1;
  wire gx_sum0_carry_n_2;
  wire gx_sum0_carry_n_3;
  wire gx_sum0_carry_n_4;
  wire gx_sum0_carry_n_5;
  wire gx_sum0_carry_n_6;
  wire gx_sum0_carry_n_7;
  wire \gx_sum0_inferred__0/i__carry__0_n_0 ;
  wire \gx_sum0_inferred__0/i__carry__0_n_1 ;
  wire \gx_sum0_inferred__0/i__carry__0_n_2 ;
  wire \gx_sum0_inferred__0/i__carry__0_n_3 ;
  wire \gx_sum0_inferred__0/i__carry__1_n_0 ;
  wire \gx_sum0_inferred__0/i__carry__1_n_1 ;
  wire \gx_sum0_inferred__0/i__carry__1_n_2 ;
  wire \gx_sum0_inferred__0/i__carry__1_n_3 ;
  wire \gx_sum0_inferred__0/i__carry__2_n_2 ;
  wire \gx_sum0_inferred__0/i__carry__2_n_3 ;
  wire \gx_sum0_inferred__0/i__carry_n_0 ;
  wire \gx_sum0_inferred__0/i__carry_n_1 ;
  wire \gx_sum0_inferred__0/i__carry_n_2 ;
  wire \gx_sum0_inferred__0/i__carry_n_3 ;
  wire \gx_sum[3]_i_2_n_0 ;
  wire \gx_sum[3]_i_3_n_0 ;
  wire \gx_sum[3]_i_4_n_0 ;
  wire \gx_sum[3]_i_5_n_0 ;
  wire \gx_sum[7]_i_2_n_0 ;
  wire \gx_sum[7]_i_3_n_0 ;
  wire \gx_sum[7]_i_4_n_0 ;
  wire \gx_sum[7]_i_5_n_0 ;
  wire [16:0]gx_sum_reg;
  wire \gx_sum_reg[11]_i_1_n_0 ;
  wire \gx_sum_reg[11]_i_1_n_1 ;
  wire \gx_sum_reg[11]_i_1_n_2 ;
  wire \gx_sum_reg[11]_i_1_n_3 ;
  wire \gx_sum_reg[15]_i_1_n_0 ;
  wire \gx_sum_reg[15]_i_1_n_1 ;
  wire \gx_sum_reg[15]_i_1_n_2 ;
  wire \gx_sum_reg[15]_i_1_n_3 ;
  wire \gx_sum_reg[3]_i_1_n_0 ;
  wire \gx_sum_reg[3]_i_1_n_1 ;
  wire \gx_sum_reg[3]_i_1_n_2 ;
  wire \gx_sum_reg[3]_i_1_n_3 ;
  wire \gx_sum_reg[7]_i_1_n_0 ;
  wire \gx_sum_reg[7]_i_1_n_1 ;
  wire \gx_sum_reg[7]_i_1_n_2 ;
  wire \gx_sum_reg[7]_i_1_n_3 ;
  wire \gy_sum0[-_n_0_1111111104] ;
  wire \gy_sum0[-_n_0_1111111105] ;
  wire \gy_sum0[-_n_0_1111111106] ;
  wire \gy_sum0[-_n_0_1111111107] ;
  wire \gy_sum0[-_n_0_1111111108] ;
  wire \gy_sum0[-_n_0_1111111109] ;
  wire \gy_sum0[-_n_0_1111111110] ;
  wire \gy_sum0[-_n_0_1111111111] ;
  wire gy_sum0__26_carry__0_i_1_n_0;
  wire gy_sum0__26_carry__0_i_2_n_0;
  wire gy_sum0__26_carry__0_i_3_n_0;
  wire gy_sum0__26_carry__0_i_4_n_0;
  wire gy_sum0__26_carry__0_n_0;
  wire gy_sum0__26_carry__0_n_1;
  wire gy_sum0__26_carry__0_n_2;
  wire gy_sum0__26_carry__0_n_3;
  wire gy_sum0__26_carry__1_i_1_n_0;
  wire gy_sum0__26_carry__1_i_2_n_0;
  wire gy_sum0__26_carry__1_i_3_n_0;
  wire gy_sum0__26_carry__1_i_4_n_0;
  wire gy_sum0__26_carry__1_i_5_n_0;
  wire gy_sum0__26_carry__1_n_0;
  wire gy_sum0__26_carry__1_n_1;
  wire gy_sum0__26_carry__1_n_2;
  wire gy_sum0__26_carry__1_n_3;
  wire gy_sum0__26_carry_i_1_n_0;
  wire gy_sum0__26_carry_i_2_n_0;
  wire gy_sum0__26_carry_i_3_n_0;
  wire gy_sum0__26_carry_i_4_n_0;
  wire gy_sum0__26_carry_n_0;
  wire gy_sum0__26_carry_n_1;
  wire gy_sum0__26_carry_n_2;
  wire gy_sum0__26_carry_n_3;
  wire gy_sum0__26_carry_n_7;
  wire gy_sum0__62_carry__0_i_1_n_0;
  wire gy_sum0__62_carry__0_i_2_n_0;
  wire gy_sum0__62_carry__0_i_3_n_0;
  wire gy_sum0__62_carry__0_i_4_n_0;
  wire gy_sum0__62_carry__0_n_0;
  wire gy_sum0__62_carry__0_n_1;
  wire gy_sum0__62_carry__0_n_2;
  wire gy_sum0__62_carry__0_n_3;
  wire gy_sum0__62_carry__0_n_4;
  wire gy_sum0__62_carry__0_n_5;
  wire gy_sum0__62_carry__0_n_6;
  wire gy_sum0__62_carry__0_n_7;
  wire gy_sum0__62_carry__1_i_1_n_0;
  wire gy_sum0__62_carry__1_i_2_n_0;
  wire gy_sum0__62_carry__1_i_3_n_0;
  wire gy_sum0__62_carry__1_i_4_n_0;
  wire gy_sum0__62_carry__1_i_5_n_0;
  wire gy_sum0__62_carry__1_i_6_n_3;
  wire gy_sum0__62_carry__1_n_0;
  wire gy_sum0__62_carry__1_n_1;
  wire gy_sum0__62_carry__1_n_2;
  wire gy_sum0__62_carry__1_n_3;
  wire gy_sum0__62_carry__1_n_4;
  wire gy_sum0__62_carry__1_n_5;
  wire gy_sum0__62_carry__1_n_6;
  wire gy_sum0__62_carry__1_n_7;
  wire gy_sum0__62_carry_i_1_n_0;
  wire gy_sum0__62_carry_i_2_n_0;
  wire gy_sum0__62_carry_i_3_n_0;
  wire gy_sum0__62_carry_i_4_n_0;
  wire gy_sum0__62_carry_n_0;
  wire gy_sum0__62_carry_n_1;
  wire gy_sum0__62_carry_n_2;
  wire gy_sum0__62_carry_n_3;
  wire gy_sum0__62_carry_n_4;
  wire gy_sum0__62_carry_n_5;
  wire gy_sum0__62_carry_n_6;
  wire gy_sum0_carry__0_i_1_n_0;
  wire gy_sum0_carry__0_i_2_n_0;
  wire gy_sum0_carry__0_i_3_n_0;
  wire gy_sum0_carry__0_i_4_n_0;
  wire gy_sum0_carry__0_n_0;
  wire gy_sum0_carry__0_n_1;
  wire gy_sum0_carry__0_n_2;
  wire gy_sum0_carry__0_n_3;
  wire gy_sum0_carry__0_n_4;
  wire gy_sum0_carry__0_n_5;
  wire gy_sum0_carry__0_n_6;
  wire gy_sum0_carry__0_n_7;
  wire gy_sum0_carry__1_i_1_n_0;
  wire gy_sum0_carry__1_n_1;
  wire gy_sum0_carry__1_n_3;
  wire gy_sum0_carry__1_n_6;
  wire gy_sum0_carry__1_n_7;
  wire gy_sum0_carry_i_1_n_0;
  wire gy_sum0_carry_i_2_n_0;
  wire gy_sum0_carry_i_3_n_0;
  wire gy_sum0_carry_i_4_n_0;
  wire gy_sum0_carry_n_0;
  wire gy_sum0_carry_n_1;
  wire gy_sum0_carry_n_2;
  wire gy_sum0_carry_n_3;
  wire gy_sum0_carry_n_4;
  wire gy_sum0_carry_n_5;
  wire gy_sum0_carry_n_6;
  wire \gy_sum0_inferred__0/i___0_carry__0_n_0 ;
  wire \gy_sum0_inferred__0/i___0_carry__0_n_1 ;
  wire \gy_sum0_inferred__0/i___0_carry__0_n_2 ;
  wire \gy_sum0_inferred__0/i___0_carry__0_n_3 ;
  wire \gy_sum0_inferred__0/i___0_carry__0_n_4 ;
  wire \gy_sum0_inferred__0/i___0_carry__0_n_5 ;
  wire \gy_sum0_inferred__0/i___0_carry__0_n_6 ;
  wire \gy_sum0_inferred__0/i___0_carry__0_n_7 ;
  wire \gy_sum0_inferred__0/i___0_carry__1_n_0 ;
  wire \gy_sum0_inferred__0/i___0_carry__1_n_1 ;
  wire \gy_sum0_inferred__0/i___0_carry__1_n_2 ;
  wire \gy_sum0_inferred__0/i___0_carry__1_n_3 ;
  wire \gy_sum0_inferred__0/i___0_carry__1_n_4 ;
  wire \gy_sum0_inferred__0/i___0_carry__1_n_5 ;
  wire \gy_sum0_inferred__0/i___0_carry__1_n_6 ;
  wire \gy_sum0_inferred__0/i___0_carry__1_n_7 ;
  wire \gy_sum0_inferred__0/i___0_carry__2_n_2 ;
  wire \gy_sum0_inferred__0/i___0_carry__2_n_3 ;
  wire \gy_sum0_inferred__0/i___0_carry__2_n_5 ;
  wire \gy_sum0_inferred__0/i___0_carry__2_n_6 ;
  wire \gy_sum0_inferred__0/i___0_carry__2_n_7 ;
  wire \gy_sum0_inferred__0/i___0_carry_n_0 ;
  wire \gy_sum0_inferred__0/i___0_carry_n_1 ;
  wire \gy_sum0_inferred__0/i___0_carry_n_2 ;
  wire \gy_sum0_inferred__0/i___0_carry_n_3 ;
  wire \gy_sum0_inferred__0/i___0_carry_n_4 ;
  wire \gy_sum0_inferred__0/i___0_carry_n_5 ;
  wire \gy_sum0_inferred__0/i___0_carry_n_6 ;
  wire \gy_sum0_inferred__0/i___0_carry_n_7 ;
  wire [16:0]gy_sum_reg;
  wire i___0_carry__0_i_1_n_0;
  wire i___0_carry__0_i_2_n_0;
  wire i___0_carry__0_i_3_n_0;
  wire i___0_carry__0_i_4_n_0;
  wire i___0_carry__0_i_5_n_0;
  wire i___0_carry__0_i_6_n_0;
  wire i___0_carry__0_i_7_n_0;
  wire i___0_carry__0_i_8_n_0;
  wire i___0_carry__1_i_1_n_0;
  wire i___0_carry__1_i_2_n_0;
  wire i___0_carry__1_i_3_n_0;
  wire i___0_carry__2_i_1_n_0;
  wire i___0_carry__2_i_2_n_0;
  wire i___0_carry__2_i_3_n_3;
  wire i___0_carry_i_1_n_0;
  wire i___0_carry_i_2_n_0;
  wire i___0_carry_i_3_n_0;
  wire i___0_carry_i_4_n_0;
  wire i___0_carry_i_5_n_0;
  wire i___0_carry_i_6_n_0;
  wire i___0_carry_i_7_n_0;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_1__1_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_3__1_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_1__1_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_3;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_3__2_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8_n_0;
  wire [0:0]m_axis_tdata;
  wire m_axis_tvalid;
  wire [7:0]\mulData1_reg[3][10]_0 ;
  wire [7:0]\mulData1_reg[6][9]_0 ;
  wire \mulData1_reg_n_0_[3][10] ;
  wire \mulData1_reg_n_0_[3][1] ;
  wire \mulData1_reg_n_0_[3][2] ;
  wire \mulData1_reg_n_0_[3][3] ;
  wire \mulData1_reg_n_0_[3][4] ;
  wire \mulData1_reg_n_0_[3][5] ;
  wire \mulData1_reg_n_0_[3][6] ;
  wire \mulData1_reg_n_0_[3][7] ;
  wire \mulData1_reg_n_0_[3][8] ;
  wire \mulData1_reg_n_0_[5][1] ;
  wire \mulData1_reg_n_0_[5][2] ;
  wire \mulData1_reg_n_0_[5][3] ;
  wire \mulData1_reg_n_0_[5][4] ;
  wire \mulData1_reg_n_0_[5][5] ;
  wire \mulData1_reg_n_0_[5][6] ;
  wire \mulData1_reg_n_0_[5][7] ;
  wire \mulData1_reg_n_0_[5][8] ;
  wire \mulData1_reg_n_0_[6][0] ;
  wire \mulData1_reg_n_0_[6][1] ;
  wire \mulData1_reg_n_0_[6][2] ;
  wire \mulData1_reg_n_0_[6][3] ;
  wire \mulData1_reg_n_0_[6][4] ;
  wire \mulData1_reg_n_0_[6][5] ;
  wire \mulData1_reg_n_0_[6][6] ;
  wire \mulData1_reg_n_0_[6][7] ;
  wire \mulData1_reg_n_0_[6][9] ;
  wire [7:0]\mulData2_reg[1][10]_0 ;
  wire [7:0]\mulData2_reg[2][9]_0 ;
  wire \mulData2_reg_n_0_[0][0] ;
  wire \mulData2_reg_n_0_[0][1] ;
  wire \mulData2_reg_n_0_[0][2] ;
  wire \mulData2_reg_n_0_[0][3] ;
  wire \mulData2_reg_n_0_[0][4] ;
  wire \mulData2_reg_n_0_[0][5] ;
  wire \mulData2_reg_n_0_[0][6] ;
  wire \mulData2_reg_n_0_[0][7] ;
  wire \mulData2_reg_n_0_[0][9] ;
  wire \mulData2_reg_n_0_[1][10] ;
  wire \mulData2_reg_n_0_[1][1] ;
  wire \mulData2_reg_n_0_[1][2] ;
  wire \mulData2_reg_n_0_[1][3] ;
  wire \mulData2_reg_n_0_[1][4] ;
  wire \mulData2_reg_n_0_[1][5] ;
  wire \mulData2_reg_n_0_[1][6] ;
  wire \mulData2_reg_n_0_[1][7] ;
  wire \mulData2_reg_n_0_[1][8] ;
  wire \mulData2_reg_n_0_[2][0] ;
  wire \mulData2_reg_n_0_[2][1] ;
  wire \mulData2_reg_n_0_[2][2] ;
  wire \mulData2_reg_n_0_[2][3] ;
  wire \mulData2_reg_n_0_[2][4] ;
  wire \mulData2_reg_n_0_[2][5] ;
  wire \mulData2_reg_n_0_[2][6] ;
  wire \mulData2_reg_n_0_[2][7] ;
  wire \mulData2_reg_n_0_[2][9] ;
  wire \mulData2_reg_n_0_[7][1] ;
  wire \mulData2_reg_n_0_[7][2] ;
  wire \mulData2_reg_n_0_[7][3] ;
  wire \mulData2_reg_n_0_[7][4] ;
  wire \mulData2_reg_n_0_[7][5] ;
  wire \mulData2_reg_n_0_[7][6] ;
  wire \mulData2_reg_n_0_[7][7] ;
  wire \mulData2_reg_n_0_[7][8] ;
  wire [42:0]out_data;
  wire \out_data[0]_i_10_n_0 ;
  wire \out_data[0]_i_11_n_0 ;
  wire \out_data[0]_i_12_n_0 ;
  wire \out_data[0]_i_14_n_0 ;
  wire \out_data[0]_i_15_n_0 ;
  wire \out_data[0]_i_16_n_0 ;
  wire \out_data[0]_i_17_n_0 ;
  wire \out_data[0]_i_18_n_0 ;
  wire \out_data[0]_i_19_n_0 ;
  wire \out_data[0]_i_20_n_0 ;
  wire \out_data[0]_i_21_n_0 ;
  wire \out_data[0]_i_22_n_0 ;
  wire \out_data[0]_i_23_n_0 ;
  wire \out_data[0]_i_24_n_0 ;
  wire \out_data[0]_i_25_n_0 ;
  wire \out_data[0]_i_26_n_0 ;
  wire \out_data[0]_i_27_n_0 ;
  wire \out_data[0]_i_28_n_0 ;
  wire \out_data[0]_i_29_n_0 ;
  wire \out_data[0]_i_3_n_0 ;
  wire \out_data[0]_i_5_n_0 ;
  wire \out_data[0]_i_6_n_0 ;
  wire \out_data[0]_i_7_n_0 ;
  wire \out_data[0]_i_8_n_0 ;
  wire \out_data[0]_i_9_n_0 ;
  wire \out_data_reg[0]_i_13_n_0 ;
  wire \out_data_reg[0]_i_13_n_1 ;
  wire \out_data_reg[0]_i_13_n_2 ;
  wire \out_data_reg[0]_i_13_n_3 ;
  wire \out_data_reg[0]_i_1_n_3 ;
  wire \out_data_reg[0]_i_2_n_0 ;
  wire \out_data_reg[0]_i_2_n_1 ;
  wire \out_data_reg[0]_i_2_n_2 ;
  wire \out_data_reg[0]_i_2_n_3 ;
  wire \out_data_reg[0]_i_4_n_0 ;
  wire \out_data_reg[0]_i_4_n_1 ;
  wire \out_data_reg[0]_i_4_n_2 ;
  wire \out_data_reg[0]_i_4_n_3 ;
  wire s_axi_aclk;
  wire sobel_tvalid;
  wire sumData1_i_10_n_0;
  wire sumData1_i_11_n_0;
  wire sumData1_i_12_n_0;
  wire sumData1_i_13_n_0;
  wire sumData1_i_14_n_0;
  wire sumData1_i_15_n_0;
  wire sumData1_i_16_n_0;
  wire sumData1_i_17_n_1;
  wire sumData1_i_17_n_2;
  wire sumData1_i_17_n_3;
  wire sumData1_i_18_n_0;
  wire sumData1_i_18_n_1;
  wire sumData1_i_18_n_2;
  wire sumData1_i_18_n_3;
  wire sumData1_i_19_n_0;
  wire sumData1_i_19_n_1;
  wire sumData1_i_19_n_2;
  wire sumData1_i_19_n_3;
  wire sumData1_i_1_n_0;
  wire sumData1_i_20_n_0;
  wire sumData1_i_20_n_1;
  wire sumData1_i_20_n_2;
  wire sumData1_i_20_n_3;
  wire sumData1_i_21_n_0;
  wire sumData1_i_22_n_0;
  wire sumData1_i_23_n_0;
  wire sumData1_i_24_n_0;
  wire sumData1_i_25_n_0;
  wire sumData1_i_26_n_0;
  wire sumData1_i_27_n_0;
  wire sumData1_i_28_n_0;
  wire sumData1_i_29_n_0;
  wire sumData1_i_2_n_0;
  wire sumData1_i_30_n_0;
  wire sumData1_i_31_n_0;
  wire sumData1_i_32_n_0;
  wire sumData1_i_33_n_0;
  wire sumData1_i_34_n_0;
  wire sumData1_i_35_n_0;
  wire sumData1_i_36_n_0;
  wire sumData1_i_37_n_0;
  wire sumData1_i_3_n_0;
  wire sumData1_i_4_n_0;
  wire sumData1_i_5_n_0;
  wire sumData1_i_6_n_0;
  wire sumData1_i_7_n_0;
  wire sumData1_i_8_n_0;
  wire sumData1_i_9_n_0;
  wire sumData1_n_100;
  wire sumData1_n_101;
  wire sumData1_n_102;
  wire sumData1_n_103;
  wire sumData1_n_104;
  wire sumData1_n_105;
  wire sumData1_n_72;
  wire sumData1_n_73;
  wire sumData1_n_74;
  wire sumData1_n_75;
  wire sumData1_n_76;
  wire sumData1_n_77;
  wire sumData1_n_78;
  wire sumData1_n_79;
  wire sumData1_n_80;
  wire sumData1_n_81;
  wire sumData1_n_82;
  wire sumData1_n_83;
  wire sumData1_n_84;
  wire sumData1_n_85;
  wire sumData1_n_86;
  wire sumData1_n_87;
  wire sumData1_n_88;
  wire sumData1_n_89;
  wire sumData1_n_90;
  wire sumData1_n_91;
  wire sumData1_n_92;
  wire sumData1_n_93;
  wire sumData1_n_94;
  wire sumData1_n_95;
  wire sumData1_n_96;
  wire sumData1_n_97;
  wire sumData1_n_98;
  wire sumData1_n_99;
  wire [16:1]sumData3;
  wire sumData4;
  wire sumData4_carry__0_i_1_n_0;
  wire sumData4_carry__0_i_2_n_0;
  wire sumData4_carry__0_i_3_n_0;
  wire sumData4_carry__0_i_4_n_0;
  wire sumData4_carry__0_i_5_n_0;
  wire sumData4_carry__0_i_6_n_0;
  wire sumData4_carry__0_i_7_n_0;
  wire sumData4_carry__0_i_8_n_0;
  wire sumData4_carry__0_n_0;
  wire sumData4_carry__0_n_1;
  wire sumData4_carry__0_n_2;
  wire sumData4_carry__0_n_3;
  wire sumData4_carry__1_i_1_n_0;
  wire sumData4_carry_i_1_n_0;
  wire sumData4_carry_i_2_n_0;
  wire sumData4_carry_i_3_n_0;
  wire sumData4_carry_i_4_n_0;
  wire sumData4_carry_i_5_n_0;
  wire sumData4_carry_i_6_n_0;
  wire sumData4_carry_i_7_n_0;
  wire sumData4_carry_i_8_n_0;
  wire sumData4_carry_n_0;
  wire sumData4_carry_n_1;
  wire sumData4_carry_n_2;
  wire sumData4_carry_n_3;
  wire \sumData4_inferred__0/i__carry__0_n_0 ;
  wire \sumData4_inferred__0/i__carry__0_n_1 ;
  wire \sumData4_inferred__0/i__carry__0_n_2 ;
  wire \sumData4_inferred__0/i__carry__0_n_3 ;
  wire \sumData4_inferred__0/i__carry__1_n_3 ;
  wire \sumData4_inferred__0/i__carry_n_0 ;
  wire \sumData4_inferred__0/i__carry_n_1 ;
  wire \sumData4_inferred__0/i__carry_n_2 ;
  wire \sumData4_inferred__0/i__carry_n_3 ;
  wire [24:0]sumData_reg__0;
  wire sumData_reg_i_10_n_0;
  wire sumData_reg_i_11_n_0;
  wire sumData_reg_i_12_n_0;
  wire sumData_reg_i_13_n_0;
  wire sumData_reg_i_14_n_0;
  wire sumData_reg_i_15_n_0;
  wire sumData_reg_i_16_n_0;
  wire sumData_reg_i_17_n_1;
  wire sumData_reg_i_17_n_2;
  wire sumData_reg_i_17_n_3;
  wire sumData_reg_i_17_n_4;
  wire sumData_reg_i_17_n_5;
  wire sumData_reg_i_17_n_6;
  wire sumData_reg_i_17_n_7;
  wire sumData_reg_i_18_n_0;
  wire sumData_reg_i_18_n_1;
  wire sumData_reg_i_18_n_2;
  wire sumData_reg_i_18_n_3;
  wire sumData_reg_i_18_n_4;
  wire sumData_reg_i_18_n_5;
  wire sumData_reg_i_18_n_6;
  wire sumData_reg_i_18_n_7;
  wire sumData_reg_i_19_n_0;
  wire sumData_reg_i_19_n_1;
  wire sumData_reg_i_19_n_2;
  wire sumData_reg_i_19_n_3;
  wire sumData_reg_i_19_n_4;
  wire sumData_reg_i_19_n_5;
  wire sumData_reg_i_19_n_6;
  wire sumData_reg_i_19_n_7;
  wire sumData_reg_i_1_n_0;
  wire sumData_reg_i_20_n_0;
  wire sumData_reg_i_20_n_1;
  wire sumData_reg_i_20_n_2;
  wire sumData_reg_i_20_n_3;
  wire sumData_reg_i_20_n_4;
  wire sumData_reg_i_20_n_5;
  wire sumData_reg_i_20_n_6;
  wire sumData_reg_i_20_n_7;
  wire sumData_reg_i_21_n_0;
  wire sumData_reg_i_22_n_0;
  wire sumData_reg_i_23_n_0;
  wire sumData_reg_i_24_n_0;
  wire sumData_reg_i_25_n_0;
  wire sumData_reg_i_26_n_0;
  wire sumData_reg_i_27_n_0;
  wire sumData_reg_i_28_n_0;
  wire sumData_reg_i_29_n_0;
  wire sumData_reg_i_2_n_0;
  wire sumData_reg_i_30_n_0;
  wire sumData_reg_i_31_n_0;
  wire sumData_reg_i_32_n_0;
  wire sumData_reg_i_33_n_0;
  wire sumData_reg_i_34_n_0;
  wire sumData_reg_i_35_n_0;
  wire sumData_reg_i_36_n_0;
  wire sumData_reg_i_37_n_0;
  wire sumData_reg_i_3_n_0;
  wire sumData_reg_i_4_n_0;
  wire sumData_reg_i_5_n_0;
  wire sumData_reg_i_6_n_0;
  wire sumData_reg_i_7_n_0;
  wire sumData_reg_i_8_n_0;
  wire sumData_reg_i_9_n_0;
  wire sumValid_reg_srl2_n_0;
  wire [23:0]thrSquare__0;
  wire [11:0]threshold;
  wire [0:0]NLW_gx_sum0__29_carry_O_UNCONNECTED;
  wire [2:2]NLW_gx_sum0__29_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_gx_sum0__29_carry__1_O_UNCONNECTED;
  wire [0:0]NLW_gx_sum0__58_carry_O_UNCONNECTED;
  wire [3:1]NLW_gx_sum0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_gx_sum0_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_gx_sum0_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gx_sum0_inferred__0/i__carry__2_O_UNCONNECTED ;
  wire [3:0]\NLW_gx_sum_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gx_sum_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]NLW_gy_sum0__62_carry_O_UNCONNECTED;
  wire [3:1]NLW_gy_sum0__62_carry__1_i_6_CO_UNCONNECTED;
  wire [3:0]NLW_gy_sum0__62_carry__1_i_6_O_UNCONNECTED;
  wire [0:0]NLW_gy_sum0_carry_O_UNCONNECTED;
  wire [3:1]NLW_gy_sum0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_gy_sum0_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_gy_sum0_inferred__0/i___0_carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gy_sum0_inferred__0/i___0_carry__2_O_UNCONNECTED ;
  wire [3:1]NLW_i___0_carry__2_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_i___0_carry__2_i_3_O_UNCONNECTED;
  wire [3:1]NLW_i__carry__2_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_i__carry__2_i_3_O_UNCONNECTED;
  wire [3:1]\NLW_out_data_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_out_data_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_out_data_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_out_data_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_out_data_reg[0]_i_4_O_UNCONNECTED ;
  wire NLW_sumData1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sumData1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sumData1_OVERFLOW_UNCONNECTED;
  wire NLW_sumData1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sumData1_PATTERNDETECT_UNCONNECTED;
  wire NLW_sumData1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sumData1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sumData1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sumData1_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_sumData1_P_UNCONNECTED;
  wire [47:0]NLW_sumData1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_sumData1_i_17_CO_UNCONNECTED;
  wire [3:0]NLW_sumData4_carry_O_UNCONNECTED;
  wire [3:0]NLW_sumData4_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_sumData4_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_sumData4_carry__1_O_UNCONNECTED;
  wire [3:0]\NLW_sumData4_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_sumData4_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:1]\NLW_sumData4_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sumData4_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire NLW_sumData_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sumData_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sumData_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sumData_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sumData_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sumData_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sumData_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sumData_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sumData_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_sumData_reg_P_UNCONNECTED;
  wire [47:0]NLW_sumData_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_sumData_reg_i_17_CO_UNCONNECTED;
  wire NLW_thrSquare_CARRYCASCOUT_UNCONNECTED;
  wire NLW_thrSquare_MULTSIGNOUT_UNCONNECTED;
  wire NLW_thrSquare_OVERFLOW_UNCONNECTED;
  wire NLW_thrSquare_PATTERNBDETECT_UNCONNECTED;
  wire NLW_thrSquare_PATTERNDETECT_UNCONNECTED;
  wire NLW_thrSquare_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_thrSquare_ACOUT_UNCONNECTED;
  wire [17:0]NLW_thrSquare_BCOUT_UNCONNECTED;
  wire [3:0]NLW_thrSquare_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_thrSquare_P_UNCONNECTED;
  wire [47:0]NLW_thrSquare_PCOUT_UNCONNECTED;

  FDRE \gx_sum0[-1111111104] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[9]),
        .Q(\gx_sum0[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \gx_sum0[-1111111104]__0 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[42]),
        .Q(\gx_sum0[-1111111104]__0_n_0 ),
        .R(1'b0));
  FDRE \gx_sum0[-1111111105] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[8]),
        .Q(\gx_sum0[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \gx_sum0[-1111111105]__0 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[41]),
        .Q(\gx_sum0[-1111111105]__0_n_0 ),
        .R(1'b0));
  FDRE \gx_sum0[-1111111106] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[7]),
        .Q(\gx_sum0[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \gx_sum0[-1111111106]__0 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[40]),
        .Q(\gx_sum0[-1111111106]__0_n_0 ),
        .R(1'b0));
  FDRE \gx_sum0[-1111111107] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[6]),
        .Q(\gx_sum0[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \gx_sum0[-1111111107]__0 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[39]),
        .Q(\gx_sum0[-1111111107]__0_n_0 ),
        .R(1'b0));
  FDRE \gx_sum0[-1111111108] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[5]),
        .Q(\gx_sum0[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \gx_sum0[-1111111108]__0 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[38]),
        .Q(\gx_sum0[-1111111108]__0_n_0 ),
        .R(1'b0));
  FDRE \gx_sum0[-1111111109] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[4]),
        .Q(\gx_sum0[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \gx_sum0[-1111111109]__0 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[37]),
        .Q(\gx_sum0[-1111111109]__0_n_0 ),
        .R(1'b0));
  FDRE \gx_sum0[-1111111110] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[3]),
        .Q(\gx_sum0[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \gx_sum0[-1111111110]__0 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[36]),
        .Q(\gx_sum0[-1111111110]__0_n_0 ),
        .R(1'b0));
  FDRE \gx_sum0[-1111111111] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[2]),
        .Q(\gx_sum0[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \gx_sum0[-1111111111]__0 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[35]),
        .Q(\gx_sum0[-1111111111]__0_n_0 ),
        .R(1'b0));
  CARRY4 gx_sum0__29_carry
       (.CI(1'b0),
        .CO({gx_sum0__29_carry_n_0,gx_sum0__29_carry_n_1,gx_sum0__29_carry_n_2,gx_sum0__29_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\mulData1_reg_n_0_[5][4] ,\mulData1_reg_n_0_[5][3] ,\mulData1_reg_n_0_[5][2] ,\mulData1_reg_n_0_[5][1] }),
        .O({C[4:2],NLW_gx_sum0__29_carry_O_UNCONNECTED[0]}),
        .S({gx_sum0__29_carry_i_1_n_0,gx_sum0__29_carry_i_2_n_0,gx_sum0__29_carry_i_3_n_0,gx_sum0__29_carry_i_4_n_0}));
  CARRY4 gx_sum0__29_carry__0
       (.CI(gx_sum0__29_carry_n_0),
        .CO({gx_sum0__29_carry__0_n_0,gx_sum0__29_carry__0_n_1,gx_sum0__29_carry__0_n_2,gx_sum0__29_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\mulData1_reg_n_0_[5][8] ,\mulData1_reg_n_0_[5][7] ,\mulData1_reg_n_0_[5][6] ,\mulData1_reg_n_0_[5][5] }),
        .O(C[8:5]),
        .S({gx_sum0__29_carry__0_i_1_n_0,gx_sum0__29_carry__0_i_2_n_0,gx_sum0__29_carry__0_i_3_n_0,gx_sum0__29_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0__29_carry__0_i_1
       (.I0(\mulData1_reg_n_0_[5][8] ),
        .I1(gx_sum0_carry__1_n_7),
        .O(gx_sum0__29_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0__29_carry__0_i_2
       (.I0(\mulData1_reg_n_0_[5][7] ),
        .I1(gx_sum0_carry__0_n_4),
        .O(gx_sum0__29_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0__29_carry__0_i_3
       (.I0(\mulData1_reg_n_0_[5][6] ),
        .I1(gx_sum0_carry__0_n_5),
        .O(gx_sum0__29_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0__29_carry__0_i_4
       (.I0(\mulData1_reg_n_0_[5][5] ),
        .I1(gx_sum0_carry__0_n_6),
        .O(gx_sum0__29_carry__0_i_4_n_0));
  CARRY4 gx_sum0__29_carry__1
       (.CI(gx_sum0__29_carry__0_n_0),
        .CO({gx_sum0__29_carry__1_n_0,NLW_gx_sum0__29_carry__1_CO_UNCONNECTED[2],gx_sum0__29_carry__1_n_2,gx_sum0__29_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,gx_sum0_carry__1_n_1,1'b0,1'b0}),
        .O({NLW_gx_sum0__29_carry__1_O_UNCONNECTED[3],C[11:9]}),
        .S({1'b1,gx_sum0__29_carry__1_i_1_n_0,gx_sum0__29_carry__1_i_2_n_0,gx_sum0_carry__1_n_6}));
  LUT1 #(
    .INIT(2'h1)) 
    gx_sum0__29_carry__1_i_1
       (.I0(gx_sum0_carry__1_n_1),
        .O(gx_sum0__29_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    gx_sum0__29_carry__1_i_2
       (.I0(gx_sum0_carry__1_n_1),
        .O(gx_sum0__29_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0__29_carry_i_1
       (.I0(\mulData1_reg_n_0_[5][4] ),
        .I1(gx_sum0_carry__0_n_7),
        .O(gx_sum0__29_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0__29_carry_i_2
       (.I0(\mulData1_reg_n_0_[5][3] ),
        .I1(gx_sum0_carry_n_4),
        .O(gx_sum0__29_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0__29_carry_i_3
       (.I0(\mulData1_reg_n_0_[5][2] ),
        .I1(gx_sum0_carry_n_5),
        .O(gx_sum0__29_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0__29_carry_i_4
       (.I0(\mulData1_reg_n_0_[5][1] ),
        .I1(gx_sum0_carry_n_6),
        .O(gx_sum0__29_carry_i_4_n_0));
  CARRY4 gx_sum0__58_carry
       (.CI(1'b0),
        .CO({gx_sum0__58_carry_n_0,gx_sum0__58_carry_n_1,gx_sum0__58_carry_n_2,gx_sum0__58_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\mulData1_reg_n_0_[3][4] ,\mulData1_reg_n_0_[3][3] ,\mulData1_reg_n_0_[3][2] ,\mulData1_reg_n_0_[3][1] }),
        .O({gx_sum0__58_carry_n_4,gx_sum0__58_carry_n_5,gx_sum0__58_carry_n_6,NLW_gx_sum0__58_carry_O_UNCONNECTED[0]}),
        .S({gx_sum0__58_carry_i_1_n_0,gx_sum0__58_carry_i_2_n_0,gx_sum0__58_carry_i_3_n_0,gx_sum0__58_carry_i_4_n_0}));
  CARRY4 gx_sum0__58_carry__0
       (.CI(gx_sum0__58_carry_n_0),
        .CO({gx_sum0__58_carry__0_n_0,gx_sum0__58_carry__0_n_1,gx_sum0__58_carry__0_n_2,gx_sum0__58_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\mulData1_reg_n_0_[3][8] ,\mulData1_reg_n_0_[3][7] ,\mulData1_reg_n_0_[3][6] ,\mulData1_reg_n_0_[3][5] }),
        .O({gx_sum0__58_carry__0_n_4,gx_sum0__58_carry__0_n_5,gx_sum0__58_carry__0_n_6,gx_sum0__58_carry__0_n_7}),
        .S({gx_sum0__58_carry__0_i_1_n_0,gx_sum0__58_carry__0_i_2_n_0,gx_sum0__58_carry__0_i_3_n_0,gx_sum0__58_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0__58_carry__0_i_1
       (.I0(\mulData1_reg_n_0_[3][8] ),
        .I1(C[8]),
        .O(gx_sum0__58_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0__58_carry__0_i_2
       (.I0(\mulData1_reg_n_0_[3][7] ),
        .I1(C[7]),
        .O(gx_sum0__58_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0__58_carry__0_i_3
       (.I0(\mulData1_reg_n_0_[3][6] ),
        .I1(C[6]),
        .O(gx_sum0__58_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0__58_carry__0_i_4
       (.I0(\mulData1_reg_n_0_[3][5] ),
        .I1(C[5]),
        .O(gx_sum0__58_carry__0_i_4_n_0));
  CARRY4 gx_sum0__58_carry__1
       (.CI(gx_sum0__58_carry__0_n_0),
        .CO({gx_sum0__58_carry__1_n_0,gx_sum0__58_carry__1_n_1,gx_sum0__58_carry__1_n_2,gx_sum0__58_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({C[11:10],gx_sum0__58_carry__1_i_1_n_0,\mulData1_reg_n_0_[3][10] }),
        .O({gx_sum0__58_carry__1_n_4,gx_sum0__58_carry__1_n_5,gx_sum0__58_carry__1_n_6,gx_sum0__58_carry__1_n_7}),
        .S({gx_sum0__58_carry__1_i_2_n_0,gx_sum0__58_carry__1_i_3_n_0,gx_sum0__58_carry__1_i_4_n_0,gx_sum0__58_carry__1_i_5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    gx_sum0__58_carry__1_i_1
       (.I0(C[10]),
        .O(gx_sum0__58_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0__58_carry__1_i_2
       (.I0(C[11]),
        .I1(gx_sum0__29_carry__1_n_0),
        .O(gx_sum0__58_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    gx_sum0__58_carry__1_i_3
       (.I0(C[10]),
        .I1(C[11]),
        .O(gx_sum0__58_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0__58_carry__1_i_4
       (.I0(C[10]),
        .I1(\mulData1_reg_n_0_[3][10] ),
        .O(gx_sum0__58_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0__58_carry__1_i_5
       (.I0(\mulData1_reg_n_0_[3][10] ),
        .I1(C[9]),
        .O(gx_sum0__58_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0__58_carry_i_1
       (.I0(\mulData1_reg_n_0_[3][4] ),
        .I1(C[4]),
        .O(gx_sum0__58_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0__58_carry_i_2
       (.I0(\mulData1_reg_n_0_[3][3] ),
        .I1(C[3]),
        .O(gx_sum0__58_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0__58_carry_i_3
       (.I0(\mulData1_reg_n_0_[3][2] ),
        .I1(C[2]),
        .O(gx_sum0__58_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    gx_sum0__58_carry_i_4
       (.I0(\mulData1_reg_n_0_[3][1] ),
        .I1(gx_sum0_carry_n_6),
        .I2(\mulData1_reg_n_0_[5][1] ),
        .O(gx_sum0__58_carry_i_4_n_0));
  CARRY4 gx_sum0_carry
       (.CI(1'b0),
        .CO({gx_sum0_carry_n_0,gx_sum0_carry_n_1,gx_sum0_carry_n_2,gx_sum0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\mulData1_reg_n_0_[6][3] ,\mulData1_reg_n_0_[6][2] ,\mulData1_reg_n_0_[6][1] ,\mulData1_reg_n_0_[6][0] }),
        .O({gx_sum0_carry_n_4,gx_sum0_carry_n_5,gx_sum0_carry_n_6,gx_sum0_carry_n_7}),
        .S({gx_sum0_carry_i_1_n_0,gx_sum0_carry_i_2_n_0,gx_sum0_carry_i_3_n_0,gx_sum0_carry_i_4_n_0}));
  CARRY4 gx_sum0_carry__0
       (.CI(gx_sum0_carry_n_0),
        .CO({gx_sum0_carry__0_n_0,gx_sum0_carry__0_n_1,gx_sum0_carry__0_n_2,gx_sum0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\mulData1_reg_n_0_[6][7] ,\mulData1_reg_n_0_[6][6] ,\mulData1_reg_n_0_[6][5] ,\mulData1_reg_n_0_[6][4] }),
        .O({gx_sum0_carry__0_n_4,gx_sum0_carry__0_n_5,gx_sum0_carry__0_n_6,gx_sum0_carry__0_n_7}),
        .S({gx_sum0_carry__0_i_1_n_0,gx_sum0_carry__0_i_2_n_0,gx_sum0_carry__0_i_3_n_0,gx_sum0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0_carry__0_i_1
       (.I0(\mulData1_reg_n_0_[6][7] ),
        .I1(\mulData2_reg_n_0_[0][7] ),
        .O(gx_sum0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0_carry__0_i_2
       (.I0(\mulData1_reg_n_0_[6][6] ),
        .I1(\mulData2_reg_n_0_[0][6] ),
        .O(gx_sum0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0_carry__0_i_3
       (.I0(\mulData1_reg_n_0_[6][5] ),
        .I1(\mulData2_reg_n_0_[0][5] ),
        .O(gx_sum0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0_carry__0_i_4
       (.I0(\mulData1_reg_n_0_[6][4] ),
        .I1(\mulData2_reg_n_0_[0][4] ),
        .O(gx_sum0_carry__0_i_4_n_0));
  CARRY4 gx_sum0_carry__1
       (.CI(gx_sum0_carry__0_n_0),
        .CO({NLW_gx_sum0_carry__1_CO_UNCONNECTED[3],gx_sum0_carry__1_n_1,NLW_gx_sum0_carry__1_CO_UNCONNECTED[1],gx_sum0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,gx_sum0_carry__1_i_1_n_0,\mulData1_reg_n_0_[6][9] }),
        .O({NLW_gx_sum0_carry__1_O_UNCONNECTED[3:2],gx_sum0_carry__1_n_6,gx_sum0_carry__1_n_7}),
        .S({1'b0,1'b1,gx_sum0_carry__1_i_2_n_0,gx_sum0_carry__1_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    gx_sum0_carry__1_i_1
       (.I0(\mulData1_reg_n_0_[6][9] ),
        .O(gx_sum0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0_carry__1_i_2
       (.I0(\mulData1_reg_n_0_[6][9] ),
        .I1(\mulData2_reg_n_0_[0][9] ),
        .O(gx_sum0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0_carry__1_i_3
       (.I0(\mulData1_reg_n_0_[6][9] ),
        .I1(\mulData2_reg_n_0_[0][9] ),
        .O(gx_sum0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0_carry_i_1
       (.I0(\mulData1_reg_n_0_[6][3] ),
        .I1(\mulData2_reg_n_0_[0][3] ),
        .O(gx_sum0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0_carry_i_2
       (.I0(\mulData1_reg_n_0_[6][2] ),
        .I1(\mulData2_reg_n_0_[0][2] ),
        .O(gx_sum0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0_carry_i_3
       (.I0(\mulData1_reg_n_0_[6][1] ),
        .I1(\mulData2_reg_n_0_[0][1] ),
        .O(gx_sum0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gx_sum0_carry_i_4
       (.I0(\mulData1_reg_n_0_[6][0] ),
        .I1(\mulData2_reg_n_0_[0][0] ),
        .O(gx_sum0_carry_i_4_n_0));
  CARRY4 \gx_sum0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\gx_sum0_inferred__0/i__carry_n_0 ,\gx_sum0_inferred__0/i__carry_n_1 ,\gx_sum0_inferred__0/i__carry_n_2 ,\gx_sum0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\gx_sum0[-1111111108]__0_n_0 ,\gx_sum0[-1111111109]__0_n_0 ,\gx_sum0[-1111111110]__0_n_0 ,\gx_sum0[-1111111111]__0_n_0 }),
        .O(PCIN[3:0]),
        .S({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__1_n_0,i__carry_i_4_n_0}));
  CARRY4 \gx_sum0_inferred__0/i__carry__0 
       (.CI(\gx_sum0_inferred__0/i__carry_n_0 ),
        .CO({\gx_sum0_inferred__0/i__carry__0_n_0 ,\gx_sum0_inferred__0/i__carry__0_n_1 ,\gx_sum0_inferred__0/i__carry__0_n_2 ,\gx_sum0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\gx_sum0[-1111111104]__0_n_0 ,\gx_sum0[-1111111105]__0_n_0 ,\gx_sum0[-1111111106]__0_n_0 ,\gx_sum0[-1111111107]__0_n_0 }),
        .O(PCIN[7:4]),
        .S({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4_n_0}));
  CARRY4 \gx_sum0_inferred__0/i__carry__1 
       (.CI(\gx_sum0_inferred__0/i__carry__0_n_0 ),
        .CO({\gx_sum0_inferred__0/i__carry__1_n_0 ,\gx_sum0_inferred__0/i__carry__1_n_1 ,\gx_sum0_inferred__0/i__carry__1_n_2 ,\gx_sum0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({gx_sum0__58_carry__1_n_6,gx_sum0__58_carry__1_n_7,gx_sum0__58_carry__0_n_4,i__carry__1_i_1__0_n_0}),
        .O(PCIN[11:8]),
        .S({i__carry__1_i_2__0_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0,gx_sum0__58_carry__0_n_4}));
  CARRY4 \gx_sum0_inferred__0/i__carry__2 
       (.CI(\gx_sum0_inferred__0/i__carry__1_n_0 ),
        .CO({\NLW_gx_sum0_inferred__0/i__carry__2_CO_UNCONNECTED [3:2],\gx_sum0_inferred__0/i__carry__2_n_2 ,\gx_sum0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,gx_sum0__58_carry__1_n_4,gx_sum0__58_carry__1_n_5}),
        .O({\NLW_gx_sum0_inferred__0/i__carry__2_O_UNCONNECTED [3],PCIN[16],PCIN[13:12]}),
        .S({1'b0,1'b1,i__carry__2_i_1_n_0,i__carry__2_i_2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    \gx_sum[3]_i_2 
       (.I0(PCIN[3]),
        .I1(\gx_sum0[-_n_0_1111111108] ),
        .O(\gx_sum[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gx_sum[3]_i_3 
       (.I0(PCIN[2]),
        .I1(\gx_sum0[-_n_0_1111111109] ),
        .O(\gx_sum[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gx_sum[3]_i_4 
       (.I0(PCIN[1]),
        .I1(\gx_sum0[-_n_0_1111111110] ),
        .O(\gx_sum[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gx_sum[3]_i_5 
       (.I0(PCIN[0]),
        .I1(\gx_sum0[-_n_0_1111111111] ),
        .O(\gx_sum[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gx_sum[7]_i_2 
       (.I0(PCIN[7]),
        .I1(\gx_sum0[-_n_0_1111111104] ),
        .O(\gx_sum[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gx_sum[7]_i_3 
       (.I0(PCIN[6]),
        .I1(\gx_sum0[-_n_0_1111111105] ),
        .O(\gx_sum[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gx_sum[7]_i_4 
       (.I0(PCIN[5]),
        .I1(\gx_sum0[-_n_0_1111111106] ),
        .O(\gx_sum[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gx_sum[7]_i_5 
       (.I0(PCIN[4]),
        .I1(\gx_sum0[-_n_0_1111111107] ),
        .O(\gx_sum[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gx_sum_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(PCOUT[0]),
        .Q(gx_sum_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gx_sum_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(PCOUT[10]),
        .Q(gx_sum_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gx_sum_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(PCOUT[11]),
        .Q(gx_sum_reg[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gx_sum_reg[11]_i_1 
       (.CI(\gx_sum_reg[7]_i_1_n_0 ),
        .CO({\gx_sum_reg[11]_i_1_n_0 ,\gx_sum_reg[11]_i_1_n_1 ,\gx_sum_reg[11]_i_1_n_2 ,\gx_sum_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PCOUT[11:8]),
        .S(PCIN[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \gx_sum_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(PCOUT[12]),
        .Q(gx_sum_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gx_sum_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(PCOUT[13]),
        .Q(gx_sum_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gx_sum_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(PCOUT[14]),
        .Q(gx_sum_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gx_sum_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(PCOUT[15]),
        .Q(gx_sum_reg[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gx_sum_reg[15]_i_1 
       (.CI(\gx_sum_reg[11]_i_1_n_0 ),
        .CO({\gx_sum_reg[15]_i_1_n_0 ,\gx_sum_reg[15]_i_1_n_1 ,\gx_sum_reg[15]_i_1_n_2 ,\gx_sum_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PCOUT[15:12]),
        .S({PCIN[16],PCIN[16],PCIN[13:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \gx_sum_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(PCOUT[16]),
        .Q(gx_sum_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gx_sum_reg[16]_i_1 
       (.CI(\gx_sum_reg[15]_i_1_n_0 ),
        .CO(\NLW_gx_sum_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gx_sum_reg[16]_i_1_O_UNCONNECTED [3:1],PCOUT[16]}),
        .S({1'b0,1'b0,1'b0,PCIN[16]}));
  FDRE #(
    .INIT(1'b0)) 
    \gx_sum_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(PCOUT[1]),
        .Q(gx_sum_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gx_sum_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(PCOUT[2]),
        .Q(gx_sum_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gx_sum_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(PCOUT[3]),
        .Q(gx_sum_reg[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gx_sum_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gx_sum_reg[3]_i_1_n_0 ,\gx_sum_reg[3]_i_1_n_1 ,\gx_sum_reg[3]_i_1_n_2 ,\gx_sum_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PCIN[3:0]),
        .O(PCOUT[3:0]),
        .S({\gx_sum[3]_i_2_n_0 ,\gx_sum[3]_i_3_n_0 ,\gx_sum[3]_i_4_n_0 ,\gx_sum[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gx_sum_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(PCOUT[4]),
        .Q(gx_sum_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gx_sum_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(PCOUT[5]),
        .Q(gx_sum_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gx_sum_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(PCOUT[6]),
        .Q(gx_sum_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gx_sum_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(PCOUT[7]),
        .Q(gx_sum_reg[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gx_sum_reg[7]_i_1 
       (.CI(\gx_sum_reg[3]_i_1_n_0 ),
        .CO({\gx_sum_reg[7]_i_1_n_0 ,\gx_sum_reg[7]_i_1_n_1 ,\gx_sum_reg[7]_i_1_n_2 ,\gx_sum_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PCIN[7:4]),
        .O(PCOUT[7:4]),
        .S({\gx_sum[7]_i_2_n_0 ,\gx_sum[7]_i_3_n_0 ,\gx_sum[7]_i_4_n_0 ,\gx_sum[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gx_sum_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(PCOUT[8]),
        .Q(gx_sum_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gx_sum_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(PCOUT[9]),
        .Q(gx_sum_reg[9]),
        .R(1'b0));
  FDRE \gy_sum0[-1111111104] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[26]),
        .Q(\gy_sum0[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \gy_sum0[-1111111105] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[25]),
        .Q(\gy_sum0[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \gy_sum0[-1111111106] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[24]),
        .Q(\gy_sum0[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \gy_sum0[-1111111107] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[23]),
        .Q(\gy_sum0[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \gy_sum0[-1111111108] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[22]),
        .Q(\gy_sum0[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \gy_sum0[-1111111109] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[21]),
        .Q(\gy_sum0[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \gy_sum0[-1111111110] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[20]),
        .Q(\gy_sum0[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \gy_sum0[-1111111111] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[19]),
        .Q(\gy_sum0[-_n_0_1111111111] ),
        .R(1'b0));
  CARRY4 gy_sum0__26_carry
       (.CI(1'b0),
        .CO({gy_sum0__26_carry_n_0,gy_sum0__26_carry_n_1,gy_sum0__26_carry_n_2,gy_sum0__26_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\mulData2_reg_n_0_[2][3] ,\mulData2_reg_n_0_[2][2] ,\mulData2_reg_n_0_[2][1] ,\mulData2_reg_n_0_[2][0] }),
        .O({C__0[3:1],gy_sum0__26_carry_n_7}),
        .S({gy_sum0__26_carry_i_1_n_0,gy_sum0__26_carry_i_2_n_0,gy_sum0__26_carry_i_3_n_0,gy_sum0__26_carry_i_4_n_0}));
  CARRY4 gy_sum0__26_carry__0
       (.CI(gy_sum0__26_carry_n_0),
        .CO({gy_sum0__26_carry__0_n_0,gy_sum0__26_carry__0_n_1,gy_sum0__26_carry__0_n_2,gy_sum0__26_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\mulData2_reg_n_0_[2][7] ,\mulData2_reg_n_0_[2][6] ,\mulData2_reg_n_0_[2][5] ,\mulData2_reg_n_0_[2][4] }),
        .O(C__0[7:4]),
        .S({gy_sum0__26_carry__0_i_1_n_0,gy_sum0__26_carry__0_i_2_n_0,gy_sum0__26_carry__0_i_3_n_0,gy_sum0__26_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0__26_carry__0_i_1
       (.I0(\mulData2_reg_n_0_[2][7] ),
        .I1(gy_sum0_carry__0_n_5),
        .O(gy_sum0__26_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0__26_carry__0_i_2
       (.I0(\mulData2_reg_n_0_[2][6] ),
        .I1(gy_sum0_carry__0_n_6),
        .O(gy_sum0__26_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0__26_carry__0_i_3
       (.I0(\mulData2_reg_n_0_[2][5] ),
        .I1(gy_sum0_carry__0_n_7),
        .O(gy_sum0__26_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0__26_carry__0_i_4
       (.I0(\mulData2_reg_n_0_[2][4] ),
        .I1(gy_sum0_carry_n_4),
        .O(gy_sum0__26_carry__0_i_4_n_0));
  CARRY4 gy_sum0__26_carry__1
       (.CI(gy_sum0__26_carry__0_n_0),
        .CO({gy_sum0__26_carry__1_n_0,gy_sum0__26_carry__1_n_1,gy_sum0__26_carry__1_n_2,gy_sum0__26_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({gy_sum0_carry__1_n_6,gy_sum0_carry__1_n_7,gy_sum0__26_carry__1_i_1_n_0,\mulData2_reg_n_0_[2][9] }),
        .O(C__0[11:8]),
        .S({gy_sum0__26_carry__1_i_2_n_0,gy_sum0__26_carry__1_i_3_n_0,gy_sum0__26_carry__1_i_4_n_0,gy_sum0__26_carry__1_i_5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    gy_sum0__26_carry__1_i_1
       (.I0(gy_sum0_carry__1_n_7),
        .O(gy_sum0__26_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0__26_carry__1_i_2
       (.I0(gy_sum0_carry__1_n_6),
        .I1(gy_sum0_carry__1_n_1),
        .O(gy_sum0__26_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    gy_sum0__26_carry__1_i_3
       (.I0(gy_sum0_carry__1_n_7),
        .I1(gy_sum0_carry__1_n_6),
        .O(gy_sum0__26_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0__26_carry__1_i_4
       (.I0(gy_sum0_carry__1_n_7),
        .I1(\mulData2_reg_n_0_[2][9] ),
        .O(gy_sum0__26_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0__26_carry__1_i_5
       (.I0(\mulData2_reg_n_0_[2][9] ),
        .I1(gy_sum0_carry__0_n_4),
        .O(gy_sum0__26_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0__26_carry_i_1
       (.I0(\mulData2_reg_n_0_[2][3] ),
        .I1(gy_sum0_carry_n_5),
        .O(gy_sum0__26_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0__26_carry_i_2
       (.I0(\mulData2_reg_n_0_[2][2] ),
        .I1(gy_sum0_carry_n_6),
        .O(gy_sum0__26_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    gy_sum0__26_carry_i_3
       (.I0(\mulData2_reg_n_0_[2][1] ),
        .I1(\mulData2_reg_n_0_[0][1] ),
        .I2(\mulData2_reg_n_0_[7][1] ),
        .O(gy_sum0__26_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0__26_carry_i_4
       (.I0(\mulData2_reg_n_0_[2][0] ),
        .I1(\mulData2_reg_n_0_[0][0] ),
        .O(gy_sum0__26_carry_i_4_n_0));
  CARRY4 gy_sum0__62_carry
       (.CI(1'b0),
        .CO({gy_sum0__62_carry_n_0,gy_sum0__62_carry_n_1,gy_sum0__62_carry_n_2,gy_sum0__62_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\mulData2_reg_n_0_[1][4] ,\mulData2_reg_n_0_[1][3] ,\mulData2_reg_n_0_[1][2] ,\mulData2_reg_n_0_[1][1] }),
        .O({gy_sum0__62_carry_n_4,gy_sum0__62_carry_n_5,gy_sum0__62_carry_n_6,NLW_gy_sum0__62_carry_O_UNCONNECTED[0]}),
        .S({gy_sum0__62_carry_i_1_n_0,gy_sum0__62_carry_i_2_n_0,gy_sum0__62_carry_i_3_n_0,gy_sum0__62_carry_i_4_n_0}));
  CARRY4 gy_sum0__62_carry__0
       (.CI(gy_sum0__62_carry_n_0),
        .CO({gy_sum0__62_carry__0_n_0,gy_sum0__62_carry__0_n_1,gy_sum0__62_carry__0_n_2,gy_sum0__62_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\mulData2_reg_n_0_[1][8] ,\mulData2_reg_n_0_[1][7] ,\mulData2_reg_n_0_[1][6] ,\mulData2_reg_n_0_[1][5] }),
        .O({gy_sum0__62_carry__0_n_4,gy_sum0__62_carry__0_n_5,gy_sum0__62_carry__0_n_6,gy_sum0__62_carry__0_n_7}),
        .S({gy_sum0__62_carry__0_i_1_n_0,gy_sum0__62_carry__0_i_2_n_0,gy_sum0__62_carry__0_i_3_n_0,gy_sum0__62_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0__62_carry__0_i_1
       (.I0(\mulData2_reg_n_0_[1][8] ),
        .I1(C__0[8]),
        .O(gy_sum0__62_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0__62_carry__0_i_2
       (.I0(\mulData2_reg_n_0_[1][7] ),
        .I1(C__0[7]),
        .O(gy_sum0__62_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0__62_carry__0_i_3
       (.I0(\mulData2_reg_n_0_[1][6] ),
        .I1(C__0[6]),
        .O(gy_sum0__62_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0__62_carry__0_i_4
       (.I0(\mulData2_reg_n_0_[1][5] ),
        .I1(C__0[5]),
        .O(gy_sum0__62_carry__0_i_4_n_0));
  CARRY4 gy_sum0__62_carry__1
       (.CI(gy_sum0__62_carry__0_n_0),
        .CO({gy_sum0__62_carry__1_n_0,gy_sum0__62_carry__1_n_1,gy_sum0__62_carry__1_n_2,gy_sum0__62_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({C__0[11:10],gy_sum0__62_carry__1_i_1_n_0,\mulData2_reg_n_0_[1][10] }),
        .O({gy_sum0__62_carry__1_n_4,gy_sum0__62_carry__1_n_5,gy_sum0__62_carry__1_n_6,gy_sum0__62_carry__1_n_7}),
        .S({gy_sum0__62_carry__1_i_2_n_0,gy_sum0__62_carry__1_i_3_n_0,gy_sum0__62_carry__1_i_4_n_0,gy_sum0__62_carry__1_i_5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    gy_sum0__62_carry__1_i_1
       (.I0(C__0[10]),
        .O(gy_sum0__62_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0__62_carry__1_i_2
       (.I0(C__0[11]),
        .I1(gy_sum0__62_carry__1_i_6_n_3),
        .O(gy_sum0__62_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    gy_sum0__62_carry__1_i_3
       (.I0(C__0[10]),
        .I1(C__0[11]),
        .O(gy_sum0__62_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0__62_carry__1_i_4
       (.I0(C__0[10]),
        .I1(\mulData2_reg_n_0_[1][10] ),
        .O(gy_sum0__62_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0__62_carry__1_i_5
       (.I0(\mulData2_reg_n_0_[1][10] ),
        .I1(C__0[9]),
        .O(gy_sum0__62_carry__1_i_5_n_0));
  CARRY4 gy_sum0__62_carry__1_i_6
       (.CI(gy_sum0__26_carry__1_n_0),
        .CO({NLW_gy_sum0__62_carry__1_i_6_CO_UNCONNECTED[3:1],gy_sum0__62_carry__1_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_gy_sum0__62_carry__1_i_6_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0__62_carry_i_1
       (.I0(\mulData2_reg_n_0_[1][4] ),
        .I1(C__0[4]),
        .O(gy_sum0__62_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0__62_carry_i_2
       (.I0(\mulData2_reg_n_0_[1][3] ),
        .I1(C__0[3]),
        .O(gy_sum0__62_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0__62_carry_i_3
       (.I0(\mulData2_reg_n_0_[1][2] ),
        .I1(C__0[2]),
        .O(gy_sum0__62_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0__62_carry_i_4
       (.I0(\mulData2_reg_n_0_[1][1] ),
        .I1(C__0[1]),
        .O(gy_sum0__62_carry_i_4_n_0));
  CARRY4 gy_sum0_carry
       (.CI(1'b0),
        .CO({gy_sum0_carry_n_0,gy_sum0_carry_n_1,gy_sum0_carry_n_2,gy_sum0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\mulData2_reg_n_0_[7][4] ,\mulData2_reg_n_0_[7][3] ,\mulData2_reg_n_0_[7][2] ,\mulData2_reg_n_0_[7][1] }),
        .O({gy_sum0_carry_n_4,gy_sum0_carry_n_5,gy_sum0_carry_n_6,NLW_gy_sum0_carry_O_UNCONNECTED[0]}),
        .S({gy_sum0_carry_i_1_n_0,gy_sum0_carry_i_2_n_0,gy_sum0_carry_i_3_n_0,gy_sum0_carry_i_4_n_0}));
  CARRY4 gy_sum0_carry__0
       (.CI(gy_sum0_carry_n_0),
        .CO({gy_sum0_carry__0_n_0,gy_sum0_carry__0_n_1,gy_sum0_carry__0_n_2,gy_sum0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\mulData2_reg_n_0_[7][8] ,\mulData2_reg_n_0_[7][7] ,\mulData2_reg_n_0_[7][6] ,\mulData2_reg_n_0_[7][5] }),
        .O({gy_sum0_carry__0_n_4,gy_sum0_carry__0_n_5,gy_sum0_carry__0_n_6,gy_sum0_carry__0_n_7}),
        .S({gy_sum0_carry__0_i_1_n_0,gy_sum0_carry__0_i_2_n_0,gy_sum0_carry__0_i_3_n_0,gy_sum0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0_carry__0_i_1
       (.I0(\mulData2_reg_n_0_[7][8] ),
        .I1(\mulData2_reg_n_0_[0][9] ),
        .O(gy_sum0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0_carry__0_i_2
       (.I0(\mulData2_reg_n_0_[7][7] ),
        .I1(\mulData2_reg_n_0_[0][7] ),
        .O(gy_sum0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0_carry__0_i_3
       (.I0(\mulData2_reg_n_0_[7][6] ),
        .I1(\mulData2_reg_n_0_[0][6] ),
        .O(gy_sum0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0_carry__0_i_4
       (.I0(\mulData2_reg_n_0_[7][5] ),
        .I1(\mulData2_reg_n_0_[0][5] ),
        .O(gy_sum0_carry__0_i_4_n_0));
  CARRY4 gy_sum0_carry__1
       (.CI(gy_sum0_carry__0_n_0),
        .CO({NLW_gy_sum0_carry__1_CO_UNCONNECTED[3],gy_sum0_carry__1_n_1,NLW_gy_sum0_carry__1_CO_UNCONNECTED[1],gy_sum0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,gy_sum0_carry__1_i_1_n_0,\mulData2_reg_n_0_[0][9] }),
        .O({NLW_gy_sum0_carry__1_O_UNCONNECTED[3:2],gy_sum0_carry__1_n_6,gy_sum0_carry__1_n_7}),
        .S({1'b0,1'b1,\mulData2_reg_n_0_[0][9] ,\mulData2_reg_n_0_[0][9] }));
  LUT1 #(
    .INIT(2'h1)) 
    gy_sum0_carry__1_i_1
       (.I0(\mulData2_reg_n_0_[0][9] ),
        .O(gy_sum0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0_carry_i_1
       (.I0(\mulData2_reg_n_0_[7][4] ),
        .I1(\mulData2_reg_n_0_[0][4] ),
        .O(gy_sum0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0_carry_i_2
       (.I0(\mulData2_reg_n_0_[7][3] ),
        .I1(\mulData2_reg_n_0_[0][3] ),
        .O(gy_sum0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0_carry_i_3
       (.I0(\mulData2_reg_n_0_[7][2] ),
        .I1(\mulData2_reg_n_0_[0][2] ),
        .O(gy_sum0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    gy_sum0_carry_i_4
       (.I0(\mulData2_reg_n_0_[7][1] ),
        .I1(\mulData2_reg_n_0_[0][1] ),
        .O(gy_sum0_carry_i_4_n_0));
  CARRY4 \gy_sum0_inferred__0/i___0_carry 
       (.CI(1'b0),
        .CO({\gy_sum0_inferred__0/i___0_carry_n_0 ,\gy_sum0_inferred__0/i___0_carry_n_1 ,\gy_sum0_inferred__0/i___0_carry_n_2 ,\gy_sum0_inferred__0/i___0_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry_i_1_n_0,i___0_carry_i_2_n_0,i___0_carry_i_3_n_0,1'b0}),
        .O({\gy_sum0_inferred__0/i___0_carry_n_4 ,\gy_sum0_inferred__0/i___0_carry_n_5 ,\gy_sum0_inferred__0/i___0_carry_n_6 ,\gy_sum0_inferred__0/i___0_carry_n_7 }),
        .S({i___0_carry_i_4_n_0,i___0_carry_i_5_n_0,i___0_carry_i_6_n_0,i___0_carry_i_7_n_0}));
  CARRY4 \gy_sum0_inferred__0/i___0_carry__0 
       (.CI(\gy_sum0_inferred__0/i___0_carry_n_0 ),
        .CO({\gy_sum0_inferred__0/i___0_carry__0_n_0 ,\gy_sum0_inferred__0/i___0_carry__0_n_1 ,\gy_sum0_inferred__0/i___0_carry__0_n_2 ,\gy_sum0_inferred__0/i___0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__0_i_1_n_0,i___0_carry__0_i_2_n_0,i___0_carry__0_i_3_n_0,i___0_carry__0_i_4_n_0}),
        .O({\gy_sum0_inferred__0/i___0_carry__0_n_4 ,\gy_sum0_inferred__0/i___0_carry__0_n_5 ,\gy_sum0_inferred__0/i___0_carry__0_n_6 ,\gy_sum0_inferred__0/i___0_carry__0_n_7 }),
        .S({i___0_carry__0_i_5_n_0,i___0_carry__0_i_6_n_0,i___0_carry__0_i_7_n_0,i___0_carry__0_i_8_n_0}));
  CARRY4 \gy_sum0_inferred__0/i___0_carry__1 
       (.CI(\gy_sum0_inferred__0/i___0_carry__0_n_0 ),
        .CO({\gy_sum0_inferred__0/i___0_carry__1_n_0 ,\gy_sum0_inferred__0/i___0_carry__1_n_1 ,\gy_sum0_inferred__0/i___0_carry__1_n_2 ,\gy_sum0_inferred__0/i___0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({gy_sum0__62_carry__1_n_6,gy_sum0__62_carry__1_n_7,1'b1,gy_sum0__62_carry__0_n_4}),
        .O({\gy_sum0_inferred__0/i___0_carry__1_n_4 ,\gy_sum0_inferred__0/i___0_carry__1_n_5 ,\gy_sum0_inferred__0/i___0_carry__1_n_6 ,\gy_sum0_inferred__0/i___0_carry__1_n_7 }),
        .S({i___0_carry__1_i_1_n_0,i___0_carry__1_i_2_n_0,gy_sum0__62_carry__1_n_7,i___0_carry__1_i_3_n_0}));
  CARRY4 \gy_sum0_inferred__0/i___0_carry__2 
       (.CI(\gy_sum0_inferred__0/i___0_carry__1_n_0 ),
        .CO({\NLW_gy_sum0_inferred__0/i___0_carry__2_CO_UNCONNECTED [3:2],\gy_sum0_inferred__0/i___0_carry__2_n_2 ,\gy_sum0_inferred__0/i___0_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,gy_sum0__62_carry__1_n_4,gy_sum0__62_carry__1_n_5}),
        .O({\NLW_gy_sum0_inferred__0/i___0_carry__2_O_UNCONNECTED [3],\gy_sum0_inferred__0/i___0_carry__2_n_5 ,\gy_sum0_inferred__0/i___0_carry__2_n_6 ,\gy_sum0_inferred__0/i___0_carry__2_n_7 }),
        .S({1'b0,1'b1,i___0_carry__2_i_1_n_0,i___0_carry__2_i_2_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    \gy_sum_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gy_sum0_inferred__0/i___0_carry_n_7 ),
        .Q(gy_sum_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gy_sum_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gy_sum0_inferred__0/i___0_carry__1_n_5 ),
        .Q(gy_sum_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gy_sum_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gy_sum0_inferred__0/i___0_carry__1_n_4 ),
        .Q(gy_sum_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gy_sum_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gy_sum0_inferred__0/i___0_carry__2_n_7 ),
        .Q(gy_sum_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gy_sum_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gy_sum0_inferred__0/i___0_carry__2_n_6 ),
        .Q(gy_sum_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gy_sum_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gy_sum0_inferred__0/i___0_carry__2_n_5 ),
        .Q(gy_sum_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gy_sum_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gy_sum0_inferred__0/i___0_carry_n_6 ),
        .Q(gy_sum_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gy_sum_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gy_sum0_inferred__0/i___0_carry_n_5 ),
        .Q(gy_sum_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gy_sum_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gy_sum0_inferred__0/i___0_carry_n_4 ),
        .Q(gy_sum_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gy_sum_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gy_sum0_inferred__0/i___0_carry__0_n_7 ),
        .Q(gy_sum_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gy_sum_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gy_sum0_inferred__0/i___0_carry__0_n_6 ),
        .Q(gy_sum_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gy_sum_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gy_sum0_inferred__0/i___0_carry__0_n_5 ),
        .Q(gy_sum_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gy_sum_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gy_sum0_inferred__0/i___0_carry__0_n_4 ),
        .Q(gy_sum_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gy_sum_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gy_sum0_inferred__0/i___0_carry__1_n_7 ),
        .Q(gy_sum_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gy_sum_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gy_sum0_inferred__0/i___0_carry__1_n_6 ),
        .Q(gy_sum_reg[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_1
       (.I0(\gy_sum0[-_n_0_1111111105] ),
        .I1(gy_sum0__62_carry__0_n_6),
        .I2(\gx_sum0[-1111111105]__0_n_0 ),
        .O(i___0_carry__0_i_1_n_0));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_2
       (.I0(\gy_sum0[-_n_0_1111111106] ),
        .I1(gy_sum0__62_carry__0_n_7),
        .I2(\gx_sum0[-1111111106]__0_n_0 ),
        .O(i___0_carry__0_i_2_n_0));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_3
       (.I0(\gy_sum0[-_n_0_1111111107] ),
        .I1(gy_sum0__62_carry_n_4),
        .I2(\gx_sum0[-1111111107]__0_n_0 ),
        .O(i___0_carry__0_i_3_n_0));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_4
       (.I0(\gy_sum0[-_n_0_1111111108] ),
        .I1(gy_sum0__62_carry_n_5),
        .I2(\gx_sum0[-1111111108]__0_n_0 ),
        .O(i___0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_5
       (.I0(i___0_carry__0_i_1_n_0),
        .I1(gy_sum0__62_carry__0_n_5),
        .I2(\gy_sum0[-_n_0_1111111104] ),
        .I3(\gx_sum0[-1111111104]__0_n_0 ),
        .O(i___0_carry__0_i_5_n_0));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_6
       (.I0(\gy_sum0[-_n_0_1111111105] ),
        .I1(gy_sum0__62_carry__0_n_6),
        .I2(\gx_sum0[-1111111105]__0_n_0 ),
        .I3(i___0_carry__0_i_2_n_0),
        .O(i___0_carry__0_i_6_n_0));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_7
       (.I0(\gy_sum0[-_n_0_1111111106] ),
        .I1(gy_sum0__62_carry__0_n_7),
        .I2(\gx_sum0[-1111111106]__0_n_0 ),
        .I3(i___0_carry__0_i_3_n_0),
        .O(i___0_carry__0_i_7_n_0));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_8
       (.I0(\gy_sum0[-_n_0_1111111107] ),
        .I1(gy_sum0__62_carry_n_4),
        .I2(\gx_sum0[-1111111107]__0_n_0 ),
        .I3(i___0_carry__0_i_4_n_0),
        .O(i___0_carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__1_i_1
       (.I0(gy_sum0__62_carry__1_n_6),
        .I1(gy_sum0__62_carry__1_n_5),
        .O(i___0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__1_i_2
       (.I0(gy_sum0__62_carry__1_n_7),
        .I1(gy_sum0__62_carry__1_n_6),
        .O(i___0_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h17E8)) 
    i___0_carry__1_i_3
       (.I0(\gx_sum0[-1111111104]__0_n_0 ),
        .I1(gy_sum0__62_carry__0_n_5),
        .I2(\gy_sum0[-_n_0_1111111104] ),
        .I3(gy_sum0__62_carry__0_n_4),
        .O(i___0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__2_i_1
       (.I0(gy_sum0__62_carry__1_n_4),
        .I1(i___0_carry__2_i_3_n_3),
        .O(i___0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__2_i_2
       (.I0(gy_sum0__62_carry__1_n_5),
        .I1(gy_sum0__62_carry__1_n_4),
        .O(i___0_carry__2_i_2_n_0));
  CARRY4 i___0_carry__2_i_3
       (.CI(gy_sum0__62_carry__1_n_0),
        .CO({NLW_i___0_carry__2_i_3_CO_UNCONNECTED[3:1],i___0_carry__2_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_i___0_carry__2_i_3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry_i_1
       (.I0(\gy_sum0[-_n_0_1111111109] ),
        .I1(gy_sum0__62_carry_n_6),
        .I2(\gx_sum0[-1111111109]__0_n_0 ),
        .O(i___0_carry_i_1_n_0));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'hBE28)) 
    i___0_carry_i_2
       (.I0(\gy_sum0[-_n_0_1111111110] ),
        .I1(C__0[1]),
        .I2(\mulData2_reg_n_0_[1][1] ),
        .I3(\gx_sum0[-1111111110]__0_n_0 ),
        .O(i___0_carry_i_2_n_0));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry_i_3
       (.I0(\gy_sum0[-_n_0_1111111111] ),
        .I1(gy_sum0__26_carry_n_7),
        .I2(\gx_sum0[-1111111111]__0_n_0 ),
        .O(i___0_carry_i_3_n_0));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_4
       (.I0(\gy_sum0[-_n_0_1111111108] ),
        .I1(gy_sum0__62_carry_n_5),
        .I2(\gx_sum0[-1111111108]__0_n_0 ),
        .I3(i___0_carry_i_1_n_0),
        .O(i___0_carry_i_4_n_0));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_5
       (.I0(\gy_sum0[-_n_0_1111111109] ),
        .I1(gy_sum0__62_carry_n_6),
        .I2(\gx_sum0[-1111111109]__0_n_0 ),
        .I3(i___0_carry_i_2_n_0),
        .O(i___0_carry_i_5_n_0));
  (* HLUTNM = "lutpair7" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    i___0_carry_i_6
       (.I0(\gy_sum0[-_n_0_1111111110] ),
        .I1(C__0[1]),
        .I2(\mulData2_reg_n_0_[1][1] ),
        .I3(\gx_sum0[-1111111110]__0_n_0 ),
        .I4(i___0_carry_i_3_n_0),
        .O(i___0_carry_i_6_n_0));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'h96)) 
    i___0_carry_i_7
       (.I0(\gy_sum0[-_n_0_1111111111] ),
        .I1(gy_sum0__26_carry_n_7),
        .I2(\gx_sum0[-1111111111]__0_n_0 ),
        .O(i___0_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1__0
       (.I0(\gx_sum0[-1111111104]__0_n_0 ),
        .I1(gx_sum0__58_carry__0_n_5),
        .O(i__carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_1__1
       (.I0(gy_sum_reg[12]),
        .I1(gy_sum_reg[13]),
        .O(i__carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__0
       (.I0(\gx_sum0[-1111111105]__0_n_0 ),
        .I1(gx_sum0__58_carry__0_n_6),
        .O(i__carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_2__1
       (.I0(gy_sum_reg[10]),
        .I1(gy_sum_reg[11]),
        .O(i__carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__0
       (.I0(\gx_sum0[-1111111106]__0_n_0 ),
        .I1(gx_sum0__58_carry__0_n_7),
        .O(i__carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_3__1
       (.I0(gy_sum_reg[8]),
        .I1(gy_sum_reg[9]),
        .O(i__carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4
       (.I0(\gx_sum0[-1111111107]__0_n_0 ),
        .I1(gx_sum0__58_carry_n_4),
        .O(i__carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__0
       (.I0(gy_sum_reg[16]),
        .O(i__carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_5
       (.I0(gy_sum_reg[12]),
        .I1(gy_sum_reg[13]),
        .O(i__carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_6
       (.I0(gy_sum_reg[10]),
        .I1(gy_sum_reg[11]),
        .O(i__carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_7
       (.I0(gy_sum_reg[8]),
        .I1(gy_sum_reg[9]),
        .O(i__carry__0_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__0
       (.I0(gx_sum0__58_carry__0_n_4),
        .O(i__carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__1
       (.I0(gy_sum_reg[16]),
        .O(i__carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__0
       (.I0(gx_sum0__58_carry__1_n_6),
        .I1(gx_sum0__58_carry__1_n_5),
        .O(i__carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3
       (.I0(gx_sum0__58_carry__1_n_7),
        .I1(gx_sum0__58_carry__1_n_6),
        .O(i__carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4
       (.I0(gx_sum0__58_carry__0_n_4),
        .I1(gx_sum0__58_carry__1_n_7),
        .O(i__carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_1
       (.I0(gx_sum0__58_carry__1_n_4),
        .I1(i__carry__2_i_3_n_3),
        .O(i__carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2
       (.I0(gx_sum0__58_carry__1_n_5),
        .I1(gx_sum0__58_carry__1_n_4),
        .O(i__carry__2_i_2_n_0));
  CARRY4 i__carry__2_i_3
       (.CI(gx_sum0__58_carry__1_n_0),
        .CO({NLW_i__carry__2_i_3_CO_UNCONNECTED[3:1],i__carry__2_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_i__carry__2_i_3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__0
       (.I0(\gx_sum0[-1111111108]__0_n_0 ),
        .I1(gx_sum0__58_carry_n_5),
        .O(i__carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_1__1
       (.I0(gy_sum_reg[6]),
        .I1(gy_sum_reg[7]),
        .O(i__carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__0
       (.I0(\gx_sum0[-1111111109]__0_n_0 ),
        .I1(gx_sum0__58_carry_n_6),
        .O(i__carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__1
       (.I0(gy_sum_reg[4]),
        .I1(gy_sum_reg[5]),
        .O(i__carry_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i__carry_i_3__1
       (.I0(\gx_sum0[-1111111110]__0_n_0 ),
        .I1(\mulData1_reg_n_0_[5][1] ),
        .I2(gx_sum0_carry_n_6),
        .I3(\mulData1_reg_n_0_[3][1] ),
        .O(i__carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_3__2
       (.I0(gy_sum_reg[2]),
        .I1(gy_sum_reg[3]),
        .O(i__carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4
       (.I0(\gx_sum0[-1111111111]__0_n_0 ),
        .I1(gx_sum0_carry_n_7),
        .O(i__carry_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_4__0
       (.I0(gy_sum_reg[0]),
        .I1(gy_sum_reg[1]),
        .O(i__carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_5
       (.I0(gy_sum_reg[6]),
        .I1(gy_sum_reg[7]),
        .O(i__carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6
       (.I0(gy_sum_reg[4]),
        .I1(gy_sum_reg[5]),
        .O(i__carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7
       (.I0(gy_sum_reg[2]),
        .I1(gy_sum_reg[3]),
        .O(i__carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_8
       (.I0(gy_sum_reg[0]),
        .I1(gy_sum_reg[1]),
        .O(i__carry_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[3][10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData1_reg[3][10]_0 [7]),
        .Q(\mulData1_reg_n_0_[3][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[3][1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[10]),
        .Q(\mulData1_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[3][2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData1_reg[3][10]_0 [0]),
        .Q(\mulData1_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[3][3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData1_reg[3][10]_0 [1]),
        .Q(\mulData1_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[3][4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData1_reg[3][10]_0 [2]),
        .Q(\mulData1_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[3][5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData1_reg[3][10]_0 [3]),
        .Q(\mulData1_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[3][6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData1_reg[3][10]_0 [4]),
        .Q(\mulData1_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[3][7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData1_reg[3][10]_0 [5]),
        .Q(\mulData1_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[3][8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData1_reg[3][10]_0 [6]),
        .Q(\mulData1_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[5][1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[11]),
        .Q(\mulData1_reg_n_0_[5][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[5][2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[12]),
        .Q(\mulData1_reg_n_0_[5][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[5][3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[13]),
        .Q(\mulData1_reg_n_0_[5][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[5][4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[14]),
        .Q(\mulData1_reg_n_0_[5][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[5][5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[15]),
        .Q(\mulData1_reg_n_0_[5][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[5][6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[16]),
        .Q(\mulData1_reg_n_0_[5][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[5][7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[17]),
        .Q(\mulData1_reg_n_0_[5][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[5][8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[18]),
        .Q(\mulData1_reg_n_0_[5][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[6][0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[19]),
        .Q(\mulData1_reg_n_0_[6][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[6][1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData1_reg[6][9]_0 [0]),
        .Q(\mulData1_reg_n_0_[6][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[6][2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData1_reg[6][9]_0 [1]),
        .Q(\mulData1_reg_n_0_[6][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[6][3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData1_reg[6][9]_0 [2]),
        .Q(\mulData1_reg_n_0_[6][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[6][4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData1_reg[6][9]_0 [3]),
        .Q(\mulData1_reg_n_0_[6][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[6][5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData1_reg[6][9]_0 [4]),
        .Q(\mulData1_reg_n_0_[6][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[6][6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData1_reg[6][9]_0 [5]),
        .Q(\mulData1_reg_n_0_[6][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[6][7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData1_reg[6][9]_0 [6]),
        .Q(\mulData1_reg_n_0_[6][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData1_reg[6][9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData1_reg[6][9]_0 [7]),
        .Q(\mulData1_reg_n_0_[6][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[0][0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[0]),
        .Q(\mulData2_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[0][1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\mulData2_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[0][2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\mulData2_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[0][3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\mulData2_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[0][4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\mulData2_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[0][5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\mulData2_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[0][6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\mulData2_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[0][7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\mulData2_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[0][9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\mulData2_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[1][10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData2_reg[1][10]_0 [7]),
        .Q(\mulData2_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[1][1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[1]),
        .Q(\mulData2_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[1][2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData2_reg[1][10]_0 [0]),
        .Q(\mulData2_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[1][3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData2_reg[1][10]_0 [1]),
        .Q(\mulData2_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[1][4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData2_reg[1][10]_0 [2]),
        .Q(\mulData2_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[1][5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData2_reg[1][10]_0 [3]),
        .Q(\mulData2_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[1][6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData2_reg[1][10]_0 [4]),
        .Q(\mulData2_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[1][7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData2_reg[1][10]_0 [5]),
        .Q(\mulData2_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[1][8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData2_reg[1][10]_0 [6]),
        .Q(\mulData2_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[2][0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[2]),
        .Q(\mulData2_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[2][1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData2_reg[2][9]_0 [0]),
        .Q(\mulData2_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[2][2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData2_reg[2][9]_0 [1]),
        .Q(\mulData2_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[2][3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData2_reg[2][9]_0 [2]),
        .Q(\mulData2_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[2][4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData2_reg[2][9]_0 [3]),
        .Q(\mulData2_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[2][5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData2_reg[2][9]_0 [4]),
        .Q(\mulData2_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[2][6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData2_reg[2][9]_0 [5]),
        .Q(\mulData2_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[2][7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData2_reg[2][9]_0 [6]),
        .Q(\mulData2_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[2][9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mulData2_reg[2][9]_0 [7]),
        .Q(\mulData2_reg_n_0_[2][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[7][1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[27]),
        .Q(\mulData2_reg_n_0_[7][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[7][2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[28]),
        .Q(\mulData2_reg_n_0_[7][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[7][3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[29]),
        .Q(\mulData2_reg_n_0_[7][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[7][4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[30]),
        .Q(\mulData2_reg_n_0_[7][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[7][5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[31]),
        .Q(\mulData2_reg_n_0_[7][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[7][6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[32]),
        .Q(\mulData2_reg_n_0_[7][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[7][7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[33]),
        .Q(\mulData2_reg_n_0_[7][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mulData2_reg[7][8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_data[34]),
        .Q(\mulData2_reg_n_0_[7][8] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_data[0]_i_10 
       (.I0(sumData_reg__0[20]),
        .I1(thrSquare__0[20]),
        .I2(sumData_reg__0[21]),
        .I3(thrSquare__0[21]),
        .O(\out_data[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_data[0]_i_11 
       (.I0(sumData_reg__0[18]),
        .I1(thrSquare__0[18]),
        .I2(sumData_reg__0[19]),
        .I3(thrSquare__0[19]),
        .O(\out_data[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_data[0]_i_12 
       (.I0(sumData_reg__0[16]),
        .I1(thrSquare__0[16]),
        .I2(sumData_reg__0[17]),
        .I3(thrSquare__0[17]),
        .O(\out_data[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_data[0]_i_14 
       (.I0(sumData_reg__0[14]),
        .I1(thrSquare__0[14]),
        .I2(thrSquare__0[15]),
        .I3(sumData_reg__0[15]),
        .O(\out_data[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_data[0]_i_15 
       (.I0(sumData_reg__0[12]),
        .I1(thrSquare__0[12]),
        .I2(thrSquare__0[13]),
        .I3(sumData_reg__0[13]),
        .O(\out_data[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_data[0]_i_16 
       (.I0(sumData_reg__0[10]),
        .I1(thrSquare__0[10]),
        .I2(thrSquare__0[11]),
        .I3(sumData_reg__0[11]),
        .O(\out_data[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_data[0]_i_17 
       (.I0(sumData_reg__0[8]),
        .I1(thrSquare__0[8]),
        .I2(thrSquare__0[9]),
        .I3(sumData_reg__0[9]),
        .O(\out_data[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_data[0]_i_18 
       (.I0(sumData_reg__0[14]),
        .I1(thrSquare__0[14]),
        .I2(sumData_reg__0[15]),
        .I3(thrSquare__0[15]),
        .O(\out_data[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_data[0]_i_19 
       (.I0(sumData_reg__0[12]),
        .I1(thrSquare__0[12]),
        .I2(sumData_reg__0[13]),
        .I3(thrSquare__0[13]),
        .O(\out_data[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_data[0]_i_20 
       (.I0(sumData_reg__0[10]),
        .I1(thrSquare__0[10]),
        .I2(sumData_reg__0[11]),
        .I3(thrSquare__0[11]),
        .O(\out_data[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_data[0]_i_21 
       (.I0(sumData_reg__0[8]),
        .I1(thrSquare__0[8]),
        .I2(sumData_reg__0[9]),
        .I3(thrSquare__0[9]),
        .O(\out_data[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_data[0]_i_22 
       (.I0(sumData_reg__0[6]),
        .I1(thrSquare__0[6]),
        .I2(thrSquare__0[7]),
        .I3(sumData_reg__0[7]),
        .O(\out_data[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_data[0]_i_23 
       (.I0(sumData_reg__0[4]),
        .I1(thrSquare__0[4]),
        .I2(thrSquare__0[5]),
        .I3(sumData_reg__0[5]),
        .O(\out_data[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_data[0]_i_24 
       (.I0(sumData_reg__0[2]),
        .I1(thrSquare__0[2]),
        .I2(thrSquare__0[3]),
        .I3(sumData_reg__0[3]),
        .O(\out_data[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_data[0]_i_25 
       (.I0(sumData_reg__0[0]),
        .I1(thrSquare__0[0]),
        .I2(thrSquare__0[1]),
        .I3(sumData_reg__0[1]),
        .O(\out_data[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_data[0]_i_26 
       (.I0(sumData_reg__0[6]),
        .I1(thrSquare__0[6]),
        .I2(sumData_reg__0[7]),
        .I3(thrSquare__0[7]),
        .O(\out_data[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_data[0]_i_27 
       (.I0(sumData_reg__0[4]),
        .I1(thrSquare__0[4]),
        .I2(sumData_reg__0[5]),
        .I3(thrSquare__0[5]),
        .O(\out_data[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_data[0]_i_28 
       (.I0(sumData_reg__0[2]),
        .I1(thrSquare__0[2]),
        .I2(sumData_reg__0[3]),
        .I3(thrSquare__0[3]),
        .O(\out_data[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_data[0]_i_29 
       (.I0(sumData_reg__0[0]),
        .I1(thrSquare__0[0]),
        .I2(sumData_reg__0[1]),
        .I3(thrSquare__0[1]),
        .O(\out_data[0]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_data[0]_i_3 
       (.I0(sumData_reg__0[24]),
        .O(\out_data[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_data[0]_i_5 
       (.I0(sumData_reg__0[22]),
        .I1(thrSquare__0[22]),
        .I2(thrSquare__0[23]),
        .I3(sumData_reg__0[23]),
        .O(\out_data[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_data[0]_i_6 
       (.I0(sumData_reg__0[20]),
        .I1(thrSquare__0[20]),
        .I2(thrSquare__0[21]),
        .I3(sumData_reg__0[21]),
        .O(\out_data[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_data[0]_i_7 
       (.I0(sumData_reg__0[18]),
        .I1(thrSquare__0[18]),
        .I2(thrSquare__0[19]),
        .I3(sumData_reg__0[19]),
        .O(\out_data[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \out_data[0]_i_8 
       (.I0(sumData_reg__0[16]),
        .I1(thrSquare__0[16]),
        .I2(thrSquare__0[17]),
        .I3(sumData_reg__0[17]),
        .O(\out_data[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \out_data[0]_i_9 
       (.I0(sumData_reg__0[22]),
        .I1(thrSquare__0[22]),
        .I2(sumData_reg__0[23]),
        .I3(thrSquare__0[23]),
        .O(\out_data[0]_i_9_n_0 ));
  FDRE \out_data_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\out_data_reg[0]_i_1_n_3 ),
        .Q(m_axis_tdata),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \out_data_reg[0]_i_1 
       (.CI(\out_data_reg[0]_i_2_n_0 ),
        .CO({\NLW_out_data_reg[0]_i_1_CO_UNCONNECTED [3:1],\out_data_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sumData_reg__0[24]}),
        .O(\NLW_out_data_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\out_data[0]_i_3_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \out_data_reg[0]_i_13 
       (.CI(1'b0),
        .CO({\out_data_reg[0]_i_13_n_0 ,\out_data_reg[0]_i_13_n_1 ,\out_data_reg[0]_i_13_n_2 ,\out_data_reg[0]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\out_data[0]_i_22_n_0 ,\out_data[0]_i_23_n_0 ,\out_data[0]_i_24_n_0 ,\out_data[0]_i_25_n_0 }),
        .O(\NLW_out_data_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\out_data[0]_i_26_n_0 ,\out_data[0]_i_27_n_0 ,\out_data[0]_i_28_n_0 ,\out_data[0]_i_29_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \out_data_reg[0]_i_2 
       (.CI(\out_data_reg[0]_i_4_n_0 ),
        .CO({\out_data_reg[0]_i_2_n_0 ,\out_data_reg[0]_i_2_n_1 ,\out_data_reg[0]_i_2_n_2 ,\out_data_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\out_data[0]_i_5_n_0 ,\out_data[0]_i_6_n_0 ,\out_data[0]_i_7_n_0 ,\out_data[0]_i_8_n_0 }),
        .O(\NLW_out_data_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\out_data[0]_i_9_n_0 ,\out_data[0]_i_10_n_0 ,\out_data[0]_i_11_n_0 ,\out_data[0]_i_12_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \out_data_reg[0]_i_4 
       (.CI(\out_data_reg[0]_i_13_n_0 ),
        .CO({\out_data_reg[0]_i_4_n_0 ,\out_data_reg[0]_i_4_n_1 ,\out_data_reg[0]_i_4_n_2 ,\out_data_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\out_data[0]_i_14_n_0 ,\out_data[0]_i_15_n_0 ,\out_data[0]_i_16_n_0 ,\out_data[0]_i_17_n_0 }),
        .O(\NLW_out_data_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\out_data[0]_i_18_n_0 ,\out_data[0]_i_19_n_0 ,\out_data[0]_i_20_n_0 ,\out_data[0]_i_21_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sumData1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sumData1_i_1_n_0,sumData1_i_2_n_0,sumData1_i_3_n_0,sumData1_i_4_n_0,sumData1_i_5_n_0,sumData1_i_6_n_0,sumData1_i_7_n_0,sumData1_i_8_n_0,sumData1_i_9_n_0,sumData1_i_10_n_0,sumData1_i_11_n_0,sumData1_i_12_n_0,sumData1_i_13_n_0,sumData1_i_14_n_0,sumData1_i_15_n_0,sumData1_i_16_n_0,gx_sum_reg[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sumData1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,sumData1_i_1_n_0,sumData1_i_2_n_0,sumData1_i_3_n_0,sumData1_i_4_n_0,sumData1_i_5_n_0,sumData1_i_6_n_0,sumData1_i_7_n_0,sumData1_i_8_n_0,sumData1_i_9_n_0,sumData1_i_10_n_0,sumData1_i_11_n_0,sumData1_i_12_n_0,sumData1_i_13_n_0,sumData1_i_14_n_0,sumData1_i_15_n_0,sumData1_i_16_n_0,gx_sum_reg[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sumData1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sumData1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sumData1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sumData1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_sumData1_OVERFLOW_UNCONNECTED),
        .P({NLW_sumData1_P_UNCONNECTED[47:34],sumData1_n_72,sumData1_n_73,sumData1_n_74,sumData1_n_75,sumData1_n_76,sumData1_n_77,sumData1_n_78,sumData1_n_79,sumData1_n_80,sumData1_n_81,sumData1_n_82,sumData1_n_83,sumData1_n_84,sumData1_n_85,sumData1_n_86,sumData1_n_87,sumData1_n_88,sumData1_n_89,sumData1_n_90,sumData1_n_91,sumData1_n_92,sumData1_n_93,sumData1_n_94,sumData1_n_95,sumData1_n_96,sumData1_n_97,sumData1_n_98,sumData1_n_99,sumData1_n_100,sumData1_n_101,sumData1_n_102,sumData1_n_103,sumData1_n_104,sumData1_n_105}),
        .PATTERNBDETECT(NLW_sumData1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sumData1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_sumData1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_sumData1_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData1_i_1
       (.I0(gx_sum_reg[16]),
        .I1(sumData3[16]),
        .I2(sumData4),
        .O(sumData1_i_1_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData1_i_10
       (.I0(gx_sum_reg[7]),
        .I1(sumData3[7]),
        .I2(sumData4),
        .O(sumData1_i_10_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData1_i_11
       (.I0(gx_sum_reg[6]),
        .I1(sumData3[6]),
        .I2(sumData4),
        .O(sumData1_i_11_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData1_i_12
       (.I0(gx_sum_reg[5]),
        .I1(sumData3[5]),
        .I2(sumData4),
        .O(sumData1_i_12_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData1_i_13
       (.I0(gx_sum_reg[4]),
        .I1(sumData3[4]),
        .I2(sumData4),
        .O(sumData1_i_13_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData1_i_14
       (.I0(gx_sum_reg[3]),
        .I1(sumData3[3]),
        .I2(sumData4),
        .O(sumData1_i_14_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData1_i_15
       (.I0(gx_sum_reg[2]),
        .I1(sumData3[2]),
        .I2(sumData4),
        .O(sumData1_i_15_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData1_i_16
       (.I0(gx_sum_reg[1]),
        .I1(sumData3[1]),
        .I2(sumData4),
        .O(sumData1_i_16_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sumData1_i_17
       (.CI(sumData1_i_18_n_0),
        .CO({NLW_sumData1_i_17_CO_UNCONNECTED[3],sumData1_i_17_n_1,sumData1_i_17_n_2,sumData1_i_17_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sumData3[16:13]),
        .S({sumData1_i_21_n_0,sumData1_i_22_n_0,sumData1_i_23_n_0,sumData1_i_24_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sumData1_i_18
       (.CI(sumData1_i_19_n_0),
        .CO({sumData1_i_18_n_0,sumData1_i_18_n_1,sumData1_i_18_n_2,sumData1_i_18_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sumData3[12:9]),
        .S({sumData1_i_25_n_0,sumData1_i_26_n_0,sumData1_i_27_n_0,sumData1_i_28_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sumData1_i_19
       (.CI(sumData1_i_20_n_0),
        .CO({sumData1_i_19_n_0,sumData1_i_19_n_1,sumData1_i_19_n_2,sumData1_i_19_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sumData3[8:5]),
        .S({sumData1_i_29_n_0,sumData1_i_30_n_0,sumData1_i_31_n_0,sumData1_i_32_n_0}));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData1_i_2
       (.I0(gx_sum_reg[15]),
        .I1(sumData3[15]),
        .I2(sumData4),
        .O(sumData1_i_2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sumData1_i_20
       (.CI(1'b0),
        .CO({sumData1_i_20_n_0,sumData1_i_20_n_1,sumData1_i_20_n_2,sumData1_i_20_n_3}),
        .CYINIT(sumData1_i_33_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sumData3[4:1]),
        .S({sumData1_i_34_n_0,sumData1_i_35_n_0,sumData1_i_36_n_0,sumData1_i_37_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sumData1_i_21
       (.I0(gx_sum_reg[16]),
        .O(sumData1_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData1_i_22
       (.I0(gx_sum_reg[15]),
        .O(sumData1_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData1_i_23
       (.I0(gx_sum_reg[14]),
        .O(sumData1_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData1_i_24
       (.I0(gx_sum_reg[13]),
        .O(sumData1_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData1_i_25
       (.I0(gx_sum_reg[12]),
        .O(sumData1_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData1_i_26
       (.I0(gx_sum_reg[11]),
        .O(sumData1_i_26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData1_i_27
       (.I0(gx_sum_reg[10]),
        .O(sumData1_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData1_i_28
       (.I0(gx_sum_reg[9]),
        .O(sumData1_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData1_i_29
       (.I0(gx_sum_reg[8]),
        .O(sumData1_i_29_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData1_i_3
       (.I0(gx_sum_reg[14]),
        .I1(sumData3[14]),
        .I2(sumData4),
        .O(sumData1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData1_i_30
       (.I0(gx_sum_reg[7]),
        .O(sumData1_i_30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData1_i_31
       (.I0(gx_sum_reg[6]),
        .O(sumData1_i_31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData1_i_32
       (.I0(gx_sum_reg[5]),
        .O(sumData1_i_32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData1_i_33
       (.I0(gx_sum_reg[0]),
        .O(sumData1_i_33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData1_i_34
       (.I0(gx_sum_reg[4]),
        .O(sumData1_i_34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData1_i_35
       (.I0(gx_sum_reg[3]),
        .O(sumData1_i_35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData1_i_36
       (.I0(gx_sum_reg[2]),
        .O(sumData1_i_36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData1_i_37
       (.I0(gx_sum_reg[1]),
        .O(sumData1_i_37_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData1_i_4
       (.I0(gx_sum_reg[13]),
        .I1(sumData3[13]),
        .I2(sumData4),
        .O(sumData1_i_4_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData1_i_5
       (.I0(gx_sum_reg[12]),
        .I1(sumData3[12]),
        .I2(sumData4),
        .O(sumData1_i_5_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData1_i_6
       (.I0(gx_sum_reg[11]),
        .I1(sumData3[11]),
        .I2(sumData4),
        .O(sumData1_i_6_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData1_i_7
       (.I0(gx_sum_reg[10]),
        .I1(sumData3[10]),
        .I2(sumData4),
        .O(sumData1_i_7_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData1_i_8
       (.I0(gx_sum_reg[9]),
        .I1(sumData3[9]),
        .I2(sumData4),
        .O(sumData1_i_8_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData1_i_9
       (.I0(gx_sum_reg[8]),
        .I1(sumData3[8]),
        .I2(sumData4),
        .O(sumData1_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sumData4_carry
       (.CI(1'b0),
        .CO({sumData4_carry_n_0,sumData4_carry_n_1,sumData4_carry_n_2,sumData4_carry_n_3}),
        .CYINIT(1'b1),
        .DI({sumData4_carry_i_1_n_0,sumData4_carry_i_2_n_0,sumData4_carry_i_3_n_0,sumData4_carry_i_4_n_0}),
        .O(NLW_sumData4_carry_O_UNCONNECTED[3:0]),
        .S({sumData4_carry_i_5_n_0,sumData4_carry_i_6_n_0,sumData4_carry_i_7_n_0,sumData4_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sumData4_carry__0
       (.CI(sumData4_carry_n_0),
        .CO({sumData4_carry__0_n_0,sumData4_carry__0_n_1,sumData4_carry__0_n_2,sumData4_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sumData4_carry__0_i_1_n_0,sumData4_carry__0_i_2_n_0,sumData4_carry__0_i_3_n_0,sumData4_carry__0_i_4_n_0}),
        .O(NLW_sumData4_carry__0_O_UNCONNECTED[3:0]),
        .S({sumData4_carry__0_i_5_n_0,sumData4_carry__0_i_6_n_0,sumData4_carry__0_i_7_n_0,sumData4_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    sumData4_carry__0_i_1
       (.I0(gx_sum_reg[14]),
        .I1(gx_sum_reg[15]),
        .O(sumData4_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sumData4_carry__0_i_2
       (.I0(gx_sum_reg[12]),
        .I1(gx_sum_reg[13]),
        .O(sumData4_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sumData4_carry__0_i_3
       (.I0(gx_sum_reg[10]),
        .I1(gx_sum_reg[11]),
        .O(sumData4_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sumData4_carry__0_i_4
       (.I0(gx_sum_reg[8]),
        .I1(gx_sum_reg[9]),
        .O(sumData4_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sumData4_carry__0_i_5
       (.I0(gx_sum_reg[14]),
        .I1(gx_sum_reg[15]),
        .O(sumData4_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sumData4_carry__0_i_6
       (.I0(gx_sum_reg[12]),
        .I1(gx_sum_reg[13]),
        .O(sumData4_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sumData4_carry__0_i_7
       (.I0(gx_sum_reg[10]),
        .I1(gx_sum_reg[11]),
        .O(sumData4_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sumData4_carry__0_i_8
       (.I0(gx_sum_reg[8]),
        .I1(gx_sum_reg[9]),
        .O(sumData4_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sumData4_carry__1
       (.CI(sumData4_carry__0_n_0),
        .CO({NLW_sumData4_carry__1_CO_UNCONNECTED[3:1],sumData4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sumData4_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,sumData4_carry__1_i_1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sumData4_carry__1_i_1
       (.I0(gx_sum_reg[16]),
        .O(sumData4_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sumData4_carry_i_1
       (.I0(gx_sum_reg[6]),
        .I1(gx_sum_reg[7]),
        .O(sumData4_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sumData4_carry_i_2
       (.I0(gx_sum_reg[4]),
        .I1(gx_sum_reg[5]),
        .O(sumData4_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sumData4_carry_i_3
       (.I0(gx_sum_reg[2]),
        .I1(gx_sum_reg[3]),
        .O(sumData4_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sumData4_carry_i_4
       (.I0(gx_sum_reg[0]),
        .I1(gx_sum_reg[1]),
        .O(sumData4_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sumData4_carry_i_5
       (.I0(gx_sum_reg[6]),
        .I1(gx_sum_reg[7]),
        .O(sumData4_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sumData4_carry_i_6
       (.I0(gx_sum_reg[4]),
        .I1(gx_sum_reg[5]),
        .O(sumData4_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sumData4_carry_i_7
       (.I0(gx_sum_reg[2]),
        .I1(gx_sum_reg[3]),
        .O(sumData4_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sumData4_carry_i_8
       (.I0(gx_sum_reg[0]),
        .I1(gx_sum_reg[1]),
        .O(sumData4_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \sumData4_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\sumData4_inferred__0/i__carry_n_0 ,\sumData4_inferred__0/i__carry_n_1 ,\sumData4_inferred__0/i__carry_n_2 ,\sumData4_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({i__carry_i_1__1_n_0,i__carry_i_2__1_n_0,i__carry_i_3__2_n_0,i__carry_i_4__0_n_0}),
        .O(\NLW_sumData4_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5_n_0,i__carry_i_6_n_0,i__carry_i_7_n_0,i__carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \sumData4_inferred__0/i__carry__0 
       (.CI(\sumData4_inferred__0/i__carry_n_0 ),
        .CO({\sumData4_inferred__0/i__carry__0_n_0 ,\sumData4_inferred__0/i__carry__0_n_1 ,\sumData4_inferred__0/i__carry__0_n_2 ,\sumData4_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({gy_sum_reg[16],i__carry__0_i_1__1_n_0,i__carry__0_i_2__1_n_0,i__carry__0_i_3__1_n_0}),
        .O(\NLW_sumData4_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_4__0_n_0,i__carry__0_i_5_n_0,i__carry__0_i_6_n_0,i__carry__0_i_7_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \sumData4_inferred__0/i__carry__1 
       (.CI(\sumData4_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_sumData4_inferred__0/i__carry__1_CO_UNCONNECTED [3:1],\sumData4_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sumData4_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,i__carry__1_i_1__1_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    sumDataValid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sumValid_reg_srl2_n_0),
        .Q(m_axis_tvalid),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sumData_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sumData_reg_i_1_n_0,sumData_reg_i_2_n_0,sumData_reg_i_3_n_0,sumData_reg_i_4_n_0,sumData_reg_i_5_n_0,sumData_reg_i_6_n_0,sumData_reg_i_7_n_0,sumData_reg_i_8_n_0,sumData_reg_i_9_n_0,sumData_reg_i_10_n_0,sumData_reg_i_11_n_0,sumData_reg_i_12_n_0,sumData_reg_i_13_n_0,sumData_reg_i_14_n_0,sumData_reg_i_15_n_0,sumData_reg_i_16_n_0,gy_sum_reg[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sumData_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,sumData_reg_i_1_n_0,sumData_reg_i_2_n_0,sumData_reg_i_3_n_0,sumData_reg_i_4_n_0,sumData_reg_i_5_n_0,sumData_reg_i_6_n_0,sumData_reg_i_7_n_0,sumData_reg_i_8_n_0,sumData_reg_i_9_n_0,sumData_reg_i_10_n_0,sumData_reg_i_11_n_0,sumData_reg_i_12_n_0,sumData_reg_i_13_n_0,sumData_reg_i_14_n_0,sumData_reg_i_15_n_0,sumData_reg_i_16_n_0,gy_sum_reg[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sumData_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sumData1_n_81,sumData1_n_82,sumData1_n_83,sumData1_n_84,sumData1_n_85,sumData1_n_86,sumData1_n_87,sumData1_n_88,sumData1_n_89,sumData1_n_90,sumData1_n_91,sumData1_n_92,sumData1_n_93,sumData1_n_94,sumData1_n_95,sumData1_n_96,sumData1_n_97,sumData1_n_98,sumData1_n_99,sumData1_n_100,sumData1_n_101,sumData1_n_102,sumData1_n_103,sumData1_n_104,sumData1_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sumData_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sumData_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(s_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sumData_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_sumData_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_sumData_reg_P_UNCONNECTED[47:25],sumData_reg__0}),
        .PATTERNBDETECT(NLW_sumData_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sumData_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_sumData_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_sumData_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData_reg_i_1
       (.I0(gy_sum_reg[16]),
        .I1(sumData_reg_i_17_n_4),
        .I2(\sumData4_inferred__0/i__carry__1_n_3 ),
        .O(sumData_reg_i_1_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData_reg_i_10
       (.I0(gy_sum_reg[7]),
        .I1(sumData_reg_i_19_n_5),
        .I2(\sumData4_inferred__0/i__carry__1_n_3 ),
        .O(sumData_reg_i_10_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData_reg_i_11
       (.I0(gy_sum_reg[6]),
        .I1(sumData_reg_i_19_n_6),
        .I2(\sumData4_inferred__0/i__carry__1_n_3 ),
        .O(sumData_reg_i_11_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData_reg_i_12
       (.I0(gy_sum_reg[5]),
        .I1(sumData_reg_i_19_n_7),
        .I2(\sumData4_inferred__0/i__carry__1_n_3 ),
        .O(sumData_reg_i_12_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData_reg_i_13
       (.I0(gy_sum_reg[4]),
        .I1(sumData_reg_i_20_n_4),
        .I2(\sumData4_inferred__0/i__carry__1_n_3 ),
        .O(sumData_reg_i_13_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData_reg_i_14
       (.I0(gy_sum_reg[3]),
        .I1(sumData_reg_i_20_n_5),
        .I2(\sumData4_inferred__0/i__carry__1_n_3 ),
        .O(sumData_reg_i_14_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData_reg_i_15
       (.I0(gy_sum_reg[2]),
        .I1(sumData_reg_i_20_n_6),
        .I2(\sumData4_inferred__0/i__carry__1_n_3 ),
        .O(sumData_reg_i_15_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData_reg_i_16
       (.I0(gy_sum_reg[1]),
        .I1(sumData_reg_i_20_n_7),
        .I2(\sumData4_inferred__0/i__carry__1_n_3 ),
        .O(sumData_reg_i_16_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sumData_reg_i_17
       (.CI(sumData_reg_i_18_n_0),
        .CO({NLW_sumData_reg_i_17_CO_UNCONNECTED[3],sumData_reg_i_17_n_1,sumData_reg_i_17_n_2,sumData_reg_i_17_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sumData_reg_i_17_n_4,sumData_reg_i_17_n_5,sumData_reg_i_17_n_6,sumData_reg_i_17_n_7}),
        .S({sumData_reg_i_21_n_0,sumData_reg_i_22_n_0,sumData_reg_i_23_n_0,sumData_reg_i_24_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sumData_reg_i_18
       (.CI(sumData_reg_i_19_n_0),
        .CO({sumData_reg_i_18_n_0,sumData_reg_i_18_n_1,sumData_reg_i_18_n_2,sumData_reg_i_18_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sumData_reg_i_18_n_4,sumData_reg_i_18_n_5,sumData_reg_i_18_n_6,sumData_reg_i_18_n_7}),
        .S({sumData_reg_i_25_n_0,sumData_reg_i_26_n_0,sumData_reg_i_27_n_0,sumData_reg_i_28_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sumData_reg_i_19
       (.CI(sumData_reg_i_20_n_0),
        .CO({sumData_reg_i_19_n_0,sumData_reg_i_19_n_1,sumData_reg_i_19_n_2,sumData_reg_i_19_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sumData_reg_i_19_n_4,sumData_reg_i_19_n_5,sumData_reg_i_19_n_6,sumData_reg_i_19_n_7}),
        .S({sumData_reg_i_29_n_0,sumData_reg_i_30_n_0,sumData_reg_i_31_n_0,sumData_reg_i_32_n_0}));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData_reg_i_2
       (.I0(gy_sum_reg[16]),
        .I1(sumData_reg_i_17_n_5),
        .I2(\sumData4_inferred__0/i__carry__1_n_3 ),
        .O(sumData_reg_i_2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sumData_reg_i_20
       (.CI(1'b0),
        .CO({sumData_reg_i_20_n_0,sumData_reg_i_20_n_1,sumData_reg_i_20_n_2,sumData_reg_i_20_n_3}),
        .CYINIT(sumData_reg_i_33_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sumData_reg_i_20_n_4,sumData_reg_i_20_n_5,sumData_reg_i_20_n_6,sumData_reg_i_20_n_7}),
        .S({sumData_reg_i_34_n_0,sumData_reg_i_35_n_0,sumData_reg_i_36_n_0,sumData_reg_i_37_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sumData_reg_i_21
       (.I0(gy_sum_reg[16]),
        .O(sumData_reg_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData_reg_i_22
       (.I0(gy_sum_reg[16]),
        .O(sumData_reg_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData_reg_i_23
       (.I0(gy_sum_reg[16]),
        .O(sumData_reg_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData_reg_i_24
       (.I0(gy_sum_reg[13]),
        .O(sumData_reg_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData_reg_i_25
       (.I0(gy_sum_reg[12]),
        .O(sumData_reg_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData_reg_i_26
       (.I0(gy_sum_reg[11]),
        .O(sumData_reg_i_26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData_reg_i_27
       (.I0(gy_sum_reg[10]),
        .O(sumData_reg_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData_reg_i_28
       (.I0(gy_sum_reg[9]),
        .O(sumData_reg_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData_reg_i_29
       (.I0(gy_sum_reg[8]),
        .O(sumData_reg_i_29_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData_reg_i_3
       (.I0(gy_sum_reg[16]),
        .I1(sumData_reg_i_17_n_6),
        .I2(\sumData4_inferred__0/i__carry__1_n_3 ),
        .O(sumData_reg_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData_reg_i_30
       (.I0(gy_sum_reg[7]),
        .O(sumData_reg_i_30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData_reg_i_31
       (.I0(gy_sum_reg[6]),
        .O(sumData_reg_i_31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData_reg_i_32
       (.I0(gy_sum_reg[5]),
        .O(sumData_reg_i_32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData_reg_i_33
       (.I0(gy_sum_reg[0]),
        .O(sumData_reg_i_33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData_reg_i_34
       (.I0(gy_sum_reg[4]),
        .O(sumData_reg_i_34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData_reg_i_35
       (.I0(gy_sum_reg[3]),
        .O(sumData_reg_i_35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData_reg_i_36
       (.I0(gy_sum_reg[2]),
        .O(sumData_reg_i_36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sumData_reg_i_37
       (.I0(gy_sum_reg[1]),
        .O(sumData_reg_i_37_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData_reg_i_4
       (.I0(gy_sum_reg[13]),
        .I1(sumData_reg_i_17_n_7),
        .I2(\sumData4_inferred__0/i__carry__1_n_3 ),
        .O(sumData_reg_i_4_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData_reg_i_5
       (.I0(gy_sum_reg[12]),
        .I1(sumData_reg_i_18_n_4),
        .I2(\sumData4_inferred__0/i__carry__1_n_3 ),
        .O(sumData_reg_i_5_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData_reg_i_6
       (.I0(gy_sum_reg[11]),
        .I1(sumData_reg_i_18_n_5),
        .I2(\sumData4_inferred__0/i__carry__1_n_3 ),
        .O(sumData_reg_i_6_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData_reg_i_7
       (.I0(gy_sum_reg[10]),
        .I1(sumData_reg_i_18_n_6),
        .I2(\sumData4_inferred__0/i__carry__1_n_3 ),
        .O(sumData_reg_i_7_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData_reg_i_8
       (.I0(gy_sum_reg[9]),
        .I1(sumData_reg_i_18_n_7),
        .I2(\sumData4_inferred__0/i__carry__1_n_3 ),
        .O(sumData_reg_i_8_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    sumData_reg_i_9
       (.I0(gy_sum_reg[8]),
        .I1(sumData_reg_i_19_n_4),
        .I2(\sumData4_inferred__0/i__carry__1_n_3 ),
        .O(sumData_reg_i_9_n_0));
  (* srl_name = "\U0/S/sumValid_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    sumValid_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(sobel_tvalid),
        .Q(sumValid_reg_srl2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    thrSquare
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,threshold}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_thrSquare_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,threshold}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_thrSquare_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_thrSquare_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_thrSquare_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_thrSquare_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_thrSquare_OVERFLOW_UNCONNECTED),
        .P({NLW_thrSquare_P_UNCONNECTED[47:24],thrSquare__0}),
        .PATTERNBDETECT(NLW_thrSquare_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_thrSquare_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_thrSquare_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_thrSquare_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "sobel_control" *) 
module base_axis_sobel_0_2_sobel_control
   (s_axi_aresetn_0,
    sobel_tvalid,
    \currentRdLineBuffer_reg[1]_0 ,
    \currentRdLineBuffer_reg[1]_1 ,
    out_data,
    \currentRdLineBuffer_reg[1]_2 ,
    D,
    \currentRdLineBuffer_reg[1]_3 ,
    s_axi_aclk,
    gray_tvalid,
    s_axi_aresetn,
    \totalPixelCounter_reg[4]_0 ,
    \mulData2[0][9]_i_13 );
  output s_axi_aresetn_0;
  output sobel_tvalid;
  output [7:0]\currentRdLineBuffer_reg[1]_0 ;
  output [7:0]\currentRdLineBuffer_reg[1]_1 ;
  output [42:0]out_data;
  output [7:0]\currentRdLineBuffer_reg[1]_2 ;
  output [7:0]D;
  output [7:0]\currentRdLineBuffer_reg[1]_3 ;
  input s_axi_aclk;
  input gray_tvalid;
  input s_axi_aresetn;
  input [0:0]\totalPixelCounter_reg[4]_0 ;
  input [7:0]\mulData2[0][9]_i_13 ;

  wire [7:0]D;
  wire [1:0]currentRdLineBuffer;
  wire currentRdLineBuffer0;
  wire \currentRdLineBuffer[0]_i_1_n_0 ;
  wire \currentRdLineBuffer[0]_i_2_n_0 ;
  wire \currentRdLineBuffer[1]_i_1_n_0 ;
  wire [7:0]\currentRdLineBuffer_reg[1]_0 ;
  wire [7:0]\currentRdLineBuffer_reg[1]_1 ;
  wire [7:0]\currentRdLineBuffer_reg[1]_2 ;
  wire [7:0]\currentRdLineBuffer_reg[1]_3 ;
  wire [1:0]currentWrLineBuffer;
  wire currentWrLineBuffer0;
  wire \currentWrLineBuffer[0]_i_1_n_0 ;
  wire \currentWrLineBuffer[0]_i_2_n_0 ;
  wire \currentWrLineBuffer[1]_i_1_n_0 ;
  wire gray_tvalid;
  wire lB_0_n_12;
  wire lB_0_n_13;
  wire lB_0_n_5;
  wire lB_0_n_6;
  wire lB_1_n_17;
  wire lB_1_n_18;
  wire lB_1_n_19;
  wire lB_1_n_20;
  wire lB_1_n_21;
  wire lB_1_n_22;
  wire lB_1_n_23;
  wire lB_1_n_24;
  wire lB_1_n_25;
  wire lB_1_n_26;
  wire lB_1_n_27;
  wire lB_1_n_28;
  wire lB_1_n_29;
  wire lB_1_n_30;
  wire lB_1_n_31;
  wire lB_1_n_32;
  wire lB_1_n_33;
  wire lB_1_n_34;
  wire lB_1_n_35;
  wire lB_1_n_36;
  wire lB_1_n_37;
  wire lB_1_n_38;
  wire lB_1_n_39;
  wire lB_1_n_40;
  wire lB_1_n_41;
  wire lB_1_n_42;
  wire lB_1_n_43;
  wire lB_1_n_44;
  wire lB_1_n_7;
  wire lB_2_n_11;
  wire lB_2_n_16;
  wire lB_2_n_19;
  wire lB_2_n_20;
  wire lB_2_n_21;
  wire lB_2_n_38;
  wire lB_2_n_39;
  wire lB_2_n_40;
  wire lB_2_n_41;
  wire lB_2_n_42;
  wire lB_2_n_43;
  wire lB_2_n_44;
  wire lB_2_n_45;
  wire lB_2_n_46;
  wire lB_2_n_47;
  wire lB_2_n_48;
  wire lB_2_n_51;
  wire lB_2_n_52;
  wire lB_2_n_53;
  wire lB_2_n_54;
  wire lB_2_n_55;
  wire lB_2_n_56;
  wire lB_2_n_57;
  wire lB_2_n_58;
  wire lB_2_n_59;
  wire lB_2_n_60;
  wire lB_2_n_61;
  wire lB_2_n_7;
  wire lB_3_n_18;
  wire lB_3_n_19;
  wire lB_3_n_20;
  wire lB_3_n_21;
  wire lB_3_n_22;
  wire lB_3_n_23;
  wire lB_3_n_24;
  wire lB_3_n_25;
  wire lB_3_n_26;
  wire lB_3_n_27;
  wire lB_3_n_28;
  wire lB_3_n_29;
  wire lB_3_n_3;
  wire lB_3_n_30;
  wire lB_3_n_31;
  wire lB_3_n_32;
  wire lB_3_n_33;
  wire lB_3_n_34;
  wire lB_3_n_35;
  wire lB_3_n_36;
  wire lB_3_n_37;
  wire lB_3_n_38;
  wire lB_3_n_39;
  wire lB_3_n_40;
  wire lB_3_n_41;
  wire lB_3_n_7;
  wire [7:0]\mulData2[0][9]_i_13 ;
  wire [42:0]out_data;
  wire [7:0]out_data00_out;
  wire [7:0]out_data02_out;
  wire [7:0]out_data0__0;
  wire [9:0]pixelCounter;
  wire \pixelCounter[4]_i_1_n_0 ;
  wire \pixelCounter[9]_i_2_n_0 ;
  wire \pixelCounter_reg_n_0_[0] ;
  wire \pixelCounter_reg_n_0_[1] ;
  wire \pixelCounter_reg_n_0_[2] ;
  wire \pixelCounter_reg_n_0_[3] ;
  wire \pixelCounter_reg_n_0_[4] ;
  wire \pixelCounter_reg_n_0_[5] ;
  wire \pixelCounter_reg_n_0_[6] ;
  wire \pixelCounter_reg_n_0_[7] ;
  wire \pixelCounter_reg_n_0_[8] ;
  wire \pixelCounter_reg_n_0_[9] ;
  wire [9:0]rdCounter;
  wire \rdCounter[4]_i_1_n_0 ;
  wire \rdCounter[9]_i_2_n_0 ;
  wire \rdCounter_reg_n_0_[0] ;
  wire \rdCounter_reg_n_0_[1] ;
  wire \rdCounter_reg_n_0_[2] ;
  wire \rdCounter_reg_n_0_[3] ;
  wire \rdCounter_reg_n_0_[4] ;
  wire \rdCounter_reg_n_0_[5] ;
  wire \rdCounter_reg_n_0_[6] ;
  wire \rdCounter_reg_n_0_[7] ;
  wire \rdCounter_reg_n_0_[8] ;
  wire \rdCounter_reg_n_0_[9] ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire sobel_tvalid;
  wire state_i_1_n_0;
  wire \totalPixelCounter[0]_i_1_n_0 ;
  wire \totalPixelCounter[10]_i_1_n_0 ;
  wire \totalPixelCounter[10]_i_3_n_0 ;
  wire \totalPixelCounter[10]_i_4_n_0 ;
  wire \totalPixelCounter[10]_i_5_n_0 ;
  wire \totalPixelCounter[10]_i_6_n_0 ;
  wire \totalPixelCounter[4]_i_3_n_0 ;
  wire \totalPixelCounter[4]_i_4_n_0 ;
  wire \totalPixelCounter[4]_i_5_n_0 ;
  wire \totalPixelCounter[4]_i_6_n_0 ;
  wire \totalPixelCounter[8]_i_2_n_0 ;
  wire \totalPixelCounter[8]_i_3_n_0 ;
  wire \totalPixelCounter[8]_i_4_n_0 ;
  wire \totalPixelCounter[8]_i_5_n_0 ;
  wire [10:0]totalPixelCounter_reg;
  wire \totalPixelCounter_reg[10]_i_2_n_3 ;
  wire \totalPixelCounter_reg[10]_i_2_n_6 ;
  wire \totalPixelCounter_reg[10]_i_2_n_7 ;
  wire [0:0]\totalPixelCounter_reg[4]_0 ;
  wire \totalPixelCounter_reg[4]_i_1_n_0 ;
  wire \totalPixelCounter_reg[4]_i_1_n_1 ;
  wire \totalPixelCounter_reg[4]_i_1_n_2 ;
  wire \totalPixelCounter_reg[4]_i_1_n_3 ;
  wire \totalPixelCounter_reg[4]_i_1_n_4 ;
  wire \totalPixelCounter_reg[4]_i_1_n_5 ;
  wire \totalPixelCounter_reg[4]_i_1_n_6 ;
  wire \totalPixelCounter_reg[4]_i_1_n_7 ;
  wire \totalPixelCounter_reg[8]_i_1_n_0 ;
  wire \totalPixelCounter_reg[8]_i_1_n_1 ;
  wire \totalPixelCounter_reg[8]_i_1_n_2 ;
  wire \totalPixelCounter_reg[8]_i_1_n_3 ;
  wire \totalPixelCounter_reg[8]_i_1_n_4 ;
  wire \totalPixelCounter_reg[8]_i_1_n_5 ;
  wire \totalPixelCounter_reg[8]_i_1_n_6 ;
  wire \totalPixelCounter_reg[8]_i_1_n_7 ;
  wire [3:1]\NLW_totalPixelCounter_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_totalPixelCounter_reg[10]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hEFFFFFFF10000000)) 
    \currentRdLineBuffer[0]_i_1 
       (.I0(\rdCounter_reg_n_0_[8] ),
        .I1(\rdCounter_reg_n_0_[7] ),
        .I2(\rdCounter_reg_n_0_[9] ),
        .I3(sobel_tvalid),
        .I4(\currentRdLineBuffer[0]_i_2_n_0 ),
        .I5(currentRdLineBuffer[0]),
        .O(\currentRdLineBuffer[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \currentRdLineBuffer[0]_i_2 
       (.I0(\rdCounter_reg_n_0_[6] ),
        .I1(\rdCounter[9]_i_2_n_0 ),
        .O(\currentRdLineBuffer[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \currentRdLineBuffer[1]_i_1 
       (.I0(currentRdLineBuffer[0]),
        .I1(currentRdLineBuffer0),
        .I2(currentRdLineBuffer[1]),
        .O(\currentRdLineBuffer[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \currentRdLineBuffer[1]_i_2 
       (.I0(\rdCounter[9]_i_2_n_0 ),
        .I1(\rdCounter_reg_n_0_[6] ),
        .I2(sobel_tvalid),
        .I3(\rdCounter_reg_n_0_[9] ),
        .I4(\rdCounter_reg_n_0_[7] ),
        .I5(\rdCounter_reg_n_0_[8] ),
        .O(currentRdLineBuffer0));
  FDRE #(
    .INIT(1'b0)) 
    \currentRdLineBuffer_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\currentRdLineBuffer[0]_i_1_n_0 ),
        .Q(currentRdLineBuffer[0]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \currentRdLineBuffer_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\currentRdLineBuffer[1]_i_1_n_0 ),
        .Q(currentRdLineBuffer[1]),
        .R(s_axi_aresetn_0));
  LUT6 #(
    .INIT(64'hEFFFFFFF10000000)) 
    \currentWrLineBuffer[0]_i_1 
       (.I0(\pixelCounter_reg_n_0_[8] ),
        .I1(\pixelCounter_reg_n_0_[7] ),
        .I2(\pixelCounter_reg_n_0_[9] ),
        .I3(gray_tvalid),
        .I4(\currentWrLineBuffer[0]_i_2_n_0 ),
        .I5(currentWrLineBuffer[0]),
        .O(\currentWrLineBuffer[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \currentWrLineBuffer[0]_i_2 
       (.I0(\pixelCounter_reg_n_0_[6] ),
        .I1(\pixelCounter[9]_i_2_n_0 ),
        .O(\currentWrLineBuffer[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \currentWrLineBuffer[1]_i_1 
       (.I0(currentWrLineBuffer[0]),
        .I1(currentWrLineBuffer0),
        .I2(currentWrLineBuffer[1]),
        .O(\currentWrLineBuffer[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \currentWrLineBuffer[1]_i_2 
       (.I0(\pixelCounter[9]_i_2_n_0 ),
        .I1(\pixelCounter_reg_n_0_[6] ),
        .I2(gray_tvalid),
        .I3(\pixelCounter_reg_n_0_[9] ),
        .I4(\pixelCounter_reg_n_0_[7] ),
        .I5(\pixelCounter_reg_n_0_[8] ),
        .O(currentWrLineBuffer0));
  FDRE #(
    .INIT(1'b0)) 
    \currentWrLineBuffer_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\currentWrLineBuffer[0]_i_1_n_0 ),
        .Q(currentWrLineBuffer[0]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \currentWrLineBuffer_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\currentWrLineBuffer[1]_i_1_n_0 ),
        .Q(currentWrLineBuffer[1]),
        .R(s_axi_aresetn_0));
  base_axis_sobel_0_2_line_buffer lB_0
       (.D(D[7:3]),
        .E(sobel_tvalid),
        .SR(s_axi_aresetn_0),
        .currentRdLineBuffer(currentRdLineBuffer),
        .\currentRdLineBuffer_reg[1] (\currentRdLineBuffer_reg[1]_2 [7:3]),
        .\currentRdLineBuffer_reg[1]_0 (lB_0_n_5),
        .\currentRdLineBuffer_reg[1]_1 (lB_0_n_6),
        .\currentRdLineBuffer_reg[1]_2 (lB_0_n_12),
        .\currentRdLineBuffer_reg[1]_3 (lB_0_n_13),
        .\currentRdLineBuffer_reg[1]_4 (\currentRdLineBuffer_reg[1]_1 [3:0]),
        .\currentRdLineBuffer_reg[1]_5 (out_data[20]),
        .\currentRdLineBuffer_reg[1]_6 (out_data[19]),
        .\currentRdLineBuffer_reg[1]_7 (out_data[4]),
        .currentWrLineBuffer(currentWrLineBuffer),
        .gray_tvalid(gray_tvalid),
        .\gx_sum0[-1111111106] (lB_1_n_21),
        .\gx_sum0[-1111111106]_0 (lB_2_n_42),
        .\gx_sum0[-1111111106]_1 (lB_3_n_32),
        .\gx_sum0[-1111111109] (lB_1_n_34),
        .\gx_sum0[-1111111109]_0 (lB_3_n_18),
        .\gx_sum0[-1111111109]_1 (lB_2_n_39),
        .\gy_sum0[-1111111110] (lB_1_n_43),
        .\gy_sum0[-1111111110]_0 (lB_2_n_52),
        .\gy_sum0[-1111111110]_1 (lB_3_n_25),
        .\gy_sum0[-1111111111] (lB_1_n_42),
        .\gy_sum0[-1111111111]_0 (lB_2_n_48),
        .\gy_sum0[-1111111111]_1 (lB_3_n_24),
        .\mulData1_reg[6][2] (out_data[21]),
        .\mulData1_reg[6][3] (out_data[22]),
        .\mulData1_reg[6][4] (out_data[23]),
        .\mulData2[0][9]_i_13_0 (\mulData2[0][9]_i_13 ),
        .\mulData2_reg[0][4] (out_data[0]),
        .\mulData2_reg[0][5] (lB_2_n_16),
        .\mulData2_reg[0][5]_0 (lB_1_n_28),
        .\mulData2_reg[0][5]_1 (lB_1_n_27),
        .\mulData2_reg[0][5]_2 (lB_1_n_44),
        .\mulData2_reg[0][5]_3 (lB_2_n_53),
        .\mulData2_reg[0][5]_4 (lB_3_n_26),
        .\mulData2_reg[0][5]_5 (lB_1_n_29),
        .\mulData2_reg[0][5]_6 (lB_3_n_39),
        .\mulData2_reg[0][5]_7 (lB_2_n_54),
        .\mulData2_reg[0][6] (lB_1_n_26),
        .\mulData2_reg[0][9] (lB_1_n_32),
        .\mulData2_reg[0][9]_0 (lB_2_n_61),
        .\mulData2_reg[0][9]_1 (lB_3_n_28),
        .\mulData2_reg[0][9]_2 (lB_1_n_33),
        .\mulData2_reg[0][9]_3 (lB_2_n_57),
        .\mulData2_reg[0][9]_4 (lB_3_n_41),
        .\mulData2_reg[1][10] (lB_1_n_40),
        .\mulData2_reg[1][10]_0 (lB_3_n_23),
        .\mulData2_reg[1][10]_1 (lB_2_n_60),
        .\mulData2_reg[1][10]_2 (lB_1_n_41),
        .\mulData2_reg[1][10]_3 (lB_3_n_38),
        .\mulData2_reg[1][10]_4 (lB_2_n_47),
        .\mulData2_reg[1][5] (out_data[1]),
        .\mulData2_reg[1][6] (lB_2_n_11),
        .\mulData2_reg[1][6]_0 (lB_1_n_24),
        .\mulData2_reg[1][6]_1 (lB_1_n_37),
        .\mulData2_reg[1][6]_2 (lB_3_n_21),
        .\mulData2_reg[1][6]_3 (lB_2_n_58),
        .\mulData2_reg[1][6]_4 (lB_1_n_38),
        .\mulData2_reg[1][6]_5 (lB_3_n_36),
        .\mulData2_reg[1][6]_6 (lB_2_n_45),
        .\mulData2_reg[1][6]_7 (lB_1_n_39),
        .\mulData2_reg[1][6]_8 (lB_2_n_46),
        .\mulData2_reg[1][6]_9 (lB_3_n_37),
        .out_data(out_data[7]),
        .out_data00_out(out_data00_out),
        .out_data02_out(out_data02_out),
        .out_data0__0(out_data0__0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  base_axis_sobel_0_2_line_buffer_0 lB_1
       (.E(sobel_tvalid),
        .SR(s_axi_aresetn_0),
        .currentRdLineBuffer(currentRdLineBuffer),
        .\currentRdLineBuffer_reg[1] (\currentRdLineBuffer_reg[1]_0 [7:5]),
        .\currentRdLineBuffer_reg[1]_0 (\currentRdLineBuffer_reg[1]_3 [7:4]),
        .\currentRdLineBuffer_reg[1]_1 (lB_1_n_7),
        .\currentRdLineBuffer_reg[1]_2 (lB_1_n_24),
        .\currentRdLineBuffer_reg[1]_3 (lB_1_n_26),
        .\currentRdLineBuffer_reg[1]_4 (lB_1_n_27),
        .\currentRdLineBuffer_reg[1]_5 (lB_1_n_28),
        .currentWrLineBuffer(currentWrLineBuffer),
        .gray_tvalid(gray_tvalid),
        .\gx_sum0[-1111111105] (lB_3_n_20),
        .\gx_sum0[-1111111105]_0 (lB_2_n_43),
        .\gx_sum0[-1111111107] (lB_2_n_41),
        .\gx_sum0[-1111111107]_0 (lB_3_n_19),
        .\gx_sum0[-1111111108] (lB_2_n_40),
        .\gx_sum0[-1111111108]_0 (lB_3_n_31),
        .\mulData1_reg[3][10] (lB_2_n_61),
        .\mulData1_reg[3][10]_0 (lB_3_n_28),
        .\mulData1_reg[3][10]_1 (lB_2_n_57),
        .\mulData1_reg[3][10]_2 (lB_3_n_41),
        .\mulData1_reg[3][6] (lB_3_n_7),
        .\mulData1_reg[3][6]_0 (out_data[10]),
        .\mulData1_reg[3][6]_1 (lB_2_n_19),
        .\mulData1_reg[3][6]_2 (lB_2_n_20),
        .\mulData1_reg[3][6]_3 (lB_2_n_54),
        .\mulData1_reg[3][6]_4 (lB_3_n_39),
        .\mulData1_reg[3][6]_5 (lB_2_n_56),
        .\mulData1_reg[3][6]_6 (lB_3_n_40),
        .\mulData1_reg[5][1] (lB_2_n_21),
        .\mulData1_reg[5][1]_0 (lB_3_n_29),
        .\mulData1_reg[5][2] (lB_2_n_38),
        .\mulData1_reg[5][2]_0 (lB_3_n_30),
        .\mulData1_reg[5][6] (lB_2_n_42),
        .\mulData1_reg[5][6]_0 (lB_3_n_32),
        .\mulData1_reg[5][8] (lB_3_n_33),
        .\mulData1_reg[5][8]_0 (lB_2_n_44),
        .\mulData2[0][9]_i_17_0 (\mulData2[0][9]_i_13 ),
        .\mulData2_reg[0][5] (lB_2_n_55),
        .\mulData2_reg[0][5]_0 (lB_3_n_27),
        .\mulData2_reg[0][6] (lB_0_n_13),
        .\mulData2_reg[0][6]_0 (out_data[0]),
        .\mulData2_reg[0][6]_1 (lB_2_n_16),
        .\mulData2_reg[0][6]_2 (lB_0_n_12),
        .\mulData2_reg[1][6] (lB_2_n_59),
        .\mulData2_reg[1][6]_0 (lB_3_n_22),
        .\mulData2_reg[2][6] (lB_2_n_7),
        .out_data({out_data[18],out_data[16],out_data[14],out_data[12:11],out_data[9:8],out_data[6:5]}),
        .out_data00_out(out_data00_out[4]),
        .out_data02_out(out_data02_out[7:3]),
        .out_data0__0({out_data0__0[7:3],out_data0__0[1:0]}),
        .\rdPtr_reg[0]_0 (lB_1_n_25),
        .\rdPtr_reg[0]_1 (lB_1_n_35),
        .\rdPtr_reg[0]_2 (lB_1_n_36),
        .\rdPtr_reg[0]_3 (lB_1_n_37),
        .\rdPtr_reg[0]_4 (lB_1_n_38),
        .\rdPtr_reg[0]_5 (lB_1_n_39),
        .\rdPtr_reg[0]_6 (lB_1_n_40),
        .\rdPtr_reg[0]_7 (lB_1_n_41),
        .\rdPtr_reg[8]_0 (lB_1_n_29),
        .\rdPtr_reg[8]_1 (lB_1_n_30),
        .\rdPtr_reg[8]_2 (lB_1_n_31),
        .\rdPtr_reg[8]_3 (lB_1_n_32),
        .\rdPtr_reg[8]_4 (lB_1_n_33),
        .\rdPtr_reg[8]_5 (lB_1_n_42),
        .\rdPtr_reg[8]_6 (lB_1_n_43),
        .\rdPtr_reg[8]_7 (lB_1_n_44),
        .\rdPtr_reg[9]_0 (lB_1_n_17),
        .\rdPtr_reg[9]_1 (lB_1_n_18),
        .\rdPtr_reg[9]_2 (lB_1_n_19),
        .\rdPtr_reg[9]_3 (lB_1_n_20),
        .\rdPtr_reg[9]_4 (lB_1_n_21),
        .\rdPtr_reg[9]_5 (lB_1_n_22),
        .\rdPtr_reg[9]_6 (lB_1_n_23),
        .\rdPtr_reg[9]_7 (lB_1_n_34),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  base_axis_sobel_0_2_line_buffer_1 lB_2
       (.D(D[2:0]),
        .E(sobel_tvalid),
        .SR(s_axi_aresetn_0),
        .currentRdLineBuffer(currentRdLineBuffer),
        .\currentRdLineBuffer_reg[1] (\currentRdLineBuffer_reg[1]_0 [4:0]),
        .\currentRdLineBuffer_reg[1]_0 (out_data[3]),
        .\currentRdLineBuffer_reg[1]_1 (out_data[2]),
        .\currentRdLineBuffer_reg[1]_10 (lB_2_n_20),
        .\currentRdLineBuffer_reg[1]_11 ({out_data[42],out_data[40],out_data[38],out_data[36:34],out_data[32],out_data[30],out_data[28:26],out_data[24],out_data[22],out_data[17],out_data[15],out_data[13]}),
        .\currentRdLineBuffer_reg[1]_12 (\currentRdLineBuffer_reg[1]_1 [7:6]),
        .\currentRdLineBuffer_reg[1]_13 (lB_2_n_51),
        .\currentRdLineBuffer_reg[1]_2 (lB_2_n_7),
        .\currentRdLineBuffer_reg[1]_3 (\currentRdLineBuffer_reg[1]_2 [2:0]),
        .\currentRdLineBuffer_reg[1]_4 (lB_2_n_11),
        .\currentRdLineBuffer_reg[1]_5 (out_data[1]),
        .\currentRdLineBuffer_reg[1]_6 (lB_2_n_16),
        .\currentRdLineBuffer_reg[1]_7 (out_data[0]),
        .\currentRdLineBuffer_reg[1]_8 (\currentRdLineBuffer_reg[1]_3 [3]),
        .\currentRdLineBuffer_reg[1]_9 (lB_2_n_19),
        .currentWrLineBuffer(currentWrLineBuffer),
        .gray_tvalid(gray_tvalid),
        .\gx_sum0[-1111111104]__0 (lB_3_n_33),
        .\gx_sum0[-1111111104]__0_0 (lB_1_n_23),
        .\gx_sum0[-1111111106]__0 (lB_3_n_32),
        .\gx_sum0[-1111111106]__0_0 (lB_1_n_21),
        .\gx_sum0[-1111111108]__0 (lB_3_n_31),
        .\gx_sum0[-1111111108]__0_0 (lB_1_n_19),
        .\gx_sum0[-1111111110] (lB_3_n_30),
        .\gx_sum0[-1111111110]_0 (lB_1_n_18),
        .\gx_sum0[-1111111111] (lB_3_n_29),
        .\gx_sum0[-1111111111]_0 (lB_1_n_17),
        .\gy_sum0[-1111111104] (lB_3_n_41),
        .\gy_sum0[-1111111104]_0 (lB_1_n_33),
        .\gy_sum0[-1111111106] (lB_3_n_40),
        .\gy_sum0[-1111111106]_0 (lB_1_n_31),
        .\gy_sum0[-1111111108] (lB_3_n_39),
        .\gy_sum0[-1111111108]_0 (lB_1_n_29),
        .\mulData1_reg[3][5] (lB_3_n_7),
        .\mulData1_reg[3][5]_0 (lB_1_n_7),
        .\mulData1_reg[3][5]_1 (lB_1_n_44),
        .\mulData1_reg[3][5]_2 (lB_3_n_26),
        .\mulData1_reg[3][5]_3 (lB_3_n_27),
        .\mulData1_reg[3][5]_4 (lB_1_n_30),
        .\mulData1_reg[5][3] (lB_1_n_34),
        .\mulData1_reg[5][3]_0 (lB_3_n_18),
        .\mulData1_reg[5][5] (lB_3_n_19),
        .\mulData1_reg[5][5]_0 (lB_1_n_20),
        .\mulData1_reg[5][7] (lB_1_n_22),
        .\mulData1_reg[5][7]_0 (lB_3_n_20),
        .\mulData1_reg[6][7] ({out_data[23],out_data[21:19],out_data[10],out_data[7]}),
        .\mulData1_reg[6][7]_0 (lB_3_n_3),
        .\mulData2[0][9]_i_21_0 (\mulData2[0][9]_i_13 ),
        .\mulData2_reg[0][0] (lB_3_n_24),
        .\mulData2_reg[0][0]_0 (lB_1_n_42),
        .\mulData2_reg[0][1] (lB_3_n_25),
        .\mulData2_reg[0][1]_0 (lB_1_n_43),
        .\mulData2_reg[0][3] (lB_0_n_13),
        .\mulData2_reg[0][3]_0 (lB_0_n_12),
        .\mulData2_reg[1][1] (lB_3_n_34),
        .\mulData2_reg[1][1]_0 (lB_1_n_35),
        .\mulData2_reg[1][4] (lB_0_n_6),
        .\mulData2_reg[1][4]_0 (lB_0_n_5),
        .\mulData2_reg[2][2] (out_data[4]),
        .\mulData2_reg[7][2] (lB_3_n_35),
        .\mulData2_reg[7][2]_0 (lB_1_n_36),
        .\mulData2_reg[7][4] (lB_3_n_36),
        .\mulData2_reg[7][4]_0 (lB_1_n_38),
        .\mulData2_reg[7][6] (lB_3_n_37),
        .\mulData2_reg[7][6]_0 (lB_1_n_39),
        .\mulData2_reg[7][8] (lB_3_n_38),
        .\mulData2_reg[7][8]_0 (lB_1_n_41),
        .out_data(out_data[6:5]),
        .out_data00_out({out_data00_out[7],out_data00_out[5],out_data00_out[3],out_data00_out[1:0]}),
        .out_data02_out({out_data02_out[7],out_data02_out[5:0]}),
        .out_data0__0(out_data0__0),
        .\rdPtr_reg[0]_0 (lB_2_n_45),
        .\rdPtr_reg[0]_1 (lB_2_n_46),
        .\rdPtr_reg[0]_2 (lB_2_n_47),
        .\rdPtr_reg[0]_3 (lB_2_n_58),
        .\rdPtr_reg[0]_4 (lB_2_n_59),
        .\rdPtr_reg[0]_5 (lB_2_n_60),
        .\rdPtr_reg[8]_0 (lB_2_n_48),
        .\rdPtr_reg[8]_1 (lB_2_n_52),
        .\rdPtr_reg[8]_2 (lB_2_n_53),
        .\rdPtr_reg[8]_3 (lB_2_n_54),
        .\rdPtr_reg[8]_4 (lB_2_n_55),
        .\rdPtr_reg[8]_5 (lB_2_n_56),
        .\rdPtr_reg[8]_6 (lB_2_n_57),
        .\rdPtr_reg[8]_7 (lB_2_n_61),
        .\rdPtr_reg[9]_0 (lB_2_n_21),
        .\rdPtr_reg[9]_1 (lB_2_n_38),
        .\rdPtr_reg[9]_2 (lB_2_n_39),
        .\rdPtr_reg[9]_3 (lB_2_n_40),
        .\rdPtr_reg[9]_4 (lB_2_n_41),
        .\rdPtr_reg[9]_5 (lB_2_n_42),
        .\rdPtr_reg[9]_6 (lB_2_n_43),
        .\rdPtr_reg[9]_7 (lB_2_n_44),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  base_axis_sobel_0_2_line_buffer_2 lB_3
       (.E(sobel_tvalid),
        .SR(s_axi_aresetn_0),
        .currentRdLineBuffer(currentRdLineBuffer),
        .\currentRdLineBuffer_reg[1] (\currentRdLineBuffer_reg[1]_1 [5:4]),
        .\currentRdLineBuffer_reg[1]_0 (lB_3_n_3),
        .\currentRdLineBuffer_reg[1]_1 (\currentRdLineBuffer_reg[1]_3 [2:0]),
        .\currentRdLineBuffer_reg[1]_2 (lB_3_n_7),
        .\currentRdLineBuffer_reg[1]_3 ({out_data[23],out_data[21],out_data[10]}),
        .\currentRdLineBuffer_reg[1]_4 ({out_data[41],out_data[39],out_data[37],out_data[33],out_data[31],out_data[29],out_data[25]}),
        .currentWrLineBuffer(currentWrLineBuffer),
        .gray_tvalid(gray_tvalid),
        .\gx_sum0[-1111111105]__0 (lB_1_n_22),
        .\gx_sum0[-1111111105]__0_0 (lB_2_n_43),
        .\gx_sum0[-1111111107]__0 (lB_2_n_41),
        .\gx_sum0[-1111111107]__0_0 (lB_1_n_20),
        .\gx_sum0[-1111111109]__0 (lB_2_n_39),
        .\gx_sum0[-1111111109]__0_0 (lB_1_n_34),
        .\gy_sum0[-1111111107] (lB_2_n_55),
        .\gy_sum0[-1111111107]_0 (lB_1_n_30),
        .\gy_sum0[-1111111109] (lB_2_n_53),
        .\gy_sum0[-1111111109]_0 (lB_1_n_44),
        .\mulData1_reg[3][1] (lB_1_n_42),
        .\mulData1_reg[3][1]_0 (lB_2_n_48),
        .\mulData1_reg[3][2] (lB_1_n_43),
        .\mulData1_reg[3][2]_0 (lB_2_n_52),
        .\mulData1_reg[3][4] (lB_2_n_19),
        .\mulData1_reg[3][4]_0 (lB_1_n_7),
        .\mulData1_reg[6][6] (lB_2_n_51),
        .\mulData1_reg[6][6]_0 (lB_1_n_32),
        .\mulData1_reg[6][6]_1 (lB_2_n_61),
        .\mulData2[0][9]_i_25_0 (\mulData2[0][9]_i_13 ),
        .\mulData2_reg[7][3] (lB_2_n_58),
        .\mulData2_reg[7][3]_0 (lB_1_n_37),
        .\mulData2_reg[7][5] (lB_2_n_59),
        .\mulData2_reg[7][5]_0 (lB_1_n_25),
        .\mulData2_reg[7][7] (lB_1_n_40),
        .\mulData2_reg[7][7]_0 (lB_2_n_60),
        .out_data({out_data[24],out_data[22],out_data[20:19]}),
        .out_data00_out({out_data00_out[6],out_data00_out[4],out_data00_out[2]}),
        .out_data02_out({out_data02_out[6],out_data02_out[4],out_data02_out[2:0]}),
        .out_data0__0({out_data0__0[6],out_data0__0[4],out_data0__0[2]}),
        .\rdPtr_reg[0]_0 (lB_3_n_21),
        .\rdPtr_reg[0]_1 (lB_3_n_22),
        .\rdPtr_reg[0]_2 (lB_3_n_23),
        .\rdPtr_reg[0]_3 (lB_3_n_34),
        .\rdPtr_reg[0]_4 (lB_3_n_35),
        .\rdPtr_reg[0]_5 (lB_3_n_36),
        .\rdPtr_reg[0]_6 (lB_3_n_37),
        .\rdPtr_reg[0]_7 (lB_3_n_38),
        .\rdPtr_reg[8]_0 (lB_3_n_24),
        .\rdPtr_reg[8]_1 (lB_3_n_25),
        .\rdPtr_reg[8]_2 (lB_3_n_26),
        .\rdPtr_reg[8]_3 (lB_3_n_27),
        .\rdPtr_reg[8]_4 (lB_3_n_28),
        .\rdPtr_reg[8]_5 (lB_3_n_39),
        .\rdPtr_reg[8]_6 (lB_3_n_40),
        .\rdPtr_reg[8]_7 (lB_3_n_41),
        .\rdPtr_reg[9]_0 (lB_3_n_18),
        .\rdPtr_reg[9]_1 (lB_3_n_19),
        .\rdPtr_reg[9]_2 (lB_3_n_20),
        .\rdPtr_reg[9]_3 (lB_3_n_29),
        .\rdPtr_reg[9]_4 (lB_3_n_30),
        .\rdPtr_reg[9]_5 (lB_3_n_31),
        .\rdPtr_reg[9]_6 (lB_3_n_32),
        .\rdPtr_reg[9]_7 (lB_3_n_33),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  LUT1 #(
    .INIT(2'h1)) 
    \pixelCounter[0]_i_1 
       (.I0(\pixelCounter_reg_n_0_[0] ),
        .O(pixelCounter[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pixelCounter[1]_i_1 
       (.I0(\pixelCounter_reg_n_0_[0] ),
        .I1(\pixelCounter_reg_n_0_[1] ),
        .O(pixelCounter[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pixelCounter[2]_i_1 
       (.I0(\pixelCounter_reg_n_0_[2] ),
        .I1(\pixelCounter_reg_n_0_[0] ),
        .I2(\pixelCounter_reg_n_0_[1] ),
        .O(pixelCounter[2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pixelCounter[3]_i_1 
       (.I0(\pixelCounter_reg_n_0_[3] ),
        .I1(\pixelCounter_reg_n_0_[1] ),
        .I2(\pixelCounter_reg_n_0_[0] ),
        .I3(\pixelCounter_reg_n_0_[2] ),
        .O(pixelCounter[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pixelCounter[4]_i_1 
       (.I0(\pixelCounter_reg_n_0_[4] ),
        .I1(\pixelCounter_reg_n_0_[3] ),
        .I2(\pixelCounter_reg_n_0_[1] ),
        .I3(\pixelCounter_reg_n_0_[0] ),
        .I4(\pixelCounter_reg_n_0_[2] ),
        .O(\pixelCounter[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \pixelCounter[5]_i_1 
       (.I0(\pixelCounter_reg_n_0_[3] ),
        .I1(\pixelCounter_reg_n_0_[1] ),
        .I2(\pixelCounter_reg_n_0_[0] ),
        .I3(\pixelCounter_reg_n_0_[2] ),
        .I4(\pixelCounter_reg_n_0_[4] ),
        .I5(\pixelCounter_reg_n_0_[5] ),
        .O(pixelCounter[5]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pixelCounter[6]_i_1 
       (.I0(\pixelCounter_reg_n_0_[6] ),
        .I1(\pixelCounter[9]_i_2_n_0 ),
        .O(pixelCounter[6]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h2CCC3CCC)) 
    \pixelCounter[7]_i_1 
       (.I0(\pixelCounter_reg_n_0_[8] ),
        .I1(\pixelCounter_reg_n_0_[7] ),
        .I2(\pixelCounter[9]_i_2_n_0 ),
        .I3(\pixelCounter_reg_n_0_[6] ),
        .I4(\pixelCounter_reg_n_0_[9] ),
        .O(pixelCounter[7]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pixelCounter[8]_i_1 
       (.I0(\pixelCounter_reg_n_0_[8] ),
        .I1(\pixelCounter_reg_n_0_[6] ),
        .I2(\pixelCounter[9]_i_2_n_0 ),
        .I3(\pixelCounter_reg_n_0_[7] ),
        .O(pixelCounter[8]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h7FBF8000)) 
    \pixelCounter[9]_i_1 
       (.I0(\pixelCounter_reg_n_0_[8] ),
        .I1(\pixelCounter_reg_n_0_[6] ),
        .I2(\pixelCounter[9]_i_2_n_0 ),
        .I3(\pixelCounter_reg_n_0_[7] ),
        .I4(\pixelCounter_reg_n_0_[9] ),
        .O(pixelCounter[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \pixelCounter[9]_i_2 
       (.I0(\pixelCounter_reg_n_0_[5] ),
        .I1(\pixelCounter_reg_n_0_[4] ),
        .I2(\pixelCounter_reg_n_0_[2] ),
        .I3(\pixelCounter_reg_n_0_[0] ),
        .I4(\pixelCounter_reg_n_0_[1] ),
        .I5(\pixelCounter_reg_n_0_[3] ),
        .O(\pixelCounter[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pixelCounter_reg[0] 
       (.C(s_axi_aclk),
        .CE(gray_tvalid),
        .D(pixelCounter[0]),
        .Q(\pixelCounter_reg_n_0_[0] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixelCounter_reg[1] 
       (.C(s_axi_aclk),
        .CE(gray_tvalid),
        .D(pixelCounter[1]),
        .Q(\pixelCounter_reg_n_0_[1] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixelCounter_reg[2] 
       (.C(s_axi_aclk),
        .CE(gray_tvalid),
        .D(pixelCounter[2]),
        .Q(\pixelCounter_reg_n_0_[2] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixelCounter_reg[3] 
       (.C(s_axi_aclk),
        .CE(gray_tvalid),
        .D(pixelCounter[3]),
        .Q(\pixelCounter_reg_n_0_[3] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixelCounter_reg[4] 
       (.C(s_axi_aclk),
        .CE(gray_tvalid),
        .D(\pixelCounter[4]_i_1_n_0 ),
        .Q(\pixelCounter_reg_n_0_[4] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixelCounter_reg[5] 
       (.C(s_axi_aclk),
        .CE(gray_tvalid),
        .D(pixelCounter[5]),
        .Q(\pixelCounter_reg_n_0_[5] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixelCounter_reg[6] 
       (.C(s_axi_aclk),
        .CE(gray_tvalid),
        .D(pixelCounter[6]),
        .Q(\pixelCounter_reg_n_0_[6] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixelCounter_reg[7] 
       (.C(s_axi_aclk),
        .CE(gray_tvalid),
        .D(pixelCounter[7]),
        .Q(\pixelCounter_reg_n_0_[7] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixelCounter_reg[8] 
       (.C(s_axi_aclk),
        .CE(gray_tvalid),
        .D(pixelCounter[8]),
        .Q(\pixelCounter_reg_n_0_[8] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixelCounter_reg[9] 
       (.C(s_axi_aclk),
        .CE(gray_tvalid),
        .D(pixelCounter[9]),
        .Q(\pixelCounter_reg_n_0_[9] ),
        .R(s_axi_aresetn_0));
  LUT1 #(
    .INIT(2'h1)) 
    \rdCounter[0]_i_1 
       (.I0(\rdCounter_reg_n_0_[0] ),
        .O(rdCounter[0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rdCounter[1]_i_1 
       (.I0(\rdCounter_reg_n_0_[0] ),
        .I1(\rdCounter_reg_n_0_[1] ),
        .O(rdCounter[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rdCounter[2]_i_1 
       (.I0(\rdCounter_reg_n_0_[2] ),
        .I1(\rdCounter_reg_n_0_[0] ),
        .I2(\rdCounter_reg_n_0_[1] ),
        .O(rdCounter[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rdCounter[3]_i_1 
       (.I0(\rdCounter_reg_n_0_[3] ),
        .I1(\rdCounter_reg_n_0_[1] ),
        .I2(\rdCounter_reg_n_0_[0] ),
        .I3(\rdCounter_reg_n_0_[2] ),
        .O(rdCounter[3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rdCounter[4]_i_1 
       (.I0(\rdCounter_reg_n_0_[4] ),
        .I1(\rdCounter_reg_n_0_[3] ),
        .I2(\rdCounter_reg_n_0_[1] ),
        .I3(\rdCounter_reg_n_0_[0] ),
        .I4(\rdCounter_reg_n_0_[2] ),
        .O(\rdCounter[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rdCounter[5]_i_1 
       (.I0(\rdCounter_reg_n_0_[3] ),
        .I1(\rdCounter_reg_n_0_[1] ),
        .I2(\rdCounter_reg_n_0_[0] ),
        .I3(\rdCounter_reg_n_0_[2] ),
        .I4(\rdCounter_reg_n_0_[4] ),
        .I5(\rdCounter_reg_n_0_[5] ),
        .O(rdCounter[5]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rdCounter[6]_i_1 
       (.I0(\rdCounter_reg_n_0_[6] ),
        .I1(\rdCounter[9]_i_2_n_0 ),
        .O(rdCounter[6]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h2CCC3CCC)) 
    \rdCounter[7]_i_1 
       (.I0(\rdCounter_reg_n_0_[8] ),
        .I1(\rdCounter_reg_n_0_[7] ),
        .I2(\rdCounter[9]_i_2_n_0 ),
        .I3(\rdCounter_reg_n_0_[6] ),
        .I4(\rdCounter_reg_n_0_[9] ),
        .O(rdCounter[7]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rdCounter[8]_i_1 
       (.I0(\rdCounter_reg_n_0_[8] ),
        .I1(\rdCounter_reg_n_0_[6] ),
        .I2(\rdCounter[9]_i_2_n_0 ),
        .I3(\rdCounter_reg_n_0_[7] ),
        .O(rdCounter[8]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h7FBF8000)) 
    \rdCounter[9]_i_1 
       (.I0(\rdCounter_reg_n_0_[8] ),
        .I1(\rdCounter_reg_n_0_[6] ),
        .I2(\rdCounter[9]_i_2_n_0 ),
        .I3(\rdCounter_reg_n_0_[7] ),
        .I4(\rdCounter_reg_n_0_[9] ),
        .O(rdCounter[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rdCounter[9]_i_2 
       (.I0(\rdCounter_reg_n_0_[5] ),
        .I1(\rdCounter_reg_n_0_[4] ),
        .I2(\rdCounter_reg_n_0_[2] ),
        .I3(\rdCounter_reg_n_0_[0] ),
        .I4(\rdCounter_reg_n_0_[1] ),
        .I5(\rdCounter_reg_n_0_[3] ),
        .O(\rdCounter[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdCounter_reg[0] 
       (.C(s_axi_aclk),
        .CE(sobel_tvalid),
        .D(rdCounter[0]),
        .Q(\rdCounter_reg_n_0_[0] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdCounter_reg[1] 
       (.C(s_axi_aclk),
        .CE(sobel_tvalid),
        .D(rdCounter[1]),
        .Q(\rdCounter_reg_n_0_[1] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdCounter_reg[2] 
       (.C(s_axi_aclk),
        .CE(sobel_tvalid),
        .D(rdCounter[2]),
        .Q(\rdCounter_reg_n_0_[2] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdCounter_reg[3] 
       (.C(s_axi_aclk),
        .CE(sobel_tvalid),
        .D(rdCounter[3]),
        .Q(\rdCounter_reg_n_0_[3] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdCounter_reg[4] 
       (.C(s_axi_aclk),
        .CE(sobel_tvalid),
        .D(\rdCounter[4]_i_1_n_0 ),
        .Q(\rdCounter_reg_n_0_[4] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdCounter_reg[5] 
       (.C(s_axi_aclk),
        .CE(sobel_tvalid),
        .D(rdCounter[5]),
        .Q(\rdCounter_reg_n_0_[5] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdCounter_reg[6] 
       (.C(s_axi_aclk),
        .CE(sobel_tvalid),
        .D(rdCounter[6]),
        .Q(\rdCounter_reg_n_0_[6] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdCounter_reg[7] 
       (.C(s_axi_aclk),
        .CE(sobel_tvalid),
        .D(rdCounter[7]),
        .Q(\rdCounter_reg_n_0_[7] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdCounter_reg[8] 
       (.C(s_axi_aclk),
        .CE(sobel_tvalid),
        .D(rdCounter[8]),
        .Q(\rdCounter_reg_n_0_[8] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdCounter_reg[9] 
       (.C(s_axi_aclk),
        .CE(sobel_tvalid),
        .D(rdCounter[9]),
        .Q(\rdCounter_reg_n_0_[9] ),
        .R(s_axi_aresetn_0));
  LUT6 #(
    .INIT(64'h20000000ECCCCCCC)) 
    state_i_1
       (.I0(totalPixelCounter_reg[7]),
        .I1(sobel_tvalid),
        .I2(totalPixelCounter_reg[8]),
        .I3(totalPixelCounter_reg[9]),
        .I4(totalPixelCounter_reg[10]),
        .I5(currentRdLineBuffer0),
        .O(state_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(state_i_1_n_0),
        .Q(sobel_tvalid),
        .R(s_axi_aresetn_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \totalPixelCounter[0]_i_1 
       (.I0(totalPixelCounter_reg[0]),
        .O(\totalPixelCounter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6666666666666662)) 
    \totalPixelCounter[10]_i_1 
       (.I0(gray_tvalid),
        .I1(sobel_tvalid),
        .I2(totalPixelCounter_reg[2]),
        .I3(totalPixelCounter_reg[4]),
        .I4(totalPixelCounter_reg[5]),
        .I5(\totalPixelCounter[10]_i_3_n_0 ),
        .O(\totalPixelCounter[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \totalPixelCounter[10]_i_3 
       (.I0(totalPixelCounter_reg[1]),
        .I1(totalPixelCounter_reg[3]),
        .I2(totalPixelCounter_reg[7]),
        .I3(totalPixelCounter_reg[0]),
        .I4(\totalPixelCounter[10]_i_6_n_0 ),
        .O(\totalPixelCounter[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \totalPixelCounter[10]_i_4 
       (.I0(totalPixelCounter_reg[9]),
        .I1(totalPixelCounter_reg[10]),
        .O(\totalPixelCounter[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \totalPixelCounter[10]_i_5 
       (.I0(totalPixelCounter_reg[8]),
        .I1(totalPixelCounter_reg[9]),
        .O(\totalPixelCounter[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \totalPixelCounter[10]_i_6 
       (.I0(totalPixelCounter_reg[8]),
        .I1(totalPixelCounter_reg[6]),
        .I2(totalPixelCounter_reg[10]),
        .I3(totalPixelCounter_reg[9]),
        .O(\totalPixelCounter[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \totalPixelCounter[4]_i_3 
       (.I0(totalPixelCounter_reg[3]),
        .I1(totalPixelCounter_reg[4]),
        .O(\totalPixelCounter[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \totalPixelCounter[4]_i_4 
       (.I0(totalPixelCounter_reg[2]),
        .I1(totalPixelCounter_reg[3]),
        .O(\totalPixelCounter[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \totalPixelCounter[4]_i_5 
       (.I0(totalPixelCounter_reg[1]),
        .I1(totalPixelCounter_reg[2]),
        .O(\totalPixelCounter[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h65)) 
    \totalPixelCounter[4]_i_6 
       (.I0(totalPixelCounter_reg[1]),
        .I1(sobel_tvalid),
        .I2(gray_tvalid),
        .O(\totalPixelCounter[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \totalPixelCounter[8]_i_2 
       (.I0(totalPixelCounter_reg[7]),
        .I1(totalPixelCounter_reg[8]),
        .O(\totalPixelCounter[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \totalPixelCounter[8]_i_3 
       (.I0(totalPixelCounter_reg[6]),
        .I1(totalPixelCounter_reg[7]),
        .O(\totalPixelCounter[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \totalPixelCounter[8]_i_4 
       (.I0(totalPixelCounter_reg[5]),
        .I1(totalPixelCounter_reg[6]),
        .O(\totalPixelCounter[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \totalPixelCounter[8]_i_5 
       (.I0(totalPixelCounter_reg[4]),
        .I1(totalPixelCounter_reg[5]),
        .O(\totalPixelCounter[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \totalPixelCounter_reg[0] 
       (.C(s_axi_aclk),
        .CE(\totalPixelCounter[10]_i_1_n_0 ),
        .D(\totalPixelCounter[0]_i_1_n_0 ),
        .Q(totalPixelCounter_reg[0]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \totalPixelCounter_reg[10] 
       (.C(s_axi_aclk),
        .CE(\totalPixelCounter[10]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[10]_i_2_n_6 ),
        .Q(totalPixelCounter_reg[10]),
        .R(s_axi_aresetn_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \totalPixelCounter_reg[10]_i_2 
       (.CI(\totalPixelCounter_reg[8]_i_1_n_0 ),
        .CO({\NLW_totalPixelCounter_reg[10]_i_2_CO_UNCONNECTED [3:1],\totalPixelCounter_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,totalPixelCounter_reg[8]}),
        .O({\NLW_totalPixelCounter_reg[10]_i_2_O_UNCONNECTED [3:2],\totalPixelCounter_reg[10]_i_2_n_6 ,\totalPixelCounter_reg[10]_i_2_n_7 }),
        .S({1'b0,1'b0,\totalPixelCounter[10]_i_4_n_0 ,\totalPixelCounter[10]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \totalPixelCounter_reg[1] 
       (.C(s_axi_aclk),
        .CE(\totalPixelCounter[10]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[4]_i_1_n_7 ),
        .Q(totalPixelCounter_reg[1]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \totalPixelCounter_reg[2] 
       (.C(s_axi_aclk),
        .CE(\totalPixelCounter[10]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[4]_i_1_n_6 ),
        .Q(totalPixelCounter_reg[2]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \totalPixelCounter_reg[3] 
       (.C(s_axi_aclk),
        .CE(\totalPixelCounter[10]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[4]_i_1_n_5 ),
        .Q(totalPixelCounter_reg[3]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \totalPixelCounter_reg[4] 
       (.C(s_axi_aclk),
        .CE(\totalPixelCounter[10]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[4]_i_1_n_4 ),
        .Q(totalPixelCounter_reg[4]),
        .R(s_axi_aresetn_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \totalPixelCounter_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\totalPixelCounter_reg[4]_i_1_n_0 ,\totalPixelCounter_reg[4]_i_1_n_1 ,\totalPixelCounter_reg[4]_i_1_n_2 ,\totalPixelCounter_reg[4]_i_1_n_3 }),
        .CYINIT(totalPixelCounter_reg[0]),
        .DI({totalPixelCounter_reg[3:1],\totalPixelCounter_reg[4]_0 }),
        .O({\totalPixelCounter_reg[4]_i_1_n_4 ,\totalPixelCounter_reg[4]_i_1_n_5 ,\totalPixelCounter_reg[4]_i_1_n_6 ,\totalPixelCounter_reg[4]_i_1_n_7 }),
        .S({\totalPixelCounter[4]_i_3_n_0 ,\totalPixelCounter[4]_i_4_n_0 ,\totalPixelCounter[4]_i_5_n_0 ,\totalPixelCounter[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \totalPixelCounter_reg[5] 
       (.C(s_axi_aclk),
        .CE(\totalPixelCounter[10]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[8]_i_1_n_7 ),
        .Q(totalPixelCounter_reg[5]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \totalPixelCounter_reg[6] 
       (.C(s_axi_aclk),
        .CE(\totalPixelCounter[10]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[8]_i_1_n_6 ),
        .Q(totalPixelCounter_reg[6]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \totalPixelCounter_reg[7] 
       (.C(s_axi_aclk),
        .CE(\totalPixelCounter[10]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[8]_i_1_n_5 ),
        .Q(totalPixelCounter_reg[7]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \totalPixelCounter_reg[8] 
       (.C(s_axi_aclk),
        .CE(\totalPixelCounter[10]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[8]_i_1_n_4 ),
        .Q(totalPixelCounter_reg[8]),
        .R(s_axi_aresetn_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \totalPixelCounter_reg[8]_i_1 
       (.CI(\totalPixelCounter_reg[4]_i_1_n_0 ),
        .CO({\totalPixelCounter_reg[8]_i_1_n_0 ,\totalPixelCounter_reg[8]_i_1_n_1 ,\totalPixelCounter_reg[8]_i_1_n_2 ,\totalPixelCounter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(totalPixelCounter_reg[7:4]),
        .O({\totalPixelCounter_reg[8]_i_1_n_4 ,\totalPixelCounter_reg[8]_i_1_n_5 ,\totalPixelCounter_reg[8]_i_1_n_6 ,\totalPixelCounter_reg[8]_i_1_n_7 }),
        .S({\totalPixelCounter[8]_i_2_n_0 ,\totalPixelCounter[8]_i_3_n_0 ,\totalPixelCounter[8]_i_4_n_0 ,\totalPixelCounter[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \totalPixelCounter_reg[9] 
       (.C(s_axi_aclk),
        .CE(\totalPixelCounter[10]_i_1_n_0 ),
        .D(\totalPixelCounter_reg[10]_i_2_n_7 ),
        .Q(totalPixelCounter_reg[9]),
        .R(s_axi_aresetn_0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
