<html>

<head>
    <title>






        AE363




    </title>




    <link rel="stylesheet" href="../../../../css/sylb.css">
    <script src="../../../../cordova.js"></script>
    <script>
        function onLoad() {
            document.addEventListener("deviceready", onDeviceReady, false);
        }

        function onDeviceReady() {}

    </script>


</head>

<body onload="onLoad()">
    <div data-role="page" data-theme="c">
        <div class="ui-content">




            <div class="head"><b>





                    <!-- span id="homespan"><a href="../../../../index.html"><img src="../../../../images/home.png" id="homeimg"></a></span -->
                    <center>
                        <h1>










                            VLSI CIRCUIT DESIGN




                        </h1>
                    </center>










                </b></div>










            <br><br><b>Syllabus</b>
            <p>










                Fundamental considerations in IC processing - NMOS IC technology - CMOS IC technology - BiCMOS IC technology- The MOS device- capacitance of MOS structure – characteristics-Second order MOS device effects- pass transistors and transmission gates -The basic inverter using NMOS- Basic NAND, NOR circuits - The CMOS inverter, - pseudo CMOS- Layout design of static MOS circuits –Stick Diagram –Fabrication-- Combinational circuits- Timing issues in VLSI system design.




            </p>



            <br>
            <div class="div1"><b>&nbsp; Module I<div class="div2">15%</div> </b> </div>










            VLSI process integration: - fundamental considerations in IC processing - NMOS IC technology - CMOS IC technology - BiCMOS IC technology - GaAs technology. Ion implantation in IC fabrication.









            <br><br>
            <div class="div1"><b> &nbsp; Module II<div class="div2">15%</div> </b> </div>










            The MOS device: (n - channel & p- channel) - capacitance of MOS structure - accumulation, depletion and inversion, threshold voltage, current equations - characteristics, channel pinch-off. Second order MOS device effects: short-channel effect, narrow width effect, sub-threshold current, device saturation characteristics.







            <hr>FIRST INTERNAL EXAMINATION
            <hr>


            <br>
            <div class="div1"><b>&nbsp; Module III<div class="div2">15%</div> </b> </div>










            Switch logic- pass transistors and transmission gates, Gate logic-The basic inverter using NMOS-circuit – current equations - pull up to pull down ratio- transfer characteristics- Alternate forms of pull up. Basic NAND, NOR circuits. The CMOS inverter, characteristics – NAND, NOR and compound circuits using CMOS. Other forms of CMOS logic: pseudo CMOS, CMOS domino logic, n-p logic.






            <br><br>
            <div class="div1"><b>&nbsp; Module IV<div class="div2">15%</div> </b> </div>










            Layout design of static MOS circuits – Layout rules - general principles & steps of lay-out design - use of stick diagrams - design rules - Layout examples of NAND and NOR-Fabrication.








            <hr>SECOND INTERNAL EXAMINATION
            <hr>


            <br>
            <div class="div1"><b>&nbsp; Module V<div class="div2">20%</div> </b> </div>










            Combinational circuits - clocked sequential circuit - drivers for bus lines. Scaling of MOS circuits: scaling models and scaling factors for device parameters.







            <br><br>
            <div class="div1"><b>&nbsp; Module VI<div class="div2">20%</div> </b> </div>








            Timing issues in VLSI system design: timing classification- synchronous timing basics – skew and jitter- latch based clocking- self timed circuit design - self timed logic, completion signal generation, self-timed signalling–synchronizers and arbiters





            <hr>END SEMESTER EXAM
            <hr>

            <br>
            <div class="div3"></div><br>








            <b> Course Objectives</b><br>






            1. To bring circuits and system views on design together.
            2. To understand the design of digital VLSI circuits for hardware design.








            <br><br><b>Expected Outcome</b><br>



            <ol>









                <li>to learn layout, stick diagrams, fabrication steps , static and switching characteristics of inverters<li>
                <li>to design digital system using MOS circuits.</li>










            </ol>
            <br><br><b>Text Book</b><br>



            <ol>






                <li>Douglas A. Pucknell & Kamran Eshraghian, Basic VLSI Design, PHI.</li>
                <li>Jan M. Rabaey, A. Chandrakasan, B. Nikolic, Digital Integrated Circuits- A Design perspective, 2/e, Pearson education.</li>
                <li>Sung-Mo Kang, Yusuf Leblebici, CMOS Digital Integrated Circuits Analysis and Design, Tata Mc-Graw-Hill</li>







            </ol>



            <br><br><b>Reference Books</b><br>



            <ol>






                <li>Charles H Roth Jr – Fundamentals of Logic Design 4 Ed, Jaico Publishers</li>
                <li>Mead & Conway , Introduction to VLSI System Design-Addison Wesley</li>
                <li>S M Sze, VLSI Technology, PHI</li>
                <li>Wayne Wolf: Modern VLSI Design Systems on Chip-Pearson Education, 2nd ed.</li>
                <li>Weste and Eshraghian, Principles of CMOS VLSI Design, A Systems Perspective,2/e, Pearson Education.</li>




            </ol>

            <br><br><b>QUESTION PAPER PATTERN (End semester exam)</b><br>










            <br> Maximum marks : 100
            <br>Time : 3 hours
            <br> Part A: Answer any two out of three questions uniformly covering Modules 1 and 2. Each question carries 15 marks and may have not more than four sub divisions. (15 x 2 = 30 marks)
            <br> Part B: Answer any two out of three questions uniformly covering Modules 3 and 4. Each question carries 15 marks and may have not more than four. (15 x 2 = 30 marks)
            <br> Part C: Answer any two out of three questions uniformly covering Modules 5 and 6. Each question carries 20 marks and may have not more than four sub divisions. (20 x 2 = 40 marks)
            <br> <br> <br> <br> <br>










        </div>
    </div><!-- container close -->
</body>








</html>
