[2025-09-17 06:31:30] START suite=qualcomm_srv trace=srv208_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv208_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2792205 heartbeat IPC: 3.581 cumulative IPC: 3.581 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5352274 heartbeat IPC: 3.906 cumulative IPC: 3.737 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5352274 cumulative IPC: 3.737 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5352274 cumulative IPC: 3.737 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 14844483 heartbeat IPC: 1.053 cumulative IPC: 1.053 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 24217832 heartbeat IPC: 1.067 cumulative IPC: 1.06 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 33558810 heartbeat IPC: 1.071 cumulative IPC: 1.064 (Simulation time: 00 hr 04 min 51 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 42887700 heartbeat IPC: 1.072 cumulative IPC: 1.066 (Simulation time: 00 hr 06 min 02 sec)
Heartbeat CPU 0 instructions: 70000004 cycles: 52218743 heartbeat IPC: 1.072 cumulative IPC: 1.067 (Simulation time: 00 hr 07 min 19 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 61605243 heartbeat IPC: 1.065 cumulative IPC: 1.067 (Simulation time: 00 hr 08 min 52 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv208_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000010 cycles: 70805907 heartbeat IPC: 1.087 cumulative IPC: 1.069 (Simulation time: 00 hr 10 min 03 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 80028490 heartbeat IPC: 1.084 cumulative IPC: 1.071 (Simulation time: 00 hr 11 min 15 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 89284622 heartbeat IPC: 1.08 cumulative IPC: 1.072 (Simulation time: 00 hr 12 min 29 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 93141303 cumulative IPC: 1.074 (Simulation time: 00 hr 13 min 39 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 93141303 cumulative IPC: 1.074 (Simulation time: 00 hr 13 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv208_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.074 instructions: 100000000 cycles: 93141303
CPU 0 Branch Prediction Accuracy: 92.32% MPKI: 13.79 Average ROB Occupancy at Mispredict: 29.79
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06908
BRANCH_INDIRECT: 0.3365
BRANCH_CONDITIONAL: 12.11
BRANCH_DIRECT_CALL: 0.4076
BRANCH_INDIRECT_CALL: 0.4839
BRANCH_RETURN: 0.3805


====Backend Stall Breakdown====
ROB_STALL: 164445
LQ_STALL: 0
SQ_STALL: 882233


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 124.19231
REPLAY_LOAD: 63.10577
NON_REPLAY_LOAD: 26.110176

== Total ==
ADDR_TRANS: 41977
REPLAY_LOAD: 26252
NON_REPLAY_LOAD: 96216

== Counts ==
ADDR_TRANS: 338
REPLAY_LOAD: 416
NON_REPLAY_LOAD: 3685

cpu0->cpu0_STLB TOTAL        ACCESS:    2087645 HIT:    2062570 MISS:      25075 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2087645 HIT:    2062570 MISS:      25075 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 164.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9473004 HIT:    8373424 MISS:    1099580 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7678861 HIT:    6756113 MISS:     922748 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     598502 HIT:     490613 MISS:     107889 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1138410 HIT:    1115263 MISS:      23147 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      57231 HIT:      11435 MISS:      45796 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.12 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15119614 HIT:    7528597 MISS:    7591017 MSHR_MERGE:    1870352
cpu0->cpu0_L1I LOAD         ACCESS:   15119614 HIT:    7528597 MISS:    7591017 MSHR_MERGE:    1870352
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.46 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30006654 HIT:   25696544 MISS:    4310110 MSHR_MERGE:    1696177
cpu0->cpu0_L1D LOAD         ACCESS:   16628107 HIT:   14148649 MISS:    2479458 MSHR_MERGE:     521262
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13316867 HIT:   11543583 MISS:    1773284 MSHR_MERGE:    1174778
cpu0->cpu0_L1D TRANSLATION  ACCESS:      61680 HIT:       4312 MISS:      57368 MSHR_MERGE:        137
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.26 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12431833 HIT:   10318653 MISS:    2113180 MSHR_MERGE:    1063829
cpu0->cpu0_ITLB LOAD         ACCESS:   12431833 HIT:   10318653 MISS:    2113180 MSHR_MERGE:    1063829
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.248 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28512268 HIT:   27104463 MISS:    1407805 MSHR_MERGE:     369511
cpu0->cpu0_DTLB LOAD         ACCESS:   28512268 HIT:   27104463 MISS:    1407805 MSHR_MERGE:     369511
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.679 cycles
cpu0->LLC TOTAL        ACCESS:    1269899 HIT:    1186716 MISS:      83183 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     922748 HIT:     864787 MISS:      57961 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     107889 HIT:      99203 MISS:       8686 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     193466 HIT:     193068 MISS:        398 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      45796 HIT:      29658 MISS:      16138 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2560
  ROW_BUFFER_MISS:      80224
  AVG DBUS CONGESTED CYCLE: 4.285
Channel 0 WQ ROW_BUFFER_HIT:        770
  ROW_BUFFER_MISS:       6456
  FULL:          0
Channel 0 REFRESHES ISSUED:       7761

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       499170       548342        99073         9358
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2         1237         3255         1665
  STLB miss resolved @ L2C                0          379         3061         6006         4452
  STLB miss resolved @ LLC                0           81         5392        15347        10838
  STLB miss resolved @ MEM                0            2         2280         8840        12523

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             198823        51166      1383961       154937          408
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          678          603           48
  STLB miss resolved @ L2C                0          144         1822          876           27
  STLB miss resolved @ LLC                0           32         1983         2005          107
  STLB miss resolved @ MEM                0            1          464          395          162
[2025-09-17 06:45:10] END   suite=qualcomm_srv trace=srv208_ap (rc=0)
