{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724741368612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724741368613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 27 00:49:28 2024 " "Processing started: Tue Aug 27 00:49:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724741368613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724741368613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724741368613 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724741369363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724741369363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_in.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop_in.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop_in " "Found entity 1: FlipFlop_in" {  } { { "FlipFlop_in.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/FlipFlop_in.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724741384554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724741384554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Alu.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724741384558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724741384558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_adder " "Found entity 1: n_bit_adder" {  } { { "n_bit_adder.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724741384561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724741384561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724741384563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724741384563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_multiplier " "Found entity 1: n_bit_multiplier" {  } { { "n_bit_multiplier.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724741384566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724741384566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_subtractor " "Found entity 1: n_bit_subtractor" {  } { { "n_bit_subtractor.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724741384569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724741384569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_divider " "Found entity 1: n_bit_divider" {  } { { "n_bit_divider.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724741384571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724741384571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_modulus.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_modulus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_modulus " "Found entity 1: n_bit_modulus" {  } { { "n_bit_modulus.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_modulus.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724741384574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724741384574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop_out " "Found entity 1: FlipFlop_out" {  } { { "FlipFlop_out.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/FlipFlop_out.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724741384577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724741384577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724741384579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724741384579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor " "Found entity 1: full_subtractor" {  } { { "full_subtractor.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/full_subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724741384581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724741384581 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724741384729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop_in FlipFlop_in:ff1_inst " "Elaborating entity \"FlipFlop_in\" for hierarchy \"FlipFlop_in:ff1_inst\"" {  } { { "Main.sv" "ff1_inst" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724741384834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:alu_inst " "Elaborating entity \"Alu\" for hierarchy \"Alu:alu_inst\"" {  } { { "Main.sv" "alu_inst" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724741384853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_modulus Alu:alu_inst\|n_bit_modulus:modu_op " "Elaborating entity \"n_bit_modulus\" for hierarchy \"Alu:alu_inst\|n_bit_modulus:modu_op\"" {  } { { "Alu.sv" "modu_op" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Alu.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724741384888 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero_flag n_bit_modulus.sv(13) " "Verilog HDL Always Construct warning at n_bit_modulus.sv(13): inferring latch(es) for variable \"zero_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "n_bit_modulus.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_modulus.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724741384893 "|Main|Alu:alu_inst|n_bit_modulus:modu_op"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negative_flag n_bit_modulus.sv(13) " "Verilog HDL Always Construct warning at n_bit_modulus.sv(13): inferring latch(es) for variable \"negative_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "n_bit_modulus.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_modulus.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724741384893 "|Main|Alu:alu_inst|n_bit_modulus:modu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "negative_flag n_bit_modulus.sv(24) " "Inferred latch for \"negative_flag\" at n_bit_modulus.sv(24)" {  } { { "n_bit_modulus.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_modulus.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724741384895 "|Main|Alu:alu_inst|n_bit_modulus:modu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag n_bit_modulus.sv(24) " "Inferred latch for \"zero_flag\" at n_bit_modulus.sv(24)" {  } { { "n_bit_modulus.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_modulus.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724741384895 "|Main|Alu:alu_inst|n_bit_modulus:modu_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_divider Alu:alu_inst\|n_bit_divider:div_op " "Elaborating entity \"n_bit_divider\" for hierarchy \"Alu:alu_inst\|n_bit_divider:div_op\"" {  } { { "Alu.sv" "div_op" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Alu.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724741384907 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero_flag n_bit_divider.sv(14) " "Verilog HDL Always Construct warning at n_bit_divider.sv(14): inferring latch(es) for variable \"zero_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "n_bit_divider.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_divider.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724741384909 "|Main|Alu:alu_inst|n_bit_divider:div_op"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negative_flag n_bit_divider.sv(14) " "Verilog HDL Always Construct warning at n_bit_divider.sv(14): inferring latch(es) for variable \"negative_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "n_bit_divider.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_divider.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724741384910 "|Main|Alu:alu_inst|n_bit_divider:div_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "negative_flag n_bit_divider.sv(26) " "Inferred latch for \"negative_flag\" at n_bit_divider.sv(26)" {  } { { "n_bit_divider.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_divider.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724741384910 "|Main|Alu:alu_inst|n_bit_divider:div_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag n_bit_divider.sv(26) " "Inferred latch for \"zero_flag\" at n_bit_divider.sv(26)" {  } { { "n_bit_divider.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_divider.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724741384911 "|Main|Alu:alu_inst|n_bit_divider:div_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_subtractor Alu:alu_inst\|n_bit_subtractor:sub_op " "Elaborating entity \"n_bit_subtractor\" for hierarchy \"Alu:alu_inst\|n_bit_subtractor:sub_op\"" {  } { { "Alu.sv" "sub_op" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Alu.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724741384924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_subtractor Alu:alu_inst\|n_bit_subtractor:sub_op\|full_subtractor:subtractor_loop\[0\].fs " "Elaborating entity \"full_subtractor\" for hierarchy \"Alu:alu_inst\|n_bit_subtractor:sub_op\|full_subtractor:subtractor_loop\[0\].fs\"" {  } { { "n_bit_subtractor.sv" "subtractor_loop\[0\].fs" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_subtractor.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724741384948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_multiplier Alu:alu_inst\|n_bit_multiplier:mult_op " "Elaborating entity \"n_bit_multiplier\" for hierarchy \"Alu:alu_inst\|n_bit_multiplier:mult_op\"" {  } { { "Alu.sv" "mult_op" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Alu.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724741384970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_adder Alu:alu_inst\|n_bit_adder:adder_op " "Elaborating entity \"n_bit_adder\" for hierarchy \"Alu:alu_inst\|n_bit_adder:adder_op\"" {  } { { "Alu.sv" "adder_op" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Alu.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724741385043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder Alu:alu_inst\|n_bit_adder:adder_op\|full_adder:adder_loop\[0\].fa " "Elaborating entity \"full_adder\" for hierarchy \"Alu:alu_inst\|n_bit_adder:adder_op\|full_adder:adder_loop\[0\].fa\"" {  } { { "n_bit_adder.sv" "adder_loop\[0\].fa" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_adder.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724741385062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop_out FlipFlop_out:ff2_inst " "Elaborating entity \"FlipFlop_out\" for hierarchy \"FlipFlop_out:ff2_inst\"" {  } { { "Main.sv" "ff2_inst" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724741385086 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Alu:alu_inst\|n_bit_divider:div_op\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Alu:alu_inst\|n_bit_divider:div_op\|Div0\"" {  } { { "n_bit_divider.sv" "Div0" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_divider.sv" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741386570 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Alu:alu_inst\|n_bit_modulus:modu_op\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Alu:alu_inst\|n_bit_modulus:modu_op\|Mod0\"" {  } { { "n_bit_modulus.sv" "Mod0" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_modulus.sv" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741386570 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1724741386570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Alu:alu_inst\|n_bit_divider:div_op\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Alu:alu_inst\|n_bit_divider:div_op\|lpm_divide:Div0\"" {  } { { "n_bit_divider.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_divider.sv" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724741387232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Alu:alu_inst\|n_bit_divider:div_op\|lpm_divide:Div0 " "Instantiated megafunction \"Alu:alu_inst\|n_bit_divider:div_op\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724741387233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724741387233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724741387233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724741387233 ""}  } { { "n_bit_divider.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_divider.sv" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724741387233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/db/lpm_divide_3dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724741387305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724741387305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724741387349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724741387349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724741387472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724741387472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Alu:alu_inst\|n_bit_modulus:modu_op\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Alu:alu_inst\|n_bit_modulus:modu_op\|lpm_divide:Mod0\"" {  } { { "n_bit_modulus.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_modulus.sv" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724741387706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Alu:alu_inst\|n_bit_modulus:modu_op\|lpm_divide:Mod0 " "Instantiated megafunction \"Alu:alu_inst\|n_bit_modulus:modu_op\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724741387706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724741387706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724741387706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724741387706 ""}  } { { "n_bit_modulus.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_modulus.sv" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724741387706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/db/lpm_divide_65m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724741387780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724741387780 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1724741388588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu_inst\|n_bit_divider:div_op\|zero_flag " "Latch Alu:alu_inst\|n_bit_divider:div_op\|zero_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FlipFlop_in:ff1_inst\|Output_B_numf1\[31\] " "Ports D and ENA on the latch are fed by the same signal FlipFlop_in:ff1_inst\|Output_B_numf1\[31\]" {  } { { "FlipFlop_in.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/FlipFlop_in.sv" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724741388687 ""}  } { { "n_bit_divider.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_divider.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724741388687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu_inst\|n_bit_modulus:modu_op\|negative_flag " "Latch Alu:alu_inst\|n_bit_modulus:modu_op\|negative_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FlipFlop_in:ff1_inst\|Output_B_numf1\[31\] " "Ports D and ENA on the latch are fed by the same signal FlipFlop_in:ff1_inst\|Output_B_numf1\[31\]" {  } { { "FlipFlop_in.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/FlipFlop_in.sv" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724741388687 ""}  } { { "n_bit_modulus.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_modulus.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724741388687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu_inst\|n_bit_modulus:modu_op\|zero_flag " "Latch Alu:alu_inst\|n_bit_modulus:modu_op\|zero_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FlipFlop_in:ff1_inst\|Output_B_numf1\[31\] " "Ports D and ENA on the latch are fed by the same signal FlipFlop_in:ff1_inst\|Output_B_numf1\[31\]" {  } { { "FlipFlop_in.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/FlipFlop_in.sv" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724741388687 ""}  } { { "n_bit_modulus.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_modulus.sv" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724741388687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu_inst\|n_bit_divider:div_op\|negative_flag " "Latch Alu:alu_inst\|n_bit_divider:div_op\|negative_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FlipFlop_in:ff1_inst\|Output_B_numf1\[1\] " "Ports D and ENA on the latch are fed by the same signal FlipFlop_in:ff1_inst\|Output_B_numf1\[1\]" {  } { { "FlipFlop_in.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/FlipFlop_in.sv" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724741388687 ""}  } { { "n_bit_divider.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_divider.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724741388687 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1724741397232 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724741402654 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724741402654 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[4\] " "No output dependent on input pin \"Sel\[4\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[5\] " "No output dependent on input pin \"Sel\[5\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[6\] " "No output dependent on input pin \"Sel\[6\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[7\] " "No output dependent on input pin \"Sel\[7\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[8\] " "No output dependent on input pin \"Sel\[8\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[9\] " "No output dependent on input pin \"Sel\[9\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[10\] " "No output dependent on input pin \"Sel\[10\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[11\] " "No output dependent on input pin \"Sel\[11\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[12\] " "No output dependent on input pin \"Sel\[12\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[13\] " "No output dependent on input pin \"Sel\[13\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[14\] " "No output dependent on input pin \"Sel\[14\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[15\] " "No output dependent on input pin \"Sel\[15\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[16\] " "No output dependent on input pin \"Sel\[16\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[17\] " "No output dependent on input pin \"Sel\[17\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[18\] " "No output dependent on input pin \"Sel\[18\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[19\] " "No output dependent on input pin \"Sel\[19\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[20\] " "No output dependent on input pin \"Sel\[20\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[21\] " "No output dependent on input pin \"Sel\[21\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[22\] " "No output dependent on input pin \"Sel\[22\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[23\] " "No output dependent on input pin \"Sel\[23\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[24\] " "No output dependent on input pin \"Sel\[24\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[25\] " "No output dependent on input pin \"Sel\[25\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[26\] " "No output dependent on input pin \"Sel\[26\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[27\] " "No output dependent on input pin \"Sel\[27\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[28\] " "No output dependent on input pin \"Sel\[28\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[29\] " "No output dependent on input pin \"Sel\[29\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[30\] " "No output dependent on input pin \"Sel\[30\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[31\] " "No output dependent on input pin \"Sel\[31\]\"" {  } { { "Main.sv" "" { Text "C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724741403062 "|Main|Sel[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1724741403062 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4842 " "Implemented 4842 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "98 " "Implemented 98 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724741403090 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724741403090 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4676 " "Implemented 4676 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724741403090 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724741403090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724741403148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 27 00:50:03 2024 " "Processing ended: Tue Aug 27 00:50:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724741403148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724741403148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724741403148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724741403148 ""}
