// Seed: 1283213701
module module_0 (
    input wand id_0,
    input wor id_1
    , id_6,
    output uwire id_2,
    input tri0 module_0,
    input supply1 id_4
);
  wire id_7;
  supply0 id_8;
  tri id_9;
  assign id_9 = 1;
  id_10(
      .id_0(1'h0), .id_1(id_1), .id_2(1'b0 ^ id_3), .id_3(1), .id_4(), .id_5(1'h0)
  );
  always @(negedge (id_8)) #1;
  wire id_11;
  wand id_12 = id_9;
  assign id_6 = id_12;
  wire id_13;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input supply1 id_2,
    output uwire id_3,
    input wor id_4,
    input tri1 id_5,
    input wand id_6,
    input logic id_7,
    output tri0 id_8,
    input supply1 id_9,
    input wor id_10,
    input wor id_11,
    input supply1 id_12,
    output wire id_13
);
  tri1 id_15;
  module_0(
      id_6, id_11, id_3, id_4, id_9
  );
  wire id_16;
  assign id_15 = (1 ^ id_15);
  reg
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45;
  always id_45 = @(id_7) 1;
  always @(1 or posedge id_30) $display;
  xnor (id_8, id_11, id_7, id_6, id_15);
endmodule
