<reference anchor="IEEE.P1800.2/D7, Oct2019" target="https://ieeexplore.ieee.org/document/8922964">
  <front>
    <title>IEEE Draft Standard for Universal Verification Methodology Language Reference Manual</title>
    <author>
      <organization abbrev="IEEE">Institute of Electrical and Electronics Engineers</organization>
    </author>
    <date year="2019" month="December" day="4"/>
    <keyword>IEEE Standards</keyword>
    <keyword>Formal verification</keyword>
    <keyword>Registers</keyword>
    <keyword>Manuals</keyword>
    <keyword>agent</keyword>
    <keyword>blocking</keyword>
    <keyword>callback</keyword>
    <keyword>class</keyword>
    <keyword>component</keyword>
    <keyword>consumer</keyword>
    <keyword>driver</keyword>
    <keyword>event</keyword>
    <keyword>export</keyword>
    <keyword>factory</keyword>
    <keyword>function</keyword>
    <keyword>generator</keyword>
    <keyword>IEEE 1800.2&amp;#8482;</keyword>
    <keyword>member</keyword>
    <keyword>method</keyword>
    <keyword>monitor</keyword>
    <keyword>non-blocking</keyword>
    <keyword>phase</keyword>
    <keyword>port</keyword>
    <keyword>register</keyword>
    <keyword>resource</keyword>
    <keyword>sequence</keyword>
    <keyword>sequencer</keyword>
    <keyword>transaction level modeling</keyword>
    <keyword>verification methodology</keyword>
    <abstract>The Universal Verification Methodology (UVM) that can improve interoperability, reduce the cost of using intellectual property (IP) for new projects or electronic design automation (EDA) tools, and make it easier to reuse verification components is provided. Overall, using this standard will lower verification costs and improve design quality throughout the industry. The primary audiences for this standard are the implementors of the UVM base class library, the implementors of tools supporting the UVM base class library, and the users of the UVM base class library.</abstract>
  </front>
</reference>