INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ilpes/Desktop/Didattica2022/project_3/project_3.srcs/sources_1/new/full_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ilpes/Desktop/Didattica2022/project_3/project_3.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/ilpes/Desktop/Didattica2022/project_3/project_3.srcs/sources_1/new/top.v:17]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/ilpes/Desktop/Didattica2022/project_3/project_3.srcs/sources_1/new/top.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ilpes/Desktop/Didattica2022/project_3/project_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
