
State Machine - |top|validchecker:validchecker1|State
Name State.waitnext State.transfer State.idle 
State.idle 0 0 0 
State.transfer 0 1 1 
State.waitnext 1 0 1 

State Machine - |top|UART_TX:tx1|r_SM_Main
Name r_SM_Main.s_Cleanup r_SM_Main.s_TX_Stop_Bit r_SM_Main.s_TX_Data_Bits r_SM_Main.s_TX_Start_Bit r_SM_Main.s_Idle 
r_SM_Main.s_Idle 0 0 0 0 0 
r_SM_Main.s_TX_Start_Bit 0 0 0 1 1 
r_SM_Main.s_TX_Data_Bits 0 0 1 0 1 
r_SM_Main.s_TX_Stop_Bit 0 1 0 0 1 
r_SM_Main.s_Cleanup 1 0 0 0 1 

State Machine - |top|fifo32to4:fifo32to4_1|State
Name State.waitline State.nextline State.nibble1 State.nibble2 State.nibble3 State.nibble4 State.nibble5 State.nibble6 State.nibble7 State.nibble8 State.readWords 
State.readWords 0 0 0 0 0 0 0 0 0 0 0 
State.nibble8 0 0 0 0 0 0 0 0 0 1 1 
State.nibble7 0 0 0 0 0 0 0 0 1 0 1 
State.nibble6 0 0 0 0 0 0 0 1 0 0 1 
State.nibble5 0 0 0 0 0 0 1 0 0 0 1 
State.nibble4 0 0 0 0 0 1 0 0 0 0 1 
State.nibble3 0 0 0 0 1 0 0 0 0 0 1 
State.nibble2 0 0 0 1 0 0 0 0 0 0 1 
State.nibble1 0 0 1 0 0 0 0 0 0 0 1 
State.nextline 0 1 0 0 0 0 0 0 0 0 1 
State.waitline 1 0 0 0 0 0 0 0 0 0 1 
