interface rst_gen_if(input clk);
    logic rst_o;
endinterface : rst_gen_if