// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "08/07/2024 15:15:11"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clock_50mhz,
	pin_r,
	pin_g,
	pin_b,
	pin_vga_clock,
	pin_sync,
	pin_bank,
	pin_hs,
	pin_vs,
	reset);
input 	clock_50mhz;
output 	[7:0] pin_r;
output 	[7:0] pin_g;
output 	[7:0] pin_b;
output 	pin_vga_clock;
output 	pin_sync;
output 	pin_bank;
output 	pin_hs;
output 	pin_vs;
input 	reset;

// Design Ports Information
// pin_r[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_r[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_r[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_r[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_r[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_r[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_r[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_r[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_g[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_g[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_g[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_g[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_g[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_g[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_g[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_g[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_b[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_b[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_b[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_b[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_b[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_b[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_b[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_b[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_vga_clock	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_sync	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_bank	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_hs	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_vs	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock_50mhz	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clock_50mhz~input_o ;
wire \u2|altpll_component|auto_generated|wire_pll1_fbout ;
wire \u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \u2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \vga|H_Cont[0]~11_combout ;
wire \reset~input_o ;
wire \vga|H_Cont[1]~14 ;
wire \vga|H_Cont[2]~15_combout ;
wire \vga|H_Cont[2]~16 ;
wire \vga|H_Cont[3]~17_combout ;
wire \vga|H_Cont[3]~18 ;
wire \vga|H_Cont[4]~19_combout ;
wire \vga|H_Cont[4]~20 ;
wire \vga|H_Cont[5]~21_combout ;
wire \vga|H_Cont[5]~22 ;
wire \vga|H_Cont[6]~23_combout ;
wire \vga|H_Cont[6]~24 ;
wire \vga|H_Cont[7]~25_combout ;
wire \vga|H_Cont[7]~26 ;
wire \vga|H_Cont[8]~27_combout ;
wire \vga|LessThan2~0_combout ;
wire \vga|H_Cont[8]~28 ;
wire \vga|H_Cont[9]~29_combout ;
wire \vga|H_Cont[9]~30 ;
wire \vga|H_Cont[10]~31_combout ;
wire \vga|LessThan2~1_combout ;
wire \vga|H_Cont[0]~12 ;
wire \vga|H_Cont[1]~13_combout ;
wire \vga|Equal0~0_combout ;
wire \vga|LessThan0~0_combout ;
wire \vga|Equal0~1_combout ;
wire \vga|oVGA_HS~0_combout ;
wire \vga|oVGA_HS~q ;
wire \vga|oVGA_HS~clkctrl_outclk ;
wire \vga|V_Cont[0]~11_combout ;
wire \vga|LessThan1~3_combout ;
wire \vga|LessThan3~0_combout ;
wire \vga|LessThan3~1_combout ;
wire \vga|V_Cont[0]~12 ;
wire \vga|V_Cont[1]~13_combout ;
wire \vga|V_Cont[1]~14 ;
wire \vga|V_Cont[2]~15_combout ;
wire \vga|V_Cont[2]~16 ;
wire \vga|V_Cont[3]~17_combout ;
wire \vga|V_Cont[3]~18 ;
wire \vga|V_Cont[4]~19_combout ;
wire \vga|V_Cont[4]~20 ;
wire \vga|V_Cont[5]~21_combout ;
wire \vga|V_Cont[5]~22 ;
wire \vga|V_Cont[6]~23_combout ;
wire \vga|V_Cont[6]~24 ;
wire \vga|V_Cont[7]~25_combout ;
wire \vga|V_Cont[7]~26 ;
wire \vga|V_Cont[8]~27_combout ;
wire \vga|V_Cont[8]~28 ;
wire \vga|V_Cont[9]~29_combout ;
wire \vga|V_Cont[9]~30 ;
wire \vga|V_Cont[10]~31_combout ;
wire \vga|LessThan1~1_combout ;
wire \vga|LessThan1~0_combout ;
wire \vga|Add2~1 ;
wire \vga|Add2~3 ;
wire \vga|Add2~5 ;
wire \vga|Add2~7 ;
wire \vga|Add2~9 ;
wire \vga|Add2~10_combout ;
wire \vga|oCurrent_Y[7]~3_combout ;
wire \vga|Add2~11 ;
wire \vga|Add2~13 ;
wire \vga|Add2~14_combout ;
wire \vga|oCurrent_Y[9]~2_combout ;
wire \vga|Add2~12_combout ;
wire \vga|oCurrent_Y[8]~1_combout ;
wire \vga|Add2~8_combout ;
wire \vga|oCurrent_Y[6]~4_combout ;
wire \vga|Add2~6_combout ;
wire \vga|oCurrent_Y[5]~5_combout ;
wire \vga|Add2~4_combout ;
wire \vga|oCurrent_Y[4]~6_combout ;
wire \vga|Add2~2_combout ;
wire \vga|oCurrent_Y[3]~7_combout ;
wire \vga|Add2~0_combout ;
wire \vga|oCurrent_Y[2]~8_combout ;
wire \vga|oCurrent_Y[1]~9_combout ;
wire \vga|oCurrent_Y[0]~10_combout ;
wire \Add0~1 ;
wire \Add0~3 ;
wire \Add0~5 ;
wire \Add0~7 ;
wire \Add0~9 ;
wire \Add0~11 ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add0~12_combout ;
wire \Add0~10_combout ;
wire \Add0~8_combout ;
wire \Add0~6_combout ;
wire \Add0~4_combout ;
wire \vga|LessThan0~1_combout ;
wire \vga|Add3~1 ;
wire \vga|Add3~3 ;
wire \vga|Add3~5 ;
wire \vga|Add3~7 ;
wire \vga|Add3~9 ;
wire \vga|Add3~10_combout ;
wire \vga|oCurrent_X[10]~0_combout ;
wire \Add0~2_combout ;
wire \vga|Add3~8_combout ;
wire \vga|oCurrent_X[9]~1_combout ;
wire \vga|Add3~6_combout ;
wire \vga|oCurrent_X[8]~2_combout ;
wire \Add0~0_combout ;
wire \vga|Add3~4_combout ;
wire \vga|oCurrent_X[7]~3_combout ;
wire \vga|Add3~2_combout ;
wire \vga|oAddress[6]~0_combout ;
wire \Address_ram[6]~12 ;
wire \Address_ram[7]~14 ;
wire \Address_ram[8]~16 ;
wire \Address_ram[9]~18 ;
wire \Address_ram[10]~20 ;
wire \Address_ram[11]~22 ;
wire \Address_ram[12]~24 ;
wire \Address_ram[13]~26 ;
wire \Address_ram[14]~28 ;
wire \Address_ram[15]~29_combout ;
wire \vga|oRequest~2_combout ;
wire \always0~0_combout ;
wire \always0~1_combout ;
wire \vga|LessThan1~2_combout ;
wire \LessThan0~0_combout ;
wire \vga|Add2~15 ;
wire \vga|Add2~16_combout ;
wire \LessThan0~2_combout ;
wire \Address_ram[16]~33_combout ;
wire \vga|oRequest~4_combout ;
wire \Address_ram[16]~34_combout ;
wire \Address_ram[13]~25_combout ;
wire \vga|oCurrent_Y[10]~0_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Address_ram[15]~30 ;
wire \Address_ram[16]~31_combout ;
wire \Address_ram[14]~27_combout ;
wire \~GND~combout ;
wire \vga|Add3~0_combout ;
wire \Address_ram[6]~11_combout ;
wire \Address_ram[7]~13_combout ;
wire \Address_ram[8]~15_combout ;
wire \Address_ram[9]~17_combout ;
wire \Address_ram[10]~19_combout ;
wire \Address_ram[11]~21_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \Address_ram[12]~23_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \data_r~0_combout ;
wire \LessThan0~1_combout ;
wire \always0~2_combout ;
wire \U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~2_combout ;
wire \U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3509w[0]~1_combout ;
wire \U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~0_combout ;
wire \U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3509w[1]~0_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~1_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~3_combout ;
wire \data_r~1_combout ;
wire \vga|oRequest~3_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~2_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3609w[0]~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3609w[1]~0_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~1_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~3_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a233 ;
wire \U1|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \data_r~2_combout ;
wire \data_r~3_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \data_r~4_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3709w[1]~0_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3709w[0]~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~2_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~3_combout ;
wire \data_r~5_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a235 ;
wire \U1|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \data_r~6_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3809w[1]~0_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3809w[0]~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~2_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~3_combout ;
wire \data_r~7_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \data_r~8_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~2_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3909w[0]~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3909w[1]~0_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~1_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~3_combout ;
wire \data_r~9_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~2_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4009w[0]~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4009w[1]~0_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~1_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~3_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a237 ;
wire \data_r~10_combout ;
wire \data_r~11_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4109w[1]~0_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4109w[0]~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~2_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~3_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \data_r~12_combout ;
wire \data_r~13_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a239 ;
wire \data_r~14_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4209w[0]~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4209w[1]~0_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~2_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~3_combout ;
wire \data_r~15_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2709w[0]~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~2_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2709w[1]~0_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~1_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~3_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \data_g~0_combout ;
wire \data_g~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2809w[1]~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~0_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~2_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2809w[0]~1_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~3_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a225 ;
wire \data_g~2_combout ;
wire \data_g~3_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~2_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2909w[0]~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2909w[1]~0_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~1_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~3_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \data_g~4_combout ;
wire \data_g~5_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~2_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3009w[0]~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3009w[1]~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~0_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~1_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~3_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a227 ;
wire \U1|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \data_g~6_combout ;
wire \data_g~7_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \data_g~8_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3109w[0]~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3109w[1]~0_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~2_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~3_combout ;
wire \data_g~9_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a229 ;
wire \data_g~10_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3209w[0]~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~2_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3209w[1]~0_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~1_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~3_combout ;
wire \data_g~11_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \data_g~12_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3309w[1]~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~0_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~2_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3309w[0]~1_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~3_combout ;
wire \data_g~13_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a231 ;
wire \data_g~14_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3409w[0]~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~2_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3409w[1]~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~0_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~1_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~3_combout ;
wire \data_g~15_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \data_b~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs1909w[0]~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs1909w[1]~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout ;
wire \data_b~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2009w[0]~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2009w[1]~0_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a217 ;
wire \U1|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \data_b~2_combout ;
wire \data_b~3_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2109w[0]~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2109w[1]~0_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a194~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \data_b~4_combout ;
wire \data_b~5_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a219 ;
wire \U1|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \data_b~6_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2209w[0]~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2209w[1]~0_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~2_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~3_combout ;
wire \data_b~7_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \data_b~8_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2309w[0]~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~2_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2309w[1]~0_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~1_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~3_combout ;
wire \data_b~9_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~2_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2409w[1]~0_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2409w[0]~1_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~3_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a221 ;
wire \U1|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \data_b~10_combout ;
wire \data_b~11_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~2_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2509w[1]~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~0_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2509w[0]~1_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~3_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \data_b~12_combout ;
wire \data_b~13_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~2_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2609w[1]~0_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~1_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2609w[0]~1_combout ;
wire \U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~3_combout ;
wire \U1|altsyncram_component|auto_generated|ram_block1a223 ;
wire \U1|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \data_b~14_combout ;
wire \data_b~15_combout ;
wire \vga|Equal2~0_combout ;
wire \vga|Equal2~1_combout ;
wire \vga|oVGA_VS~0_combout ;
wire \vga|oVGA_VS~q ;
wire [7:0] data_r;
wire [10:0] \vga|H_Cont ;
wire [4:0] \u2|altpll_component|auto_generated|wire_pll1_clk ;
wire [10:0] \vga|V_Cont ;
wire [21:0] Address_ram;
wire [7:0] data_g;
wire [3:0] \U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w ;
wire [7:0] data_b;
wire [3:0] \U1|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \U1|altsyncram_component|auto_generated|rden_decode|w_anode1803w ;
wire [3:0] \U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w ;

wire [4:0] \u2|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [1:0] \U1|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [1:0] \U1|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [1:0] \U1|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [1:0] \U1|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [1:0] \U1|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [1:0] \U1|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [1:0] \U1|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [1:0] \U1|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [1:0] \U1|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [1:0] \U1|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [1:0] \U1|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [1:0] \U1|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \U1|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;

assign \u2|altpll_component|auto_generated|wire_pll1_clk [0] = \u2|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \u2|altpll_component|auto_generated|wire_pll1_clk [1] = \u2|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \u2|altpll_component|auto_generated|wire_pll1_clk [2] = \u2|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \u2|altpll_component|auto_generated|wire_pll1_clk [3] = \u2|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \u2|altpll_component|auto_generated|wire_pll1_clk [4] = \u2|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \U1|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];
assign \U1|altsyncram_component|auto_generated|ram_block1a233  = \U1|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [1];

assign \U1|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];
assign \U1|altsyncram_component|auto_generated|ram_block1a235  = \U1|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [1];

assign \U1|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];
assign \U1|altsyncram_component|auto_generated|ram_block1a237  = \U1|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [1];

assign \U1|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];
assign \U1|altsyncram_component|auto_generated|ram_block1a239  = \U1|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [1];

assign \U1|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];
assign \U1|altsyncram_component|auto_generated|ram_block1a225  = \U1|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [1];

assign \U1|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];
assign \U1|altsyncram_component|auto_generated|ram_block1a227  = \U1|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [1];

assign \U1|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];
assign \U1|altsyncram_component|auto_generated|ram_block1a229  = \U1|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [1];

assign \U1|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];
assign \U1|altsyncram_component|auto_generated|ram_block1a231  = \U1|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [1];

assign \U1|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];
assign \U1|altsyncram_component|auto_generated|ram_block1a217  = \U1|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [1];

assign \U1|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];
assign \U1|altsyncram_component|auto_generated|ram_block1a219  = \U1|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [1];

assign \U1|altsyncram_component|auto_generated|ram_block1a194~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];
assign \U1|altsyncram_component|auto_generated|ram_block1a221  = \U1|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [1];

assign \U1|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];
assign \U1|altsyncram_component|auto_generated|ram_block1a223  = \U1|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [1];

assign \U1|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \U1|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \U1|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \pin_r[0]~output (
	.i(data_r[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_r[0]),
	.obar());
// synopsys translate_off
defparam \pin_r[0]~output .bus_hold = "false";
defparam \pin_r[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \pin_r[1]~output (
	.i(data_r[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_r[1]),
	.obar());
// synopsys translate_off
defparam \pin_r[1]~output .bus_hold = "false";
defparam \pin_r[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \pin_r[2]~output (
	.i(data_r[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_r[2]),
	.obar());
// synopsys translate_off
defparam \pin_r[2]~output .bus_hold = "false";
defparam \pin_r[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \pin_r[3]~output (
	.i(data_r[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_r[3]),
	.obar());
// synopsys translate_off
defparam \pin_r[3]~output .bus_hold = "false";
defparam \pin_r[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \pin_r[4]~output (
	.i(data_r[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_r[4]),
	.obar());
// synopsys translate_off
defparam \pin_r[4]~output .bus_hold = "false";
defparam \pin_r[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \pin_r[5]~output (
	.i(data_r[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_r[5]),
	.obar());
// synopsys translate_off
defparam \pin_r[5]~output .bus_hold = "false";
defparam \pin_r[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \pin_r[6]~output (
	.i(data_r[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_r[6]),
	.obar());
// synopsys translate_off
defparam \pin_r[6]~output .bus_hold = "false";
defparam \pin_r[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \pin_r[7]~output (
	.i(data_r[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_r[7]),
	.obar());
// synopsys translate_off
defparam \pin_r[7]~output .bus_hold = "false";
defparam \pin_r[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \pin_g[0]~output (
	.i(data_g[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_g[0]),
	.obar());
// synopsys translate_off
defparam \pin_g[0]~output .bus_hold = "false";
defparam \pin_g[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \pin_g[1]~output (
	.i(data_g[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_g[1]),
	.obar());
// synopsys translate_off
defparam \pin_g[1]~output .bus_hold = "false";
defparam \pin_g[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \pin_g[2]~output (
	.i(data_g[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_g[2]),
	.obar());
// synopsys translate_off
defparam \pin_g[2]~output .bus_hold = "false";
defparam \pin_g[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \pin_g[3]~output (
	.i(data_g[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_g[3]),
	.obar());
// synopsys translate_off
defparam \pin_g[3]~output .bus_hold = "false";
defparam \pin_g[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \pin_g[4]~output (
	.i(data_g[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_g[4]),
	.obar());
// synopsys translate_off
defparam \pin_g[4]~output .bus_hold = "false";
defparam \pin_g[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \pin_g[5]~output (
	.i(data_g[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_g[5]),
	.obar());
// synopsys translate_off
defparam \pin_g[5]~output .bus_hold = "false";
defparam \pin_g[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \pin_g[6]~output (
	.i(data_g[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_g[6]),
	.obar());
// synopsys translate_off
defparam \pin_g[6]~output .bus_hold = "false";
defparam \pin_g[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \pin_g[7]~output (
	.i(data_g[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_g[7]),
	.obar());
// synopsys translate_off
defparam \pin_g[7]~output .bus_hold = "false";
defparam \pin_g[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \pin_b[0]~output (
	.i(data_b[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_b[0]),
	.obar());
// synopsys translate_off
defparam \pin_b[0]~output .bus_hold = "false";
defparam \pin_b[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \pin_b[1]~output (
	.i(data_b[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_b[1]),
	.obar());
// synopsys translate_off
defparam \pin_b[1]~output .bus_hold = "false";
defparam \pin_b[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \pin_b[2]~output (
	.i(data_b[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_b[2]),
	.obar());
// synopsys translate_off
defparam \pin_b[2]~output .bus_hold = "false";
defparam \pin_b[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \pin_b[3]~output (
	.i(data_b[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_b[3]),
	.obar());
// synopsys translate_off
defparam \pin_b[3]~output .bus_hold = "false";
defparam \pin_b[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \pin_b[4]~output (
	.i(data_b[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_b[4]),
	.obar());
// synopsys translate_off
defparam \pin_b[4]~output .bus_hold = "false";
defparam \pin_b[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \pin_b[5]~output (
	.i(data_b[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_b[5]),
	.obar());
// synopsys translate_off
defparam \pin_b[5]~output .bus_hold = "false";
defparam \pin_b[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \pin_b[6]~output (
	.i(data_b[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_b[6]),
	.obar());
// synopsys translate_off
defparam \pin_b[6]~output .bus_hold = "false";
defparam \pin_b[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \pin_b[7]~output (
	.i(data_b[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_b[7]),
	.obar());
// synopsys translate_off
defparam \pin_b[7]~output .bus_hold = "false";
defparam \pin_b[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \pin_vga_clock~output (
	.i(!\u2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_vga_clock),
	.obar());
// synopsys translate_off
defparam \pin_vga_clock~output .bus_hold = "false";
defparam \pin_vga_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \pin_sync~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_sync),
	.obar());
// synopsys translate_off
defparam \pin_sync~output .bus_hold = "false";
defparam \pin_sync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \pin_bank~output (
	.i(\vga|oRequest~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_bank),
	.obar());
// synopsys translate_off
defparam \pin_bank~output .bus_hold = "false";
defparam \pin_bank~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \pin_hs~output (
	.i(!\vga|oVGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_hs),
	.obar());
// synopsys translate_off
defparam \pin_hs~output .bus_hold = "false";
defparam \pin_hs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \pin_vs~output (
	.i(!\vga|oVGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_vs),
	.obar());
// synopsys translate_off
defparam \pin_vs~output .bus_hold = "false";
defparam \pin_vs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clock_50mhz~input (
	.i(clock_50mhz),
	.ibar(gnd),
	.o(\clock_50mhz~input_o ));
// synopsys translate_off
defparam \clock_50mhz~input .bus_hold = "false";
defparam \clock_50mhz~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \u2|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\u2|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clock_50mhz~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\u2|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\u2|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \u2|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \u2|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \u2|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \u2|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \u2|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \u2|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \u2|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \u2|altpll_component|auto_generated|pll1 .c1_high = 12;
defparam \u2|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \u2|altpll_component|auto_generated|pll1 .c1_low = 12;
defparam \u2|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \u2|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \u2|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \u2|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \u2|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \u2|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \u2|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \u2|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \u2|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \u2|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \u2|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \u2|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \u2|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \u2|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \u2|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \u2|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \u2|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \u2|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \u2|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \u2|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \u2|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \u2|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \u2|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \u2|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \u2|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \u2|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \u2|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \u2|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \u2|altpll_component|auto_generated|pll1 .clk1_divide_by = 2;
defparam \u2|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \u2|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \u2|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \u2|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \u2|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \u2|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \u2|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \u2|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \u2|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \u2|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \u2|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \u2|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \u2|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \u2|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \u2|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \u2|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \u2|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \u2|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \u2|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \u2|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \u2|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \u2|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \u2|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \u2|altpll_component|auto_generated|pll1 .m = 12;
defparam \u2|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \u2|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \u2|altpll_component|auto_generated|pll1 .n = 1;
defparam \u2|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \u2|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \u2|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \u2|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \u2|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \u2|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \u2|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \u2|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \u2|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \u2|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \u2|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \u2|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \u2|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \u2|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u2|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \u2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u2|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \u2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \u2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N4
cycloneive_lcell_comb \vga|H_Cont[0]~11 (
// Equation(s):
// \vga|H_Cont[0]~11_combout  = \vga|H_Cont [0] $ (VCC)
// \vga|H_Cont[0]~12  = CARRY(\vga|H_Cont [0])

	.dataa(gnd),
	.datab(\vga|H_Cont [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga|H_Cont[0]~11_combout ),
	.cout(\vga|H_Cont[0]~12 ));
// synopsys translate_off
defparam \vga|H_Cont[0]~11 .lut_mask = 16'h33CC;
defparam \vga|H_Cont[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N6
cycloneive_lcell_comb \vga|H_Cont[1]~13 (
// Equation(s):
// \vga|H_Cont[1]~13_combout  = (\vga|H_Cont [1] & (!\vga|H_Cont[0]~12 )) # (!\vga|H_Cont [1] & ((\vga|H_Cont[0]~12 ) # (GND)))
// \vga|H_Cont[1]~14  = CARRY((!\vga|H_Cont[0]~12 ) # (!\vga|H_Cont [1]))

	.dataa(\vga|H_Cont [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|H_Cont[0]~12 ),
	.combout(\vga|H_Cont[1]~13_combout ),
	.cout(\vga|H_Cont[1]~14 ));
// synopsys translate_off
defparam \vga|H_Cont[1]~13 .lut_mask = 16'h5A5F;
defparam \vga|H_Cont[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N8
cycloneive_lcell_comb \vga|H_Cont[2]~15 (
// Equation(s):
// \vga|H_Cont[2]~15_combout  = (\vga|H_Cont [2] & (\vga|H_Cont[1]~14  $ (GND))) # (!\vga|H_Cont [2] & (!\vga|H_Cont[1]~14  & VCC))
// \vga|H_Cont[2]~16  = CARRY((\vga|H_Cont [2] & !\vga|H_Cont[1]~14 ))

	.dataa(gnd),
	.datab(\vga|H_Cont [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|H_Cont[1]~14 ),
	.combout(\vga|H_Cont[2]~15_combout ),
	.cout(\vga|H_Cont[2]~16 ));
// synopsys translate_off
defparam \vga|H_Cont[2]~15 .lut_mask = 16'hC30C;
defparam \vga|H_Cont[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y46_N9
dffeas \vga|H_Cont[2] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga|H_Cont[2]~15_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|H_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|H_Cont[2] .is_wysiwyg = "true";
defparam \vga|H_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N10
cycloneive_lcell_comb \vga|H_Cont[3]~17 (
// Equation(s):
// \vga|H_Cont[3]~17_combout  = (\vga|H_Cont [3] & (!\vga|H_Cont[2]~16 )) # (!\vga|H_Cont [3] & ((\vga|H_Cont[2]~16 ) # (GND)))
// \vga|H_Cont[3]~18  = CARRY((!\vga|H_Cont[2]~16 ) # (!\vga|H_Cont [3]))

	.dataa(\vga|H_Cont [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|H_Cont[2]~16 ),
	.combout(\vga|H_Cont[3]~17_combout ),
	.cout(\vga|H_Cont[3]~18 ));
// synopsys translate_off
defparam \vga|H_Cont[3]~17 .lut_mask = 16'h5A5F;
defparam \vga|H_Cont[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y46_N11
dffeas \vga|H_Cont[3] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga|H_Cont[3]~17_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|H_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|H_Cont[3] .is_wysiwyg = "true";
defparam \vga|H_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N12
cycloneive_lcell_comb \vga|H_Cont[4]~19 (
// Equation(s):
// \vga|H_Cont[4]~19_combout  = (\vga|H_Cont [4] & (\vga|H_Cont[3]~18  $ (GND))) # (!\vga|H_Cont [4] & (!\vga|H_Cont[3]~18  & VCC))
// \vga|H_Cont[4]~20  = CARRY((\vga|H_Cont [4] & !\vga|H_Cont[3]~18 ))

	.dataa(\vga|H_Cont [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|H_Cont[3]~18 ),
	.combout(\vga|H_Cont[4]~19_combout ),
	.cout(\vga|H_Cont[4]~20 ));
// synopsys translate_off
defparam \vga|H_Cont[4]~19 .lut_mask = 16'hA50A;
defparam \vga|H_Cont[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y46_N13
dffeas \vga|H_Cont[4] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga|H_Cont[4]~19_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|H_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|H_Cont[4] .is_wysiwyg = "true";
defparam \vga|H_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N14
cycloneive_lcell_comb \vga|H_Cont[5]~21 (
// Equation(s):
// \vga|H_Cont[5]~21_combout  = (\vga|H_Cont [5] & (!\vga|H_Cont[4]~20 )) # (!\vga|H_Cont [5] & ((\vga|H_Cont[4]~20 ) # (GND)))
// \vga|H_Cont[5]~22  = CARRY((!\vga|H_Cont[4]~20 ) # (!\vga|H_Cont [5]))

	.dataa(gnd),
	.datab(\vga|H_Cont [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|H_Cont[4]~20 ),
	.combout(\vga|H_Cont[5]~21_combout ),
	.cout(\vga|H_Cont[5]~22 ));
// synopsys translate_off
defparam \vga|H_Cont[5]~21 .lut_mask = 16'h3C3F;
defparam \vga|H_Cont[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y46_N15
dffeas \vga|H_Cont[5] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga|H_Cont[5]~21_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|H_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|H_Cont[5] .is_wysiwyg = "true";
defparam \vga|H_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N16
cycloneive_lcell_comb \vga|H_Cont[6]~23 (
// Equation(s):
// \vga|H_Cont[6]~23_combout  = (\vga|H_Cont [6] & (\vga|H_Cont[5]~22  $ (GND))) # (!\vga|H_Cont [6] & (!\vga|H_Cont[5]~22  & VCC))
// \vga|H_Cont[6]~24  = CARRY((\vga|H_Cont [6] & !\vga|H_Cont[5]~22 ))

	.dataa(gnd),
	.datab(\vga|H_Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|H_Cont[5]~22 ),
	.combout(\vga|H_Cont[6]~23_combout ),
	.cout(\vga|H_Cont[6]~24 ));
// synopsys translate_off
defparam \vga|H_Cont[6]~23 .lut_mask = 16'hC30C;
defparam \vga|H_Cont[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y46_N17
dffeas \vga|H_Cont[6] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga|H_Cont[6]~23_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|H_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|H_Cont[6] .is_wysiwyg = "true";
defparam \vga|H_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N18
cycloneive_lcell_comb \vga|H_Cont[7]~25 (
// Equation(s):
// \vga|H_Cont[7]~25_combout  = (\vga|H_Cont [7] & (!\vga|H_Cont[6]~24 )) # (!\vga|H_Cont [7] & ((\vga|H_Cont[6]~24 ) # (GND)))
// \vga|H_Cont[7]~26  = CARRY((!\vga|H_Cont[6]~24 ) # (!\vga|H_Cont [7]))

	.dataa(gnd),
	.datab(\vga|H_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|H_Cont[6]~24 ),
	.combout(\vga|H_Cont[7]~25_combout ),
	.cout(\vga|H_Cont[7]~26 ));
// synopsys translate_off
defparam \vga|H_Cont[7]~25 .lut_mask = 16'h3C3F;
defparam \vga|H_Cont[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y46_N19
dffeas \vga|H_Cont[7] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga|H_Cont[7]~25_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|H_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|H_Cont[7] .is_wysiwyg = "true";
defparam \vga|H_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N20
cycloneive_lcell_comb \vga|H_Cont[8]~27 (
// Equation(s):
// \vga|H_Cont[8]~27_combout  = (\vga|H_Cont [8] & (\vga|H_Cont[7]~26  $ (GND))) # (!\vga|H_Cont [8] & (!\vga|H_Cont[7]~26  & VCC))
// \vga|H_Cont[8]~28  = CARRY((\vga|H_Cont [8] & !\vga|H_Cont[7]~26 ))

	.dataa(gnd),
	.datab(\vga|H_Cont [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|H_Cont[7]~26 ),
	.combout(\vga|H_Cont[8]~27_combout ),
	.cout(\vga|H_Cont[8]~28 ));
// synopsys translate_off
defparam \vga|H_Cont[8]~27 .lut_mask = 16'hC30C;
defparam \vga|H_Cont[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y46_N21
dffeas \vga|H_Cont[8] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga|H_Cont[8]~27_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|H_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|H_Cont[8] .is_wysiwyg = "true";
defparam \vga|H_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N26
cycloneive_lcell_comb \vga|LessThan2~0 (
// Equation(s):
// \vga|LessThan2~0_combout  = ((!\vga|H_Cont [7] & (!\vga|H_Cont [5] & !\vga|H_Cont [6]))) # (!\vga|H_Cont [8])

	.dataa(\vga|H_Cont [7]),
	.datab(\vga|H_Cont [8]),
	.datac(\vga|H_Cont [5]),
	.datad(\vga|H_Cont [6]),
	.cin(gnd),
	.combout(\vga|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan2~0 .lut_mask = 16'h3337;
defparam \vga|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N22
cycloneive_lcell_comb \vga|H_Cont[9]~29 (
// Equation(s):
// \vga|H_Cont[9]~29_combout  = (\vga|H_Cont [9] & (!\vga|H_Cont[8]~28 )) # (!\vga|H_Cont [9] & ((\vga|H_Cont[8]~28 ) # (GND)))
// \vga|H_Cont[9]~30  = CARRY((!\vga|H_Cont[8]~28 ) # (!\vga|H_Cont [9]))

	.dataa(\vga|H_Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|H_Cont[8]~28 ),
	.combout(\vga|H_Cont[9]~29_combout ),
	.cout(\vga|H_Cont[9]~30 ));
// synopsys translate_off
defparam \vga|H_Cont[9]~29 .lut_mask = 16'h5A5F;
defparam \vga|H_Cont[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y46_N23
dffeas \vga|H_Cont[9] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga|H_Cont[9]~29_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|H_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|H_Cont[9] .is_wysiwyg = "true";
defparam \vga|H_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N24
cycloneive_lcell_comb \vga|H_Cont[10]~31 (
// Equation(s):
// \vga|H_Cont[10]~31_combout  = \vga|H_Cont[9]~30  $ (!\vga|H_Cont [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga|H_Cont [10]),
	.cin(\vga|H_Cont[9]~30 ),
	.combout(\vga|H_Cont[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga|H_Cont[10]~31 .lut_mask = 16'hF00F;
defparam \vga|H_Cont[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y46_N25
dffeas \vga|H_Cont[10] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga|H_Cont[10]~31_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|H_Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|H_Cont[10] .is_wysiwyg = "true";
defparam \vga|H_Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N2
cycloneive_lcell_comb \vga|LessThan2~1 (
// Equation(s):
// \vga|LessThan2~1_combout  = (\vga|H_Cont [10]) # ((!\vga|LessThan2~0_combout  & \vga|H_Cont [9]))

	.dataa(\vga|LessThan2~0_combout ),
	.datab(gnd),
	.datac(\vga|H_Cont [9]),
	.datad(\vga|H_Cont [10]),
	.cin(gnd),
	.combout(\vga|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan2~1 .lut_mask = 16'hFF50;
defparam \vga|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N5
dffeas \vga|H_Cont[0] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga|H_Cont[0]~11_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|H_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|H_Cont[0] .is_wysiwyg = "true";
defparam \vga|H_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N7
dffeas \vga|H_Cont[1] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga|H_Cont[1]~13_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|H_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|H_Cont[1] .is_wysiwyg = "true";
defparam \vga|H_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N30
cycloneive_lcell_comb \vga|Equal0~0 (
// Equation(s):
// \vga|Equal0~0_combout  = (\vga|H_Cont [1] & (\vga|H_Cont [2] & (\vga|H_Cont [0] & !\vga|H_Cont [4])))

	.dataa(\vga|H_Cont [1]),
	.datab(\vga|H_Cont [2]),
	.datac(\vga|H_Cont [0]),
	.datad(\vga|H_Cont [4]),
	.cin(gnd),
	.combout(\vga|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Equal0~0 .lut_mask = 16'h0080;
defparam \vga|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N12
cycloneive_lcell_comb \vga|LessThan0~0 (
// Equation(s):
// \vga|LessThan0~0_combout  = (!\vga|H_Cont [9] & (!\vga|H_Cont [10] & !\vga|H_Cont [8]))

	.dataa(gnd),
	.datab(\vga|H_Cont [9]),
	.datac(\vga|H_Cont [10]),
	.datad(\vga|H_Cont [8]),
	.cin(gnd),
	.combout(\vga|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan0~0 .lut_mask = 16'h0003;
defparam \vga|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N0
cycloneive_lcell_comb \vga|Equal0~1 (
// Equation(s):
// \vga|Equal0~1_combout  = (\vga|Equal0~0_combout  & (!\vga|H_Cont [7] & (\vga|LessThan0~0_combout  & \vga|H_Cont [3])))

	.dataa(\vga|Equal0~0_combout ),
	.datab(\vga|H_Cont [7]),
	.datac(\vga|LessThan0~0_combout ),
	.datad(\vga|H_Cont [3]),
	.cin(gnd),
	.combout(\vga|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Equal0~1 .lut_mask = 16'h2000;
defparam \vga|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N28
cycloneive_lcell_comb \vga|oVGA_HS~0 (
// Equation(s):
// \vga|oVGA_HS~0_combout  = (\vga|Equal0~1_combout  & ((\vga|H_Cont [5] & (\vga|oVGA_HS~q  & !\vga|H_Cont [6])) # (!\vga|H_Cont [5] & ((\vga|oVGA_HS~q ) # (!\vga|H_Cont [6]))))) # (!\vga|Equal0~1_combout  & (((\vga|oVGA_HS~q ))))

	.dataa(\vga|Equal0~1_combout ),
	.datab(\vga|H_Cont [5]),
	.datac(\vga|oVGA_HS~q ),
	.datad(\vga|H_Cont [6]),
	.cin(gnd),
	.combout(\vga|oVGA_HS~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oVGA_HS~0 .lut_mask = 16'h70F2;
defparam \vga|oVGA_HS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N29
dffeas \vga|oVGA_HS (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vga|oVGA_HS~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|oVGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|oVGA_HS .is_wysiwyg = "true";
defparam \vga|oVGA_HS .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \vga|oVGA_HS~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\vga|oVGA_HS~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\vga|oVGA_HS~clkctrl_outclk ));
// synopsys translate_off
defparam \vga|oVGA_HS~clkctrl .clock_type = "global clock";
defparam \vga|oVGA_HS~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
cycloneive_lcell_comb \vga|V_Cont[0]~11 (
// Equation(s):
// \vga|V_Cont[0]~11_combout  = \vga|V_Cont [0] $ (VCC)
// \vga|V_Cont[0]~12  = CARRY(\vga|V_Cont [0])

	.dataa(\vga|V_Cont [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga|V_Cont[0]~11_combout ),
	.cout(\vga|V_Cont[0]~12 ));
// synopsys translate_off
defparam \vga|V_Cont[0]~11 .lut_mask = 16'h55AA;
defparam \vga|V_Cont[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
cycloneive_lcell_comb \vga|LessThan1~3 (
// Equation(s):
// \vga|LessThan1~3_combout  = (!\vga|V_Cont [7] & (!\vga|V_Cont [8] & !\vga|V_Cont [6]))

	.dataa(gnd),
	.datab(\vga|V_Cont [7]),
	.datac(\vga|V_Cont [8]),
	.datad(\vga|V_Cont [6]),
	.cin(gnd),
	.combout(\vga|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan1~3 .lut_mask = 16'h0003;
defparam \vga|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
cycloneive_lcell_comb \vga|LessThan3~0 (
// Equation(s):
// \vga|LessThan3~0_combout  = (!\vga|V_Cont [5] & (!\vga|V_Cont [4] & ((!\vga|V_Cont [3]) # (!\vga|V_Cont [2]))))

	.dataa(\vga|V_Cont [2]),
	.datab(\vga|V_Cont [5]),
	.datac(\vga|V_Cont [4]),
	.datad(\vga|V_Cont [3]),
	.cin(gnd),
	.combout(\vga|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan3~0 .lut_mask = 16'h0103;
defparam \vga|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneive_lcell_comb \vga|LessThan3~1 (
// Equation(s):
// \vga|LessThan3~1_combout  = (\vga|V_Cont [10]) # ((\vga|V_Cont [9] & ((!\vga|LessThan3~0_combout ) # (!\vga|LessThan1~3_combout ))))

	.dataa(\vga|V_Cont [10]),
	.datab(\vga|V_Cont [9]),
	.datac(\vga|LessThan1~3_combout ),
	.datad(\vga|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\vga|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan3~1 .lut_mask = 16'hAEEE;
defparam \vga|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N7
dffeas \vga|V_Cont[0] (
	.clk(!\vga|oVGA_HS~clkctrl_outclk ),
	.d(\vga|V_Cont[0]~11_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|V_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|V_Cont[0] .is_wysiwyg = "true";
defparam \vga|V_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
cycloneive_lcell_comb \vga|V_Cont[1]~13 (
// Equation(s):
// \vga|V_Cont[1]~13_combout  = (\vga|V_Cont [1] & (!\vga|V_Cont[0]~12 )) # (!\vga|V_Cont [1] & ((\vga|V_Cont[0]~12 ) # (GND)))
// \vga|V_Cont[1]~14  = CARRY((!\vga|V_Cont[0]~12 ) # (!\vga|V_Cont [1]))

	.dataa(gnd),
	.datab(\vga|V_Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|V_Cont[0]~12 ),
	.combout(\vga|V_Cont[1]~13_combout ),
	.cout(\vga|V_Cont[1]~14 ));
// synopsys translate_off
defparam \vga|V_Cont[1]~13 .lut_mask = 16'h3C3F;
defparam \vga|V_Cont[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N9
dffeas \vga|V_Cont[1] (
	.clk(!\vga|oVGA_HS~clkctrl_outclk ),
	.d(\vga|V_Cont[1]~13_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|V_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|V_Cont[1] .is_wysiwyg = "true";
defparam \vga|V_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
cycloneive_lcell_comb \vga|V_Cont[2]~15 (
// Equation(s):
// \vga|V_Cont[2]~15_combout  = (\vga|V_Cont [2] & (\vga|V_Cont[1]~14  $ (GND))) # (!\vga|V_Cont [2] & (!\vga|V_Cont[1]~14  & VCC))
// \vga|V_Cont[2]~16  = CARRY((\vga|V_Cont [2] & !\vga|V_Cont[1]~14 ))

	.dataa(\vga|V_Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|V_Cont[1]~14 ),
	.combout(\vga|V_Cont[2]~15_combout ),
	.cout(\vga|V_Cont[2]~16 ));
// synopsys translate_off
defparam \vga|V_Cont[2]~15 .lut_mask = 16'hA50A;
defparam \vga|V_Cont[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N11
dffeas \vga|V_Cont[2] (
	.clk(!\vga|oVGA_HS~clkctrl_outclk ),
	.d(\vga|V_Cont[2]~15_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|V_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|V_Cont[2] .is_wysiwyg = "true";
defparam \vga|V_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
cycloneive_lcell_comb \vga|V_Cont[3]~17 (
// Equation(s):
// \vga|V_Cont[3]~17_combout  = (\vga|V_Cont [3] & (!\vga|V_Cont[2]~16 )) # (!\vga|V_Cont [3] & ((\vga|V_Cont[2]~16 ) # (GND)))
// \vga|V_Cont[3]~18  = CARRY((!\vga|V_Cont[2]~16 ) # (!\vga|V_Cont [3]))

	.dataa(\vga|V_Cont [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|V_Cont[2]~16 ),
	.combout(\vga|V_Cont[3]~17_combout ),
	.cout(\vga|V_Cont[3]~18 ));
// synopsys translate_off
defparam \vga|V_Cont[3]~17 .lut_mask = 16'h5A5F;
defparam \vga|V_Cont[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N13
dffeas \vga|V_Cont[3] (
	.clk(!\vga|oVGA_HS~clkctrl_outclk ),
	.d(\vga|V_Cont[3]~17_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|V_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|V_Cont[3] .is_wysiwyg = "true";
defparam \vga|V_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
cycloneive_lcell_comb \vga|V_Cont[4]~19 (
// Equation(s):
// \vga|V_Cont[4]~19_combout  = (\vga|V_Cont [4] & (\vga|V_Cont[3]~18  $ (GND))) # (!\vga|V_Cont [4] & (!\vga|V_Cont[3]~18  & VCC))
// \vga|V_Cont[4]~20  = CARRY((\vga|V_Cont [4] & !\vga|V_Cont[3]~18 ))

	.dataa(gnd),
	.datab(\vga|V_Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|V_Cont[3]~18 ),
	.combout(\vga|V_Cont[4]~19_combout ),
	.cout(\vga|V_Cont[4]~20 ));
// synopsys translate_off
defparam \vga|V_Cont[4]~19 .lut_mask = 16'hC30C;
defparam \vga|V_Cont[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N15
dffeas \vga|V_Cont[4] (
	.clk(!\vga|oVGA_HS~clkctrl_outclk ),
	.d(\vga|V_Cont[4]~19_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|V_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|V_Cont[4] .is_wysiwyg = "true";
defparam \vga|V_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneive_lcell_comb \vga|V_Cont[5]~21 (
// Equation(s):
// \vga|V_Cont[5]~21_combout  = (\vga|V_Cont [5] & (!\vga|V_Cont[4]~20 )) # (!\vga|V_Cont [5] & ((\vga|V_Cont[4]~20 ) # (GND)))
// \vga|V_Cont[5]~22  = CARRY((!\vga|V_Cont[4]~20 ) # (!\vga|V_Cont [5]))

	.dataa(gnd),
	.datab(\vga|V_Cont [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|V_Cont[4]~20 ),
	.combout(\vga|V_Cont[5]~21_combout ),
	.cout(\vga|V_Cont[5]~22 ));
// synopsys translate_off
defparam \vga|V_Cont[5]~21 .lut_mask = 16'h3C3F;
defparam \vga|V_Cont[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N17
dffeas \vga|V_Cont[5] (
	.clk(!\vga|oVGA_HS~clkctrl_outclk ),
	.d(\vga|V_Cont[5]~21_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|V_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|V_Cont[5] .is_wysiwyg = "true";
defparam \vga|V_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
cycloneive_lcell_comb \vga|V_Cont[6]~23 (
// Equation(s):
// \vga|V_Cont[6]~23_combout  = (\vga|V_Cont [6] & (\vga|V_Cont[5]~22  $ (GND))) # (!\vga|V_Cont [6] & (!\vga|V_Cont[5]~22  & VCC))
// \vga|V_Cont[6]~24  = CARRY((\vga|V_Cont [6] & !\vga|V_Cont[5]~22 ))

	.dataa(gnd),
	.datab(\vga|V_Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|V_Cont[5]~22 ),
	.combout(\vga|V_Cont[6]~23_combout ),
	.cout(\vga|V_Cont[6]~24 ));
// synopsys translate_off
defparam \vga|V_Cont[6]~23 .lut_mask = 16'hC30C;
defparam \vga|V_Cont[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N19
dffeas \vga|V_Cont[6] (
	.clk(!\vga|oVGA_HS~clkctrl_outclk ),
	.d(\vga|V_Cont[6]~23_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|V_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|V_Cont[6] .is_wysiwyg = "true";
defparam \vga|V_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N20
cycloneive_lcell_comb \vga|V_Cont[7]~25 (
// Equation(s):
// \vga|V_Cont[7]~25_combout  = (\vga|V_Cont [7] & (!\vga|V_Cont[6]~24 )) # (!\vga|V_Cont [7] & ((\vga|V_Cont[6]~24 ) # (GND)))
// \vga|V_Cont[7]~26  = CARRY((!\vga|V_Cont[6]~24 ) # (!\vga|V_Cont [7]))

	.dataa(gnd),
	.datab(\vga|V_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|V_Cont[6]~24 ),
	.combout(\vga|V_Cont[7]~25_combout ),
	.cout(\vga|V_Cont[7]~26 ));
// synopsys translate_off
defparam \vga|V_Cont[7]~25 .lut_mask = 16'h3C3F;
defparam \vga|V_Cont[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N21
dffeas \vga|V_Cont[7] (
	.clk(!\vga|oVGA_HS~clkctrl_outclk ),
	.d(\vga|V_Cont[7]~25_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|V_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|V_Cont[7] .is_wysiwyg = "true";
defparam \vga|V_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
cycloneive_lcell_comb \vga|V_Cont[8]~27 (
// Equation(s):
// \vga|V_Cont[8]~27_combout  = (\vga|V_Cont [8] & (\vga|V_Cont[7]~26  $ (GND))) # (!\vga|V_Cont [8] & (!\vga|V_Cont[7]~26  & VCC))
// \vga|V_Cont[8]~28  = CARRY((\vga|V_Cont [8] & !\vga|V_Cont[7]~26 ))

	.dataa(\vga|V_Cont [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|V_Cont[7]~26 ),
	.combout(\vga|V_Cont[8]~27_combout ),
	.cout(\vga|V_Cont[8]~28 ));
// synopsys translate_off
defparam \vga|V_Cont[8]~27 .lut_mask = 16'hA50A;
defparam \vga|V_Cont[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N23
dffeas \vga|V_Cont[8] (
	.clk(!\vga|oVGA_HS~clkctrl_outclk ),
	.d(\vga|V_Cont[8]~27_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|V_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|V_Cont[8] .is_wysiwyg = "true";
defparam \vga|V_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
cycloneive_lcell_comb \vga|V_Cont[9]~29 (
// Equation(s):
// \vga|V_Cont[9]~29_combout  = (\vga|V_Cont [9] & (!\vga|V_Cont[8]~28 )) # (!\vga|V_Cont [9] & ((\vga|V_Cont[8]~28 ) # (GND)))
// \vga|V_Cont[9]~30  = CARRY((!\vga|V_Cont[8]~28 ) # (!\vga|V_Cont [9]))

	.dataa(gnd),
	.datab(\vga|V_Cont [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|V_Cont[8]~28 ),
	.combout(\vga|V_Cont[9]~29_combout ),
	.cout(\vga|V_Cont[9]~30 ));
// synopsys translate_off
defparam \vga|V_Cont[9]~29 .lut_mask = 16'h3C3F;
defparam \vga|V_Cont[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N25
dffeas \vga|V_Cont[9] (
	.clk(!\vga|oVGA_HS~clkctrl_outclk ),
	.d(\vga|V_Cont[9]~29_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|V_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|V_Cont[9] .is_wysiwyg = "true";
defparam \vga|V_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
cycloneive_lcell_comb \vga|V_Cont[10]~31 (
// Equation(s):
// \vga|V_Cont[10]~31_combout  = \vga|V_Cont [10] $ (!\vga|V_Cont[9]~30 )

	.dataa(\vga|V_Cont [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga|V_Cont[9]~30 ),
	.combout(\vga|V_Cont[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga|V_Cont[10]~31 .lut_mask = 16'hA5A5;
defparam \vga|V_Cont[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N27
dffeas \vga|V_Cont[10] (
	.clk(!\vga|oVGA_HS~clkctrl_outclk ),
	.d(\vga|V_Cont[10]~31_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|V_Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|V_Cont[10] .is_wysiwyg = "true";
defparam \vga|V_Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneive_lcell_comb \vga|LessThan1~1 (
// Equation(s):
// \vga|LessThan1~1_combout  = (!\vga|V_Cont [9] & (!\vga|V_Cont [7] & (!\vga|V_Cont [6] & !\vga|V_Cont [8])))

	.dataa(\vga|V_Cont [9]),
	.datab(\vga|V_Cont [7]),
	.datac(\vga|V_Cont [6]),
	.datad(\vga|V_Cont [8]),
	.cin(gnd),
	.combout(\vga|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan1~1 .lut_mask = 16'h0001;
defparam \vga|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneive_lcell_comb \vga|LessThan1~0 (
// Equation(s):
// \vga|LessThan1~0_combout  = ((!\vga|V_Cont [4] & ((!\vga|V_Cont [2]) # (!\vga|V_Cont [3])))) # (!\vga|V_Cont [5])

	.dataa(\vga|V_Cont [3]),
	.datab(\vga|V_Cont [5]),
	.datac(\vga|V_Cont [4]),
	.datad(\vga|V_Cont [2]),
	.cin(gnd),
	.combout(\vga|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan1~0 .lut_mask = 16'h373F;
defparam \vga|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
cycloneive_lcell_comb \vga|Add2~0 (
// Equation(s):
// \vga|Add2~0_combout  = \vga|V_Cont [2] $ (VCC)
// \vga|Add2~1  = CARRY(\vga|V_Cont [2])

	.dataa(\vga|V_Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga|Add2~0_combout ),
	.cout(\vga|Add2~1 ));
// synopsys translate_off
defparam \vga|Add2~0 .lut_mask = 16'h55AA;
defparam \vga|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneive_lcell_comb \vga|Add2~2 (
// Equation(s):
// \vga|Add2~2_combout  = (\vga|V_Cont [3] & (!\vga|Add2~1 )) # (!\vga|V_Cont [3] & ((\vga|Add2~1 ) # (GND)))
// \vga|Add2~3  = CARRY((!\vga|Add2~1 ) # (!\vga|V_Cont [3]))

	.dataa(\vga|V_Cont [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add2~1 ),
	.combout(\vga|Add2~2_combout ),
	.cout(\vga|Add2~3 ));
// synopsys translate_off
defparam \vga|Add2~2 .lut_mask = 16'h5A5F;
defparam \vga|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneive_lcell_comb \vga|Add2~4 (
// Equation(s):
// \vga|Add2~4_combout  = (\vga|V_Cont [4] & ((GND) # (!\vga|Add2~3 ))) # (!\vga|V_Cont [4] & (\vga|Add2~3  $ (GND)))
// \vga|Add2~5  = CARRY((\vga|V_Cont [4]) # (!\vga|Add2~3 ))

	.dataa(\vga|V_Cont [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add2~3 ),
	.combout(\vga|Add2~4_combout ),
	.cout(\vga|Add2~5 ));
// synopsys translate_off
defparam \vga|Add2~4 .lut_mask = 16'h5AAF;
defparam \vga|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneive_lcell_comb \vga|Add2~6 (
// Equation(s):
// \vga|Add2~6_combout  = (\vga|V_Cont [5] & (!\vga|Add2~5 )) # (!\vga|V_Cont [5] & ((\vga|Add2~5 ) # (GND)))
// \vga|Add2~7  = CARRY((!\vga|Add2~5 ) # (!\vga|V_Cont [5]))

	.dataa(\vga|V_Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add2~5 ),
	.combout(\vga|Add2~6_combout ),
	.cout(\vga|Add2~7 ));
// synopsys translate_off
defparam \vga|Add2~6 .lut_mask = 16'h5A5F;
defparam \vga|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneive_lcell_comb \vga|Add2~8 (
// Equation(s):
// \vga|Add2~8_combout  = (\vga|V_Cont [6] & ((GND) # (!\vga|Add2~7 ))) # (!\vga|V_Cont [6] & (\vga|Add2~7  $ (GND)))
// \vga|Add2~9  = CARRY((\vga|V_Cont [6]) # (!\vga|Add2~7 ))

	.dataa(gnd),
	.datab(\vga|V_Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add2~7 ),
	.combout(\vga|Add2~8_combout ),
	.cout(\vga|Add2~9 ));
// synopsys translate_off
defparam \vga|Add2~8 .lut_mask = 16'h3CCF;
defparam \vga|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneive_lcell_comb \vga|Add2~10 (
// Equation(s):
// \vga|Add2~10_combout  = (\vga|V_Cont [7] & (\vga|Add2~9  & VCC)) # (!\vga|V_Cont [7] & (!\vga|Add2~9 ))
// \vga|Add2~11  = CARRY((!\vga|V_Cont [7] & !\vga|Add2~9 ))

	.dataa(gnd),
	.datab(\vga|V_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add2~9 ),
	.combout(\vga|Add2~10_combout ),
	.cout(\vga|Add2~11 ));
// synopsys translate_off
defparam \vga|Add2~10 .lut_mask = 16'hC303;
defparam \vga|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
cycloneive_lcell_comb \vga|oCurrent_Y[7]~3 (
// Equation(s):
// \vga|oCurrent_Y[7]~3_combout  = (\vga|Add2~10_combout  & ((\vga|V_Cont [10]) # ((!\vga|LessThan1~0_combout ) # (!\vga|LessThan1~1_combout ))))

	.dataa(\vga|V_Cont [10]),
	.datab(\vga|LessThan1~1_combout ),
	.datac(\vga|LessThan1~0_combout ),
	.datad(\vga|Add2~10_combout ),
	.cin(gnd),
	.combout(\vga|oCurrent_Y[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oCurrent_Y[7]~3 .lut_mask = 16'hBF00;
defparam \vga|oCurrent_Y[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneive_lcell_comb \vga|Add2~12 (
// Equation(s):
// \vga|Add2~12_combout  = (\vga|V_Cont [8] & ((GND) # (!\vga|Add2~11 ))) # (!\vga|V_Cont [8] & (\vga|Add2~11  $ (GND)))
// \vga|Add2~13  = CARRY((\vga|V_Cont [8]) # (!\vga|Add2~11 ))

	.dataa(gnd),
	.datab(\vga|V_Cont [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add2~11 ),
	.combout(\vga|Add2~12_combout ),
	.cout(\vga|Add2~13 ));
// synopsys translate_off
defparam \vga|Add2~12 .lut_mask = 16'h3CCF;
defparam \vga|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneive_lcell_comb \vga|Add2~14 (
// Equation(s):
// \vga|Add2~14_combout  = (\vga|V_Cont [9] & (\vga|Add2~13  & VCC)) # (!\vga|V_Cont [9] & (!\vga|Add2~13 ))
// \vga|Add2~15  = CARRY((!\vga|V_Cont [9] & !\vga|Add2~13 ))

	.dataa(gnd),
	.datab(\vga|V_Cont [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add2~13 ),
	.combout(\vga|Add2~14_combout ),
	.cout(\vga|Add2~15 ));
// synopsys translate_off
defparam \vga|Add2~14 .lut_mask = 16'hC303;
defparam \vga|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneive_lcell_comb \vga|oCurrent_Y[9]~2 (
// Equation(s):
// \vga|oCurrent_Y[9]~2_combout  = (\vga|Add2~14_combout  & ((\vga|V_Cont [10]) # ((!\vga|LessThan1~1_combout ) # (!\vga|LessThan1~0_combout ))))

	.dataa(\vga|V_Cont [10]),
	.datab(\vga|LessThan1~0_combout ),
	.datac(\vga|LessThan1~1_combout ),
	.datad(\vga|Add2~14_combout ),
	.cin(gnd),
	.combout(\vga|oCurrent_Y[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oCurrent_Y[9]~2 .lut_mask = 16'hBF00;
defparam \vga|oCurrent_Y[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneive_lcell_comb \vga|oCurrent_Y[8]~1 (
// Equation(s):
// \vga|oCurrent_Y[8]~1_combout  = (\vga|Add2~12_combout  & ((\vga|V_Cont [10]) # ((!\vga|LessThan1~0_combout ) # (!\vga|LessThan1~1_combout ))))

	.dataa(\vga|V_Cont [10]),
	.datab(\vga|LessThan1~1_combout ),
	.datac(\vga|Add2~12_combout ),
	.datad(\vga|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\vga|oCurrent_Y[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oCurrent_Y[8]~1 .lut_mask = 16'hB0F0;
defparam \vga|oCurrent_Y[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
cycloneive_lcell_comb \vga|oCurrent_Y[6]~4 (
// Equation(s):
// \vga|oCurrent_Y[6]~4_combout  = (\vga|Add2~8_combout  & ((\vga|V_Cont [10]) # ((!\vga|LessThan1~0_combout ) # (!\vga|LessThan1~1_combout ))))

	.dataa(\vga|V_Cont [10]),
	.datab(\vga|LessThan1~1_combout ),
	.datac(\vga|LessThan1~0_combout ),
	.datad(\vga|Add2~8_combout ),
	.cin(gnd),
	.combout(\vga|oCurrent_Y[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oCurrent_Y[6]~4 .lut_mask = 16'hBF00;
defparam \vga|oCurrent_Y[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
cycloneive_lcell_comb \vga|oCurrent_Y[5]~5 (
// Equation(s):
// \vga|oCurrent_Y[5]~5_combout  = (\vga|Add2~6_combout  & ((\vga|V_Cont [10]) # ((!\vga|LessThan1~0_combout ) # (!\vga|LessThan1~1_combout ))))

	.dataa(\vga|V_Cont [10]),
	.datab(\vga|LessThan1~1_combout ),
	.datac(\vga|LessThan1~0_combout ),
	.datad(\vga|Add2~6_combout ),
	.cin(gnd),
	.combout(\vga|oCurrent_Y[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oCurrent_Y[5]~5 .lut_mask = 16'hBF00;
defparam \vga|oCurrent_Y[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
cycloneive_lcell_comb \vga|oCurrent_Y[4]~6 (
// Equation(s):
// \vga|oCurrent_Y[4]~6_combout  = (\vga|Add2~4_combout  & (((\vga|V_Cont [10]) # (!\vga|LessThan1~1_combout )) # (!\vga|LessThan1~0_combout )))

	.dataa(\vga|LessThan1~0_combout ),
	.datab(\vga|LessThan1~1_combout ),
	.datac(\vga|Add2~4_combout ),
	.datad(\vga|V_Cont [10]),
	.cin(gnd),
	.combout(\vga|oCurrent_Y[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oCurrent_Y[4]~6 .lut_mask = 16'hF070;
defparam \vga|oCurrent_Y[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
cycloneive_lcell_comb \vga|oCurrent_Y[3]~7 (
// Equation(s):
// \vga|oCurrent_Y[3]~7_combout  = (\vga|Add2~2_combout  & (((\vga|V_Cont [10]) # (!\vga|LessThan1~1_combout )) # (!\vga|LessThan1~0_combout )))

	.dataa(\vga|LessThan1~0_combout ),
	.datab(\vga|LessThan1~1_combout ),
	.datac(\vga|Add2~2_combout ),
	.datad(\vga|V_Cont [10]),
	.cin(gnd),
	.combout(\vga|oCurrent_Y[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oCurrent_Y[3]~7 .lut_mask = 16'hF070;
defparam \vga|oCurrent_Y[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
cycloneive_lcell_comb \vga|oCurrent_Y[2]~8 (
// Equation(s):
// \vga|oCurrent_Y[2]~8_combout  = (\vga|Add2~0_combout  & ((\vga|V_Cont [10]) # ((!\vga|LessThan1~0_combout ) # (!\vga|LessThan1~1_combout ))))

	.dataa(\vga|V_Cont [10]),
	.datab(\vga|LessThan1~1_combout ),
	.datac(\vga|LessThan1~0_combout ),
	.datad(\vga|Add2~0_combout ),
	.cin(gnd),
	.combout(\vga|oCurrent_Y[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oCurrent_Y[2]~8 .lut_mask = 16'hBF00;
defparam \vga|oCurrent_Y[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneive_lcell_comb \vga|oCurrent_Y[1]~9 (
// Equation(s):
// \vga|oCurrent_Y[1]~9_combout  = (\vga|V_Cont [1] & (((\vga|V_Cont [10]) # (!\vga|LessThan1~0_combout )) # (!\vga|LessThan1~1_combout )))

	.dataa(\vga|V_Cont [1]),
	.datab(\vga|LessThan1~1_combout ),
	.datac(\vga|V_Cont [10]),
	.datad(\vga|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\vga|oCurrent_Y[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oCurrent_Y[1]~9 .lut_mask = 16'hA2AA;
defparam \vga|oCurrent_Y[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
cycloneive_lcell_comb \vga|oCurrent_Y[0]~10 (
// Equation(s):
// \vga|oCurrent_Y[0]~10_combout  = (\vga|V_Cont [0] & (((\vga|V_Cont [10]) # (!\vga|LessThan1~1_combout )) # (!\vga|LessThan1~0_combout )))

	.dataa(\vga|V_Cont [0]),
	.datab(\vga|LessThan1~0_combout ),
	.datac(\vga|V_Cont [10]),
	.datad(\vga|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\vga|oCurrent_Y[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oCurrent_Y[0]~10 .lut_mask = 16'hA2AA;
defparam \vga|oCurrent_Y[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (\vga|oCurrent_Y[0]~10_combout  & (\vga|oCurrent_Y[2]~8_combout  $ (VCC))) # (!\vga|oCurrent_Y[0]~10_combout  & (\vga|oCurrent_Y[2]~8_combout  & VCC))
// \Add0~1  = CARRY((\vga|oCurrent_Y[0]~10_combout  & \vga|oCurrent_Y[2]~8_combout ))

	.dataa(\vga|oCurrent_Y[0]~10_combout ),
	.datab(\vga|oCurrent_Y[2]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\vga|oCurrent_Y[1]~9_combout  & ((\vga|oCurrent_Y[3]~7_combout  & (\Add0~1  & VCC)) # (!\vga|oCurrent_Y[3]~7_combout  & (!\Add0~1 )))) # (!\vga|oCurrent_Y[1]~9_combout  & ((\vga|oCurrent_Y[3]~7_combout  & (!\Add0~1 )) # 
// (!\vga|oCurrent_Y[3]~7_combout  & ((\Add0~1 ) # (GND)))))
// \Add0~3  = CARRY((\vga|oCurrent_Y[1]~9_combout  & (!\vga|oCurrent_Y[3]~7_combout  & !\Add0~1 )) # (!\vga|oCurrent_Y[1]~9_combout  & ((!\Add0~1 ) # (!\vga|oCurrent_Y[3]~7_combout ))))

	.dataa(\vga|oCurrent_Y[1]~9_combout ),
	.datab(\vga|oCurrent_Y[3]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h9617;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = ((\vga|oCurrent_Y[4]~6_combout  $ (\vga|oCurrent_Y[2]~8_combout  $ (!\Add0~3 )))) # (GND)
// \Add0~5  = CARRY((\vga|oCurrent_Y[4]~6_combout  & ((\vga|oCurrent_Y[2]~8_combout ) # (!\Add0~3 ))) # (!\vga|oCurrent_Y[4]~6_combout  & (\vga|oCurrent_Y[2]~8_combout  & !\Add0~3 )))

	.dataa(\vga|oCurrent_Y[4]~6_combout ),
	.datab(\vga|oCurrent_Y[2]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h698E;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\vga|oCurrent_Y[3]~7_combout  & ((\vga|oCurrent_Y[5]~5_combout  & (\Add0~5  & VCC)) # (!\vga|oCurrent_Y[5]~5_combout  & (!\Add0~5 )))) # (!\vga|oCurrent_Y[3]~7_combout  & ((\vga|oCurrent_Y[5]~5_combout  & (!\Add0~5 )) # 
// (!\vga|oCurrent_Y[5]~5_combout  & ((\Add0~5 ) # (GND)))))
// \Add0~7  = CARRY((\vga|oCurrent_Y[3]~7_combout  & (!\vga|oCurrent_Y[5]~5_combout  & !\Add0~5 )) # (!\vga|oCurrent_Y[3]~7_combout  & ((!\Add0~5 ) # (!\vga|oCurrent_Y[5]~5_combout ))))

	.dataa(\vga|oCurrent_Y[3]~7_combout ),
	.datab(\vga|oCurrent_Y[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h9617;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = ((\vga|oCurrent_Y[4]~6_combout  $ (\vga|oCurrent_Y[6]~4_combout  $ (!\Add0~7 )))) # (GND)
// \Add0~9  = CARRY((\vga|oCurrent_Y[4]~6_combout  & ((\vga|oCurrent_Y[6]~4_combout ) # (!\Add0~7 ))) # (!\vga|oCurrent_Y[4]~6_combout  & (\vga|oCurrent_Y[6]~4_combout  & !\Add0~7 )))

	.dataa(\vga|oCurrent_Y[4]~6_combout ),
	.datab(\vga|oCurrent_Y[6]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h698E;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (\vga|oCurrent_Y[7]~3_combout  & ((\vga|oCurrent_Y[5]~5_combout  & (\Add0~9  & VCC)) # (!\vga|oCurrent_Y[5]~5_combout  & (!\Add0~9 )))) # (!\vga|oCurrent_Y[7]~3_combout  & ((\vga|oCurrent_Y[5]~5_combout  & (!\Add0~9 )) # 
// (!\vga|oCurrent_Y[5]~5_combout  & ((\Add0~9 ) # (GND)))))
// \Add0~11  = CARRY((\vga|oCurrent_Y[7]~3_combout  & (!\vga|oCurrent_Y[5]~5_combout  & !\Add0~9 )) # (!\vga|oCurrent_Y[7]~3_combout  & ((!\Add0~9 ) # (!\vga|oCurrent_Y[5]~5_combout ))))

	.dataa(\vga|oCurrent_Y[7]~3_combout ),
	.datab(\vga|oCurrent_Y[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h9617;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = ((\vga|oCurrent_Y[8]~1_combout  $ (\vga|oCurrent_Y[6]~4_combout  $ (!\Add0~11 )))) # (GND)
// \Add0~13  = CARRY((\vga|oCurrent_Y[8]~1_combout  & ((\vga|oCurrent_Y[6]~4_combout ) # (!\Add0~11 ))) # (!\vga|oCurrent_Y[8]~1_combout  & (\vga|oCurrent_Y[6]~4_combout  & !\Add0~11 )))

	.dataa(\vga|oCurrent_Y[8]~1_combout ),
	.datab(\vga|oCurrent_Y[6]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'h698E;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (\vga|oCurrent_Y[7]~3_combout  & ((\vga|oCurrent_Y[9]~2_combout  & (\Add0~13  & VCC)) # (!\vga|oCurrent_Y[9]~2_combout  & (!\Add0~13 )))) # (!\vga|oCurrent_Y[7]~3_combout  & ((\vga|oCurrent_Y[9]~2_combout  & (!\Add0~13 )) # 
// (!\vga|oCurrent_Y[9]~2_combout  & ((\Add0~13 ) # (GND)))))
// \Add0~15  = CARRY((\vga|oCurrent_Y[7]~3_combout  & (!\vga|oCurrent_Y[9]~2_combout  & !\Add0~13 )) # (!\vga|oCurrent_Y[7]~3_combout  & ((!\Add0~13 ) # (!\vga|oCurrent_Y[9]~2_combout ))))

	.dataa(\vga|oCurrent_Y[7]~3_combout ),
	.datab(\vga|oCurrent_Y[9]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h9617;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N14
cycloneive_lcell_comb \vga|LessThan0~1 (
// Equation(s):
// \vga|LessThan0~1_combout  = (\vga|LessThan0~0_combout  & (((!\vga|H_Cont [5] & !\vga|H_Cont [6])) # (!\vga|H_Cont [7])))

	.dataa(\vga|LessThan0~0_combout ),
	.datab(\vga|H_Cont [7]),
	.datac(\vga|H_Cont [5]),
	.datad(\vga|H_Cont [6]),
	.cin(gnd),
	.combout(\vga|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan0~1 .lut_mask = 16'h222A;
defparam \vga|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N20
cycloneive_lcell_comb \vga|Add3~0 (
// Equation(s):
// \vga|Add3~0_combout  = \vga|H_Cont [5] $ (VCC)
// \vga|Add3~1  = CARRY(\vga|H_Cont [5])

	.dataa(gnd),
	.datab(\vga|H_Cont [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga|Add3~0_combout ),
	.cout(\vga|Add3~1 ));
// synopsys translate_off
defparam \vga|Add3~0 .lut_mask = 16'h33CC;
defparam \vga|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N22
cycloneive_lcell_comb \vga|Add3~2 (
// Equation(s):
// \vga|Add3~2_combout  = (\vga|H_Cont [6] & (\vga|Add3~1  & VCC)) # (!\vga|H_Cont [6] & (!\vga|Add3~1 ))
// \vga|Add3~3  = CARRY((!\vga|H_Cont [6] & !\vga|Add3~1 ))

	.dataa(gnd),
	.datab(\vga|H_Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add3~1 ),
	.combout(\vga|Add3~2_combout ),
	.cout(\vga|Add3~3 ));
// synopsys translate_off
defparam \vga|Add3~2 .lut_mask = 16'hC303;
defparam \vga|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N24
cycloneive_lcell_comb \vga|Add3~4 (
// Equation(s):
// \vga|Add3~4_combout  = (\vga|H_Cont [7] & (\vga|Add3~3  $ (GND))) # (!\vga|H_Cont [7] & (!\vga|Add3~3  & VCC))
// \vga|Add3~5  = CARRY((\vga|H_Cont [7] & !\vga|Add3~3 ))

	.dataa(gnd),
	.datab(\vga|H_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add3~3 ),
	.combout(\vga|Add3~4_combout ),
	.cout(\vga|Add3~5 ));
// synopsys translate_off
defparam \vga|Add3~4 .lut_mask = 16'hC30C;
defparam \vga|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N26
cycloneive_lcell_comb \vga|Add3~6 (
// Equation(s):
// \vga|Add3~6_combout  = (\vga|H_Cont [8] & (\vga|Add3~5  & VCC)) # (!\vga|H_Cont [8] & (!\vga|Add3~5 ))
// \vga|Add3~7  = CARRY((!\vga|H_Cont [8] & !\vga|Add3~5 ))

	.dataa(gnd),
	.datab(\vga|H_Cont [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add3~5 ),
	.combout(\vga|Add3~6_combout ),
	.cout(\vga|Add3~7 ));
// synopsys translate_off
defparam \vga|Add3~6 .lut_mask = 16'hC303;
defparam \vga|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N28
cycloneive_lcell_comb \vga|Add3~8 (
// Equation(s):
// \vga|Add3~8_combout  = (\vga|H_Cont [9] & ((GND) # (!\vga|Add3~7 ))) # (!\vga|H_Cont [9] & (\vga|Add3~7  $ (GND)))
// \vga|Add3~9  = CARRY((\vga|H_Cont [9]) # (!\vga|Add3~7 ))

	.dataa(gnd),
	.datab(\vga|H_Cont [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add3~7 ),
	.combout(\vga|Add3~8_combout ),
	.cout(\vga|Add3~9 ));
// synopsys translate_off
defparam \vga|Add3~8 .lut_mask = 16'h3CCF;
defparam \vga|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N30
cycloneive_lcell_comb \vga|Add3~10 (
// Equation(s):
// \vga|Add3~10_combout  = \vga|H_Cont [10] $ (!\vga|Add3~9 )

	.dataa(\vga|H_Cont [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga|Add3~9 ),
	.combout(\vga|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Add3~10 .lut_mask = 16'hA5A5;
defparam \vga|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N8
cycloneive_lcell_comb \vga|oCurrent_X[10]~0 (
// Equation(s):
// \vga|oCurrent_X[10]~0_combout  = (!\vga|LessThan0~1_combout  & \vga|Add3~10_combout )

	.dataa(gnd),
	.datab(\vga|LessThan0~1_combout ),
	.datac(\vga|Add3~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga|oCurrent_X[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oCurrent_X[10]~0 .lut_mask = 16'h3030;
defparam \vga|oCurrent_X[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N6
cycloneive_lcell_comb \vga|oCurrent_X[9]~1 (
// Equation(s):
// \vga|oCurrent_X[9]~1_combout  = (\vga|Add3~8_combout  & !\vga|LessThan0~1_combout )

	.dataa(gnd),
	.datab(\vga|Add3~8_combout ),
	.datac(\vga|LessThan0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga|oCurrent_X[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oCurrent_X[9]~1 .lut_mask = 16'h0C0C;
defparam \vga|oCurrent_X[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N4
cycloneive_lcell_comb \vga|oCurrent_X[8]~2 (
// Equation(s):
// \vga|oCurrent_X[8]~2_combout  = (!\vga|LessThan0~1_combout  & \vga|Add3~6_combout )

	.dataa(gnd),
	.datab(\vga|LessThan0~1_combout ),
	.datac(\vga|Add3~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga|oCurrent_X[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oCurrent_X[8]~2 .lut_mask = 16'h3030;
defparam \vga|oCurrent_X[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N26
cycloneive_lcell_comb \vga|oCurrent_X[7]~3 (
// Equation(s):
// \vga|oCurrent_X[7]~3_combout  = (!\vga|LessThan0~1_combout  & \vga|Add3~4_combout )

	.dataa(\vga|LessThan0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga|Add3~4_combout ),
	.cin(gnd),
	.combout(\vga|oCurrent_X[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oCurrent_X[7]~3 .lut_mask = 16'h5500;
defparam \vga|oCurrent_X[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N10
cycloneive_lcell_comb \vga|oAddress[6]~0 (
// Equation(s):
// \vga|oAddress[6]~0_combout  = (\vga|Add3~2_combout  & !\vga|LessThan0~1_combout )

	.dataa(\vga|Add3~2_combout ),
	.datab(\vga|LessThan0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga|oAddress[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oAddress[6]~0 .lut_mask = 16'h2222;
defparam \vga|oAddress[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
cycloneive_lcell_comb \Address_ram[6]~11 (
// Equation(s):
// \Address_ram[6]~11_combout  = (\vga|oAddress[6]~0_combout  & (\vga|oCurrent_Y[0]~10_combout  $ (VCC))) # (!\vga|oAddress[6]~0_combout  & (\vga|oCurrent_Y[0]~10_combout  & VCC))
// \Address_ram[6]~12  = CARRY((\vga|oAddress[6]~0_combout  & \vga|oCurrent_Y[0]~10_combout ))

	.dataa(\vga|oAddress[6]~0_combout ),
	.datab(\vga|oCurrent_Y[0]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Address_ram[6]~11_combout ),
	.cout(\Address_ram[6]~12 ));
// synopsys translate_off
defparam \Address_ram[6]~11 .lut_mask = 16'h6688;
defparam \Address_ram[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N8
cycloneive_lcell_comb \Address_ram[7]~13 (
// Equation(s):
// \Address_ram[7]~13_combout  = (\vga|oCurrent_X[7]~3_combout  & ((\vga|oCurrent_Y[1]~9_combout  & (\Address_ram[6]~12  & VCC)) # (!\vga|oCurrent_Y[1]~9_combout  & (!\Address_ram[6]~12 )))) # (!\vga|oCurrent_X[7]~3_combout  & ((\vga|oCurrent_Y[1]~9_combout  
// & (!\Address_ram[6]~12 )) # (!\vga|oCurrent_Y[1]~9_combout  & ((\Address_ram[6]~12 ) # (GND)))))
// \Address_ram[7]~14  = CARRY((\vga|oCurrent_X[7]~3_combout  & (!\vga|oCurrent_Y[1]~9_combout  & !\Address_ram[6]~12 )) # (!\vga|oCurrent_X[7]~3_combout  & ((!\Address_ram[6]~12 ) # (!\vga|oCurrent_Y[1]~9_combout ))))

	.dataa(\vga|oCurrent_X[7]~3_combout ),
	.datab(\vga|oCurrent_Y[1]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Address_ram[6]~12 ),
	.combout(\Address_ram[7]~13_combout ),
	.cout(\Address_ram[7]~14 ));
// synopsys translate_off
defparam \Address_ram[7]~13 .lut_mask = 16'h9617;
defparam \Address_ram[7]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N10
cycloneive_lcell_comb \Address_ram[8]~15 (
// Equation(s):
// \Address_ram[8]~15_combout  = ((\vga|oCurrent_X[8]~2_combout  $ (\Add0~0_combout  $ (!\Address_ram[7]~14 )))) # (GND)
// \Address_ram[8]~16  = CARRY((\vga|oCurrent_X[8]~2_combout  & ((\Add0~0_combout ) # (!\Address_ram[7]~14 ))) # (!\vga|oCurrent_X[8]~2_combout  & (\Add0~0_combout  & !\Address_ram[7]~14 )))

	.dataa(\vga|oCurrent_X[8]~2_combout ),
	.datab(\Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Address_ram[7]~14 ),
	.combout(\Address_ram[8]~15_combout ),
	.cout(\Address_ram[8]~16 ));
// synopsys translate_off
defparam \Address_ram[8]~15 .lut_mask = 16'h698E;
defparam \Address_ram[8]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
cycloneive_lcell_comb \Address_ram[9]~17 (
// Equation(s):
// \Address_ram[9]~17_combout  = (\Add0~2_combout  & ((\vga|oCurrent_X[9]~1_combout  & (\Address_ram[8]~16  & VCC)) # (!\vga|oCurrent_X[9]~1_combout  & (!\Address_ram[8]~16 )))) # (!\Add0~2_combout  & ((\vga|oCurrent_X[9]~1_combout  & (!\Address_ram[8]~16 )) 
// # (!\vga|oCurrent_X[9]~1_combout  & ((\Address_ram[8]~16 ) # (GND)))))
// \Address_ram[9]~18  = CARRY((\Add0~2_combout  & (!\vga|oCurrent_X[9]~1_combout  & !\Address_ram[8]~16 )) # (!\Add0~2_combout  & ((!\Address_ram[8]~16 ) # (!\vga|oCurrent_X[9]~1_combout ))))

	.dataa(\Add0~2_combout ),
	.datab(\vga|oCurrent_X[9]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Address_ram[8]~16 ),
	.combout(\Address_ram[9]~17_combout ),
	.cout(\Address_ram[9]~18 ));
// synopsys translate_off
defparam \Address_ram[9]~17 .lut_mask = 16'h9617;
defparam \Address_ram[9]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N14
cycloneive_lcell_comb \Address_ram[10]~19 (
// Equation(s):
// \Address_ram[10]~19_combout  = ((\Add0~4_combout  $ (\vga|oCurrent_X[10]~0_combout  $ (!\Address_ram[9]~18 )))) # (GND)
// \Address_ram[10]~20  = CARRY((\Add0~4_combout  & ((\vga|oCurrent_X[10]~0_combout ) # (!\Address_ram[9]~18 ))) # (!\Add0~4_combout  & (\vga|oCurrent_X[10]~0_combout  & !\Address_ram[9]~18 )))

	.dataa(\Add0~4_combout ),
	.datab(\vga|oCurrent_X[10]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Address_ram[9]~18 ),
	.combout(\Address_ram[10]~19_combout ),
	.cout(\Address_ram[10]~20 ));
// synopsys translate_off
defparam \Address_ram[10]~19 .lut_mask = 16'h698E;
defparam \Address_ram[10]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
cycloneive_lcell_comb \Address_ram[11]~21 (
// Equation(s):
// \Address_ram[11]~21_combout  = (\Add0~6_combout  & (!\Address_ram[10]~20 )) # (!\Add0~6_combout  & ((\Address_ram[10]~20 ) # (GND)))
// \Address_ram[11]~22  = CARRY((!\Address_ram[10]~20 ) # (!\Add0~6_combout ))

	.dataa(\Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Address_ram[10]~20 ),
	.combout(\Address_ram[11]~21_combout ),
	.cout(\Address_ram[11]~22 ));
// synopsys translate_off
defparam \Address_ram[11]~21 .lut_mask = 16'h5A5F;
defparam \Address_ram[11]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N18
cycloneive_lcell_comb \Address_ram[12]~23 (
// Equation(s):
// \Address_ram[12]~23_combout  = (\Add0~8_combout  & (\Address_ram[11]~22  $ (GND))) # (!\Add0~8_combout  & (!\Address_ram[11]~22  & VCC))
// \Address_ram[12]~24  = CARRY((\Add0~8_combout  & !\Address_ram[11]~22 ))

	.dataa(\Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Address_ram[11]~22 ),
	.combout(\Address_ram[12]~23_combout ),
	.cout(\Address_ram[12]~24 ));
// synopsys translate_off
defparam \Address_ram[12]~23 .lut_mask = 16'hA50A;
defparam \Address_ram[12]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
cycloneive_lcell_comb \Address_ram[13]~25 (
// Equation(s):
// \Address_ram[13]~25_combout  = (\Add0~10_combout  & (!\Address_ram[12]~24 )) # (!\Add0~10_combout  & ((\Address_ram[12]~24 ) # (GND)))
// \Address_ram[13]~26  = CARRY((!\Address_ram[12]~24 ) # (!\Add0~10_combout ))

	.dataa(\Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Address_ram[12]~24 ),
	.combout(\Address_ram[13]~25_combout ),
	.cout(\Address_ram[13]~26 ));
// synopsys translate_off
defparam \Address_ram[13]~25 .lut_mask = 16'h5A5F;
defparam \Address_ram[13]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N22
cycloneive_lcell_comb \Address_ram[14]~27 (
// Equation(s):
// \Address_ram[14]~27_combout  = (\Add0~12_combout  & (\Address_ram[13]~26  $ (GND))) # (!\Add0~12_combout  & (!\Address_ram[13]~26  & VCC))
// \Address_ram[14]~28  = CARRY((\Add0~12_combout  & !\Address_ram[13]~26 ))

	.dataa(gnd),
	.datab(\Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Address_ram[13]~26 ),
	.combout(\Address_ram[14]~27_combout ),
	.cout(\Address_ram[14]~28 ));
// synopsys translate_off
defparam \Address_ram[14]~27 .lut_mask = 16'hC30C;
defparam \Address_ram[14]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
cycloneive_lcell_comb \Address_ram[15]~29 (
// Equation(s):
// \Address_ram[15]~29_combout  = (\Add0~14_combout  & (!\Address_ram[14]~28 )) # (!\Add0~14_combout  & ((\Address_ram[14]~28 ) # (GND)))
// \Address_ram[15]~30  = CARRY((!\Address_ram[14]~28 ) # (!\Add0~14_combout ))

	.dataa(gnd),
	.datab(\Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Address_ram[14]~28 ),
	.combout(\Address_ram[15]~29_combout ),
	.cout(\Address_ram[15]~30 ));
// synopsys translate_off
defparam \Address_ram[15]~29 .lut_mask = 16'h3C3F;
defparam \Address_ram[15]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N2
cycloneive_lcell_comb \vga|oRequest~2 (
// Equation(s):
// \vga|oRequest~2_combout  = (!\vga|H_Cont [10] & (!\vga|LessThan3~1_combout  & ((\vga|LessThan2~0_combout ) # (!\vga|H_Cont [9]))))

	.dataa(\vga|H_Cont [10]),
	.datab(\vga|LessThan2~0_combout ),
	.datac(\vga|LessThan3~1_combout ),
	.datad(\vga|H_Cont [9]),
	.cin(gnd),
	.combout(\vga|oRequest~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oRequest~2 .lut_mask = 16'h0405;
defparam \vga|oRequest~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N6
cycloneive_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = ((!\vga|Add3~2_combout  & !\vga|Add3~4_combout )) # (!\vga|Add3~6_combout )

	.dataa(gnd),
	.datab(\vga|Add3~2_combout ),
	.datac(\vga|Add3~6_combout ),
	.datad(\vga|Add3~4_combout ),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h0F3F;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N0
cycloneive_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (\vga|LessThan0~1_combout ) # ((!\vga|Add3~10_combout  & (!\vga|Add3~8_combout  & \always0~0_combout )))

	.dataa(\vga|Add3~10_combout ),
	.datab(\vga|Add3~8_combout ),
	.datac(\vga|LessThan0~1_combout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'hF1F0;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
cycloneive_lcell_comb \vga|LessThan1~2 (
// Equation(s):
// \vga|LessThan1~2_combout  = (!\vga|V_Cont [10] & (\vga|LessThan1~0_combout  & \vga|LessThan1~1_combout ))

	.dataa(gnd),
	.datab(\vga|V_Cont [10]),
	.datac(\vga|LessThan1~0_combout ),
	.datad(\vga|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\vga|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan1~2 .lut_mask = 16'h3000;
defparam \vga|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ((!\vga|Add2~10_combout ) # (!\vga|Add2~6_combout )) # (!\vga|Add2~4_combout )

	.dataa(\vga|Add2~4_combout ),
	.datab(gnd),
	.datac(\vga|Add2~6_combout ),
	.datad(\vga|Add2~10_combout ),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h5FFF;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneive_lcell_comb \vga|Add2~16 (
// Equation(s):
// \vga|Add2~16_combout  = \vga|V_Cont [10] $ (\vga|Add2~15 )

	.dataa(\vga|V_Cont [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga|Add2~15 ),
	.combout(\vga|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Add2~16 .lut_mask = 16'h5A5A;
defparam \vga|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N30
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (!\vga|Add2~12_combout  & (!\vga|Add2~14_combout  & !\vga|Add2~16_combout ))

	.dataa(\vga|Add2~12_combout ),
	.datab(\vga|Add2~14_combout ),
	.datac(gnd),
	.datad(\vga|Add2~16_combout ),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'h0011;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N4
cycloneive_lcell_comb \Address_ram[16]~33 (
// Equation(s):
// \Address_ram[16]~33_combout  = (\vga|LessThan1~2_combout ) # ((\LessThan0~2_combout  & ((\LessThan0~0_combout ) # (!\vga|Add2~8_combout ))))

	.dataa(\vga|LessThan1~2_combout ),
	.datab(\LessThan0~0_combout ),
	.datac(\LessThan0~2_combout ),
	.datad(\vga|Add2~8_combout ),
	.cin(gnd),
	.combout(\Address_ram[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Address_ram[16]~33 .lut_mask = 16'hEAFA;
defparam \Address_ram[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N18
cycloneive_lcell_comb \vga|oRequest~4 (
// Equation(s):
// \vga|oRequest~4_combout  = (!\vga|LessThan0~1_combout  & ((\vga|V_Cont [10]) # ((!\vga|LessThan1~1_combout ) # (!\vga|LessThan1~0_combout ))))

	.dataa(\vga|V_Cont [10]),
	.datab(\vga|LessThan0~1_combout ),
	.datac(\vga|LessThan1~0_combout ),
	.datad(\vga|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\vga|oRequest~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oRequest~4 .lut_mask = 16'h2333;
defparam \vga|oRequest~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N2
cycloneive_lcell_comb \Address_ram[16]~34 (
// Equation(s):
// \Address_ram[16]~34_combout  = (\vga|oRequest~2_combout  & (\always0~1_combout  & (\Address_ram[16]~33_combout  & \vga|oRequest~4_combout )))

	.dataa(\vga|oRequest~2_combout ),
	.datab(\always0~1_combout ),
	.datac(\Address_ram[16]~33_combout ),
	.datad(\vga|oRequest~4_combout ),
	.cin(gnd),
	.combout(\Address_ram[16]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Address_ram[16]~34 .lut_mask = 16'h8000;
defparam \Address_ram[16]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N25
dffeas \Address_ram[15] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Address_ram[15]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Address_ram[16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Address_ram[15]),
	.prn(vcc));
// synopsys translate_off
defparam \Address_ram[15] .is_wysiwyg = "true";
defparam \Address_ram[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N5
dffeas \U1|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(Address_ram[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \U1|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N21
dffeas \Address_ram[13] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Address_ram[13]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Address_ram[16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Address_ram[13]),
	.prn(vcc));
// synopsys translate_off
defparam \Address_ram[13] .is_wysiwyg = "true";
defparam \Address_ram[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N3
dffeas \U1|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(Address_ram[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \U1|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneive_lcell_comb \vga|oCurrent_Y[10]~0 (
// Equation(s):
// \vga|oCurrent_Y[10]~0_combout  = (\vga|Add2~16_combout  & (((\vga|V_Cont [10]) # (!\vga|LessThan1~0_combout )) # (!\vga|LessThan1~1_combout )))

	.dataa(\vga|LessThan1~1_combout ),
	.datab(\vga|LessThan1~0_combout ),
	.datac(\vga|V_Cont [10]),
	.datad(\vga|Add2~16_combout ),
	.cin(gnd),
	.combout(\vga|oCurrent_Y[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oCurrent_Y[10]~0 .lut_mask = 16'hF700;
defparam \vga|oCurrent_Y[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = \vga|oCurrent_Y[8]~1_combout  $ (\vga|oCurrent_Y[10]~0_combout  $ (!\Add0~15 ))

	.dataa(\vga|oCurrent_Y[8]~1_combout ),
	.datab(\vga|oCurrent_Y[10]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'h6969;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N26
cycloneive_lcell_comb \Address_ram[16]~31 (
// Equation(s):
// \Address_ram[16]~31_combout  = \Address_ram[15]~30  $ (!\Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~16_combout ),
	.cin(\Address_ram[15]~30 ),
	.combout(\Address_ram[16]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Address_ram[16]~31 .lut_mask = 16'hF00F;
defparam \Address_ram[16]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y42_N27
dffeas \Address_ram[16] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Address_ram[16]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Address_ram[16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Address_ram[16]),
	.prn(vcc));
// synopsys translate_off
defparam \Address_ram[16] .is_wysiwyg = "true";
defparam \Address_ram[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N23
dffeas \Address_ram[14] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Address_ram[14]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Address_ram[16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Address_ram[14]),
	.prn(vcc));
// synopsys translate_off
defparam \Address_ram[14] .is_wysiwyg = "true";
defparam \Address_ram[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|rden_decode|w_anode1803w[3] (
// Equation(s):
// \U1|altsyncram_component|auto_generated|rden_decode|w_anode1803w [3] = (Address_ram[16] & (!Address_ram[14] & (Address_ram[13] & !Address_ram[15])))

	.dataa(Address_ram[16]),
	.datab(Address_ram[14]),
	.datac(Address_ram[13]),
	.datad(Address_ram[15]),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1803w [3]),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|rden_decode|w_anode1803w[3] .lut_mask = 16'h0020;
defparam \U1|altsyncram_component|auto_generated|rden_decode|w_anode1803w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y64_N4
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N1
dffeas \Address_ram[0] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga|H_Cont [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Address_ram[16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Address_ram[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Address_ram[0] .is_wysiwyg = "true";
defparam \Address_ram[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N31
dffeas \Address_ram[1] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga|H_Cont [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Address_ram[16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Address_ram[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Address_ram[1] .is_wysiwyg = "true";
defparam \Address_ram[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N11
dffeas \Address_ram[2] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga|H_Cont [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Address_ram[16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Address_ram[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Address_ram[2] .is_wysiwyg = "true";
defparam \Address_ram[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N23
dffeas \Address_ram[3] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga|H_Cont [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Address_ram[16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Address_ram[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Address_ram[3] .is_wysiwyg = "true";
defparam \Address_ram[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N17
dffeas \Address_ram[4] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga|H_Cont [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Address_ram[16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Address_ram[4]),
	.prn(vcc));
// synopsys translate_off
defparam \Address_ram[4] .is_wysiwyg = "true";
defparam \Address_ram[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N31
dffeas \Address_ram[5] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga|Add3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Address_ram[16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Address_ram[5]),
	.prn(vcc));
// synopsys translate_off
defparam \Address_ram[5] .is_wysiwyg = "true";
defparam \Address_ram[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N7
dffeas \Address_ram[6] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Address_ram[6]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Address_ram[16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Address_ram[6]),
	.prn(vcc));
// synopsys translate_off
defparam \Address_ram[6] .is_wysiwyg = "true";
defparam \Address_ram[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N9
dffeas \Address_ram[7] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Address_ram[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Address_ram[16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Address_ram[7]),
	.prn(vcc));
// synopsys translate_off
defparam \Address_ram[7] .is_wysiwyg = "true";
defparam \Address_ram[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N11
dffeas \Address_ram[8] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Address_ram[8]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Address_ram[16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Address_ram[8]),
	.prn(vcc));
// synopsys translate_off
defparam \Address_ram[8] .is_wysiwyg = "true";
defparam \Address_ram[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N13
dffeas \Address_ram[9] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Address_ram[9]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Address_ram[16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Address_ram[9]),
	.prn(vcc));
// synopsys translate_off
defparam \Address_ram[9] .is_wysiwyg = "true";
defparam \Address_ram[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N15
dffeas \Address_ram[10] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Address_ram[10]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Address_ram[16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Address_ram[10]),
	.prn(vcc));
// synopsys translate_off
defparam \Address_ram[10] .is_wysiwyg = "true";
defparam \Address_ram[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N17
dffeas \Address_ram[11] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Address_ram[11]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Address_ram[16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Address_ram[11]),
	.prn(vcc));
// synopsys translate_off
defparam \Address_ram[11] .is_wysiwyg = "true";
defparam \Address_ram[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1803w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 16;
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 4095;
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C79B8B666C1D230ADB4C4852F03CCA5B4C3FE72C5BFFBFE223856538CE2ED5B1956ABE1052FB55AD5B224ED975087C76DC8A71A34802E25F47B43BFF65156FEDF9BE257763CF56E5427DBF3A6846F2D017DDF21D85165240C29AEF9C441C006C8B1001B67880;
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .mem_init1 = 2048'hC1F2A352D6F2D71E05E1611ED7AC53CABFB96EFF6F32CBC0E4DF708D4B6385F2D81135AF82FBEED7D82A4F502FA05893EE85D53975A05E29FF06928DCD515E61502416415D0610597EBDD1E62E924ABC3D638C2D7EC196C1F1B12B66AD0AF6C079FE075C12B0BB33422364CB9FB559DD51AD38C892A0ADC392B086D3BA9D16B14CB16F16D575D4707EAE1015BDC35C1723DA6114CCCB0C5D567E4106B5F7A86F9479F70A335C82D2FB40EFF14651035459DC1690C1BC301915334F25FEF0380C969EEDB53938D08DA24F6C1261473EB31BE715CED531EBB95A8D24E34AF03C0789026F6EDAE6E41416DEF60956E2D0CE821BB540451F3091857CC030087030DB;
defparam \U1|altsyncram_component|auto_generated|ram_block1a232 .mem_init0 = 2048'h20886229BEE70BF05260A684C18FCD4137DD93DFFE19827D708E6D524EBEC190B44ADC21F35FBB7D6AFFE75B4F02230F86EBEB4268E8009FDAC111A9F03F33EB7A1E116BBB27447B6C7CDED5F88F28C427BA373A6C18E69C3894E45B790126F40FE77D20DC3FE9511E007638F8D0C0372A31A586D1C3D22AE3C18A7DD9777DAA50A50899E059AB9A4DD6D2EB41AFED2547DC28EB0DE5C4C8843942E2EB2C07AEEAC66B28C81E33E9E6FE0051680E4AA086D1463440F5A2DDD7B26A33A4A1251385F0CB65BA9ACA75E8DC3D6F0F5FB3D2A00A41271969771A6E915BCE15E46536CF35A95384C7C5BD9DBD4E90F1E103AB6D92A07AE9362C9F4E7FEAA98E6C0896;
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w[3] (
// Equation(s):
// \U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3] = (Address_ram[16] & (!Address_ram[14] & (!Address_ram[13] & !Address_ram[15])))

	.dataa(Address_ram[16]),
	.datab(Address_ram[14]),
	.datac(Address_ram[13]),
	.datad(Address_ram[15]),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w[3] .lut_mask = 16'h0002;
defparam \U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N19
dffeas \Address_ram[12] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Address_ram[12]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Address_ram[16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Address_ram[12]),
	.prn(vcc));
// synopsys translate_off
defparam \Address_ram[12] .is_wysiwyg = "true";
defparam \Address_ram[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y40_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 16;
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .mem_init3 = 2048'hC38A3F091AE7B131AAE577692229BB6C7D71D6524ED016F426E35DF719BA9FBBB981576767DFA124CBBD24E6751E07F0C348AFCA5C08187F51D2CA1D1167BE2268F8CD4DF802CCB21CDE8DBBBA0875475AC0A800D089AA0F8F966D3D99072AEA33EBBC689B95B153CA3728A97C141C4E838B7DC023CC778A883453116B7C12A32F498A2C247247F7EC36ED6EA5F0E610C2885F8A43BBB4F388736DF54D3865641B0F1E1CD2ED43D59737BA5AEB17CE5045FE30ABBB648703971D804C957721D96A3BE84316334304724B8CB8F23E325D72E0E04CAC535E799B50406FEC4D41127446AFD3767C820FA5E511BC9D5F927AE7DB8D71E4B548DB8A9102CE6EC9D34D;
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .mem_init2 = 2048'hC23AC8FFBDB450F310CBEED86F44FDDB60222E600538D973F73C634F4A66D07034C7BA1B3473E121F323726F659B53FD5AFDAA0501DC74D6BDDCD5F5876879FAAD84FE9822CAC409AC27F9080C7F4DBD9DFFC4DBFD5B5ACA5A6F3E9A42585EE2543CEE689644F57EC1C28662E480E367872F6CE804A3D7BFE0972C01A6CDE7ED0165A8508F8C1718038E36393ABD11D26E62C873BFAF53B3D797234BE02C34CCEE2DF675FE7E2550329F9E52D15420BE51ED0A4B34CFAD469E76B23C2E5925AFCFF8BE6F7ED470A680651F6B8A06CE6F823EF3CB29646A60B3A0BEFBB79F4697A239E2109BCC2806D23350327CF5EF0C7F1A7544645222A48586336A8767E75E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .mem_init1 = 2048'h7FED9BCE48F0F422124825C472B79AE84AE2C86015282C959F0277054304C652496E376405E7E1CE9D28E96A5B04E6EB0F4C54575E1B20D64CB6C774CDA4EC9B933117E3748B40C55CDA1504B8DA8046887159FC1E34FC2D848985F41C4DD0EEE46234F6FCFB5938BD36964A294978490FBFD89A0F4C5BC2B5DCF518B0D1DAC4CD8D79935D4E830AEB72FDF40077E4B0122D8F2B1C959853A279560C8BF62708E14FA3A14C43A4673577A8ABAA0F2254E68880C8F7500402F33780EEDB658987A0119EE5EB71736CAB2811F28C8E3EA73C11ACBE7E568E956DCE9DE0CA46CD5DF6626534F4C35D24ED9CD8C310DCA436677F625CE8BA2033B94D7A3886F4E535;
defparam \U1|altsyncram_component|auto_generated|ram_block1a208 .mem_init0 = 2048'h4F7DF082E2399933F971A62FFE73008376ACCE56E5B7396B39F451D21A09F36727C8D3CE719B231F6FC7D4CAA29F8BCB8489465C4B7B2634C166134C8F8133E4D7EDEE99CE7DA5961C4619D4AEAE11EC90EAEA25AAEA6585B0BE8455756F853545739F17F65D74E3083A2405117C6E7BCC0FBA7F9D878B8909B3F1C051FC6B9F9FC2FFFBB081297AAA012294287A0AABC679D1097BD11978866A25463C60BB80315C08477F1CBEBE73F983FC8CFC235B54327718354C49DB79C2A0F930264E83359A72883682FF7D54EFA3B216C3ADDFA17A025C9E52D5CC78D52B583897DF758AD5D4D2E53DB8A125AE2BAD360C6576FDFC0FE40FD488939FA0A040C72CF987;
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N4
cycloneive_lcell_comb \data_r~0 (
// Equation(s):
// \data_r~0_combout  = (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a232~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a208~portadataout )))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.cin(gnd),
	.combout(\data_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_r~0 .lut_mask = 16'h5140;
defparam \data_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N9
dffeas \U1|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(Address_ram[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \U1|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N0
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (\vga|LessThan1~2_combout ) # ((\LessThan0~0_combout ) # (!\vga|Add2~8_combout ))

	.dataa(\vga|LessThan1~2_combout ),
	.datab(\vga|Add2~8_combout ),
	.datac(gnd),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'hFFBB;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N28
cycloneive_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (\always0~1_combout  & ((\vga|LessThan1~2_combout ) # ((\LessThan0~2_combout  & \LessThan0~1_combout ))))

	.dataa(\vga|LessThan1~2_combout ),
	.datab(\always0~1_combout ),
	.datac(\LessThan0~2_combout ),
	.datad(\LessThan0~1_combout ),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'hC888;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N3
dffeas \U1|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(Address_ram[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \U1|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout  = (!Address_ram[16] & (Address_ram[14] & (!Address_ram[13] & !Address_ram[15])))

	.dataa(Address_ram[16]),
	.datab(Address_ram[14]),
	.datac(Address_ram[13]),
	.datad(Address_ram[15]),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0 .lut_mask = 16'h0004;
defparam \U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 16;
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'h7018561F360D2BCED25051D769B35ED22BE65BFEBF6D1C1FBE67E71E13BCD33AD6C6123A53F5542FA08799C7FF52EBC23BF18B955FDBAE219594C67B376DEAE46518E80FF38CD1A0871AC00E7A96EB46616A188F7E17F86EC43D4932BDCB95EE7D84405D3C823DCECED0F4D5E70884350696A05A288595A21916CF211D675B9170B64F93CE5ECA617D4818ABECF8DFF68093F675902C16C963E1F66E4B43F58A09759EB52F7A726BE872991B854BFC8994E117AAE2126EB6788CF3E1882F229053CF998081D471A7E8A2B05D36CEB894AA7E23B54F44833382300372B4A3E0D58A4E8184EDD013575679F33F0061FCDD9F308883F8A5B97C02D81609BD8E7D04;
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'h1BB0F864FE2DDE3805029A0663FCCCF5A938F2610156F0A32C25225B42A45B553C16B0B1E8EDBD041AB288B9F67F48016DDF26260480B7793979882D1FA05708D51BEBF1BDDF0C57DC9186A4EA97B1B35861E1B58D4646993BC59E1682B4B081D807E515A0D1E6B147E1B7D9A33C32173616AE9D1DFCC82D7099D79A1A9480C134D578769525BF79988CABE03DAA0316FD2D63520857AF26E3CB3EC399FAF2F6B5FBB3F23F4D963DF5D5E8D93B857849EDCDE225C2BBCE1D0125F280002F95EC20FF81BC5DF76D4B2688A2865EFDBB314FBA0D1E272AA581A2C385EE952C8B3526C65D1438EF6A6BA9DFC74F96B196AF2D699ACE7BDE4C08C87451EA5C25433B;
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'hA6FF7B7B24897D0FED6DBBD2963F00031FFFE51FF7BB872A938BFB06BEBA19DAA1A3EC413606C3605092729449A7BD119B30A648058F007EF21676E5B6391CE8E24C9F84FB793404E39DDD71536F2B8D282637DE3F24115660FE9F4EDE8E033FE9654D781FF248B625716A77754224A7E75EC5F3B17183A1CD6C33921500B6079E60A82C07A403FFF5819191E6325133FC26CD5A74F8CDD82E733613719B2E848B5044B732AFAA8B8DC9F3734194033FB0E33E5FE7D5F34D0D8B5558C2523A850E2F6B12319DCE240E42825861CAA4B8514FB6F8C6C2037C7184918AFECCEB5B3F4B4FA7E4A9D412B6584E814F88AAF25DE09E6898A562A2A2104D1D500F0066;
defparam \U1|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'h4DBD76355956113EB55B92D0129DC51E5433E0199A8E91D4E778DFBCBD2754F6D2C999C50CE800001CA13AA5A03EE18FFB2A050FC056CEBE06F14A6A8A1E7C57F4F799D6AB9CEDB5D1C0F4AA469FF70E508FB2B3766CE6546FFD8D1047B933EFBD2D15384118B70F7D6DB01D5888E7F6B4A7FEE7F99BEE1F6F52BC77E3A549D3C48CEB48ADD0DEEFCC18117CED33841A25E5794174528C181C603DFF3A414FB4B07DF4ECBBACE2332216485091C3687CFD945C93729085531DF296ACCB118274BE82CC389916977CCE33828C9FC0E46CB480313335F1406EF4EA0E341F28A5A53A49AAF187E5807A5CA8C33C23AE737DD55C180176246E145C6EC1634F80462F;
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout  = (!Address_ram[16] & (Address_ram[14] & (Address_ram[13] & !Address_ram[15])))

	.dataa(Address_ram[16]),
	.datab(Address_ram[14]),
	.datac(Address_ram[13]),
	.datad(Address_ram[15]),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0 .lut_mask = 16'h0040;
defparam \U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 16;
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = 2048'h7F2B9BC1C707F0142CAF3E98F77D1E8A471F9D6FE85BDE07A20B97DFD56D38DC0D272C472380D57264EC8D71083F8ECAE892EDBC6A8601B2AEE28F036DE9DCDFFCA1D167A8A9FF3AD90068AF4B803035B7C2EEF881FF8F6104A1BF979B16B9A6423E94888ACE5957FAE4550AE3F7F77EF90A78BFEC7B7EBF14961DBA03CCFFB7BD91BCFCFE5D3F1CB971543AFB5DFC4F312548F5447CB3361DF4E312111C9A9F80645470FFCEFF2A7A8152E9D3421F495123F070F12FE36B4E3D15D372EB36F130562C5FDFDD273CFB5D9BC67EFEFF9E1C67B2307FD1848FF5EE8452789F5E49B45ABAEA2827C3C9105615EF0AA32885FBECFEDEC1FFFFF92D39EA7439E867ED;
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = 2048'h37FAE8C128888877563D57ED6CB7C0CBD5BC2B53F6A44D73C74F1E00B17EF967A5926D66EEA8F8F17EA3DC189CEE830203A77C9203CD77C58422E0C1B11B934F1A95F6E04FF71DFEAF0710E70BB847796293A641B1F1C63F5314177FC727F752D1BDE29DCA64BC15A49EE6638FFDA41FA14A60491BB934FD0EB2C3328AEFA22BCAEE1E323F1A3CA7288938841701BCFEBCABFE0227EF336EA1D860B18A4BAA99BB2C99D0D8483848F62D9A35223884DCC6022A7188350F662A92FA81471365CDFDD516390C517251DF1F09C4E86122DAF961EE0B76B28DA6935495DD6F0D5F653F45FA9FEF14E98C1E02F48DBE5972BDB35E0EFDBF9777A60766C56618C6AD90;
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'h405B475AF284F026C991F9FFF6C252B0503CDEC367FF927006457D6BBA1CA6C1AE97DBB9FE4C438E3C9F7081645EC36B4FFB989F8904256133AFFBAF7F6E1B081A47FA6E9658DE79B59872AD6363B705A0F64700BA709479B3F5CDA770B558392AD12905097CB48638A7C33071CC2ABBB69FDC9D7E5D0DECDD178873FAAC867FF66EAE3F8B8AADA342C61F38C8091F14956D81D6D6A01F3E57627138CB9641DFA293BEFB70377D7B366E6AADCB2B7DF44CC12843EF5EBB994D0651B038B29DBA0CDB2B9A7BAEE0F58DE9861CCC413E88A7B45A75A7BBF2F9DE29A9B77F64E20EC0C6B89B8F518B5B3448631C8E82116A0267818AF01B549DA78361D1717FF761;
defparam \U1|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'hB32919EE79A4DE0E6F82BE70720EA833FB421543D480658339AA5614F66FDE7FAAB151C543269E6946E51AE63EBE90D7071F71B7C7DC3BDADB2631096FDDB77DC91827DDEF45B9C9F0C4EE465A43BD63F5C48375A31A58AFA3E949C6DEAC095116D5596593160BE9ABBD9E7693F885C8CB47C60EE52F2C8E95F5314A20D90AC2D411185C5A36EE2A41F1ACB60146B557C498D2215AC0B2CD5B549DC0C276958E4181C4A90C0F93EE01CA84D25AF9F61435DFE0AFAD33E72D862C361B7BA869B593F3C5E9A613AFCE834DCAAF321B264BF6DDB3E0B6B09CE443A69ACE84F8E643A6557FA1B93FEA7CB67C5B7DB8F4888FFA4DACEC43B5BDA2E6ABDFD87FB1063A;
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N0
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~2 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~2_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a64~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~2 .lut_mask = 16'hFD75;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout  = (!Address_ram[16] & (!Address_ram[14] & (Address_ram[13] & !Address_ram[15])))

	.dataa(Address_ram[16]),
	.datab(Address_ram[14]),
	.datac(Address_ram[13]),
	.datad(Address_ram[15]),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0 .lut_mask = 16'h0010;
defparam \U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 16;
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'h0F1DFA31FFCB06E5D0185B353877907483EEE9D9A8C4E67E085AE9B1D7C40DA49360449A319CBC5C40860EA29478B622FCB1197857C2B2B7F57C04FB71E9E3A3B351F177B6F98B5204C11AA2FA5CE06CB154D2A1F7C7F60E421FBBA02F8A939CED7EB60AE26D207C5A22B63E47E13DD84A6354CE93C92C4F3F749EEC276FD15AC99101E05E39AE387E249D5969FF4A0FF49F4096F6482B52D4F807A1AD8F82061B2F153EFB59D11E00BC2955B0C8A01627201D14003E129075CEF9D44040FAE094CE8282D4C72BA0B1D637AEEBFF9EA2ACFCB20784E450E25B5C12FA52CCEDBD938C099C98B2CA96640EE6FA5EA5E86F725E0237A089DF951F68A959B7786106;
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'h72EE1571390D7D3873B69E08EBF2F26FAA828BC941B3021623390A91D27D0FD75AEEA2B2CF59D2D1AEE3D9333D748139550232D5A81E021A6E80474A00363BE118AB5072F383EA16920ECA512DB633FFB0DA5B1D6B6CE932D92E3D5C9FF3B58604BEBE8E8B315DA36968E3009F038FAD8A1E377E08FE226B7344222501D4836A7E24CF95509447DEE044D5F43410FB2F76883E4D8B40E95D67FD8259B43583C4F90316E2422C167AE289321A55C2053F1A28B3972F58FFF1504CC35DF7408CBDCBA4339567AEBF3C71714B7C42BBA6C89D64C386B643B072315FCA3726576EC9C68708EAF8F36830BA2D0489B52A2A2B0DCAD5FE887DC783A74964719D780263;
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h54A4A5843409BBF731F76C1241CDFB9EED5B8B32BC640CC741CBA1F8B01BFD143AE17DD8C4E17C289CA2078AB7199D04794F6335F1FCB3311001EE20D3BEBCBFF8E4853DFC3BD644C56D080D7EC863C25A9D291BB099ED4B617DA77DF574624E00D0B7AC6587C45218AE1A567652786EB4ABC7E7ECCFCA860422F780111769400CD65907E7787530F389457DA63E70DA545EFECA361480EB60088634680C4784FB1E9E88FD5F121E4839B39D9AE98864E0AF6934005E727FB5F8C36CDB5DC31C8129DFEC7ED6DF814A528C33FF156D6E9B29372A87F9C27A8E85BD77BE7F23BB94588C9C24659B734C6C54A49CDF10842B270CFEDADF9A6DC9230A8D3275686D;
defparam \U1|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h75CAB1551B2FECCE1733ABA4800C42D238B3E443649622330DC10C90242C4637E08EE8C3FB6E9D4CCCF6046B60ADAB266AED9B797697964A7BEE320905925C1D4F7CCEAD479F42674C8CBE0395AC64E17C676F66FA707C601AD36D8CB36865C6706F842B15147081E03B9B82B889B23A7A365FFC4E39D5C938FF32319B322D3BA3E7606DAF4F5FB172DE925C743461E7926BE68E7BB13CF9923AF7874456FDB4DAF690E7EFD270A863474C4742F20F7471A24DC92D3E81C8F198E3492CB723C6064AFE2422E7118ACC6774313843141E8AC102B297DE26EFC756E163CD35BC96019C0FEFAC903ECC0E4F6A192963521D8E4D7DEEFDD86C68BED9AEF8CB9194A9;
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N6
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w[3] (
// Equation(s):
// \U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3] = (!Address_ram[16] & (!Address_ram[14] & (!Address_ram[13] & !Address_ram[15])))

	.dataa(Address_ram[16]),
	.datab(Address_ram[14]),
	.datac(Address_ram[13]),
	.datad(Address_ram[15]),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w[3] .lut_mask = 16'h0001;
defparam \U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h58462ECA1146FD92C533D32F23855A64C58D274C40EA62FC673B1330EA31AA7413234690F585E950BEC347327B7784344484F9CD430D99B5E31057CD4D60E13AA79F1C0E3E6EEF1EB906C098BFD060DA8E30D220E6756566283984156C9E380725A2C2DE84681C91EB7A58F37087460E77528EEC17274F64766511654D2B54B0AA8D372397BE7928356604B0E49B3817F9FC31BD6040EF82CF61738C3C073F6576A48FB5901D74CCD8DD8BF42CBA4022C3457CB68E99B487074CF91977B471671176B397677444202EFF7F72D83A89A13BD10892031656948278154093C74FE0F8308C33076086B1F44F2FFCD23D22DEB9A4CC48D99B63157FC56A123FFF8443;
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h7DE2A9C4E8081F81043DAD498E4488F721896E1084508CFD530EF7FD196071641E5521D2E4E8D0BEFC60C8556C761F41EA3CA26DC22EFA7FC7DD23B4ECCF3DCA19453820FDAD9CCE48EA25ADE711EC36D086D946AD4EC3E24B7C3098AB77368F0EC63DB5AEC1178E46377162C5D6B3D953EEC435DC73398E18E7D39FAD1F64B209164BE3CE0C2CE4B71CA6E7FC1C8D890CE2F2B08FF892CB86CCB703C10E2E8F4E7B4890940FCC83CFE6C34E2E2C20906702ACE8B34A23431C39A1640679AD9492A7447281C79F2CD6437DE50421313E75729DD16F3CA08EEF79FFB5E4B71C451726CD28E93606B67058D06DF21CECA3A3DFF3E21CCD32C677BB37B329000006;
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'hD5EA814D09957393F183B207485C60EAC65811783C0A4EA7007BE4E81D5536E3961BF72AB1D53F562A786BCDC0E585C9E8E3EC9B779D3061A99997F02F336B4A9AE427D7FDF34AD2774DDE09B23337628753170C0070BA4C0A0F810EAE8137B183CD13685E7269285531D2861C7EC4D8EC467D1F00E3A3380E799C7DE97B0CB2BED6BD169C5DCCA0A5FAF3779CF3CD4E70678D4E7C7EA2CB499D43B2C3FAEF7EAEC9825767FCABBE53DCAAF2BA265870747D017680BB5F5840B0924C9B6697DE8D7100317DA8BF6639A1BF16E33DF3A7486D3DA6B507E9171932BBCBCA27909893F3A90E4E01F0A6F6FEF70A46D4250B15253607B7231A280F3BF7D1CFBF0703;
defparam \U1|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h005B17FF3F1F47ECA57C234A5D2367A9B51546B3181B629B631F2A1E3E13A8571B8C6E733E836A97643ADF14D403446FEE866F8818148C712E13884F7263FC942D866C5CB61FC978F16F3BE943967ABF5C9EDF25D6D23E93BA1ABC3CFF29510F2815E94310136E9C12D64CA45A1EF86EFF2EBCB9E70BC8F94E4B1F7535F63A1406C39F1F763BE64C7B71111E7F6217C17E423152DC5C3CCC00C537375FD30E3936B4A5ED8CDF3091DC39A73EB7AF4C146CE80A897CDB93C75A3F42D8BEBD21759AE9AB0EA1D8D070E30F56CF3EEF5EC187756ADBD3D0DE53F08E7564E8056BB0F02F3CBBB950926B76047AC91E346346CF4265FB785759EC1C9659B9D3D4CFCB;
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N22
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3509w[0]~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3509w[0]~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|altsyncram_component|auto_generated|ram_block1a40~portadataout )) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3509w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3509w[0]~1 .lut_mask = 16'hFBEA;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3509w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout  = (!Address_ram[16] & (Address_ram[14] & (!Address_ram[13] & Address_ram[15])))

	.dataa(Address_ram[16]),
	.datab(Address_ram[14]),
	.datac(Address_ram[13]),
	.datad(Address_ram[15]),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0 .lut_mask = 16'h0400;
defparam \U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 16;
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = 2048'h1384F75EE9DEEF7B9F607961F1B77A581189F1F0F1D5C62538E94BEE7D633286179E6093CC8DAFE92AFD68BF70C15B9C7C2F416125C78618A208E5448D6806C3537E32B760B885963E59F785BA9BD01CAA3BFB21E59FBD9027BFC180C06EC284724C4D103DA888F8127C390F203912F2D4BBFF7BC037E382F6A782A4FB0FD272A9741841C9F4C188BC3882EDF0B654E0C60CBFD9795C4314DC05C5492A8B7CF2C26E17B72DB17433A6120F7E658A7ACB174EF2175672E41FEB3BC77B6442FEECE38CE4D0EF45A3A5EDDED603368E7C5B16EA7CEFF4E1F0554365190C8AFF9898E749A0980D4F5F7AD0A62A88F0940887C4427A77BE320975EFA9FFD62E27C189;
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = 2048'h011ABE02C4C8041A909BE75081353BF814D4236F22DDEC5908715E3ACB82BBB9A2CBF9C2EE37F6994D843CB21D5E43D77C9D93D791CC24A8B577B0E97046E1A84FC5E18FAFA6E3AE3F0CFBA5AAD160BF8F54C7C5A7084569921B18E395426C386AE6BCCB60B25B0E5022124BB8448CD17F7CF0E9BDA0C7CEB9D4A689F07BF0E9A2724CCD14FBCB19FA95DDE9CF345EB140D4FD09DB67D4F22067F87D319D62DF9228D675DF46BE3515146A122B2446E6886FC2C0F9C338EB52BF12491640155308CFC294BBECE42B15A57A49E314727BEA3FFE9ACACEC99227CC6517E2B53FFEFFE553A2368736E0E893BC1ED518C04073FFEA5ADB68178EF31B1DCE05824F2C;
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = 2048'hAD533788C7A226D4C7F55A812F6543F1BA9070DFAD18646903923495A7FFF2396D19AD00689E7B589AC05B70F69EFA15B752E993022ADEE9B6EADF1B9FA3FC8F9673DD5A8ED0D71545EC968A6E0B2DC003DEA474BB1267F8CA612C15AA6CD92D170EC31862482738D8703D646AA5D754C3050D5055576A2C6FD2638F55A6EACBE79A62F6B537A377A087A848128CB75695F7957A039AB91E2CA77500DF10D172F7DB92AF15E03010A6CE2422A97EAD3DFE83D871DA1CB46FE76C1B5026055F3A2BBF3DECA7B1C7D002C35DB01EBDC438C22E33F90DD0EED83E1ADEF5400AD33E1295F911FE1CFC9303CFD24AD493F844EAE7915C876825776E1CC1ECB27FF774;
defparam \U1|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = 2048'h4204CA750D4A8EC80BEFAAADFADFBA13FC8741409F765FA59C02CB44B76CEF650403CFD46BBBECF82D84D9FB5A4F8DFF7A1960EC9BD0B8A0B7575305FF98EEAE4BDC80FA6983ED83DB35061AABFCC2E17C85634AA3B0D4C69EE1BB7EBCD926E34C526BCC4A5B51E4B29DD1DC3CF3955DA98E28842F8CE412282E505E48B8AA47AF0CB1F1BF371F0DA580A4781DCA7499FAACB93700D698F548C5E22C68752A1B88A5974EE764BE833EFABA788FDB6B963D648F6CAB0FF2415C3B03272374773B471CFBC8841AE082D298D783F78C75ADCCD8B4E276218DAA754EAFD92FA38083A7AFFA58D3E09EDD41963B9AF508F7F64469FC5B2954248DAD67B26F4669E2CF;
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout  = (!Address_ram[16] & (Address_ram[14] & (Address_ram[13] & Address_ram[15])))

	.dataa(Address_ram[16]),
	.datab(Address_ram[14]),
	.datac(Address_ram[13]),
	.datad(Address_ram[15]),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0 .lut_mask = 16'h4000;
defparam \U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y66_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 16;
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = 2048'h023319B4ECD197F06698CF5B469ED2DA4A05DEA410D7C9CFC0BBFCED930885E27F6E5979DB929CE961221A7C655B9C0112A5C9352CE9DA135A9C2C52AC770E9F61A82EA041A9A91233828E6DFC9F64AF360826745A86F62B22958738080B203171566CE692FB7E2689ED775150A63A7A6F7FA80ED933A19BDC6669DDEEEF62959DCD1FC59B3EDAC2420DB2CDC8DAE3D6DD876C1E7A45FFFFF9CE74F935DED81C668FF4FBE9CFB590FC6B46126A4AA92CDF28630FA78F5C490474DD22883A6C12BF3F5988EEDB0E1E2D57FC2DD5432A1DEA8DBB2C3AC6CEEFEDED1BF80C11CDDBFF00462EF5F2606853CAE21919F2EF06EC9E7037EBC61DFCCFA3B41768E5BE28;
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = 2048'hE0D96F18B963C37DB462035C9AB75849524256CEF1B25C65C230945A986F60337DA60F2662163D02C051A4EC6065AD2502BA8CD47BF54DF250330E39856D6DC88E08981383A5BF4E70C59ABC0B6C2333AC5D7F7CB68796ECEC63A18C6C7CE90B4AAED3E36EFC9D36DB5DB67454FDAF99A95531F30960B74CC8EB1A89F7704C7A4E0B193B5FF599FF4F2FEB5DFD32BBA6724D6B16816338652AD2C9B9570D4696E799E13065F78FBE09D044C06875C7F9336635D60DC7FC367C98432064D1A11CB95D90DE98A23AD16AA74EF7F3F9DDD96B364EBB22B5E19A33D7B1DCB50389001A103320EF19D0A4A33453381D3896D05A115D07232C5485266B64F065DA75C6;
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = 2048'h03236D67FBC35DFD0E0F40A88F7B0A38527CCA254F8A3D6422F0FB2A5B807A73833252C49DBAFFB81BDCDD311AED775D60031577AA2FB88D6C72D0C33A7C9F0B6C771F6E6150AC8B654731973931FC5875047A1F01593B607ADA33534261530B982746D53659F01ABF5A2E6019F7BBE2972CCC45C309A72BD6BD0D0736AC2675D80CBCD37D7ECEE47EB2178DBAB6E16224637493C867989A0849A6A850C9B095787A39C5AB2954A3A7F27D99AD6A9166304D436CDE4133ECBC699A678FDFFB8541FA4A6054D4EDAC7ED87627F92B3BA2B2A2A2999A2EF3E03AFF6267B417AC92CD5EA45585280990A4FDDAB3644DE8F55E2ED3197E2263BEC0EBDC855603A42E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = 2048'hC6F10E55B4BE52204A7FEB3CD5A242353747C5946570D0C4760D10505EAE4E896AC21245FE801DFF6169A20DFBE5A1D67EF730174E254BFBDE2305347E17A0674324F173F26708957844962179DF19008C875B1205E62792F68DAB1DDA30A642B7D50E3F176C97603938905E7426B1035A84A6194F7B33DFDE3979912506C6F68DD0CDDA34FE5708D08DDB8F1E9F9DEF4B29DCB7DEA8B71BECB0BCEFB44D0F05D185C5CAAB5E029815B8A01F4AC121BE65E99C7D197CF4C841CFE83CB6CCE61BEF61CA807368FADCC7E9A20DEAA9602A242D1A56C4C62F7DB8D0372938E0FE03C83DCAC02DF51D99B11E92031014F7BA4F9837708C0ED2717666DDE3BDD0E913;
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N14
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~0_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a184~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a160~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~0 .lut_mask = 16'hFD75;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout  = (!Address_ram[16] & (!Address_ram[14] & (Address_ram[13] & Address_ram[15])))

	.dataa(Address_ram[16]),
	.datab(Address_ram[14]),
	.datac(Address_ram[13]),
	.datad(Address_ram[15]),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0 .lut_mask = 16'h1000;
defparam \U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 16;
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = 2048'hFCF99DA83B89461562E8BA3C23E74980EB345A5B748090A70C295CB179DEF8380A9015F2424C050FB75F641E41374BF78766568D8F33E4F0F1C4DD1B39C0516073261C079C885160E522C9779C0CBFD56EC37038D38BD6D7A0B685DFD3ABF0BAB83F4BC1D1F276228D4FDA552391DA0F269648DC5728E76B11CDE0BE89D1037B0236D32D2A3207CC6E88C0C8B453E606498AEE460E43AEB0AB9F1DFAADFB13799EA2807850A9CDA03DB8DE55CA2B02A6D34F75BAB45071033EF2A88A018F0743F5B4D167AFC530315279C88E2F0CBE6E1DA1E40A44D56F2ED5BF56C8286947C8DE6FAD9AC7D64B6FCECED2BDDB31E26F71BC7A9C627019CEDD8A7B773D4A24C6;
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = 2048'h6DFBC4E09197106B17FF1BDA24157E697FFA1903E3EE635211744A827000CC209EDFB8C95266FA9CA1367F28CC8DDFF8419458115FFCD85AD300B0D93CC511288C54B4A899AE18F922FE1118DE07A0BA159A6382872D2BF85C327E9AFF5E79BAF0B6726B4C73C6E911FB186935AE7245D385E0D03C613A386D35780F8D7423F6BF4CF077B84F27E8D8323F2D97598E8BC40AE2BBA1E6EE9B1C6248E84EA32DAF1451E585DDBB5B8D3B6D1A2EF83FFF08E6068AD2A863BADA61B1D241508E4DB55BDDECCD0E22611520FDF45D91C60BC967DC5DDA6617C700EE3F58969BDD3286583B1EA506D422038F6DF49999FC696051C0984808C44011DB6EE79D6252A763;
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = 2048'h7EE43CCA932977536D501E585CB64BDE0AD7E599A2F604900F624725C63700A8EA816186AE8C9254375F82E84C9A140920B16BD2F0CDA19305362020C3D2F2E71BD45CE7C2B36C12188A04853772D708F9C7FDBA4BF0094B111E638A09EEC8009849C297289C0873206C6EBA8A5B0589879D974E0457EB2F1F043C69726259114FD7B520287507187DE67278C436C0C62F21E30D806ADC14526A5CE4356D1026A13C7E4FCB9D59775E5C16D7C560A08592090359DF149711249C328C2DD28B530842ECE1F06B08FE964598D7C3005082937AB2103AD785F7E0258CC458EF345C657F82FF3B444B4C8E14C20391B4CB137F0889459672D1BEE43643F9213AE3E1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = 2048'hC3C7F1A8DE3E4C9E0B44D1827B1C11B5A99438C61ABC5998951C17A2D5926E5D143FC643DFE45D2CC8A385847F8BEA1BFEB223221018B19A80DCDEE71CA2F6DEE2AD7F74991256FE2695F3E1CC49DAED9A06C445DF16B52210CE0A286B1A229D5CD359DDC4B61D98663C7C00D413C19DC457463FD95273086EE7609F46D21E6008D795F9ECA7AB0FF93E8798A6937327708424E66BF2FFD7CD11426779CB78D1C0DA400BAA935F6813F5E916EDBDA809B4CB178482D01251859179F1655C20699C3149C3F100271D1BC0678BE84D703591A46806288F61214D0BE1B94523CD11EF2F648453B4DD0F7B04FE13197CBE53BC0BE1BB6BAD6F2002BEE3C6212C62FE;
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout  = (!Address_ram[16] & (!Address_ram[14] & (!Address_ram[13] & Address_ram[15])))

	.dataa(Address_ram[16]),
	.datab(Address_ram[14]),
	.datac(Address_ram[13]),
	.datad(Address_ram[15]),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0 .lut_mask = 16'h0100;
defparam \U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = 2048'h5513D2495603879A3AB1D4DC407F5CF563342C5E002553DF7D3F45D98B6B5708E840F4C6F7C8A989967F4F373CF1AA58ED5F211BB3A43B847376AB564DC54C9712D878C61D35789C6B6FAE61FB5D9826A897F9918F190D7FC4C3B55C075486ECB500883785140B322F96497FD25EF6C8952D670B58209E9DCC9EF880ADA2C76844DD916584151F4E2B6ECD692C05E52B993C5A160089190E12FC1EB25EA9B836CA06E1A1118643AC0D25B704415CD013B33FEBD61FEECBFC83980E87FFB4F521EB46B202AE6A18B45A1F90139CC6D704B93764F49819C61048E42469D656F712229F1DC2D38ED0E627D256E75133E8E8FCF3857136E8B5C3C50F807935557C7A;
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = 2048'h99AADED0523076FD587BA693F277F150BCD5144B766C838DC58EE43FA759A3DA519A5754E4E269CE9D0866F45D7F1AFEC5275CC72CDE19911FE75A11B05CC4188AC01DF8076130EC02200AADFB8B35EEEB3BD20B4E88C5AD4C7865F73F3099E6C3ED8CD7FF6B87DEF28D5519983CBFF692AC2D8F72F98C3E5EA2EDE944D110659815F17DA662EBF82B8AC0C1FA989488409A174122629852ECA87212A06DB7C6E71E6D4342B658C6189689CF780B210DA614AAF189D82E88C1429E5BCDB4444AF636E4BABACCB3AD0C39A1E8F91AEFA53F081A4F268240500F70BED4E4EEF27667CBFFD19C0ACCA3920629FCE12D98B83F03D62729FF2945A77E691C211DE06A;
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = 2048'hD43C2EEBDAEB492FE6F49B7124FC2BFC769451D25E24DA70E83FB969B8660A82C56706F52C70FA5A3EA8A3CB8B83270A795E676D80752178D3B494EF10292558CBC0B5BFABED8FD9E767F16D06F9C1DB5BEBF10E4945643A63409069EFB14E8DF9AB9A1F7BF6123C8149E4EB1E8BB2A8E325CC1C6F28BCC7AF9112609FF50F5930E4FAF87BDB9613F4848006F0409707A34788F7D40A27298C6EE5CA25AF4F3D1FD2FF39C34ABE1CA2E4241AA3FC66229F404AEA5CD69A169EC4EBE15975E555D9DD9ED61B8162FACBE527CE2FFB3D1C58BDCEB1FAFC03941CD35AFFFFE5248CD00A410CFAEEA641EB1DFAAC5F9E15B3F7BFBE406934E49992C695171ED1EBC2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = 2048'hA437D1CD877403A9E8462D4760BAD9ED166A7B00802D8EEE3714FDD69C32F32075499B9744E719D913AE0C7FBF4DBF62F13A73748C251949B05B35B9307525CC4CA3BC7C40707EDD1C9B847092A2BDE4B85D78E4E635855AA366A5A66E270C7C5A305819E1438436DE0B3EBAB3964FE33753BAEFAFF99E6DBF0CF78C4E15D51FD9CAFBADB5C5BDADC6014D8E52F625F006153D0FA4C59C0EFD618C0E9098B0E808A1E4FFBB06AE79E16FDA8F4AF69E251FA9CA06B94E19037C5AFFBDB7D89F9FF4BE5C3A4EAD4BE068DAE130AE1FFE292A3D11BC9DBC4048376A65B7C231D02956D9D4FE81AC8019673FDF571AEE75D20699864BCBDE51578F67D06A4AE70887;
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N20
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3509w[1]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3509w[1]~0_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|altsyncram_component|auto_generated|ram_block1a136~portadataout )) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a112~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3509w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3509w[1]~0 .lut_mask = 16'hFBEA;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3509w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N16
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~0_combout  & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3509w[1]~0_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~0_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3509w[1]~0_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~1 .lut_mask = 16'hECCC;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N6
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~3 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~1_combout ) # ((!\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~2_combout  & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3509w[0]~1_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~2_combout ),
	.datac(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3509w[0]~1_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~1_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~3 .lut_mask = 16'hFF40;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N28
cycloneive_lcell_comb \data_r~1 (
// Equation(s):
// \data_r~1_combout  = (\always0~2_combout  & (\U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~3_combout  & ((\data_r~0_combout ) # (!\U1|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\data_r~0_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\always0~2_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result16w~3_combout ),
	.cin(gnd),
	.combout(\data_r~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_r~1 .lut_mask = 16'hB000;
defparam \data_r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N16
cycloneive_lcell_comb \vga|oRequest~3 (
// Equation(s):
// \vga|oRequest~3_combout  = (\vga|oRequest~4_combout  & \vga|oRequest~2_combout )

	.dataa(gnd),
	.datab(\vga|oRequest~4_combout ),
	.datac(gnd),
	.datad(\vga|oRequest~2_combout ),
	.cin(gnd),
	.combout(\vga|oRequest~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oRequest~3 .lut_mask = 16'hCC00;
defparam \vga|oRequest~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y42_N29
dffeas \data_r[0] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_r~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|oRequest~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_r[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_r[0] .is_wysiwyg = "true";
defparam \data_r[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 17;
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = 2048'hA2164CD450FFF0F6947968E0C8B0FFEB67FFFC7E3D74A242FD478123402F2049B78FA92949BCE88273B9F08EFFFF8EDF7797780C84C8E253411DFF6C0E258E28EACC7D5B4664D5DB9DACB34E318DB125D0A95A4FE7FF8FE7F3D38E67E7F8C04701C16C4755E8D0C87F427BE0EF96BD9A565C8E75137004530A6F94D1FFCCFF966930690DC3CE41ED988C2CF8936EADAF2C2F609687CCD19143B5BD96B9F4C063C599EB8FFFCEFFA769BFB0D7C9F763E5D10009A99AE48FE7701981241EC75AC966B56BDD21C8C11E4F2646EFFFFEFFD6B2FFA573C026C7AFF5CC31C75C4BE8E0C8F7FBED49748723F65C0BADC725AF9ACA83C7DEC1FFFF6474B9AC48860D4780;
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = 2048'h3BC8D0948713AF72EA3165CEC33DB9B29E0382C49EF565FF9D84FE0091FEBF7F7A1C8E760D4F888083E0BB2FF4631DC8A4B360D662A9FF33575EE3C015B7C258A332F6E04FFD5DAC73D8E2171E3FA185677261CD35CBBF46AE3B278DAD64943ED58C06075C77305F8810E6638FFF98587E1C7D11A7C1E1016172E1A38F91508AB6B9B1CD4A8F6EFE7CE781756F3FB49FD142FE0327FDAA971E1C7D2124B3F300E4E037DD936B93A0F37889657A9F6F71FE6E2AD8EAE276F44ABEFA814FA74118031A1BA120218388D7C0B1E54D95343CCDBDB97617DF3E6A2F612535D86F2CAF484FFA9FFEB59081E210F811012983C477C1BAFC9A82EB06D53CD130FD1F60B9;
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'hC4644E471E3D6AE72761FBFFF08DF5B80F2CE263790FE384E1C2113E8824AD2153ECE76E8DEA261A4988766C6EB908BEDA8CFBFFFCB6A8512030E343034F620CF98B98D6F5408317CADECC9180C97F2E08BC4D7FE88EDE5FBE1B507265CAD753EADA33B9F07C4703D7DF7BDFB0F3317E214FC1F4064F26F8FA1442921A0E99F3D66297F4E118263DACC00B31F014E78773E25379D2AA901C8D5D1C590764A45226E3C297AE4A86FB5DBEA52B7DFF87A8E306AC93101DC38F2EEA37F8CF6EA864BFDD8A40F80BE666E715BF981D277059B5F7D6F38B3C0AB0400E3D238067838F220AA1B35F0658F95B9FFB516F9CCD5E601261E47C1B27FD89298274E90A1588;
defparam \U1|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'h4D0E1DD379A72F8FE0055FF3ABAE98F088A0FA76C7303EBE23A54B9DA7E977FBBFB6746ADED8F98B00CA1C433FFFE187889B65FBAB546DB7DF43DD7911B98B45DBDF2652C1A1B5F8EFB473A9FAF0E4C15CCB0527BFFF23D700106D08FF8D7D607AD8B832E42F9DBC9EB1F0CAA8D5B86E13479529F2F07F6ADCFB87863FFE45C3CBC3DCC6DE485C09CB6CE3447BCBB6CD6CD1183DDBAEECFFDA985E8BFF8897EBA13FA2B1F01EA38FCDBE650852D2DBDBA68D99F2F2828FB4C3258BC63DE425F3F5F8D5985E289FF7025BAFB7C21FD6B3EAF5F7AFDA8672D13A8EB501CC85B611BC56323F8FFA6F0D4FF25760443D98B63B43CEB483FBCDC6E2BA551FF8261CFB;
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 17;
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'h36DA753726811F9C01D513D5EBB58C75E3C2F2E046960C277F01F440D3FFD35D02FA6FA729B39E65E02CB6DA6BFC1F0DF65C636ABEF99965A88A1E58CE9CEEC438017C51D38F07C71A78935EA923E57E5B8D862E0E1B5B76EBF8235B0FA8AF4ED00F183CCC7F3BF907D16679C70F0BC51E72E5F9C58D396AD06B2E836353DF01A1528927F9F68372B66A02941C04DB84C090E759E72FDD317E39E96D877B8321580E5E9E04D83857F68C7F2F73F590653659AAA61D0EE7EC69858ADDEFAFC3610E1B9B0C1D13DBE11C1C28148A53ED89388B8FCB47BB75A7792F3FF28C80331E120C72E8CFDF83EB0ED92942030FE88C68E9E74D3F78D79CADDB0746FBFEACBD;
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'h7C2087F3CE0F2D3F9E816F6A43F38CF958ABE3F2E8DF098293069F88C32BD50699ECDC7C1DFA44C69CF4EDC9CE4CD83F0FC01F4846FCCF41F8C84B7A660640A85781B28890928B9BB36F37CF95EA5D07F9A78C4C47C02EA70DC03B686286C0C1391F6707B8654962BA30083692494A062FEECBCBFBFFE5A083945C86559068FE3AF0BB6861B7C341F94EF7D1CF183D505E8D6DFC0DBEE3595FFBD2FAFBFFA05DB3EFC4E0711C6AC062F0176EC385C3711C27991F2AFD049EB4E3D59264968593DFFFFBD8F7BF3B2F2A11C48131F80030703A0DACC72947F99EDFE32CCB5CD26B8F639B82D4C172B7FFFFF80F6F73273164A6F101C830043B8D7CD94C843C0370;
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'h1E9F862B8FE556D44DDFAF184ECDFFFFFF3EF897FF74D93CF5C03281AE1406C7067FFE79007F03F02C164BA0878D83B3D8127E0181CEFFFFFFB8DD0FFFF7D09D02BB1303775785C2001DBE796C6E4F71DC1EC1E1655C8B99B377BC506F45FFFFFEFB3FAEFF0F76C32D7E0E80735FC441075FBE78CB7E07FD39ECF48FF7CEF5F2471337FF73C7FFFFFBF7154019CE6C6ABE3F098013E7CD180F7CE17881FD0EE1787745A65A317F32ADF93BCA8243FFFFFD8FBD38182CB562509B9A80D0CDFF3F0FF00B7841FE2E80FE7E26EC49BEDD51929693FC8FCDFFFFEC66EDCF00348E09F9038CC7DC60182DB5204FF907F72F823963B0CE9CC2FC59C0CAFFFE4C3AFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'h7FE952AD8600D129DA83E0E00E7D3721F7C36FE1DB709D84DB6A5C87B11A4FB7D7EF9AA7C707FFFF6224F428C64888A5DCAE3970823D0081F803EC90EBE07C87035FBECDA103049F027EF877DBEE0C00D02D932451896E23A84D919F418723C1406FFE7063E3378D0BEAD8F10147A3FC912CEF7FE62D3445A7DF39862853DC63E042F5AA2043FFE1007FCC748FE387EA1FFF7E5844B67BA56EB01E7FE5BC4C5EBD09E065F61ED5C3C50870A2903CFBF184A807E78260869305703646FB4B7000C46F33F98501C2D16EC0A9D095FAFD6F37183842300CF3F3C48217C4EFF0A6C7067D77C3672B3BE34D72F3FFFE8C62E0B1D965454CF2EF1B78909EDB81AEBFFB;
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N28
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~2 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~2_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a89~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a65~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~2 .lut_mask = 16'hF7B3;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h2EEDE7C2EFB30704C3F753A042417F8FBFEE3BF533E91D5D4BE8EE6103F3EFCD009F1F3B41B6047CC12FE100E78001C3FD575FFBF85D75C814AA53C7D337D9A8AC654C7D903CA59C3C5FDD3B401B8F7CA097E90147F801EFC15E9FE80755B55B143BF3CDAC8BFAE0C33E5CC7B034F290F85F9708380A83DFAEA7F01C57F0219FC0B97B584544183586CD0CB9D8E655341D4276B1499F4A93FE07C4E22E0009E1E08FE438837E3990F0F5E0936F126D5FEE6C42FF8A1981B92022A3140284D332FFB1A5C31700E0C3CD1FC7B0F3FFE33258E74F201818CEBB7F9161FF182A078B7D08AA3A16C8BB24BB91F6C39E401C908C1E07B0BCFFD2277F299A6AA282E60E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h75F1428411D76D71C5138AEBDC2203B4098DF3F287437E00043E0F51EC7FF6243A7F440DF203BEF2159ECBB454F226119A80EEA97E7893538D8FFB73F7C647E118344773FC03D325784CD3DEA7B383D393BB4A9200BDC36364D3A0DFB42541D3E3B140F1F3C07AA36074E270F003F2CF68ABC0174ED6DB6A399060B1D5FB79B6175F760E33050593C30BBAFA48E098BF56F03F7FF400FA1EE03C2DBCC8997F7D301F437F35DEF20FA773D221BD0285CB2922E4185B69FE4FD094FB7FFC00BEBEC4E6FDD43F2E5EFC8BDCC83A4F1CE5D2854797AAB31BF1C0F337CC3838C7FACA2287FF1DFE2156BC65FF1459AADF7FFEFD75A59AEACF3010A412E5F6F9FFFFE2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'hD2EFE60A3811E0FCD3879B0D7E0DD511E3DA8E742EA0CC882999CB8F93F01159924FD6CD87F804CF0681A68C3861E0FC1F8F980FCE0CD210081B79EB73EF3FA945C7D2259F4A24A00BCCFC818D00E7029A63EE1C3FE114BB1EBE1802080453503B80AA7E0478C3D552F6EE3071F069DA004FED43770FFF83407EF80F1E1B903F1214410018004E3E3D107655A97625B724E402153058202506904342898FF8E383629F0F7E1BE201D33EE3FC7C01FC792FF8100B3F569F742EA64B20BD3B8A01F9F537899F7D20A3D28F8FDC7E111061E02E07DE79018C7C6F40A711933D06F75455B301DE6D1B274E8332FD1B64103A6B1B0F102B18F16220AE0BBF0045D473;
defparam \U1|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'hF239E5674BE146F3C317B2880C4CC24E475803347720A7988A0F147FC4CAF824240FA9FF204F29D7C311BDB3DFB1F9B0ECB3EB5A30FF8E3EA7C3BF5E5E20FB044C77CF8E87E618040C8FFFFF080FC8FEC360E94F8BE4FD7BCE04E5B1D1FB3C0EAD31A1491B27BF687F347C03C0F15C41383F1E03820D59CE07E0FA0350FAB5F00AA329D94367AC4EC3657D40783FBF572DFB190F83F9DE01303B368000DB41BB47E85F21237AA6742E5FF33618A1E0F670236F50283B067CEC64E04FD0F9C20B36033F33A3FE61BC53E00E6E0483F8491C00D8DC193E05FFD6D067EFEA393F77E000FFF050E6C7013E07BF2BAE4463F9B1C80A1840E999E464DCB9675A206874;
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h64C2EDC95AC8BFC365200F3023F26385FD87B81DFF2848FA80FB3CD90BFA23930B7E34A00D887EBFDE2F47B7FA69C701E7E4F7C863723DC4FF93581CF6F9C13E806F04FF2E5E1D3A6490B2F84E4F7EDC36F6F8A4A6E787E56DFF53FC781F7DC76DA3CC807B5188FF4807C00F6FF5F54E6DEA8BEBF61F7F7F82CCFF2C67F260FF2FF348D81E3F7DC80E670B3D1BE2AF9EF9C371035F3F63A88F2B4F8BF6FF3F7F82FD97A262616330E60D84083E3C1EC3CF46B33880E2397FE7C179074E7CC370DBC9CC9CF77C043F86FFFCF26190EF7C25010662CC1F98D1617FBA1F6A01701E1FF17C0F3F808F3EEF3DA0FBEE7D20FF00A6F6AC2A9D7BEE40FA851DC0FFC683;
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h1CFD2E1F0709607F03FC7C37BEBC777E47C26DF76BB082FE3C06FFFC028EEE7E201A47DDF3EF01C6F3FC0F0F9E5B403F49FC7E13D376F7BE0FDD208C42CE82147CC45FF8A02F834F16F063F2FFFC1746DC781E5F1FB4001DC8CC7F869F8EFF4E3EE6029CC2C60890BF375EF20A0418279C0F23FADFFB42C6F7181C18869BC44DC7F436DF9CC0DCC677270117F3D10380DDE8ABF988DB1EB2090FF0FCF919CCA27F440B1F8232301C47E5BE5E1EC0DC502610231FB1C101D7CD3B6FFEC01A32069F24438CF9166C33F67C2F7E18320105CF007FC03EC05C40801C2B7D85B41DF6EF24F5DDE9EC38387F99C081000E0F33A7E0247C99EE03C1CF004F82783FFCC1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'hF73878CD839207E80F2589FE6FA0F8F0F9809080DC1D8F37FFC426141F9E07F88E004F1A4FC3C39222BFB9C1CFC2878417DD5E9A982FC0F1B6019000EF158C72E5C03F00FF7CCBCE0F1AFE180C30CB828097E3800F40B38801C0BEFFD10E67419CCD00107F158E3240F1DD211F70C1E69C81841C3E205FC0019ACC2007608FC001033DEFEC61AF40D8EE0007FC144E7280A78970797083E83C22BA9CBFBD13CC870FF22039E4ABCCC8A03FBF6BC637D0486D8007FC1CDE6580FC98729A7018DC9F0FF819038100FE0740E9681A830CD854FCB76F466805E13E03820BFA0F1EE3149F96F0003B80650D01FEF809C584FB0242E4E81AFF649012C8FDFE0EF001FD;
defparam \U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h3E67080FFF0F86972003DCB2111A416D0F0B7E60C1D881FF60FFFDC0019076A1027D1C5CDCFC69687E22C0073C1F8656EAF693F01039CC3D1F0FF83F81A003782C7FCB42421031B0009F232F4DEA78405F1BC0273D03DC22B7FA0FC0F03278331F0BF83D03C00170020FCAA3263000B603E1ADBFB86BF8064E8B00B7FC01DC673B3308E17830D8CF450F10FE00F808FDE25DF97383F3C0200F44BA4663E3FE0606C5823FFC20DCE2E3D928C039968FDF478719F903F80CBFFA805B7BC13DC14896E03D0F22E32F700230211FC8107DE3A07D90FFEBC151DCC9870CF314FD840FFF8ECF7D00F16344D2E8624EDE460CF6007D191AF909BACE00FBA9BFEBE15032;
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N30
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3609w[0]~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3609w[0]~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|altsyncram_component|auto_generated|ram_block1a41~portadataout )) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a17~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3609w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3609w[0]~1 .lut_mask = 16'hFDEC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3609w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 17;
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = 2048'h468357C3FA32E528D0314E464AE2AF259FE4BEF9C5701650E189CDDE274CFA2BBFF1DFEFFC86BAC4CC2EE6175A218F18A5A43A1045E16CFC26DC84A912AF452F617C92E513177C6373FF9EFFFF264A446038983B2D76E7E8F720752FE222AED86CE5F019F763B8C1B1427F18D0056B879FDFB81ED8B4F68DD8E0CA23402BBF279CD3EA22CB69423BBD08491FD0691386FE5C07909450C483FF3EF298026D2626B90E9A99CC5D8EAA7303D5548D5C3B12DE0F04AF2D34DD9D3384BEE7063E31EABF7EC602116DF4033A93CBF164378F7DF05AB09EDAA81B0AA619AF36E293DAA9B64F85C4326D27F4F3C2C180FD552A459AFD4A614C76B247AB83CD97DE360A21;
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = 2048'h70B9362AA1F2BAE157A28EBE1682B3F773FEC9B03402620D24E5C374E4277AE43D368DE3465D921047917E5646FB012B715171F8033EE9FE713C0DF667E5BA39518A424CA11B716BB10766E32FF85FA7945AB46B395E13C6382EC8CDD530E10F78AC0BFF6E75CDE0CEB6342027DA6953D3D009308C8141B76A7DF668D54B70C48D90A29D1281D5FF7C40187F3FAC6F70BB41FA3404663499140E492AE381AA469BF226F8235B83547A24320F5E3B69F9F001CC08C148F94505D9672517C286D8DB62BC66A33B43596C7A53C6548F74EB50FF69CC24A2A518F0404E0269AC9A9FE668638F88FDA93D9DF341C63786EACF2FADB4C33B94301DE65CAAC02F5C2F20;
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = 2048'hF085DA9900785592E0530531EB0360531DCE28A710256F0DAD5D612B10800BBED7EB4DBB88E22564F003F368E43815297DA21EBC64731EF5F096C26EE81D85B8F8DD80096AA2BA3DD177C53731CF9BE6F41AE7FFFA6C9BCAEA4CE0630ECF2FDE8C33D9B3F19787939FFBE6C87D88DDBE8213782D8BFC47D0569AB2FFFA346966353BE74D524E1E7BEAD036739E368C07BD2BAAD8DD934365EAF0FF11C0B358FA7806FFA7EB7B5C3390FB4E9181EF984F9581E754BC2F57108DB02B60E429E6643A8CF2D47EF51816F8E5FFE7F60599CBB19618EF294B9D85833DA1EFA05F428705A47C724C7E80C727200B9B6D45071EC319DE9977AFAFC397538DC133BEC38C;
defparam \U1|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = 2048'hC8E23161E3E5536E0A40863FFC17807127BE66F8520E2007EE037C701D0086D678F9E3CCE269EABB7EF3CF10F64DF2E73F57CE5A4F908B561EEFA20161DE9026EC033273E6FA3A6445C88285EA92D29B4487CC691BDD200CF0ADE0BF74FA5F5F046A4FA5A56F800F8707D01E6E2D3296F32993DC48B983ED158A8E2F3B41E3BE3AADF5BC9C569EF3209CA03C73BC820F4818D0B0D7A49942EF13A5556F90C84A9B1EACE6708670D9E45D57FA87A7DEC97C0EE52FFA94330FC03EC4309382DD50F4957A526A83C93501D23C045ED57C941A802F350416547616313655EE962904C1FCE48020C711C8C727C7F14DCA536F4A091DB683B96EE5B5CFF5CC143DEF81;
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 17;
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = 2048'h80B2A071309D617C81E0460031FE0A736485C696DAC9B73613FFE8B404C5FACA62ABBB76B0FA7A8933E66FF8AB78449F03E0410025A3CB2DCC03ABBE0819E84D098A1CF819CCCCD9F50F9E5A4FD33B2D24E89DB39FE9069F43E0C00003655B511DF9449D162EA1E5DF513A787FBA9A3D01C5C65027F891DC7A47842D042C0C7C87FC86012BFCDF8970735CA8D3746EFBDC1553A8FAC06B8C4BB0A84D084442BC0F809439844608FD878C800F62C29E8BD3FA7CE973520A11751D146407BCEA34617276BCABC87E5A9F0F4901FB12E09D08FE800FE6358DD6822AC16FC4808C36D98B537A083C6C6E59CC302BC5E22691132FF9C3E09CE87781B6001E6D7873D5;
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = 2048'hF6828A55946113D4EEC46B448B743991B57642C920B6FABBCB7C73EB3D6DC23F87B4001EC5CD39C44418DA00F966FE0C3719B5849B423F4B3B77A007A5DA4D82E75741662339AA3E013103BD96225E524A783A8EB1D8E3AAEBF47D3EA74EE381CC1CF10D099721B89349142C5EF1C091011B00E982210504938CDFDA256174C09512E95726770ABA6DC0B9CF1442F9B6E60550A38218EEC30704004D8FE702BA75455D595C1E5A108F40A59532ECBFF2F76265D531BB5C4A1FBA769EAC10EEC337C032348561F5CFDF125A4D6FB284E56B7E8EE640BEC7F4EA3AF080FF4B285160CD523BE37AE912078C001EA9B6C8DF0260D145C6D20B492017EAD4C67E3006;
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = 2048'h50444F2F43E6A5A6C59BE8C5B67A3F01478C8CDF57F866749DE350F8B79570B44B33AC30CF81222349FC018DBFDB5138E74683F94E3F37014FE4C31B144BF0D1BD34EAEC6E2F5AE87E422166E504E3D1F62CEF98F96A27882BC679D21BFB36CFCF00C31ECB58CF511C0CD6D2640944E2CBEE9A5CF8DDB4187B14F728631FD7DE56E8B2D9B1F87F835C80E80EFD3939D7E21F4E3CD215ADFE104F5E10E2416ACC855B926ED3BDA427FE8A4CA9CB7F7BC18283C07F7D419F833D10F4F1B60CB74BDB582A7CD72847877A961B5803A9896C5D4F5FF0D9F11FE0021BDEBF28D2AD100EDCF49152A3B4120CC7174EFEBFC8D9B5F56B455ADA3603B9EA372E93FF9FC7;
defparam \U1|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = 2048'h0707C9740C3F0CBBC00736E86B56B95DA7A75F601C108BC8B0ADBB9073537E16B3FE98EB4FBFF20023E7F87F230471420149500200D32B09F8D954D04B26E327D89BC8B1F875449754FB8060CDFFFD82C3FF5F4E6F7721F6BB0564B823872FDC62FF87E0981DD06BEF4075AEB6AD6EB99D9C6B8CE9FF17E087F7F75EBE1A29AA3DF4588FE60F52B96DB05480E2FE5592261E0881B955D00641201E71907FDD63077E777EB3040D861EA0E9B52FC5AADA7BB6248CC880898C6F1F0B46755BFA082BDBB3FB7856FF620EFBF4BE20C940A010BF103DFDAB3CAE4BD9BAF9EC22D75665E7A433D68B0ED153A46A895948F8003C63FC1E7D7B10E9C33E59D11B26FE7D;
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N2
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~0_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a185~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a161~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~0 .lut_mask = 16'hF7B3;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 17;
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = 2048'h0FE20B5987C43421A0CDE2E4F8F75704195B70BC2801FF11FC035C7035BB184A75C9A58B7AB1E6D6BEBE229F2100DF92E116EF17288F0BCF865F5E806D01BE6FF0020E12D927826B209AE65F02709B2EB4EB1F9F6CB23421873E2FF76A5781A03F6EB6201C127023812BC050E7D4AF31C73AF910F97C1E2ED656B33E69E1A0715BAAFB3CDCFFA284C51223353723CE06416AC2410F764DF9504F0398FCB34DB1D3D3111F2260BE5BA07133E24B5EF2AF7065276EC7207A05010284852BBA791E7E1211C714B7131E27C38EFB23895CF556860651ED8098F03B859770BB896503310381856499BBBED76DE69E4FF09F418970768E6F8CDE9C15941F7E79093C31;
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = 2048'h080E880EDA673383F80303C770CD932A5326C6464E47A9B771BD75C7E6FB0C247F1F604B422C7DA275FF0918F7747E00BEC8400537A3147BF6ED6B0BC6D5EE933ABDA069C116D33B7FA8E8AA1AABAD48C73D972AB7A10F003ECC4246DC0CBBB925A99E5764ECD17E887E893BE6205C60E569A2AC435E3E93EAEA0115BF8402097EF3410EBD0C0CB8A16112DC4D2BA575CA2B32FF0EFC4459D0C394480FA389B62B33C4ECEE885BF3FFD2001EFD4139F031D0F7D9AA6D0C7C79E52D73A9D80A77C3AA76E4A1FCC197DB39DC70EEC00BF65B03823ECDC1C55A0EE9A54FB0B76017A94650616688EEB6101059A932C78A116A5B67717FC1C3EEEF91007CCFD7763A;
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = 2048'hAC4816CB433551D734B7CEB95CCAE2B70DBC2511ECDEA40D9C8C1A39F50103DF7F00007C563BFFB2A3622FEB9E91CDF95739363767B0619D71F5F32CE166A8119D167F39F5000FFD9F0AC47C6BDBE96E46701E823F4C7135C8C40E645D17BF246372032862441B6218AD1565FF4006769880C83E064B320DA6EE63B35366A5B82C9E551359F44CDB19A58392994BFB7DF285ED5FFFA01EEFCC09A00F92F3AD5BD8699DB4D17B5B053D3576D34B7CDA08207C3CC36F31AA9CAAD5370E38B08C8CF6018C0F7D99A334417DFC4A9975F8589869F4D5C65DDF528A54807B252366BD05DA15B920EA4C92700B028D42E1F3204A882611EF36FEE48708C6EC82DF4B84;
defparam \U1|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = 2048'hE6F869B3388A91EFF9FF9507E0E41FC2408BC009376AF69239EA93442F7D6B02D5A4DF02C019F0BA4381FF9700AECABD9581A3C7E368BFE54003E000EC33574EF00EF5E1CB4646DCF2F14A86C534C87200B0A2F8BDBCC928203411CD90F825E0000F661A65FFA40BD4389A586FCD93032BFDCB16E1F54DAC505494EE451B2D228F3A638D94B1ACF0010EF80B79A227CCAE3C129073910A6F0AF4D611EB12AA3760F7B39FBD1939D8790461E7943D8FF2003BF813FE175F5CD31D9A5A3EBF45F5D75FEC8735618BC5F8500F784610E734152DAAE7D03FFEC2403BFE46CFD815054A93AF274E94325421B78D9421AFAB9A4FE44821E97497D4FF8F36E7C12C7BE0;
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 17;
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = 2048'h140BDF36DDF93BF7225AD99405365C998032A65D7A5E3B881CC15A4C24DDE2C538AB7BEA06F0B9D19607CECFA5C60AC64ADF45BB274BC5953BC8E4E1832CD842766BBE771379C4D3638BF04E02743FF7836FFE6FC4F2D4C828740D2857D8D5C4478CA3D1DBFCEA2FA6AEC55C9FCF26033808E020A22839EDC07EFF7FA96183F73398AED5E8038CB49202633854907A2C3BE176A196385C8D02D01491A2ADBFC7C1E6FFDF5DC6B9CA832E607E497FBA774FF5FCDA54D9B894DA2BE7DFEE992842DD9E452B422A1B47C1F39F7F387A81E113B38F4357D88E0EE4525C716DDA0AAF6DB86548D006E0C84008409FECFA7B03C3F3877F8BDE8261BCBB35D94C9BD5EA;
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = 2048'hAE44D36EDA4493EC2F360171EBC4B39258EF8A536928FD06238EE73FB686B6DDF0FDDB00E81386DD09B25DC5E39D7CB81BF2BEF993E91096CCFF1C7D2988FB9F06D01DF8AE8A586CAD0E3DE90C581501B1758EFA4A0287A5511720A935354F3AD436C8367963FE1F6A821DF8B69FD08F617C768455E0068F9ADCA379EA26F02F13670AA64209864A1E7049401E109B0F8F801FC04649342E5132FF7AE9C65BF6D755A383E3C709C0EE3FDB8A53CDC95D0B9AED00EC10CE0F06C0FFDA0E78F494BB8B7C45B246D26B529DACEEA5310A66DFDADA1B985DD5FB42852F5077C07F1F00C8FFD03F67D11F817FCDA40B22681B1FDDE606523FF2721417B2E677D25508;
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'hF9E8A36763CD490F19C09B705A4CCEF64EB8479F5E6BF36FA209CFDF6D0BEEAD875F0BA71E895D7D8F24D6E2D275070B9FC2007CB5641C7DCD99DB27B54868898C914A63C3F7020E6421614B6B8EE6C67595DA7498F6783B9E0060FA16A82D271F2B6146F3CE218DF2B22B87312945372F9D78CB9B307E39E4BD5268C3C6704FCED802F78AD46377AEB0781B5E091E9C23A000B5B14D4AAB2BBF69BF18044983BD1BF4E19F770E9EDED81816F4CB0563F135C0841C15D568CA061AE2739764BEC6B6B191795918BF1599C4ED8BFF4D9E59423037C2ACE3C613EAFEAACFF3A3C7EA053A6E7FD1D1A4EA7DC7A95101702CBB77C05E0D265A1F9863628FDE827609;
defparam \U1|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'h380BF2A49BB4A8AB6E2D283EE7A71FF97AFF0FCD3985815FDEF9CA2C98347C3FFC26660F412DF99B6FD9E636AAC559C2C13DEFBB6BA06E4B34158ACCA076DBBBD0FCEFF649FC711E5CA47B907E4C7583E2287B3CEC20488E29B36F0BD25BF8C5C2E3C3AB07A301167E779089F27C70027F2341E00CE65F684BD850251313C3090FC32D6214A732D1B2C549B4269C5BF00A8BD1EDF1FE3DEF1C0123E1998B5B5DAB6A82819D7FC161F40BD51A7EEB0AFB42B820F91A2439F3B78BA195C9D31FEF7CBF63CDF7AFE6358BC042CB02C6BBF92C90086B16F2335743B1F8C9040FF0A7B0CB6A30B833CF697F3FFD6D2DF97C4E70AE4B2FD039221E8F1BD4E226D0B88C;
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N16
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3609w[1]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3609w[1]~0_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|altsyncram_component|auto_generated|ram_block1a137~portadataout )) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a113~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3609w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3609w[1]~0 .lut_mask = 16'hFDEC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3609w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N12
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~0_combout  & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3609w[1]~0_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~0_combout ),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3609w[1]~0_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~1 .lut_mask = 16'hF8F0;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N18
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~3 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~1_combout ) # ((!\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~2_combout  & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3609w[0]~1_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~2_combout ),
	.datac(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3609w[0]~1_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~1_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~3 .lut_mask = 16'hFF40;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 17;
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .mem_init3 = 2048'hE0D09F1A38283B1B625E10AF626714F64233E1EF003234BD83D951B1EC6FA873EAC3BF598F7B04B1347523A92C51CDE1A3438C7934D1A085BE3FB5CD3EE7625C496F081B55CF40C3BDFCB842A94E6DA752A8BFA26EE2E2A0B855CBC6E2DC2B23F51E71E8007F07E0E461326F161EC591BB579F5857D48CDDAB322972FFFE87CBAB68AEEBDFFC3CD0674B166E43CB5965F6E033155908FB258A2B00991BF0DE486422F373EAFDFE726A9B70F1582D9B78C48EFB234D50EA15ED80CBBA36293B28371FD47F76DBFDE9A59153A2329D5651CA454B4B347CC720A16E0B341F44345DEDEDDBE69B797B20B7DD972E01B9627C70CAE6F29F299DE825EA012B68F34176;
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .mem_init2 = 2048'h3C20D8F404419845BC06A1AD3ED4F9B4BB7161A2444CB04C64EA2F735A61CDD4D5FE061714FBA3621CC369049A59F6F04FD87B0DEB57E21D6F94842AB9F820CDD5A844220242FAA9B5C82A39BA5D3C21FFD94904021DEC92E60B1D96115921AD78490CB509666C9B4A74999AF79C0DF930AE27E8AC133431F82F00FE3A91C731EE5EA23C85E10B390B18FD2EAD0D4132279A294D70845F11D7E9E2EB60779B6889DFEFE2E45C9AA24928CAF87536DE56396D8D871D0B25DD6E6C86EDE6FD99656EC79CC020DBE7837FDF1F8880340EEA32B3D5E88DFA619379BAD427FA725850897E76CE2DD49773ADED5D859F8C34599F9A11B8753BF53FB51FA6FB12E57E2D;
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .mem_init1 = 2048'h125E3EC6D239BD03052F53A34144B71460557DD54263853DFFA408DE818E5C24A5438C76DB39CDFB45D89B2BE0628A630AF6CCF0AC2D768D58C18A6E073F544DFFFE0931DFB81BCF6C4047DBD5454B225B385E36FCEB3D8441BB88E52A7D1CCF894D8E9645587CA6FDF739B0EF4C35E879F1BCE8BFCB7AC677E5A73AF823949B54FD31CE723AA278E36086509FCED424FFE7F0F03C4A3C28BE746290F759941859FFFFA4D4B31D9E83CE6BF12791556C2A71DE3A82940585FFF6FFF11937350D24431C05AED0E9F5095FA125FF0049365AECBCBF59C1C098D7789DDEA091718FFE72673F0033F237B67064ECB686882185D7DECBF9E17137A914B69D35A5DBF4;
defparam \U1|altsyncram_component|auto_generated|ram_block1a209 .mem_init0 = 2048'h3EC73E782FA366D2F971A62F01F419028ACC97BD68E590451D51CE472B4069024AD5AE9F595530CE171BD2AE8F80F8678001060C781719877F1C0162BB11EB40B72A7D43FD887B0EA3BA6852CCF6339AA9E42B163FEB59148000440457FE970BEB5F441C1EDEE6664FCDCAA3C31E07E7DFFA6ED1E9F5270CD2625AEBE351A7208000000031152389D73FCF82EEEF75AA0EA22EA03DB0E0D8E38A72693D4900CB9B9781E39075674F0C0A7F0300A80F1FA2D8DBEAADA945A1BE04F3806768B1B1F1F8F675164E96A5ACA5A89E50545D3B7E87FFE3003912CC260ED0100463DB3E016FE050A90432B1F7C9B265743337B108040A57A72CF1165FDFFFDFF8D14E44;
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N8
cycloneive_lcell_comb \data_r~2 (
// Equation(s):
// \data_r~2_combout  = (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a233 )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a209~portadataout )))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|ram_block1a233 ),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.cin(gnd),
	.combout(\data_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_r~2 .lut_mask = 16'h0D08;
defparam \data_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N4
cycloneive_lcell_comb \data_r~3 (
// Equation(s):
// \data_r~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~3_combout  & (\always0~2_combout  & ((\data_r~2_combout ) # (!\U1|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\U1|altsyncram_component|auto_generated|mux2|muxlut_result17w~3_combout ),
	.datac(\data_r~2_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\data_r~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_r~3 .lut_mask = 16'hC400;
defparam \data_r~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N5
dffeas \data_r[1] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_r~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|oRequest~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_r[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_r[1] .is_wysiwyg = "true";
defparam \data_r[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1803w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 18;
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 4095;
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005A968153A287EF3C30F0C0C0405411555A6955996A8F25100E8C6F3054ADA246F0305B3716E6A48EE7AA47EBB7E9CE73EABA31875761616FC3C0FD047E8789330AE9061F4596555006A9BE3DD08944E6EC2EDCA9E5C8E3000C000000115515556A5AAAAAAA5EE;
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .mem_init1 = 2048'h0D4F7D2724FFB9D4553302AC882455DE78ABEAA684E85DF21A9060FEB8C0257205FC6977F1BE48C6C33B53E55C8A6A6AA656BFEC37975B8A62DCFABEB8262773004000050150555141556AAAA6C3EE08792AEEEFFC0DFA5BFAC002FD9EA67F35AF0A5AFA2CE7E2F495F13CF3E281055CD87B7377FE095019967668F85886AEAFBBAFFF000B83608E5FCD99FEE3056FDE03000041111051515555AAAAAAAF9426F40A72E5E053EE1CD395034B29E8B100A2A7DFC1EC3039C727562A55BFB4E90259DA7884F72C56FF792AAE3D5C86AFF3FFF000100F93634FF515D9FAE0B1BCCE105450001555155555655AAAAAA9C36927B186F28DAC1ACEB0D5591697A699D6;
defparam \U1|altsyncram_component|auto_generated|ram_block1a234 .mem_init0 = 2048'h443FEB8C80594EC62858EE80D6D8C3DAF6154A210056C5465C00034D68868014F00016951352A34B44DB694BD543F2EE1410501455565555556AAAAAAFE9170909E0020938AADEABEE09559A9CAE90422D7EA03AC27E546DC13B39F69C0D8889E75C98991495DA4F66AA55D31C8BC54440455AA5615673558D548A809A2174CE5504515515555555656AAAAAFFE38458938825A8D031BBA51F56A9F3732A8BE000BFE84B3740DAB040F9305D6B599230D3683364EE920386AAAFAA789C8B0599155A69AA5C92704A49CEFE44A8B31BC3555555555555555556AAAABAFFA43DD54245F638D6156B805C56B6F17F4FD3842E33E366CC162B72D42499E3AB4FC7D8;
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 18;
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .mem_init3 = 2048'h708A3BE7F8E647F5E20017CE8D6EFCF07FC13FFF000DE990A5D3F98BF84E6F9F4CBE169B0F98995E28E522240222106E1C3C311C7E25131AFFF7FFDD30190F69385B2DB476769187D63820AD7220221326BD195F3F69201F7FAFA6E5C967A8ADF7FFFFE80003761CB93E50AE3BF889959081444AF24A70406CE362B0FFFA786BBF69920501419D69677FFF6E0007C1827D48BF92D02EE9F1C39B5E39D8E29CBD2D58CC0402ED51E90083339756B3FF6745FEFB23008FE039C83940CD8AA162963BFEF3B2F26077519B3BBB37CD1E8D23843898ED25E737CB817E4B2000BF07FBF03173CC11D8F13EBFD6FC425FA3EF8E2D204C237FC0CCFEB11021AD82FA7ACB;
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .mem_init2 = 2048'h0020D8F003FF73134CA32237045EEA7727590EAF3D0AE2888A3D2BDF5B7874C4970022B42996E1BE001B780007E74BD00ABB2B79293BB9E7A7D77E8F778DB332169552E4010CE52607F66583AA384ECB000140001FE52AEBD3E571E50709F037B844552B7815608D56BE3D131AEA1467E0A1F3F292A290F607D800005E9DAABC70B046E188C28B5F230DDBC45A5AC294C9D9CB637CF6CC2BE8AFF08F0C830B3377F800001DD77DFBB9D123F26B9663A521D7092EFC403FBC2FE47A1466FC4259511FFFC4333B5EB3FFF8E0F779BD0720614021EBA5A6BAEC80948710E69570B014DEE0B1C0D92469EF998733C8D36C5DFFFDEEFF8C5710560804F88428B33C37;
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .mem_init1 = 2048'h98FF01AFDFD55AA963803D5E8C5079A24FA1D8779726BB4DFFE7FFDF7FA3586370BAEF2B1CF7200D57B174F688241F7B99C244FE01163B2B1F40383953E3D139FFFFFFFEDF90A7D0E49FB0C35CA13DE29C3AC4D225FCBD677D227CF5D11DE0F98E871D22B46F28C1FDF7FFFFEF3DA22D655F34631F6D618FA7B8DB5A4E6CD4BC9197A4077FDF0009EB9F102B595985A7FFE7FFFF3C3B66AEF2EF22C0AADDA51F96604EBE97F1ADCD8E87D734D0290DA333F8A3D34DD16FF4FFF6FFFF190C8BD4E18D35E112CC7DC0BFD8A31ED9645E50564E790E1EA13D334771B94BDA968EA8FE72673F0009B83073C92CC6AA55E5A362E0408DAB1EF89B56163597B32DC3E7;
defparam \U1|altsyncram_component|auto_generated|ram_block1a210 .mem_init0 = 2048'h1643D35FA8A5029CF971A62F000F1013F6651871CD6B6EBCF5612ECA027EB4A48FA1FBEB6FA01823B2EFD491098D72288001060C78FCCA9C1EB7C868A509247C405F1A9CEDE6D9B10961C57C0514DC3334C00DAC3C83B5CB8000040474FB04DAF5DCCB2010460BD3E262647F4906F3734464FEFF845B14E640BC7BC3757A0D498000000030761933F53BFEBB9C069AF4E0D4A77253814D1E04C6CF37C4CF3CE7137C06FD03679CA80008000000994850E531865911DA5DE8B963F49829E16C4DDFFD1C8FF7C4193DFC4548D5977EBBED00000000000A8818283E0CFF7760F03BCB212918D2E1416057C87D3947D6381013F1F17C4D0C9D2420000020000BDC94;
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \data_r~4 (
// Equation(s):
// \data_r~4_combout  = (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a234~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a210~portadataout )))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.cin(gnd),
	.combout(\data_r~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_r~4 .lut_mask = 16'h3120;
defparam \data_r~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 18;
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = 2048'h16FAAA40348D9F80801FBFFFCFD8EDF97DC1401C9D21991FFED17373FBFE625532BA2C20707BD0CDD8E71518DE9DBF60001FBEFFDB1601B72D003D1E43FF8A576B994A77FFF358129FBC5F5E1AB89D883201E8088AAAFF60001F3FFFFEBF2C16BAE6DDD0BB0BE142228EFCE7FFC7A93A97046D900BDB82658CC4D68C7363FF80800BFFFED74F7D0C67222928802444474C14F747FBBC2D99DBF815808DB4970CFE3EA8810A9FFFC1807FFFF09F2BB9E33DAB3D9ADE9D56E76FE04C5F07FC936D4B7F5645196AEF2EEDA524410C97FFE1011FFFF01031B17284F2175A8C4C544129B9D8460FFC21C29401356B2C67A0A080B8A8769A7FF788805FFFE185E44546;
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = 2048'h2C0C58B241108FE0069899FC8CF46DA2B3CC15633093A12801FB504DED2FFDC0807FFFE123845AA12AA98CEA4DFFDC72CFAEE4BC9CC610C0D4C6E54DA3A0E85D65B49E0F379FDDC100FFFC427EE01F4E1289FC6033C4CF7D97B69C9EB8CE7E7560E8EBDBA6E8D315F9C7B6477537FF6E00E7FF167E0A832B81EA227FCA59E4ABFA5D18BF39FF1851B835ED2E0A0F564FBF9C30CD283FFF3C00FBFFB27E5C59905C8F235CBF8ED55884B790AF3DEC10C3C308F4060DC72C262179307E9EFFFF3C003FFDCB7D56B16444E7BB1EC09DE5B9F09FACBECF7E4AD267B976A950EDDB3BDF421F40DA7FFFFF007FFFE17B22C5C07DAE3DF8D13BBD23036BA99CC7FEA09D;
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = 2048'hC901F2F393E176A78B2B4BF4EE7FFFFE007FFF20F079AA7F88DFCDBA3C2BCD60AC7DE270CF80B47AC4A58D0C4E20B97395B19C73803FFFFE001F3CE4958275C80D045FFEB3B04D5813006F7EEB003AFB1F71FDDC7B786CCF638EF1D93BFFFFF000FF3CE1CC71EB467750518ADADB27A157D0869CFFDC2043764C634C2C260E42F818795CD9FFFFFC037F17F1FEE92703E6A7674F7139E932A348C270FFC0567A98CC5A498C99886C5C89F771017FFFFE817C3F80FAD46D682A8AD1D76F0F35301CA3147CE3D857BF0AB259187D950DC23BD31B63D1F1FFFF01E42100EEF619F71C159846876E82D1454CCECEE77F4CAB1A8464CC183BDB8D1D86FDAB2BFFFFF8;
defparam \U1|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = 2048'h00F8378BE50DE3CFFC108F012DF512D9A57C28E0E330FD26CBC4A87C52F3EBCBAA05FB7453BFFEFF20180780FA025E45C5581DB761271823C669407087FE130B425DB67BCB221FC88B0BC10F51FFFFFFC00080B1F2EEE1F0E42F7469AC7758C6F8691360E6DF9AE37AFFDE269D8B885D497A5D14D1FFF7FF800008A1F266C7B303BD5984B2EE95CCA62A0C60FF3FE32E3E2E5295412DA102AEEC26E8607FFFFC00000881FFFFC19D59C55176D7083299BBEE1C6CF7C1D0ADE276362AC0A4FF22EEC83497E05EFFFD01040B41EF88F19E75EF4731D65A1C793833187993E2BB8A6436F432F252E4307693AF5A6148FFFF039C03E1EB3B9539D68E184D0ECDC8F9;
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 18;
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = 2048'h8FAEF374AADCCEDE9D000FF17A185618108AB8E1F78619B91A50F750A0726AEC000020000071BCA5B3EE776D820774B4AD14681B54DB29665A17AC1133CE87E998321351E276AE7C8C006100008FCDBB35EF635B6C3735909E8DE5F5B18A252ED697F601328B43CFC7E39FBF23B99FFC008047E127865E495C81C6BA45B2718A81ED68C1842F1391B287F007E2DD8B859829C29592857AFC00C10F67FE616A6B685B909EDC72394CBA40EDB552BEF089E3AF554E8E967601AA536177C86785FD40813FFDFE17039835DE115AD1B5B42A653E93A4C4A473C4E7C21907DF9854F5FE03C32A882A6DFF0C3D3FFFFF480A9EDB763A87F9F1511138A5C92ED4EA497A;
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = 2048'h3DA800908BDF4F7E7C53359F2F894FFF8C013FFFF726BE19980E53B997AB8C0DE3A08E93100618B95ADCCEB020C6D98D4C89F9D50B2F29FE8EC3FFFFE747774E96756C5392963C6B49A635892C26E2120DE03CFDCD21540ED9C761055FA5910F8753FBFFEE767CC550147E66F05A98A2FEA18F4203A6402301FF7F0EF6E4E880AE92A8AB028681FF83FFF87FFF1CFF606C61FFFB87ECF5238C335187947E952428676443EB7C1A2862078FD1F12961F90FFFFC00C14A04226A4E95CAB3EDD1924FCDF81B0C9487A5F24262F6F00FC0FEBC31E8D4D5D829180FBFFE00E1069FE936F92818FDE5CFF5837ECEF6E2BD791F69A5290BBCE47E3EE9C3B52BEE030100;
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = 2048'h0FFFF8FF017E3217DD3B5B84198E2CDA0347E553DEE777959CB8538CCFB674333FDBE870E0D422000FFFF06002FEFA46670B2552A1A065C6D31889C1CF21E04B3F0E66F89ADD386D0D43CBA86540E0000BFFE00006EFD42B30443CEC9B84CB32B25DEC90871D61B2C4BCD47EEBCD0E052606FA50DB7D5800A97F8000072CAEF1AEE6BB12B82C52D0944EE2407CE449E29035E72625CEF303F737ADBCB9C7A70087FE0018173DF14CF9B8BD5E784F6F4EFEBBD9D3803C170FD0F7661E39D9433B791960696578E7E007FC00180138B54C6895AC47F13EC7A364D6410E5FADE1CFAD8F6C97429A313DABA7B6BDB2DF7FE03F18206681B1620A8ABF4A466AE1986F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = 2048'hDD59BB607FFDF2F0479C363E5D6A256F238D67CCB08BFFF81E00838FE3EC5C90FD1BC93D2E62925377357950EE05085352E4271970AA6C61FAFC06EC6EEEFFD81F000F8C1A8389B75DF3355FB7749E3EF0BE41C71E1DF353AC4B2A31C384BF1CF352AB508278FFF07F002FE19C988D5C8C553E276D18564D4CC0219F4081CCC3EDEFA6ED410307BFE6AC546D1B51FFF0C8072F4F300C76A2ED8EF339A34CA8DD7ED5DB9E0000C374CD3E1D0E0B0878EF9B3021B2B3EDCFF0C0013FCF73D8A78BF39DFF6E7A0DE67BD067CF7C0102810FCE4E9C1A3824986621EC1346192CDFF8C0033F7FDF02B0FD047565CC5C5D3F3D655DF7717FC6826B856E5053D01A7FC5;
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~0_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a186~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a162~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~0 .lut_mask = 16'hFB73;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 18;
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = 2048'hEEEA3979C03CE0243CB2753CAA29FA52A43799E73001FFFE03FCA3CFA390EDDC1E45BE71117652253FEA117FFEF077C3071ED1CA006D90C29D0F90E70001FF900FFDF3ED83B7ABDDC22B2F539258C89A4E71E87F417AB15B940E9E19AE1F1EA4085FC5E5581277DC7EF43FAF9BD540D83F5D4C6AF109F77E225F107E5808E25A0B1D3AE74FBF2CD75B3896B97003CFF9BEF53DBF8F3136DC4FDCA55B86F0FAB804DD707C5A1AA7E9BD872483D13D843F89256DBEB0007BF8FFFD7F7F9F98DC5C75C99B1ECCA10B381D8BA97D4B7C97B6DF7A0B66EE910E1E398180A08C0967FCFFFC7E7FCF58D7ECE41357BA8F4E71ECCED5914B3F300938A0499CA69EFA5117;
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = 2048'hA400E7D4DC0733FCFFFCFC3F7EBCE21A6D76A3E6163B7ED910ACF04F7D12ED4A29467C12C41D5268AC00D8D8F8047FFFFFFFBFFDEFD188134B0322D518B7150803AC63E90CE6C2662E4F74A94B869EFAD9C02742B8210FFFFFFFBDFE1E4CE5CB1073D6A889A47C9024AE47F3F060A4B1F479746AA07A86F2DFE0BCB1B00403FFFFFFBEFE2CC5AB3F9A03835518F7DB03C87B617FCAA8627AB27D736DE0A6125B8DFCDDB1F0485BFFFFFFFFFEBD3A259AF21042FF8AAAFA726F0D60F39CB0A1D20AA9A9532703C2A2CD7036C1F0000BFF7FFFFFFE9CC1F8F1776C4BFB4C102E226B2E51E62F70FC4FC1C4E36B4A18495076125D017001C3FFFFFFFFFC000BCEC7;
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = 2048'h3A82EDFDF5DD8B748F7C41FA57405D9C7B5593082E305F88A60A54C1F8C103FFFFFFFFFC0DDAA8660652334EDADB7CA5CAEA81F592533C12AE42431F9E00322B25176BC1F8C00FFF9FF5FBFC3C1FC5B6C7A1BB2557DE4B433DD301FF93CF24CEEB1AE55DB65DC43FEA809DC1F08007FF9F7FFFFE2053993C6F72574EAE012DC9BC31CBF1FDB62D6ABE900E9DE2A305B6AD1D35E1F0201FFFDFF7FFFF1B27469D77369311E933DE5AAC930953BA1DC6CE00C1A80BCB7321516729B3F030308FFFFFFF73FFE49C1871BF36B11BFFD9BC8911570FF6D8732BE78C4AA3910421EA26645D67C13C004FFFFFFFFDFFC4E7B085D611C208DE067CF2993B3FEC4C2E6B46;
defparam \U1|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = 2048'h70C90C156E05E53F5E8995FBFC041FFFFF7FFFFFBF37BDA8806C0C5758E13B030AAB3F013EEE223E1300F335EB1AB0D922C813FBFC80BFFFFFFFFFFFF7BEE9409B3DF73B5C964299BA8DBB8156CC4072104D25C0E8E88E92885331F1FC1827FFFFFF7FE7FFEEA480F1D869F6D828A932115DBB1EA83BEBAA04A54EABEF1E6D7BA064F3F1F831AFFFFEFEFFF774C157AA6BA3378C4C32275E2A7CB218BCBB186C96DB6B18FAFDB73FCF4D39FBF83D8FFFFFFBFFFFF04FB03CAE3765FAE06F2733433C199ABBF14BB7CE9404101092CD7A331CE8FBFC3FFFFFBFFBFFFFDAEB15779C0B71E970681638276C5D938F1F0D362DBFE673ED02FB35CADCE8FBFD2C7BFF;
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 18;
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = 2048'hEBFBDFFFDCE418209BF4C32A5B80718772EE1E52187A0805EC1AB6433169FC1BDF326FF0F8C0B9DE69FFCFFFB7C1B97F9A6AA54AFFFE3882FA26DEF9F67CB6F47A682FECCD7AC61E82545C70FC443FF87CFFFFFFCE848517F637E5487BA79F36CF62DFF0D80AA45172A7198924510943576BC83CFC103FF23FFEFFFFA4D513EF98521586716056CDFBA11F3AB231802C48E01A0719F39C626C324DACFC91BFF83FE6FFFF4E13D5248214AD6BE21EA5A0ADB587DF485FE2C52ADFFE0141D85092E8EF60FCFC121BF83FF39F7F2EA6297ECC76FC323A5556A480D9C37DED2BDA8A2C86B2D1143A3886A57B9D78FE027BFC3FF3877F387FE4853927103715B7E02E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = 2048'h94D9157E5964197C62457F60C516A92422AEF1FC7E10FFF8FF8EE73F3435CE93E626DC36D28B2CC58889A3F4C2D9399B817845437FF0F26D09416C7E3E30FFE0FED01DF886683ADACA952FFB8EF9A54A06E841FB0E2A7D82F82CB1E91867EF47C793B9347E93FFE09A801DF88C77817F5E3CE6296F2E5AB0594560F92E97528C7B802E5F890D052D9F9FA98A1DE09FF0FF801FC01E37F34AE647744A2AFF93285CCC6083FA289B2CE6EF2E510A36FF7A22D973CB0FE00EF0FFC0FFDA1B88BA4C2630DD09D8BC025E718C63EEDF134D298CF7B903982C965808B9FE4A87F07FE0FFC8FFD004D4516EDB81B541625A2AAA830C31E652DDD83335C998E7B0FAA838;
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = 2048'h923FCE8383F149F0FFC09B70CC1228407F3190EDB6426C30CE04383F4CE82D6CB1AFB2269E6A1CBCBEFFFFEAE3F907F4FFC2007C0F861B2C48E31A7EEB82EF0DBEA83E1FA8E196954B078D376EF38CE628FBF448E9F87FC4FE0000F8B77D816E47DB1853AD14E395DE6A9FBF0236E3B2D1B9D47111BFCB7FB77FBF30E3F87FB0FEC002F0F501C306737AFC09399C4A6E0A9F9F8B95DED014C3123DF7B4DD17FFFBFD788BE3600EE1FEC000119D825AB46DF12E84F6F595A2E63C85DE77339A06DC8174878536097FFBFFFCC9F3E08DE15900003090F6D8C97F2C09BD993C5596613FF712FCC209A0000616C56DF10F9FD9FFFCC1F1397FE0980000007475AEAC;
defparam \U1|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = 2048'h23B9C30E0D0B914CFD32EB8120CDD882A02A9E85D0CA7FC0EFFFFD9960397FC0FC0000006C5C6698DF4F434ECF0F6418EB342E78A8EC138B5B9153C5EFCFFF003FFFDC49B1F87FE0DC80000F4B84517658F7D2974FE530E14B601F9F71870E8C192F45A9E31B04E91FFFFADC03F87FFCFF03001FBC4FAC37CAB5ADA2EEB1C2017E6E7BFEF7763C40968F8A9B647C000FFFFFFB0101F83DF0FC01201F2F8DD945A6EFA142D722DBA00337D31A9E27B934188B5D0C7FE4460CCBF7CFC103DC1FF0FCBF6033BDD9E2BF38C7CABECC2AA55A31AF87E4685C9EAD6FA7D807A6000F5861E7BF78403C0F76FF3FFC134E020BF80E548DCFA7CE3DFC11524399791E062C;
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3709w[1]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3709w[1]~0_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|altsyncram_component|auto_generated|ram_block1a138~portadataout )) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a114~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3709w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3709w[1]~0 .lut_mask = 16'hFDEC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3709w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~0_combout  & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3709w[1]~0_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~0_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3709w[1]~0_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~1 .lut_mask = 16'hEAAA;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h7C42ECC95BF0C3FC1ADFFF3FDC007C07FD87C01FC02F8FFD7FFB00062E868A54BD9D36A6027FFFFFE60F47B7FB71FBFE181B0FCF9C803E07FF93A01FC07E0E3D7FFF0400DE3A8660512ECCF801BF7EDFFEF6F8A4A6F9F8E792000FFB87E07E076DA3309F007E0FFF37FFC0009FF38ECF012E3BE809FF7F7FFECCFF6C45FC7FFFD00007FFE1C07E080F67F03F00FC2C9F063FF100BF009C4088577F8801FF3F7FFEFD9FB2007E7FFF000D83FFC1C01F03CF47C03F80FC3EFF183FF900BF1C3C808FC7FF9C00FC043FFEFFFFF2001F0FFFC10101FD00E01F11E07FC01FFBF97FFE000FFC00FF0070C1B803DFF801FD20FFF8A6FEEC001E83FF800000E000000703;
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'hFCFFD01FFFF17FFF0003FC007E030001083F93F0207080FFFC06FFFC000F007FC0E0002000100106FFFFF01FFEA37FFFC803FE00330100011022DF7C013E801FFCC47FF8A02E604FE000000000000786DFFFE05FFFE0FFFFC803FF817F8100312119FF7C013E009FFE377FF20007E007E00F000020030306FFFFE01F7FE33BFFC00B7EC07C030339C8F8FFF7F02F018F3DE8F3F8881BE083F00CF00001000F427F7FF41F7FC3C3FFC01BFE41FE03032FD9FFDFFFB03F01D83D3B6FFEC01BC0076024400001080FC3F67FD07FFFC3C2FFC0FFFFCFFE03033F7FFFDCFD844B1DF81F24FDFFE9FFC03F8018C00100000FC3A7FFD87F660FC03FC0FFFF8DF800033E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h08FBFFCD806F07FC1F25BBFF6FFF00FF000090001C000FC7FFFFD81FE01FC40781FFFF05FFFC002DDDFFF7C1C03F87F80FDFFE9BFFF000FE400190002F080F82FFFFC01F007F080100E7FE07FE0C003D7FD7FF8000BFB3F007D8BFFFFFF067FE60CD00007F080FC25FCE203FE07F020183FFE403FE1C003FFF9BFC00009F8FFC07F03DFFF381EFFF00EE0007FC084F82FFD8717F807F400903FEE3837F8000337F0FF200001BABF047712FFFF4067FEF806D8007FC005F81FEC3607F627F5C1D80FFF806FF800001FF00FB0105FFFFC043FCBFEFF80FFFFEC003820BFA001F03E80040FFF03C002400FFFE07FFC40404FF00F00001FFFFC001F8FFFFF0FFFFFE;
defparam \U1|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'hC067000FFF000707D88000FDE13C812D00FF7E0FFFD800009FFFF800016FFFC101FC0E7FE0FF97FF8022C007FC000787120603FFE03E0C3D00FFF800FFE00003D3FFC84001EFFEC003FF232F71FD87FFA01BC027FC001FC343020FFF003C7F3F00FFF800FFC00003FDFFC8A001CFFFC6001FADBFC07407FFB10B0037FC001F87C3030FFE803CFFF340FF1001FFF800021DBFF970000FFFC0003BBFF883FC01FFF905803FFC001F0300192FFFC1B80FE3407F1806FFF80000057FDB780042FE80911FDEF023FC008FFDC1001FF8006002407DFF0003FE5FE3C67F1C0FFCFD00000071FF38000EFC80D11F9DB0DE780009FF81191BF901E40FC0FFF64003FE5FC1;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 18;
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'hCFF20000F00307FBC06B00674C23A619F939F7FE3F2F06056C58177EEBFF0FF200001FC37E6E038321F00000F80001FCFC5639E864225666BF7BBFFCDE0190EEA7640ADF1A7F2FE03C401FC37FE7808341E80001780001F0C09B0326DE23C4B2B77F3FFE0D73402302139D730DC0DFE0F84017F03FF780204FD8001C780001E0C097835E4802E3DECB38F3FF3D57C64143B3C95EFC818BE3020007DC2FFF800000F00438FC8001E0F09F9004C0E12760520DBFF968FC6FD1CFE7BC6A81B443C3038047FC17FFE00001E007B0FC0003C2F89460C643E52EF6EBFFBFF3C7A865C963690D8FD0000BC7C78006FC1EFFFC0003E007B0BF0023C7FF0C3EF5DD005B7E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'hC191BFF7CB135FA27E83C359002203C7F78003FC07FCFE0007C00FD1FF8007C7FA3A6ED1000D052876CC36C7B8D62228CCE19FF0A0180363F380037C07F9FFE11FC04773FFFC03C7F85B0E702012878A4754B7E778D177551B85E921C02101E3FF7000FE03FF87A37F80E370FFFC030FE86E4A5FC77741DD06009FC6CD732C9C436413FFA70507E3FFC000FF80FF07BF69003F7FFFFF0B9FE054252FCF0C837839C8BD8D594D248F107C3ACA410285F337E1181F837601FFEF04FB7FFFFF4F3FC05C30AD81F340B6F71EB70EDD5BB036DA5E8FAFC81BF1FC4FF0303FC0D80137FD07FFFFFFDE9F3FE065547363CFA0AFE0889A0975B94C4F845BFDF401FFFFFC;
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h6EE0180FC01E0103EC07FFFF7FF21E1FE01AAA385C430B18D1051E06398F7920B1FFED7E07FFFBF01E80188FC07E0003E00FFFFFFFF31C1F07D969BE6B403B11C4598FBF3C3A440B460DB4BE0FFF18FD1A00101FC0FE0404E03FFFFFFFFB9C5F0B23A24711464BB68E33A7BFE93C5DB3F18EFD7C7FF0007C8001000FE01C0000E017BEFFFFFF903F0FF1906D5D7036EDA478D45BD69B8728F01FFB7F09F0009C0301600F801C0200203F1C03FFFE107E1FB9221B97F1D88EECE5FBB5C1AC3523FEFEEFF71F80009C2200701F80168060002FF801FEFE107F1F00777F432DB0C984D0278DF8F248BC4C7CEEC31F8010800B00F01FF41F0060002FF440FFBA607F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h0F08214ACF7C8A8313829616DC5735BEC0E43CC877C0A7000FC0E31FFB0F0024240FD6001FB031DF3F104363EA827EA8F9D1A4D40B8421FEA00040805FC0FF044F70308FF807E0040C8FC0003FF0F0FF3F6016EAF1B9CCC7DA08136E182303FEA20042891EC7FFE0FF300003FF01E000383F60003DF1A1CFFFE005F0DFFD2344A38C43DFBD9303FEC04000407FC7FFF7FFFB000FFC01E001303BC8803F2381BFBFE020D7DFFB7F6473509B9479801FF6782050402FC3FFFF1FFFE04FFF01FC033603C0309C0781BFBFE000C2E9045898545AF34FDA01FBFFDED0606FEFC1C3F81FFFFFFFFF00F8013E07C03B908783FE7FC800011A0C80965EC55151E87FFFFC;
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3709w[0]~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3709w[0]~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a18~portadataout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3709w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3709w[0]~1 .lut_mask = 16'hFEDC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3709w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 18;
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'h38DE716434BF3B54518AF5A7FFFF17B959E0099FFE00F3C6C0FFF860EC001360017ABCDF2F595428520F2B2AEE066EBA7BBC9756FF0EC9D4841A8A27FE021105C3FFF061EC7007F801F5262CE6922E6FB438A8F0BBDCF7E23C01B1EFFCDEA925B9433403FC00C001F92FF861F8F00FFA01ECCB5FFB43CF2AFA5CBF0EDDC890455A313137BFB09C3CF8F34A83FC032078FF6FF861F8D01DFE61FEDA14FB89F5A934AB96692E9D8F79A6F98ED9FFBF63A8A059CBA1FC011878767BFCE1F05003FE01CDBA63EB3032E17AF84D684614E6BB3E04F79BBFFEA8EC584B5FF17C800CE01DF3FCF0F02003FC01BC9239FBC6A91B94BDBB1D7F2DE8835024346FFFFF6515;
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'hC6F7DFF03E0C00C01FFFF0727C000CFE07DDD45FBF882DC79B18149151568BDB68000FBEFFFFCCAA2D6CAFF83E4C20C00E3FE07079030F7E07FB57A068D8985AA54F67C698987BDFF000CFFF7FFF800A0A180FFC3FC006400E3FC470FD4900FE070BB35B7EA99ED968BBA08C6BA30606200137FFFFFF19AFCF9C1F7E2F9000003F0FC470FE48037E0716B87ACDE7A768F88B2B7E641E3F0000040DFDFFFFD84532D4071E0F1F02007F0FE070FC7A037E03244C9EA226C74706DE45A0521185800000067FFFFFCA4D8D4F077F0FFF80307FC5F230F8D607FE81F66DCCC8803E207AA7BFD3DE870200000007FFFFFFE99522BF13FFC7FFC43BF3832670FBC2037F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'h015C70FE84A5786550FC17C77BB40000000107EFFFFF9B232D7FC3FFA1FF07FFFF8000617F8003FF023DA8C1B015FFA02AADBFBE62C50000004123FFFFFF83DBAAFFE3FFF0BE85FFFFE200617F900FFE0286E9DD885175C55D3BFFC0C39C00000081FB3FFFFFDD94B17FF2FFF0BFC4FEF8A00060FC8007FE0749BF72AC9D8BBC6E17FD7F37A00000000C407FFFFFD38A703FF1FFF01FCDE7F0800060FE010EFE07D15C1C61F12FC9832279CF43B000000216BC23FFFB0F99189BE0FF303FFFC0F0000B607E000EFF01F461885636580909D97BFF1500000003854F11FFFB24371103F0F83C1FDFC048004FE178002FFD076F46F0E2BD5BFF91BFFDFF64000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'h838B9FEAFFFF33B81003FCFFFE02F8C008036FE1E4009DFBC46E34C647B7AF0DA282FF7B0E30000084B20396FFF75872102E3E7F7E00F0400003EFE0F4007CF80DF3AF80DCC6FA5B2C4DFFF239C01FFF07F5E3FEAFF6FE00300D9E1FBF80DC00006FFF807C0337F004F3DA6415BE21E94D8B9FFFEFCCDC9FA3A51685D7FC6E03F800FE0BDFC00000007FFF84F00387F50163BDC826BBDB7CB0FFFFFDAC8A121D258C0083E1F18503F8007F036FFC041084BFF807FD0087EC0347F271E52B7789D1D8FFFF1E09D98E271903999A318D6FC8003F83CFFC0C0004BDE004F000A7F800F8135AA70B50095597FFFB142E35CFD4EE679B3F097F1F80009F83FE7E0000;
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 18;
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = 2048'h4972382330000F29F5FE9FBC003F1FF4FFFFFC013157138E74BC088B73B3D4062D6E898379997071F6F7100BF80071227113FFD300CF03ECFFFFFF10297F23BE4280EBB3D583A6729DF459FAADB3107497A53ACC0000701A248D25B8C3FF01F8FFFFFC3F66D66A845B5BB72FE954E9FF5CEA7DFE7B58F86FFAB7DCD000330061098210F2C3CF81F267FFFCDC29ECC91FFA30AE0E4356B230908A949A76841DEDE53E5000003100574E45F8F8C1C783FE2EFFF9E30FBEDF6B5DA2062E2F056D76C35B1E9DF0DFDF8C55B9381000010069880C206DC00707BC0A33F12A572B2FD8A801300F67FF9054E846BB83AEC18ABFAFE238213E000029903DD070800E87FF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = 2048'hC037F0642A9F7B471B4EFD1974D85A1DC8AD6821C28666EFC84201FF6E0101BD001FF0860C0F08FF001FF889B8A29723804C943156BAF0159F2A08CFA2C26E3FF12E091FB002FFDD001FFCE71E3F01FE600DE0015CB7F98613CCCE751FE45CD5E131DF91DB002E1E73EF199C700075E8001F81E13FFE01FE600D60E1277D77558C46442BDD1B34CAD312F8863A711A7BE7BF01FCD803A152001F81C13FFC03FFE01FB1A0321ADE6224066DD57E3BFF0FE5937088A0F6359BF16F057EB05F8288001FE3C13FFE03FFD03F876CBF7A872B95C24CABBB3D8EE93C84756977F3C777B0AE05600169AC00011F00E13FF603FBF03F84F1BDEDC55E9B432B9F5796E86C;
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'h9BB41644124586FFA2C00400056D52A0003302837FF003FBE03F08F432A3CB778FC30515696DE291BCD1741B0D2C16FCF390040000E9D041203F03830FB083F3F87FA86C7F76F6AD2260177E2C598AA3EFA901D6D1DFBDFC50B03A0C9CB7509FE2DFC3C1FF8307FCF03F38E44C43226B3FE0268FB6718A54103D4F2A59268DCFF4E1C2B88DA6A03FE0C7F341FFE307F8F01E3E544CA1D6E7D6C7EFC1898D2EB43E56A8D44302AD5FFC6AFCB3ECEF003FE007D0E3FFE303F0EC1E44C45F8F0A695D66F12B8A11DFA4DD311FBA926BD87EA0FC74932B2C053FC00FC1C3FF9803F0E03E4F39E00FB0B89D3005811D19C6C22AB45C9D52F51EFBFE99E9180D0A080F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'hC10FE18379D80FF0E07C5AE62050FC7DE4FC01FBBDFAA239DBE0FE893C14EEFFEBE37263EE08000AC0CFE0833FC001F8807ABC33F3D2138C15E8229D552D1791BA58EBD4209F467FF6A34F1E7A4003023CCFF9C7BFE0C3F80073DE9EBE9106D0ED47678388FD16FD9E1C57570F5727FCDFEE06677000810D3CFFF9F63FE0E7FCC074293E628215CA95E8768ABF66D749B0A68FFFA6D2177C52B417EFFE07680FFFFFF8C1FFE043F0C27EC2169820DF1F0309CF04D61B0E52D52BC151FE864D781DA18C7FFE076007FDBFF0C7FDE006FCE17F8FE3771E919E6F2218703026F4CBDC9B42EEFFF91079D8352CFFFC026747C4BFF0C4FC000DF9E16D643BCA6F4568;
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~2 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~2_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a66~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~2 .lut_mask = 16'hFB73;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~3 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~1_combout ) # ((!\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3709w[0]~1_combout  & \U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~2_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~1_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3709w[0]~1_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~2_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~3 .lut_mask = 16'hBAAA;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \data_r~5 (
// Equation(s):
// \data_r~5_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~3_combout  & (\always0~2_combout  & ((\data_r~4_combout ) # (!\U1|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\data_r~4_combout ),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result18w~3_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\data_r~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_r~5 .lut_mask = 16'hD000;
defparam \data_r~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N29
dffeas \data_r[2] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_r~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|oRequest~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_r[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_r[2] .is_wysiwyg = "true";
defparam \data_r[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y64_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 19;
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .mem_init3 = 2048'h7589234FF8EB290E1DFFC6C0F77179F8800C0000FFFFFCB1C63BC5FFE7E8C9F8349820192339C49D1A4D38400004EB1FFFFFDF92FA3EA0A000000022CFFF0FB8396B14FE0FEFCAB8243C33448EFFDCF7A259354000120A7FFFFFD10AE93691C008000017FFFF053D99D48F6D8FDAF63A3805B18386311A914270158F0003FA2BBF69B30E18873E6098800091FFFFC18FA908CE9FA93CB03E600BCEC17ADCB3422D854F3FFD11BA200083229E21F20288BA0104DCFFFFE1114E1EF26CEB04EF7FD818CBCA9587ABBED9C68B77FFE0FAE8000016AE3BFDD5347E81B4DFFFFF0EFD2DF8E67BE82969BF70163D365F5A3AF409DC20E3FFFED8614000083E9EE7DE94;
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .mem_init2 = 2048'hFFDF270FFFFF1E9FE768F5217AF1583FF0809D38E734C5F34926E4C35A7E484B68000B27CA332285FFFC87FFFFFF2581A1D2F01FB6C4980FD0258ABB416BE9E0AB38CF98000FD29FF80006F30E80AC10FFFEBFFFFFFD16CE8992FB900533B03FE3B7B815A90BF3A670E0856C000B3EDFFF50008329123920FFFFFFFFFE9D9ABCBB3BE5B7B6091BA74CF03D4CC677CC65A9EA30BC83070A9BFF500CFEB627FAA8FFFFFFFFFC270E2A2BFFE1D401C0FADF7ABCCF64CA4E0D8B4815F9FB9905C4DF7FE00EF7BC845658FFFFFFFFF8793E83FB47E8A445F64B4FFFF570244A88F0604EE9E37FFF21A4DFEFE671800F29E32EFFFFFFFFFC32321CF313E1112E17722E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .mem_init1 = 2048'hEBB0C283641D38815DBF02FFFFA0309E4FFEB506F9A962C2FFE7FFDFFF968CA5BB77F8602EA3F7A6BAF05323D0035B6ECA063BFFFFE0B2971FFFF28653FF131EFFFFFFFFDF8C8E64D16FA4D23CD70EFD653471373463D656F2023FF5FFE201C78FFFF478F06616EEFDF7FFFFEF06B7CBD24FBBD5BFDF618058D98128BD140F8A4B7167067FE1FC17EBFFFE607DE610EAFFE7FFFF3C07FACAC7DFB05F45A784D00AA948E3D5EDA6707B82470B003FFE1F23FFF4FE5CEFB48FFFF6FFFF19022AAED3FFB35977F277B0372BBFA9C130DEC8F93C827E6701FFEF477FB8BF53E900BFFE72673F000741B883BFE6D0BBEBFD9363DE7B57957EDA3EF4D37B1030DAC3FB;
defparam \U1|altsyncram_component|auto_generated|ram_block1a211 .mem_init0 = 2048'h064FF161C5DA0C1FF971A62F0002D79F83DBCED7F5DBF69FE1986A2B6B7E9908AD854F848601C00F820FD5E59BF22C9F8001060C7802FB158289811FC33BFD8FE3C7155721EBDFB837F4F50EFDE8E00343000C5470F448AF800004047406FD150FC1907D21FBF07CEC6DF92F5BC13D4C4489560FFDED38004F0079F8A464342F80000000300D733986225B498FEDE259FBAC29D15532DDE71DB7AED7FDFCBF000CE002A9B869AB4F000800000085E25F9430897F01E5A3075147AC5712D89ECDF600FFE7F7F91FC203F904031049944E00000000000772DBCE5E407320650CB137C9CA9015CB7021DCB6FFE177E83FEFE7FA0468725189070000000000061852;
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N16
cycloneive_lcell_comb \data_r~6 (
// Equation(s):
// \data_r~6_combout  = (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a235 )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a211~portadataout )))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|ram_block1a235 ),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.cin(gnd),
	.combout(\data_r~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_r~6 .lut_mask = 16'h0D08;
defparam \data_r~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y42_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 19;
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = 2048'hEEFA9965444000007FFFFFFFFF695AFCFD66990432514A9C35BBD8F000007F5B138FC3D00FF7FF0E06E73322B4C60000FFFFFFFFFFA37E8F829BF414881A5FD738BF39F00000491C800DE4BE0177FE0FCE00642AD3D00000FFFFFFFFFE076BA22B6622F890AC60DC5F1E19E00000113C68382BD000384385FE384D249D1C00007FFFFFFFFF47A576A9DC69EA5E7557FA03EC30C004038B1ED84CD0000C0C57CCFEFE9B29F2F000017FFFFFFFFF03D1A2B8C45E58B17DDDEEA5D8C3C0F803264C4500BF9809679FCEECBCE3979C780001FFFFFFFFF09D89EFC2FAD42B8EBC47B8ACB8D7C1F003B4AE2CC0057410609F4080B86791581000007FFFFFFFE24C8B30;
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = 2048'h20920B2FA9BB32090C39C6C3700BB5C9CB32D6FCCC9067C800F8CF8D5D1000007FFFFFFFE02CE4BA7E6FCAA1CFB9DE6EADF9EB836039DA6541B81C70580027E0648BBFA38EA00000FFFFFFFFFE58298042E167A784DF9CB98F73C38140318A91278BF99C430030E2073F76BB0A880000FFFFFFFFFE8A29CA6917EBF6F80F392B52D7C780C000EE3CC6FF010001F02E001E5CF0C812C00000FFFFFFFFFE1D485D57F1DBFE4A93A18D848F8F80C013E600F0EA3B1802FC0411FF78F3C186800000FFFFFFFFFD8D651D2C5D1F189BDAE4CAB98392813001B58BDDE7F7204FEE07043EC0DD2AE0800000FFFFFFFFF9A07C55FD4ED1F00CD9E264311797A33801DE9E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = 2048'hB0B7E34033E189987E84CAF6E5800000FFFFFFFFF1B82EFE467326FF11C522CF2B059E0F307FD2B2F8E083F3CE01C70F748F818DB7C00000FFFFFFFF955B1A321A8F982BB59476AA31381F0110FFEB76857AF7DC048433C7E1BE015D68000000FFFFFFFFCD5171ED7352C1FC3031BFFBB1A87EA30023EE584FE3030C9FD9E9C1F278027966000000FFFFFFFFFDB741CE65AFB51A0D772B2337383E0F003FDFFEDFF7E2083F7E4FE1C24806CDFE8000007FFFFFFFF89A521165945283AA2C336BBB18FC030007C41CAC71691FFF9E0E2606C0E2EEBE0E0000FFFFFFFFEECE06C57FB73358956E1A0CE37C5E310600BC85B97881C3F83B03E30481F9017C000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = 2048'hFFFFFFFFE99515DB7ABD7CB5F668633D4B1CF81F000FF9ED0BF84BF3B00313F89903FE19FC400100DFFFFFFFFF5AB4B8A4A9F737C19993ED2E18B00F0001A066ADE0479878C3E0FCB907FD287E0000003FFFFFFFFE2AE18D8B1693325B36A6382E18F31F0120B386FC00241E7C73FF635B066910FE0008007FFFFFFFFF6AA2B0351467E424B6A9337A59FC1F000184978681EB9338F1C1BE5A1C3813FF800000FFFFFFFFFE7D73EB6B105ECB2E308311771DFC13003FEF10C651EAD9D078FFCD4A3829F77FA10000FFFFFFFFEB990DCA4595A58495BA7F417768F806001D073EB470900A423CFFE61A703C887EB70000FFFFFFFFEDAA9CACA1BED40DB2BFA2AB;
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 19;
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = 2048'h7D9D4B528AF10A835308D9B7B3C53218C19F7EE1F7F81FFFFFDF01884E03746F00000000000E6CFF78160DE64DF21386A1921C2BA632B226886F6C0133F007EFFF3FEDD81C8D0E7F0000000000619DE8DF0B36A6EFE6300936B7B49377FB03C3B15F320133FC83CFFFE3E180251B12FF000000000067ADD102019EA0E7FE26F5D2445837A1348B6E9DCFB407E3FFF3849C11FCC485397CFF00000000019529FB4098E50A13B629C0AFEF9AA17E92DA36B66F770FAFB67801BA13FE45BF0367FF0000000001E32091D645417F0E2B89050194EFA76386181E13403F07FF805F01FE03FE4B684C25FF0000000000DEEC8FA0E6D7E1C66BFC747C9A91B30319EB8B;
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = 2048'h7A8A260089C00F801C03CEE4A36443FF0000000008801C1B4EDAEAFAA83B895B56886734518637C01A24C60800C001F08001F8112BC511FE0000000018E35504E7BB68D30C071B67AAA3E327C247A3A1FA3A8400010028F1001809DF66DEF10F0000040011E85794117176118C4FA16DB12DE651C96B29F3FB83C6F5080000FF717CB8D7176581FF0000078000A9551142AAC730787B98C8214889B90009885AE1C159FFDC80027FFBF800C87F23C1F9000003FF3ED4CBDD1AAA3F9A4A5B95196EE05FD8F87207BCEDC05DD6F7F040FFFFC0173370674118000001FF1EA5C1D14AC7AD9B00461C65DAA84B727C6F73DD86421E2BBFFB813FEFBF43E683DEA100;
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = 2048'h00000700FF3BD1ECE3978BDA0830CB23CA90D5459F0FB5FC3307BCA8CF9780333FFB8BCEE23E200000000F9FFE4A31F4AACBAEE820EF09BB8EB611D10FF57FF59087EF98CA1FC42D0D7FFF9F607FE00000001FFFFE38B9FC96C13D5CC2C3352D8DCAEC6207D53477F844DE98C80DF0004606483D0841A00000007FFFFEF491E245E6A8CCC07A3D8AE4F364CC00EC6C820FFC7F988203FC0000000C78825A00000001FFFFFE2A9571D72021108046235DDC7E42F87FC51F818FECDF188E217C20861801F238DCC0000003FFFFFE8F017971A654AA005B218A82E486B1FFFD6FC995945D911C683E005C1801B6B4E6000000E7FFFFFE4F233B44D430A7029C6384;
defparam \U1|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = 2048'h398DBE9FFFFD65E63F08EFBF02820780DC7059FC3A61400001FFFFFFFEA656AD48141E1DE2F041DA96035EAFFE0D10B73EC8FBEB40818F800503FE23D864000000FFFFFFFFE353D993E2D3B04AA3A759B297043F1E1D2BBDEA559DCFC3833FE00E3DF6D920E2800000FFFFFFFDAB378D7DA24124B2D1BC79789CF47F00011BF8A921AC03C70C07C01F53FD538484000037FFFFFFF04BD23CFCDEF6C0C45FB137ECCA407E0000B5E3241DD101CD1C80F007FFE320C4DF00003FFFFFFFF3AB8B2EEBB02F700FEA4EB073F8CCFC0000B62DC08F5D31FC1BE079CDFC0EA5EF3300003FFFFFFFFF55085B1F1C9960E8D9AE4F92F5CCF00000F97648786DF06C27F006;
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N30
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~0_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a187~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a163~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~0 .lut_mask = 16'hFB73;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 19;
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = 2048'h2219F90600036CF36F8B21B06A1E7E5B7AF016803FFE0000FFFFFFFFA5909488688E23E95D3538C89219F000000FCE34D84A919568161BCB0AC015910FFE0000FFFFFFFF8FABDB9A237144BEB6391E16A296F8004005882A064211F0861018B8C4C012332FED8800FFFFFFFF87C549DBF412BF3FD4DD669ECEB0F00178078A82E820BA0E1BB020D865871D2907FC3000FFFFFFFF9FA2FD5FDC893D41B2F53366AE30F002B6073AD7E473F49A69300C30121ABDE287FF8400FFFFFFFF9D8507AFCFE21FFEE563199F632468005900559E1C6BAD6B0590041FD37E3DA88FF69800FFFFFFFFDFCEC7D367AC7B9F72E9C7BDA633F031850093A65C0DF82D15F80E17;
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = 2048'hC87F7004DFF8CC00FFFFFFFF7E25AA15F0811CB1F7A662292C63F03319178748699D98602DFC8C08C87F6938FFFB8000FFFFFFFD7D26BB66AF74883899910A983E63E01C51DC95FC22BE98A9767E4004BDFF26B2BFDEF000FFFFFFFE6E3CA0A9C32378C51A1183C02C61C0007E1BBF6F8A27183BA686020DD97F2421BFFBFC00FFFFFFFE3DB7318F9D67781BA3EF5C9B88E4E00065A18A7FA1DF38E0C3DE0003F0DF3701FFF7A400FFFFFFFE9ED0281D5D2CCF3C43523378F8E2E00C5587CFC02241BF7CABBFC07FA03F8F01FFFFF4007FFFFFFE9FE2357E84C03BA858976E4CA8E1D018BB0DBCE1B766B938D63FC8A6613DAA817FFE3C00FFFFFFFC03EEF333;
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = 2048'h201A8DA75EDAE1B9CCF3C005512567D3C731764F920FFC0D791C4701FFFEFC00FFFFFFFC044942DED48467696955222BD9E780099B18711F0527E05D8C0FCA3AC9242201FFFFF0009FFFFFFC3FEC8CAFC9F033A37F8727131BCF0000A8D66C0B9303894FFE22FDFE3C827601FFFFF8009FFFFFFE3EA48C6C44AAEA423B84D6AC3B8FC00EAE7CCE8DA4BC5F478E1CBCFE813D4E01FFDFE000DFFFFFFF2ED59C3889D3003A7F31C7F8238F002DF5EFF3F298DF479BDB84875CE337BC003FCF7000FFFFFFFFE8D3728D8C6B78EA7F3BB4AE174F00086F8326055D4328401C5C9197728CD8013FFFB000FFFFFFFFD78A0A76880C825DF9E502E3870700137CEABA44;
defparam \U1|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = 2048'h6144A9731E32144FC549EA03FFFBE000FFFFFFFFBF1CCBED631FAB3F7F8B06E6225700FDD0A9DB3DEBC60C759A0156A261E41C03FFFF4000FFFFFFFFFC9F4109DA1BB98BFFE393A3E67D047AEC2ABD7309239040B582DB2561EB6E01FFE7D800FFFF7FFFFCCF4463FEB4647AFFE3B9680F2D04E6727DEC25825FEC82D3172EED24A77C01FFCE5000FFFEFFFF717D614F996CC0427FE7E2EA160C0DE1D6F537C1EA85DA0813FAA3FE81FF2603FFC27000FFFBFFFFF6F9B0FFAE1BFA123FF4902F3F0C066283B1815B93481B03C0882402CFB51703FFC00000FFFBFFFFD8DE923C9C4353EAFFFE1DF5DF1C026A8842ADD95063D45E171483FC76F5A703FED38400;
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 19;
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = 2048'hFFFBDFFFDCD5BBA1E5BB64768FFEEB20F21E01A4A9C3D9D03A7A087CF779029164126C00FF3F4620FFFFCFFFB7F1E365DFB208834CFF0F8FFA1EC10171455B2F401E301FF90205B921F7A780FFBBC000FFFFFFFFC73AAA63CB83EB587FFF2D2ECF1E800EB05CF3802E8C236FFA6175F96F29F5C0FFFFC000FFFEFFFFAB7E083A64B8887710FFF27D9A1F00C5133AA87E94CEA04732A74341F0527140FF7E4000FFE6FFFF4F39EBCCF5BF9F7225DFB5702E8B802237D58657780DADA1147479A807AE0600FFFDE400FFF39F7F2B980EDD680E3A1EC290FAE4FCC7C0804ABE0000176DCDC317F7F810385F9500FFFD8400FFF3877F22C6A3E31EC8B76E7661A98D;
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = 2048'h4FC7D080A53BB1A115BA0BE36CC8992009A235807FFF0000FF8EE73F2B811CB1A4611068A3407E3BFF87E00AAD7DB286D4731541D66E35B5C4DCC5C03FFF0000FED01DF89E02AA9A0C0B251BD1FD48B7FFE7C0041F6D5E2AA504D1770B5027329D07A1C87FFC0000FA801DF89C8C0B461B035D535EA0ED7FA7C3E0065D505731EC89D6BF7CA19F090F386B741FFF6000FF801FC012A7376D3E12A6952E48CEE3A3C3E07C5C1955DD740431049343B669D0AE10840FFFF100FFC0FFDA01DC9F8CFEDACEA26A2DB70F8F83E0113EFE24B0F311E6E0A15C1C4A6FB3C84507FF8000FFC8FFD013507EF8DC580503C2D9A5B87F03F019A73F49DB7B54B34917B1EBD7;
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = 2048'h281FF60C03FEB600FFC09B7047FFEA7DE6B693844F48A2FE2E03F800BF1F28BECBABC5EA7635EBFFC57FFC4D03FEF800FFC2007C0CF930F962D87945C18974AE7E87FE00551695EBED2E197ED318B3FFFFFFF93709FF8000FE0000F802F11C5A9CE71D1694BC129A3E057F80F7C066DDD3CE1E133CC05FFFFFFFFD1703FF8000FEC002F0B7CD59093FCC0E9EB10019CCFA807F806482B72F8976FA6BFE62CFFFFFFFFE0C037FF100FEC0001085E11F2D7BDBEE65ECEFE45D3E017FC184C86F1178CB4EB60A5F07FFFFFFFE1803FFF20059000030BE6A97E49870337E73C92C561F000F01063C7D487E1C33E08A61007FFFFFFE40013F8000980000003DE63FA3;
defparam \U1|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = 2048'hB264FFF8104ECF4FE7201780180291612FAC990226C0003FFFFFFF90003F8000FC00000028757FDD211017BB1E786311273411F8175D7CA1070A4F0217C000FFFFFFFFB001FF8000DC8000000CB7EF3D49063F732B1637EF18E0007F0F305415663638401B04FBFFFFFFFED003FF8000FF0300004D17FAC987EE55CAAF17C2D0F6FE07FE095E04120C4B49629803FFFFFFFFFBB101FFC200FC0120007A07E933D607AEF5F76EBEB9D2FFD0E601C04FE5C9F8C3F1001BFFFFEFFFF3D103DFE000FCBF60005B7FDBAF186FDE9E0622DE94649F801F0627925B43F7C7F999FFFFFFFFFFC6A0003FF080FF3FFC008CDE6D4C9BCFDB2BE152CF614BCDC0070628C706;
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N12
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3809w[1]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3809w[1]~0_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|altsyncram_component|auto_generated|ram_block1a139~portadataout )) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a115~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3809w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3809w[1]~0 .lut_mask = 16'hFDEC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3809w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N20
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~0_combout  & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3809w[1]~0_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~0_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3809w[1]~0_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~1 .lut_mask = 16'hECCC;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y42_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 19;
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'hF0000000FFFCF8003F76ED2E0BFEB61B7D83FFFFFBB79FE3F05176EFA3FFF00000001FFC8001FFFFFE000000FFFFFE00039BE65519FE82018797FFFF1DFFD8F0A4524E3E359EB0003C401FFC80007FFFFE0000017FFFFE003FF9FCDD69FE6F118CADFFFF4A23701CC38B23F59B876000F84017FFC0007FFFF000001C7FFFFE003F5CFCB55FFF2BC25933FFFE1A37BF80C1733FE5FC94F403FE0007FFD0007FFFFF000438FFFFFE000F667FFC5FFE2122D1FFFFFE047FE110C12000550FEABC03FF8007FFE8001FFFFE0007B0FFFFFC0207679FFFFFFE052ED811FFFC0BD7E508E3683E5BEFFFF407FF8006FFE10003FFFC0007B0BFFFFC0700EFC1CEFFFC317E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h339DFFF80270BE20041944D27FDDFC07FF8003FFF80001FFF8000FD1FFFFF80705ED929EFFFF7A9002B7FFF8097E23F0154EA2361FE7FC83FF80037FF800001EE0004773FFFFFC0707CD9D1FDFFD7C03324BFFF822F67F4CAC29B5F63FDEFE03FFF000FFFC00005C8000E370FFFFFC0F17ED909FF7E2BE3EC233FFF8AF83B47460F897F83CFAF803FFC000FFFF00004080003F7FFFFFF41F1FEFDFA8002CBC831709FFF0319F6A5800931AE87EFD7A033FE0001FFC8000000004FB7FFFFFF03F3FF7CED95267BFCB01C5FFF261B50F4EE0C61FAFFFE40E007FF0003FFF2000000007FFFFFFFFE03F1FFEEACD5B57DFDE2077FFF2717048C0C687FDF7FE000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h7EE0000FFFE000000007FFFF7FFFE01F1FDF74C839E4F7FD6E52FFF614958101278FFDFFF80000001E80008FFF800000000FFFFFFFFFE01FFFDD964238FFC7F093817FCDFB4AB80DC08DBCBFF00000001A00001FFF000400003FFFFFFFFFE05FFBE1DD8002FFBDE949CC5FD80B1E41D6080FFD7F800000000000000FFFE000000017FFFFFFFFE03FFFF06F82004FDE15D3866F971CA7C65BCE1FFB7FF60000800300000FFFE00200003FFFFFFFFFE07FFFB911E455EC0D024315242A175E836A07FFFFFFE00000800200001FFFE80060002FFFFFFFFFE07FFF0017E11D6D3DFE8B85F879FDFB8EC0B3FFFEFFE00010800B00001FFFE00060002FFFFFFFFF807F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'hFF082CF01ADAA3BCEDEE3A673C6E98013FFFFFFF8800A7000FC0001FFFF00024240FFFFFFFFFC1DFFF1000BC08B0B65F08E89F90033A40015FFFFFFFA000FF044F70008FFFF800040C8FFFFFFFFF00FFFF600031003E3C0C277C0E601DF200015FFFFFF6E007FFE0FF300003FFFE0000383F7FFFFFFE01CFFFE0002A2000211F33009DC1D00B00013FBFFFBF8007FFF7FFFB000FFFFE0001303BFF7FFFFC01BFFFE00006400400130EC01FF6C7C0000987DFBFBFD003FFFFFFFFE04FFFFE00033603FFCF7FF801BFFFE000067407D730CDA3EB4A4C000000212F9F901001FFFFFFFFFFFFFFFF00013E07FFC47FF803FFFFC800002DF21B07C1290D9A88000003;
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h83BD1336A400FFFFFFFFFF3FFFFF8007FD87FFE03FD00FFFFFFB00000D80AD1781CDC7B80000000001F0B8480481FFFFFFFFFFCFFFFFC007FF93FFE03F800F3FFFFF040001F91C9C3B7700F8000081200109075B5901FFE7FFFFFFFFFFFF80076DA3FF60FF800FFFFFFFC000000FFD177ABA3BE80000808001330093BA007FFFFFFFFFFFFFFF80080F67FFC0FF002F9FFFFFF10000FFFFDA627F7F880000C0800102604DFF807FFFFFF27FFFFFFFE003CF47FFC07F003FFFFFFFF90000E3FFFFD43FFF9C0003FBC00100000DFFE00FFFFEFEFFFFFFFFE011E07FFFE004017FFEFFFFFC0000FFFFFF8FFFFFF80002DF0007590113FFE003FFFFFFFFFFFFFFF803;
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'hFCFFFFE000017FFFFFFFFC0001FFFFFF0FFFFFF0200F7F0003F90003FFF0007FFFFFFFFFFFFFFE06FFFFFFE001037FFF37FFFE000CFFFFFF1FFFFFFC00017FE0033B80075FD0004FFFFFFFFFFFFFF806DFFFFFA00000FFFF37FFFF80007FFFFF3FFFFFFC0001FF6001C8800DFFF80007FFF0FFFFFFFCFC06FFFFFFE00003FFFF3FFF7EC003FFFFFFFFFFFFF7F000FE7002170C0777E40083FFF30FFFFEFFF0027F7FFFE00003FFFF3FFFFE4001FFFFFFFFFFFFFFB000FE2002C490013FE40007FFDBBFFFFEFFF003F67FFF800003FFFF3FFFFFC001FFFFFFFFFFFFFD8400E20000DB02001600003FFFE73FFEFFFFF003A7FFFF80000FFFFF3FFFFF8007FFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'hFFFBFFCD8000F80000DA4400900000FFFFFF6FFFE3FFF007FFFFFFE0001FFBFF7FFFFF00003FFFFFFFFFFFC1C000780000200164000000FFFFFE6FFFD0FFF002FFFFFFE0007FF7FFFFFFFE0001FFFFFFFFD7FF8000004C0000274000000067FFFF32FFFF80FFF0025FFFFFC0007FFFFF7FFFE40001FFFFFFFF9BFC0000007000000FC2000001EFFFFF11FFF803FFB002FFFFFE80007FFFF7FFFEE380007FFFFFFF0FF20000005400400FD00000067FFFFF927FF803FFA001FFFFFF80027FE3E37FFFF800007FFFFFFF00FB000000000040034010000FFFFFFFFC7DF405FFE003FFFFFF00003FFFDBFFFFFE00003BFBFFFF00F000000000000007000000FFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'hFF98FFF000FFF807FFFFFF00013FFED2FFFF7E000027FFFFFFFFF800000000010003F18000FFFFFFFFDD3FF803FFF807FDF9FC00003FF3C2FFFFF800001FFFFFFFFFC840000000000000DCD081FFFFFFFFE43FD803FFE003FCFDF000003F80C0FFFFF800003FFFFFFFFFC8A00000000600005240007FFFFFFFF4FFC803FFE007FCFCF000003F0000BFFF10000007FFFFFFFFF970000000000000400003FFFFFFFFFA7FC003FFE003FFE6D00001BFF000BFFF18000007FFFFFFFFDB78000000009000000023FFFFFFFFFEFFE007FF8003FF82000003FFA0003FFF1C000302FFFFFFFFFF3800000000D0000000DE7FFFFFFFFEE6E406FE000FFF00000003FFA000;
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N14
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3809w[0]~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3809w[0]~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a19~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3809w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3809w[0]~1 .lut_mask = 16'hFDEC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3809w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 19;
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = 2048'h19C607FC0FFFFFFFD5BFFF00003FE000FFFFFC0073AF418D9B4F9077FABD1EB7B821A907060F4C95CBC30FF407FFFFFFF695FDA000CFFC00FFFFFF010E72DF6ED90F9066B3801CAC1353F90622327F8FA9730533FFFFFFFCB33B9BC0C3FFFE00FFFFFC045E756FD847DDD5738CBECA42DEB9FC023886C630D115A32FFFFFFFFDFA071A00C3CFFE00FFFFFC4EF803B7F913FFC67C7FEEB394B6A874A6C8737F3BFCAA3FFFFFFFFFFFE005FF00C1C7FC00FFFFF9E9718FFE30EAFFF35E6BA82FFB79F8FEA7802ECA6F8E54FFFFFFFFFFFD600FDF81C007F840FFFFF1B50287FB41A77FC48F25D205F8BE5E7B7A0A1FBA7FE1D9FFFFFFFFFF7F803DFF80800FF800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = 2048'hFFFFF027123FF6AB68FFB7CC186238A007271811601D53FFFCA1FFFFFFFFFFC4001FFF060C0FF700FFFFF878F35DFAAF207FFE2E74E2598B622618394119D0BFE761FFFFFFFFF7C8001FFF071E3FFE009FFFE09837FED92FC4FFE7151B3B344B156C3E530F19BA3BF3C1FFFFFFFFBC48001FFE013FFFFE009FFFE11930ED0126F5FFE99B2064A0FE4E8E78647109ADFFD101FFFFFFFE7A42001FFE013FFFFC001FFFB05FA23E881CEBFFFEC6842611EFAFBEF9733C4865FF8E41FFFFFFFFAA08001FFC013FFFFC002FFF8168DAD8672A917FF5482AA975471A04F4FC98A732FFEC81FFFFFFE36900001FFF013FFFFC000FFF8174FBEDB6AD9AFFFD281A4F193D;
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'h7633F7C2F207F1FFFE0FFFFFFFB710A0003FFD037FFFFC001FFF0377BDE60D448AFFF8F894761B13045733F8EA9AD3FFE9CFFFFFF7CE0041203FFC030FFFFC0007FF8E779AA5D8326E7FE2C0D60AABB3182342BAE52ED8FFE74FFFFFE22D101FE2DFFC01FFFFF8000FFF39FFFCD7F5B86FFFF3409F362E6C7682D13F671508FFF19FDC477EAAA03FE0C7FC81FFFFF8000FFE3EFFFF97E9BCDE7FF0C409202D19A1AF66D47F8F08FFAA9767A8EC8F003FE007FF03FFFFFC0013FE43E7DC36AE3449BFFEF394B03C4940CF9BB71E045CFF380C1E5FA72C003FC00FFE03FFFFFC001FFED9AEE2B6D164147FFFE9926029177A0FC39F920CFAFFC27D3F4BDD0A000F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'hC10FFE0379FFF0001FFDB27364B5F6E02F5FFFC11E6DD981D39D31B7C005BAFF90606E770608000BC0CFFF033FFFFE007FFAFD7F9CA99C90467FFFFC072CB8C96D2C3FFFDE22FAFF2DE797BB7A400003FCCFFE07BFFFFC00FFF0CADE5AA58D3C1F9FFFFC6896F1B8BA63FF0FFE1F4AFFA973E8C9F000000FFCFFFE063FFFF8003FF7194CDB2CD5E57517FFFF75E151D3EC73E40FFE0EDAFEFE1B8A0BFE00000FFFFFFF01FFFFFC003FFE983FFF447B301A2FFFFF1E7AE41C0A6C8EBFFFF702FE6CE0F00FFE000007FFFFFF07FFFFF9001FF36676DFD4CF30FC053FFFC5D820220D7722DFFFF38EFC89E3983FFC000007FFFFFF04FFFFF2001FE806CFFBB55D98;
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 19;
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'h71F35EFBA4AEC33933C60F7FFFFBB8FAB7EFE4FFFE000007FFFFFF80FFFFEC80FFEFC1BDFA723258BBEC15F48A7A646CF30C7FBFFFFCEEFE2E7B2FFFFE000005FFFFFF81FFFFF800FFE2C58FF5677C5E0B3BDB434FD22BF787A67FFFFFFC8EF52EC29FFFFC000001FFFFFF81FFFFF000FFEFF6731F78E49BFE7DD5D85CF2878D380FFEFFFFFEAEC37FC3CD7FFC000000FFFFFF81FFFFE2009FFC96CE7EDC92F9E77F5E6833C6546C6507FFFFFFFE5ECB5621845FFC0000007FFFFF01FFFFFC00FFCA9D46F62AA3F0EF2C42C29672DC5B21FF7FFFFFFF0A41BEFA800FFC8000001FFFFF00FFFFFC00FFDBB75FFFFDD609708E0186F74DE8600FFFFBFFFFFF96C9;
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'hFDD5200FFE0C00001FFFFF827FFFF300FFDB7E6FC3ECA61111DFE5601DA0282007FFFFFFFFFFB765BBB75007FE4C00000FFFFF807FFFF080FFFFBE949F6DB88B241FAD0597CB58200FFFFFFFFFFFFA370750F003FFC006000FFFFF80FFFFFF00FF0CDE3FF35F578818CFC389B30751F9DFFFFFFFFFFFFF3EFDDDE001FF9000003FFFFF80FFFFFC80FF06DF6EEEDB276A883ED7B5ADCE00FFFFFFFFFFFFFFF971398FF801FF1F02007FFFFF80FFFFFC80FF2FFFBE81D7BE13408F8BCC2FB07A7FFFFFFFFFFFFFF7E03E4FF800FFFF80307FFFFFC0FFFFF8007F8FFE734BFF17479867CF85C720FDFFFFFFFFFFFFFFF7BA747FEC003FFFC43BFFFFFF80FFFFFC80;
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'hFF5BFFF303D55E01C9A7FFD32AF3FFFFFFFFFFFFFFFFF60D4B7FFC005FFF07FFFFFFFF817FFFFC00FE1BBFF1E7F633E3FCAFFFDBBF43FFFFFFFFFFFFFFFFFFC3F8FFFC000FFF85FFFFFFFF817FFFF000FE79D7F067A6BB3EF9B3FFEAC683FFFFFFFEE1FFFFFFB79F297FFD000FFFC4FFFFFFFF80FFFFF800FFF6FCF34B72D84609EBFFCFFE87FFFFFFFE3CFFFFFFBCA6203FFE000FFFCDFFFFFFFF80FFFEF100FE6D25F79FE949F7F11BFFFFB88FFFFFFFFED6FFFFFFFD78609BFF000FFFFFFFFFFFF4807FFFF100FECA0F9FBFF384049127FFFFD5BFFFFFFFF6323FFFFFFE0AE103FF0003FFDFFFFFFFB0017FFFD000FFD8517F7F18FA8A17FFFFFFDDFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'hFFF8C14FFFFFF697E003FF0001FFFFFFFFFC9001FFFF62003E5D5DFFFE4E8E858AE3FFFFDDFFFFFFFE194CD7FFFFF64FE02E3F8001FFFFFFFFFC1000FFFF8300FFCF3A67FE6D26E6883BFFFF9BFFFFFFE6CC04DFFFFF4BFFC00D9FE0007FFFFFFF9000007FFCC800FECE78D3FC67C000B48FFFFF8A73EBF9AF8CD8FBFFFFD5FC0000FFF4003FFFFFFF800004FFFC7800FFCED48EF166B3037D87FFFF8D71D0CA81E430BF7FFFFEFC00007FFC0003FFEF7B400007FFFF7800FEEC97B9E8F6637AA31FFFFFFCF98373D3F7CFB9BFFFCA9000003FFC0003FFFFFB400004FFFF5800FF26DF572CF69305DA43FFFFDBC799A7193E0B416FFFECE000009FFC0001FFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N0
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~2 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~2_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a91~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a67~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~2 .lut_mask = 16'hF7B3;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N2
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~3 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~1_combout ) # ((!\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3809w[0]~1_combout  & \U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~2_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~1_combout ),
	.datac(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3809w[0]~1_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~2_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~3 .lut_mask = 16'hDCCC;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N8
cycloneive_lcell_comb \data_r~7 (
// Equation(s):
// \data_r~7_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~3_combout  & (\always0~2_combout  & ((\data_r~6_combout ) # (!\U1|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\data_r~6_combout ),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result19w~3_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\data_r~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_r~7 .lut_mask = 16'hD000;
defparam \data_r~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N9
dffeas \data_r[3] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_r~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|oRequest~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_r[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_r[3] .is_wysiwyg = "true";
defparam \data_r[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1803w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 20;
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 4095;
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000075BEAB0D63DF55969A5A6A6AAAAAAAAAAAAAAAAAAABC4FFC51BC34702E0554C0054AF0955B224AB2C000178FFEAC245958861BC49604B453DA8B15A6956955456FFFFF005555555555555540FFCF3017A6FAA68760DC59AAA6AAAAAAAAAAAAAAAAAAAAAAAAC0F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .mem_init1 = 2048'hFCD15734B0F2D05AA38454AB121588A5985B300148F4FAB6C6AAC41B3125C0D028C699C519A5A51415B303FFFC155555555555569403FFF341716FAAA65F4CF9AAAAAAAAAAAAAAAAAAAAAAAAAABEB17BE01253F95C03D05AF11554AA2595CF3D58561C0284DBFEA7055AF2B1C4AB04BC5C55570556955555547000FFFC155555555555AAA403F0F34B31BFAAA9E44BB5A9AAAAAAAAAAAAAAAAAAAAAAAAAADA2AB45383C20007D058421554F9485722AD5D55871780603FA685AA1B3403EC4E3131559116595655554800003FFC155559555AAAAAA403F3F33956BFAAAA983B75AAAAAAAAAAAAAAAAAAAAAAAAAAAB7DFFC7448FD6CC041019C9155539AA5BBFD9;
defparam \U1|altsyncram_component|auto_generated|ram_block1a236 .mem_init0 = 2048'h9E956110C0900F96D6A9BF4115FF4297C56B9455A5556AA4D155540FFC156AAA5AAAAAAAA803F3F349C6FFFAAA86AE25AAAAAAAAAAAAAAAAAAAAAAAAAAA93BD3D049FF36BC08D0090C55553532A8F0BA8A955884CCC000C2E6A738B014FA661C55EB515696AAA55D55555503FC156AAAAAAAAAAAA903F3F35E5BCFFFAA995AE5AAAAAAAAAAAAAAAAAAAAAAAAAAAE3313D04AEF09000DC03A74555521552ED39A8F95562538D500F2F6E027C14EA56C365B5E445A6AA954E555555540FC15AAAAAAAAAAAAA503F0FD226BFFFFAB9454A9AAAAAAAAAAAAAAAAAAAAAAAAAAAFAC53114E9F9BC01DC03A1155551F60F707AABBD9598AF5D5403D79037319395173DA;
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 20;
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .mem_init3 = 2048'hA17B3CAFF8EC6700000018CF7B7E151000000000000003450A7FC5031FEB56105C98BBE018941C398BAADD600007670000001E1F4E3E58D0000000000000F2DC94240606FFE1B650543C57FB7F5800CFA5EF46C00003A60000001E0F31347C50000000000000FD1834B20216FFFF96D05007B5FEF270E3F18D818F800003B61440965C0FD804E8900000000000003FEA348002ECF902FED008095CFB89FAC5A232403F000001D61FFF7CC31FC005E8400000000000001FF815B00C98FAD438F0181B3FF75E790A44E7BA7B080000E61FFFFFE0CFB02BE418000000000000FAB477440D9A7B952EB030130F2DD4AE5C8CAF75E01C0000D41FFFFFF1CFE16FC210;
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .mem_init2 = 2048'h000000000000EFD477180ACBFF5E47A01C07831DD14DB912C06DE03CA5804C3FFFFFF3C717A3EDF8000000000000F95233C40EE03CC5B7C01C0581712B534225099BC07FFFF0C67FFFFFF703B6204BD4000000000002FD5833E80F4C188B0F30380101E55F7AA41267E282FFFFF4063FFFFFF7027893423C000000000162792A9378174E31148430B8078109B6B508292B4607FFFFF8327BFFFFF70FF1660E780000000003F8FBAC13A0126E0218B5208C06317301CBF44D4E0C07FFFFFA383F7FFFF704366798C80000000007FEFBA443F0163F623B25A00C0B13F6501083C01A181FFFFFFE583FEFFFF9C384AEDAC40000000003F3F73143101DCFE1BC3050;
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .mem_init1 = 2048'h080E745BA90A9F9DF860FFFFFFFFCC7E4FFFF9808E6F03E4001800200070C70943401F6E7AC879D018018AC452BC15F7C9D9FFFFFFFFCC7F1FFFFB072B7F4B3C00000000207B1D4803005D7F45289D601AC105DAC259EA72D11DFFF5FFFFFE3F8FFFFF809AFFEADC0208000010FDD55000605FDC8DC0B1A00E002BA93973F663470EE7067FFFFFFFEBFFFA7E00FFE4E400180000C3FEFC5185C0445E9C4842100E129BF8C2C66E43867FC700003FFFFF23FFF71E1DFFC4F800090000E6FE8C578780423B840992103F77955B814E480C88FC80018001FFFF477FB91FE9FFC0C0018D98C0FFFF4641854016C6F40809337FD79E789BC2DA1CF3D0006FCF00C3FF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a212 .mem_init0 = 2048'h064FF27EEBFFC090068E59D0FFFE566085003216A208069FE72B76A26107AA8F1382307FFFFE000F820FD6F91FFFC0707FFEF9F387FE7E628540279F90C8055FE43B4E599B1DC97FCF033AFEFDFF000300000E1F74FFE1907FFFFBFB8BFE78668000338F900802EFE0955DA3E62B647FBC73B9FFFDFEC00040007A14EC7FA6F07FFFFFFFCFFCFC4208E27207101C0347E28E90038E64B9FFFC79E9F7FDFFC00000000335E87E2D30FFF7FFFFFF7CED2208F0D1F39E1C00CBC16A9D96145240CDF6FFF9E7F7FFE0000001011FC07E38F0FFFFFFFFFFFEFDA612FE17079F9C08AB85744B0408FC2021D07FF9E177FFC0000000018FD07E3378FFFFFFFFFFFED7AE;
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \data_r~8 (
// Equation(s):
// \data_r~8_combout  = (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a236~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a212~portadataout )))))

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.cin(gnd),
	.combout(\data_r~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_r~8 .lut_mask = 16'h0B08;
defparam \data_r~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 20;
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = 2048'h57B1FFFFFFFFFFFFE03FFFA0003FFFFFFFFFFC00BC4F99F5459FD653E249E0C75B1FA900FFFDE4401B30FFFFFFFFFFFEF7C3FEC000CFFFFFFFFFFF00B9E8EFCAC63FE52FFC781FA084CFF901DFE16FF4A330FFFFFFFFFFFD20F0C400C3FFFFFFFFFFFC04715FFF6A497FFA41F36274C23267FC0187D99FFFD7347FFFFFFFFFFE6FFF0F00C3CFFFFFFFFFFC2FB4E8BFD310FFF33FFD82C99681E7F48147F11C7FAB19FFFFFFFFFFFD53FA0000C1C7FFFFFFFFF96D6D08FEB7FA7FFBFF356767FC56B7FE82EFF84D1FF2B3FFFFFFFFFFFE7FF00001C007FFFFFFFFF13371BFFFDF90FFE875B27671FEC131FB0589FAAA6FDC87FFFFFFFFFF887FC20000800FFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = 2048'hFFFFF02017BFF5A9E7FFCFE6E86636BF8B60F80C81F983DFFF5FFFFFFFFFFF53FFE000060C0FFFFFFFFFF85CD5FFD59917FFE8C65F661D8F04E1F803C0FDC87FF35FFFFFFFFFFD9FFFE000071E3FFFFFFFFFE05EB87F0BBE3BFFF3E4C846D74C00E3FE21C8FDA1FFE7FFFFFFFFFFE89FFFE000013FFFFFFFFFFFE053D7FF3F3F09FFF579CC1DC13E6581F81C60FD83FFE53FFFFFFFFF45FDFFE000013FFFFFFFFFFFB0FB4DE09F34E27FF449FAEDE08F7B81F80C203C0BFFF4BFFFFFFFFF4EF7FFE000013FFFFFFFFFFF817FDD997BBC957FFA93ED64F846761BF400101D49FFF6FFFFFFFFF499FFFFE000013FFFFFFFFFFF816FFDBDEAD2997FFFCFAD02FE31;
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'hCE0FF73A13FE09FFF47FFFFFFFDF0F5FFFC000037FFFFFFFFFFF02EFFD6FF23A897FFCDFF722FC1CFC2F70040A7729FFF07FFFFFFDABDFBEDFC000030FFFFFFFFFFF8EEFDE1B0578117FFD1FFF47745CF85F4001017323FFFDFFFFFFF5A8EFE01D200001FFFFFFFFFFFF3DEFFD0CE770017FFD73374B7163F07FC0C1817BF3FFE6FFEBFFF0075FC01F380001FFFFFFFFFFFE3BEFFED8C674D0FFFF70A95B5033A07FE12B807DF3FFCFFF84574BE0FFC01FF80003FFFFFFFFFFFE4FFFFCD843F44B7FFF44F04F8023C0FF984FE1FFA3FFCDFE8E07CCD3FFC03FF00003FFFFFFFFFFFED977FF1019F43C3FFFE570DF904108FFC06FEDF381FFEDFB3F0A62F5FFF0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'h3EF0000379FFFFFFFFFDDE7FFCC9A4F4303FFFF3FDFF800D927DC07FFFFBC1FFDBF7DE7179F7FFF43F3000033FFFFFFFFFFB24DF27740494279FFFFEB62F801F64FC203FFFDDE1FFBBFFDFD985BFFFFC03300007BFFFFFFFFFF3E81F077E28145DEFFFFF7B1FC05FD9FE70FFFFE0F1FF3F6FEF5A0FFFFFF0030000063FFFFFFFFFF6D3CEEFF5A4045C3FFFFF8309C023B3F183FFFFF1E1FF77F7FB5C01FFFFF000000001FFFFFFFFFFFDFBCE5FDE76D423D7FFFFEE1175E02010B1FFFFF8F1FF6E17155001FFFFF800000007FFFFFFFFFFF52CAD7CBCBAD428BFFFFFE30469FC7C109DFFFFFC71FEDF902D4003FFFFF800000004FFFFFFFFFFE7EC7C7D5966DC;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 20;
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'hCB7C4FFFDE92CCEEF0C1FEFFFFFC61FCDDE0550001FFFFF800000000FFFFFFFFFFE3CD4FF7FB155CA6C80FFF26525FFFF2C3FFFFFFFF29F8B804640001FFFFFA00000001FFFFFFFFFFFFDC2FCFBEB95A49FC07FC76121BF7807FFFFFFFFF69F9F03C880003FFFFFE00000001FFFFFFFFFFF49F7FFEFEB91E551E0E60D194100507FFFFFFFFFF69FB403D200003FFFFFF00000001FFFFFFFFFFFD980FFDBB2D1C929C2DC96CB693801BFFFFFFFFFFA1F3E9FC500003FFFFFF80000001FFFFFFFFFFDFF23FFFFFB915427FBDE4E73B13E4DFFFFFFFFFFFF1F681F1A000037FFFFFE0000000FFFFFFFFFFDFFCA7FCEA4AFD91FFFFC5C1C917FFFFFFFFFFFFFFFDED;
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'h03E3400001F3FFFFE00000027FFFFFFFFFDDBFE7FFFACAF4489FFBAD760CF7FFFFFFFFFFFFFFFD8FC7D2800001B3FFFFF00000007FFFFFFFFFEDFF3EFFFA72FDECBFC3E4C73857FFFFFFFFFFFFFFF9DBFFB50000003FF9FFF0000000FFFFFFFFFF1DFF8AFFF933FE703FFFCDFFE0AFFFFFFFFFFFFFFFF8FDFEB60000006FFFFFC0000000FFFFFFFFFF0DFF9BF3FB647F700FFFFBFDC1FFFFFFFFFFFFFFFFFFFD3DA8000000E0FDFF80000000FFFFFFFFFF16FFC71FFF3217F8CFFFC8938FFFFFFFFFFFFFFFFFFE783510000000007FCF80000000FFFFFFFFFFBE7FFC37F79104C0AFFFE4CB9FFFFFFFFFFFFFFFFFFE104D40000000003BC400000000FFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'hFF6F3FF87FFEE3619E5FFFFDBF8FFFFFFFFFFFFFFFFFFFF1A58000000000F800000000017FFFFFFFFEDFDFE37FE7A91A8F17FFF7073FFFFFFFFFFFFFFFFFFFE29300000000007A00000000017FFFFFFFFE3FEF93FFE0A0F9A1B7FFE71E7FFFFFFFFFFFFFFFFFFBDA8E80000000003B0000000000FFFFFFFFFF3E7FA3FFE0E7F9F027FFFFDE7FFFFFFFFFE1FFFFFFF948BFC000000000320000000000FFFFFFFFFEFFE9AFFFF170007F07FFFFCA7FFFFFFFFF1E7FFFFFFA527F64000000000000000000007FFFFFFFFFFCC8BFFFFB97039F03FFFFA77FFFFFFFFBBFBFFFFFF953FEFC000000002000000000017FFFFFFFFF7CA77FFFFDED8667FBFFFFA77FFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'hFFF01FFFFFFFF8DFFFFC00000000000000000001FFFFFFFFFEFC85FFFFFDAE7C72E7FFFFE77FFFFFFFF02FFFFFFFEC7FFFD1C0000000000000000000FFFFFFFFFF7CD6FFFFFFC1FE7007FFFFE37FFFFFFE8C07FBFFFFFFFFFFF2600000000000000000007FFFFFFFFFFDD30FFBFEFFFF8477FFFFF2FFFFFFD77C1F7DFFFFEFFFFFFF00000000000000000004FFFFFFFFFFFDA3EFFDFFE300FC7FFFFFF0FFEFFDDE1C3F7EFFFFF7FFFFFF80000000000000000007FFFFFFFFFFFFF483F1FF04F980E7FFFFE1FE7ECC040FF079BFFF8FFFFFFFC0000000000000000004FFFFFFFFFF7FFA6331FF9303206FFFFFE1F84E401E01F0C17FFF9FFFFFFF600000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~2 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~2_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a92~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a68~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~2 .lut_mask = 16'hF7D5;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y34_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 20;
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000FFFFFFFFFF7FFE5BE5FFB1E701DBFFFFC1C060007FA0F9E027FFBFFFFFFFE0000000000000000000FFFFFFFFFFBFFF8DFFFFE1FF87D3FFFFE38020E0A466CE00277CDFFFC3BFE00000000000000000017FFFFFFFFFDFFFF87FFEF7107C3BFFFFF79C80003C2D8009D5EE7FFF07BFE800000000000000001C7FFFFFFFFFDFFFFC5FFE523E38C3FFFFE78800003E5D8006A8B9FFFC01FFF8000000000000000438FFFFFFFFFFF7FFFBBFFF819E300FFFFFFF801E103E7D8066AFEEFFFC007FF80000000000000007B0FFFFFFFDFFFFFFFFFFFFE45E381FFFFFFC001A081DDC306D7FFFFFF8007FF90000000000000007B0BFFFFFF8FFFFFFFFFFFFFCBE;
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'h0F9FFFFFFC70002006E8689C7FFFFFF8007FFC000000000000000FD1FFFFFFF8FFFFF99FFFF8FFBFF185FFFFF18E23F819C0EB303FFFFFFC007FFC800000000000004773FFFFFFF8FFDFF33FFFF4FE7C0EC1FFFFF30F80BC306169F03FFFFFFC000FFF00000000000000E370FFFFFFF0FFEFFE9FBAEA7FE08171FFFF71FC3C0C7FFE47F83FFFFFFC003FFF000000000000003F7FFFFFFFE0FFEFFEB232847FF058B5FFFFCE170E3800E55AE87FFFFFFCC01FFFE0000000000004FB7FFFFFFFC0FFEFFB49B9C6FFF005C5FFFD9E2788C100931FAFFFFFFFFF800FFFC0000000000007FFFFFFFFFFC0FFF7FD8AA6FEFFF61E8AFFFDEE5E303F074BFDF7FFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h811FFFF0000000000007FFFF7FFFFFE0FFD3FFEFFBFFFFF0DF92FFF971227EFE3AAFFDFFFFFFFFFFE17FFF7000000000000FFFFFFFFFFFE0FFD9FFFC07FFFFF04FFEFFF2FD807FF1950DBCBFFFFFFFFFE5FFFFE000000400003FFFFFFFFFFFA0FBE3FFFFFFFFFFF2C7FFFFE60DF5BE1B500FFD7FFFFFFFFFFFFFFFF0000000000017FFFFFFFFFFC0FFF0BFFFFEFFE1EF4FFFFFED189007AD7E1FFB7FFFFFFF7FFCFFFFF000000200003FFFFFFFFFFF80FFB98FFFE97FB4B9DFFA7FDC18C0DDB3FFFFFFFFFFFFFF7FFDFFFFE000000060002FFFFFFFFFFF80FF0035FEE136EABC7FE03FF1FC02ACFFFFFFFEFFFFFFEF7FF4FFFFE000000060002FFFFFFFFFFF80;
defparam \U1|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'hFF0826FFE470167FFE28FDF8038A5FFFFFFFFFFFFFFF58FFF03FFFE000000024240FFFFFFFFFFE20FF1000BFF71F91FFF67A7FEFFC297FFFFFFFFFFFFFFF00FBB08FFF70000000040C8FFFFFFFFFFF00FF60005FFFC003FFF46BFF9FE157FFFFFFFFFFFFFFF8001F00CFFFFC00000000383F7FFFFFFFFE30FFE00031FFFFDE9BC75FFE3E1AACFFFFFFFFFFFFFFF800080004FFF000000001303BFFFFFFFFFE40FFE000033FFFFFA2BE3FE3F76AFFFFFFFFFFFFFFFFFC000000001FB0000000033603FFFFFFFFFE40FFE0000253F82FDFC3FCF3B36FFFFFFFFFFFFFFFFFFE000000000000000000013E07FFFFFFFFFC00FFC80000B40047F83FF5EE1CF7FFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'hFFFFFFFFFFFF0000000000C000000007FD87FFFFFFFFF000FFFB00001B80BAE87E1DF8BFFFFFFFFFFFFFFFFFFFFE00000000003000000007FF93FFFFFFFFF0C0FFFF04000007F6C00253FF07FFFFFFFFFFFFFFFFFFFE001800000000000000076DA3FFFFFFFFF000FFFFC0000000036F0ACDC417FFFFFFFFFFFFFFFFFFFF800000000000000000080F67FFFFFFFFD060FFFFF100000000398B808077FFFFFFFFFFFFFFFFFFFF80000000000000000003CF47FFFFFFFFC000FFFFF9000000000058000063FFFFFFFFFFFFFFFFFFFFF0000000000000000011E07FFFFFFFFE8001FFFFFC000000000070000007FFFFFFFFFFFFFFFFFFFFFC000000000000000003;
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'hFCFFFFFFFFFE8000FFFFFC0000000000F000000FDFFFFFFFFFFFFFFFFFFFFF800000000000000006FFFFFFFFFFFC8000FFFFFE0000000000E0000003FFFFFFFFFFFFFFFFFFFFFFB00000000000000006DFFFFFFFFFFF0000FFFFFF8000000000C0000003FFFFFFFFFFFFFFFFFFFFFFF80000000000000006FFFFFFFFFFFC0000FFFF7EC000000000000000080FFFFFFFFFFFFFFFFFFFFF7C00000000000000027F7FFFFFFFFC0000FFFFFE4000000000000000004FFFFFFFFFFFFFFFFFFFFFF80000000000000003F67FFFFFFFFC0000FFFFFFC000000000000000027BFFFFFFFFFFFFFFFFFFFFC00000000000000003A7FFFFFFFFF00000FFFFFF8000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h000400327FFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFE00000FFFFFF00000000000000003E3FFFFFFFFFFFFFFFFFFFFF000000000000000002FFFFFFFFFF800000FFFFFE00000000000028007FFFFFFFFFFFFFFFFFFFFF980000000000000000025FFFFFFFFF800000FFFFE40000000000006403FFFFFFFFFFFFFFFFFFFFFE10000000000000000002FFFFFFFFFF800000FFFEE3800000000000F00DFFFFFFFFFFBFFFFFFFFFF980000000000000000001FFFFFFFFFD800000FFFFF8000000000000FF04FFFFFFFFFFBFFFFFFFFFF000000000000000000003FFFFFFFFFFC00000FFFFFE000000000000FF0FFFFFFFFFFFFFFFFFFFFF000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h0000000000000007FFFFFFFFFEC00000FFFF7E0000000000000007FFFFFFFFFEFFFFFFFFFF0000000000000000000007FFFFFFFFFFC00000FFFFF80000000000000037BFFFFFFFFFFFFFFFFFFE0000000000000000000003FFFFFFFFFFC00000FFFFF800000000000000375FFFFFFFF9FFFFFFFFFF8000000000000000000007FFFFFFFFFFC00000FFFF1000000000000000068FFFFFFFFFFFFFFFFFFC0000000000000000000003FFFFFFFFFE400000FFFF18000000000000002487FFFFFFFF6FFFFFFFDC0000000000000000000003FFFFFFFFFC000000FFFF1C0000000000000000C7FFFFFFFF2FFFFFFF21800000000000000000000FFFFFFFFFFC000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3909w[0]~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3909w[0]~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|altsyncram_component|auto_generated|ram_block1a44~portadataout )) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a20~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3909w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3909w[0]~1 .lut_mask = 16'hFBEA;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3909w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 20;
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = 2048'h133CF716150C0ECB1AD31FB8C1D9DA18C67FF8E1F7FFE000002001EFA07CC590FFFFFFFFFFFEF70F173BDB1A900E13EA3E016CA40233C3A607FFEA0133FFF81000C0019F40F88A80FFFFFFFFFFE0D60B30B291DEB0023CF3D2B945C80D4334038FDFF40133FFFC30001C01DE99FC9900FFFFFFFFFFEC9622123227FEB80A387E0B969B0064CC10008FCFF607E3FFFC7B63FE00E5F9FEF500FFFFFFFFFFF5320013BCAEB6E0023E482C0A3C78D14913C10FEF770FAFB67FFE45EC007B73FCF200FFFFFFFFFFF83A6844BF0C464013B006792F7239D37DF3E1FFC03F07FF805FFE01FC0076F3F7CE00FFFFFFFFFFDA327E000A9D5E2053EE78CEC4C2B53387E3F4;
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = 2048'hFE88260089C00FFFE3FC00FDB4FD9400FFFFFFFFFF9022FE8016CAC7401397CC172BC13F1B023BFFDA04C60000C001FFFFFE06133CFDAE01FFFFFFFFFFCB6BEBA9FA1F4FC03F3ED3AA95EA1A5E0213BFF8028400010000FFFFFFF60369FC5EF0FFFFFFFFFFD46B632EC7068CA077F641ECD1D418511E91FFF803C600000000FFFFFF470F39E45E00FFFFFFFFFF926BE35EA6B7CD4057D6A39BAFA8461FF8107EE00140000000027FFBFFFF385320BE06FFFFFFFFFFC977EF5D2573D48277E4CD170F1FE7FFF197BFE0004029080040FFFFFFFFF06C017EE7FFFFFFFFFF9CEFEF0EBB63A6C073CE560E3E4F8BBFE0E3DE800000F44000003FEFFFFFE0F0213EFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = 2048'hFFFFFFFFFF177FE2CAD747BD882FAACCBEFCF1A79FE065FD80000077306800333FFBF7C01F013FFFFFFFFFFFFE2B77E2AEF363E260F1F8A6A96E32760FF257FD8000106735E0002D0D7FFF819D40FFFFFFFFFFFFFE00DFEAE4A972C582DEDD8B267FD2C807D241F6C003216737F20000060648003742FFFFFFFFFFFFFE05CFEED98FE65F0073C09B50BC130000E33EE2000380677FFC000000000C02B140FFFFFFFFFFFFFEC0CF73918F6C518071CA7ED7EAC32000024001801380E77FFE8020001800040D423FFFFFFFFFFFFE979F6C0B0748240041446185D6018000023031827B826EFFF7C0000000005845593FFFFFFFFFFFFEA7BD12025F4A8682C2C853;
defparam \U1|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = 2048'h33AFB7000002381800FF0040FFFDF80000004013C19CFFFFFFFFFFFFFE24A8A9A44F495E62ED9534A340660001F25C0B013F0004BF7FF000000001CF819A7FFFFFFFFFFFFE518D9C7566E69BE3AB2AC21A702C00E1E24C0191BE00003C7FC000000001E1D999FFFFFFFFFFFFFC69E93567A655AE03C0DBCEAD2F1C00FFFE6C0090DE200038FFF80000000361F9FCFFFFFFFFFFFFF029AA72277EC4CA27ED2F1A556F3801FFFF260018E2110030FFFF0000001F00F9F3FFFFFFFFFFFFF3ADBF96214CCC66DC8AF032A0AC3C03FFFF27CC3C701D3003FFFF800203FE39F131FFFFFFFFFFFFFF013E82C5FCE278691CC26B66D83C0FFFFF23863E007DF003FFFFF8;
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 20;
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = 2048'h010578867A1DFFFFFFFFFFFFFF4972233D50E21064BB84DFD190380FFFFFA3A30C8BFFF0000FFFF00118F0C33A03FFFFFFFFFFFFFF037978F648C61C816D4158F2C8F80FFFFF91E0800DFBFE000FFFF001FFE3CB1E3BFFFFFFFFFFFFFE4770F8EE1D40DABA42E4C8EAB1F81FFFFFDDC000002FD00007C3FA01FFC3CB1C87FFFFFFFFFFFFFF67DCB34C8D41C80EA1DFE61163F03FFFFFCDE0D80000000C03D7F301FE87CE0177FFFEFFFFFFFFFF23FCA4BC1454E82E56F7D740C7C03FFFFFC471BF00000009607FF113BC1FE5830FFFFEFFFFFFFFF01591E9642AD8B0D8A933E12387D03FFFFFC6D603C00A8000607FFF7FB81FE5C7FFFFFFFFFFFFFFE084DE29;
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = 2048'h264AD5F4C15565CE1287C03FFFFFC6E3F8F2C90000901FF7FFF83FF9C31FFFFFFFFFFFFFE0C48327F6D25472C626F1E0B187E07FFFFFE34FB070038000001FFF9B807FCB827FFFFFFFFFFFFFFE88DA481A9C70E1A6F0C043230FC07FFFFFF34EE068066000000FFFFF00F6D301BFFFFFFFFFFFFFFEDB2A8DF9057197FD4820C52A2FC07FFFFFF343E41CFEF0000001FFFE23F0E0067FFFFFFFFFFFFFFE467B19D94CE6FBC883404C647F807FFFFFFB476BE9FFE0000003FFFF07F3E88DFFFFFFFFFFFFFFFC4BA695563D5AD7721B4EF8787F817FFFFFF815BF38F7C0401000FFFE3FDE0CF6FFFFFFFFFFFFFFF87D2F157A4DDCE79A751F6230FF807FFFFFF8F2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = 2048'h6528E3800C1E007FFE7FCB88CDFFFFFFFFFFFFFFF00F75B7CFCED7CA338EB8EAE8FD81FFFFFFFD5638E3820031FE00FFF47F8141D3FFFFFFFFFFFFFF94A8F55638FB17A1F18D4AF070F800FFFFFFF43F6979F823FFFFC03FE07E01E1A3FFFFFFFFFFFFFFCC0A4C7A57BB0EF3FEAFB2117078017FFFFFE1D2B294FCF3FFFFF03FF1F803A157FFFFFFFFFFFFFFFC20AC72C93FA98D5D294C82B0F801FFFFFFD0A1D81BFDF7FFFFF01FC1C80710AFFFFFFFFFFFFFFFFAC1CD9F3487491B111E9089B8F803FFFFFFC903F28F76E7FF9FF01E01C003725FFFFFFFFFFFFFFFEA31FD6A3923836379F183CDE0BC21FFF9FFC183CFFFFE3FF83BFC1F038001B33FFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = 2048'hFFFFFFFFEAD6A564831A0AD0E6F502F4E0FC07FFFFFFCBE3FFFFF40FF003FC07870003A3FFFFFFFFFFFFFFFFFFB1CCA53E7619C5C51625D4E1F80FFFFFFF82E1FBFFF807F803FF0387000033FFFFFFFFFFFFFFFFFB91B8D6B1D8138FC91A05F5E1F80CFFFFFF5261FDFFF801FC03FF80C70188EB7FFFFFFFFFFFFFFFFBF7CB9D53D8268FC0B01A84E1F803FFFFFFC571867FF390F801C1C1C603CF887FFFFFFFFFFFFFFFFB623BADDFF87D1FB7726864F0FC03FFFFFF0FF3DB2FCDF83000FFF02607C88F7FFFFFFFFFFFFFFFEFA439ACF4E5FD3D66C15004F0F807FFFFFF6EF9E80F3FFA3200FFF8360FCBF77FFFFFFFFFFFFFFFEBA4698ED1DFE17EF4886C60;
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N12
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~0_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a188~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a164~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~0 .lut_mask = 16'hF7B3;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 20;
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = 2048'hE1F806FFFFFFCDF0E0847A6C1A007E5C160FE5703FFFFFFFFFFFFFFFA5F868AF9B3DCD1F4AD91F5BF1F80FFFFFFFAEF04342F25B180018CC023FE76F0FFFFFFFFFFFFFFF8DC845BFF4299B3228A61E31E1F007FFBFFFE0FA4565E7F99E1018BF063FE5D10FFFFFFFFFFFFFFF9FA047BFF1EF0264AAE0A301C1F00FFF87FFF27A259BBA0AC7B020DF817FE5E507FFFFFFFFFFFFFFAF44F2BBE11217D8A34C8CFF81F00FFF31FF33BF9DA475022730003FE2FFCF9A87FFFFFFFFFFFFFF8EE77333F114E65ECD9E6E9F00E017FE78FE99AE3D9A2CACA390001FE1FFD2A08FFFFFFFFFFFFFFFFD208AF3D1001EC273A000FD81F00FFD3CFF9D923FEF7FD133F80017;
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = 2048'hF0FFA0F4DFFFFFFFFFFFFFFF7EC9BEB7F2291DE9F750A0F903E00FFAA4E808511A677FA323FC0008F07FA908FFFFFFFFFFFFFFFD7C47EC51C402E0201B1B2E7801E01FF384041858814A7F6D31FE0000E1FF8662BFFFFFFFFFFFFFFE5DC797D8844663D803EC13B013E03FFFA203386C61C37FC061FE0200C1FF8781BFFFFFFFFFFFFFFE2CCCB7D9F46F71B019DF15B3B7E01FFFABA70FA643A2FFE7C07E000320BFA341FFFFFFFFFFFFFFFE8C8E948F274F6D0037DA3B3207E01FFF97810A2E81FDDF7BA07FC005007FDE81FFFFFFFF7FFFFFFE9E552E2863984630FD8F6A4217E02FFF5D0D312710F820E7C1FFC806707FD1017FFFFFFFFFFFFFFC09D37AAE;
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = 2048'hCF8F4CC0FB1FE3B033F03FFE3B0D9D9B58E2213781FFFC0CE83F8A01FFFFFFFFFFFFFFFC0853E4650D43652F4E62E14027E07FFE3919B6E75AF87CE7A1FFFA3AD5366001FFFFFFFF9FFFFFFC205699C8EDA9861EFCC8E100E7C0FFFF35DFA9F7C8FC0EBF91FFFDFEE49A7C01FFFFFFFF9FFFFFFE315A20900193FCBD7E547023C7803FFF05FC8BF3EC5F9FF7C1FF7CFDEF33A801FFFFFFFFDFFFFFFF375ACF006280EBFFBF56C01FDF80FFFE13F51BFCC03CA38B04F7FF5A61F820003FFFFFFFFFFFFFFFF85D3C86DD0BFF93799BA357EF40FFFF8FF9DFFB853C69C083FFFF9B7D3920013FFFFFFFFFFFFFFFC44C6A8D07EF3B09FF9F910F7F00FFFF80F0C3BA;
defparam \U1|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = 2048'hEDBA58F001FFF5DD325EC003FFFFFFFFFFFFFFFFB8D3651A18549FECFFC735EFFE00FFFE10D293C2E6B870F584FFEEE41FC6E003FFFFFFFFFFFFFFFFF357ED3C37426ED17FF8679A1E02FFFC0BA2118E24186BC0827D572519A3B001FFFFFFFFFFFF7FFFF30F2A1932F0BFAC7FFC0103FF02FFF94E6341DE2F443A82C0ECECFCDC6BE001FFFFFFFFFFFEFFFF7F06E13B82D5AFD77FFC4C0DFE03FFFEB39B09FC0FC43288000783A4FFD83003FFFFFFFFFFFBFFFFFD04EE57F60B676A7FFA67C8FF03FFFCE3A531FC7FC1FC803E875C47FF17A003FFFFFFFFFFFBFFFFD4055EE96A2ACE98BFFE7BABFF03FFFCD7D23FFAFDE2378002A77CC23EDBE803FFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 20;
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = 2048'hFFFBDFFFD18E76105354DE515FFF503FF201FFF8BA6AE606BDFA3F800886FC87BC4AC000FFFFFFFFFFFFCFFFBB0D7614B49BBCC4BFFFF17FFA013FFE094097BD8DFE1FE006FDFA90E0378C00FFFFFFFFFFFFFFFFCB438C819DA858879FFFF6FECF017FFF1981C3D30B7E1EF001BEFA3780E9C200FFFFFFFFFFFEFFFFAF00A84B8451F3484AFFE9FD9A00FFFE222F3792EB3E0FF8CDDFC1CFFFCD8000FFFFFFFFFFE6FFFF4FC669C7187B6213E13FD2F02E807FFC40A93A322DFB827EEFEC79B40F9E7800FFFFFFFFFFF39F7F2BC7CBCA4EE7C7F809CF5264FCC03FFE420089CBA0FB823FDBFFF80620381A80FFFFFFFFFFF3877F27842485E81FCAF077EB9C6F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = 2048'hFFC02FFF3176DE21A0FF041FEFF086C07E61D6007FFFFFFFFF8EE73F26C827307B1F29F0E35D61FFFF801FFF2D84DFC321DA0EBFD5F80FCA97C3E7003FFFFFFFFED01DF886D1BF58FC7EDAEBC0A723FFFFE03FFFA82D639301AD8A9F0B441F7EC67FB1C07FFFFFFFFA801DF8825A34B13EFCB7EF411E2BFFFFC01FFFB014E56990898BDF01587F09A0F805001FFFFFFFFF801FC00E705B8139F974ED2D39D9E3FFC01FFF8C18E6F81B0449F06C9C70857081E2200FFFFFFFFFC0FFDA1DA0FE5AE1251D740BE2210FFF801FFFCBEA34DB7E041CE47FCBD3B5904FF3E007FFFFFFFFC8FFD017D8151820E6A73D71D163BBFF000FFFDFF913B39E05DC76F7F3E7FF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = 2048'hD7FFFAF003FFFFFFFFC09B704724FF8E85CD06FFA1CFA1FFEE0007FFD5F714F66F60E43FF63C07FFFFFFF8B003FFFFFFFFC2007C058215B6473B173BEFA38D8FFE8001FFE1F0C69DFFEE808FC21E7FFFFFFFFE4009FFFFFFFE0000F80B52769ADFFF1FB7EC71359FFE00007FF5F63BDBD20A81F100003FFFFFFFFE5003FFFFFFFEC002F08B8BEAD77E232D1BA8CFD9CFFA80007FF6F01946828BE7E000003FFFFFFFFF78037FFFFFFEC00010BA0355EBDCF037C3BCA607FFFE00003FF8DB8228D7394689F020FFFFFFFFFF6403FFFFFF59000030BAE63FFF1BE5C653F45E3BE9FF0000FFFADCD6B897FC861FF21EFFFFFFFFFF48013FFFFF98000000380CFFE4;
defparam \U1|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = 2048'h1E1D3BEBE9D720F01F20007FFF704FA9ECADF4FFF83FFFFFFFFFFE40003FFFFFFC0000002EE7FFEEC18FDB3B19EDA0E01F340007FE72F3ED6E814CFFF83FFFFFFFFFFEC001FFFFFFDC8000000587FF4E8C182BAA8AC4300F07E00000FCBE42A823A903FFFCFFFFFFFFFFFDC003FFFFFFFF0300001FEFFD58DF9FAD854FE9C21FF1FE0001FE7EE328739F37FDFFFFFFFFFFFFFD0101FFFFFFFC0120003B6FD3F8A4DF76BF1899FEC631FFD001FE21A96AD6983FFEFFFFFFFFFFFFFF2103DFFFFFFCBF60003E7FF2717A5FD1A7B612FF1C1C7F8000FF66701ACC903FFE7FFFFFFFF3FFFE60003FFFFFFF3FFC005ECEB5F195FFD6AF9723FE56E73FC000FF10227B;
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3909w[1]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3909w[1]~0_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|altsyncram_component|auto_generated|ram_block1a140~portadataout )) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a116~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3909w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3909w[1]~0 .lut_mask = 16'hFBEA;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3909w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~0_combout  & 
// (\U1|altsyncram_component|auto_generated|address_reg_a [2] & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3909w[1]~0_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~0_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3909w[1]~0_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~1 .lut_mask = 16'hECCC;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~3 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~1_combout ) # ((\U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~2_combout  & 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3909w[0]~1_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~2_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3909w[0]~1_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~1_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~3 .lut_mask = 16'hFF20;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \data_r~9 (
// Equation(s):
// \data_r~9_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~3_combout  & (\always0~2_combout  & ((\data_r~8_combout ) # (!\U1|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\data_r~8_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result20w~3_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\data_r~9_combout ),
	.cout());
// synopsys translate_off
defparam \data_r~9 .lut_mask = 16'hB000;
defparam \data_r~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N1
dffeas \data_r[4] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_r~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|oRequest~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_r[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_r[4] .is_wysiwyg = "true";
defparam \data_r[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 21;
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = 2048'h5F8FFFFFFFFFFFFFF0FFFEC0003FFFFFFFFFFC007A7FBBDE58FFEA6DEDF9FF58570056FFFF8583F81F8FFFFFFFFFFFFF6C7FFD8000CFFFFFFFFFFF00B58F77BDDD5FF58FE7F8E05FBBC006FFFFE980FB4E8FFFFFFFFFFFFFCB095F00C3FFFFFFFFFFFC056BB5BFED513FE33CFDFE803DADE003FFFFF921FFFC8BFFFFFFFFFFFC2C00F000C3CFFFFFFFFFFC0D87C7FFB8007FFB7FFEFEC06898600B7FBFE1A3FFCC87FFFFFFFFFFF8F4000000C1C7FFFFFFFFF94B0AF5FF60D9FFFCFFFE5F52009E70017F1FF0F2FFE58FFFFFFFFFFFFB80000001C007FFFFFFFFF1129577FCC08FFFF006588E7C01AEF004FE77FC959FF7BFFFFFFFFFFFB500000000800FFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = 2048'hFFFFF007397FFBD01FFFF7F7DF9E39406AE007FE7FFE3C3FF73FFFFFFFFFFFD4000000060C0FFFFFFFFFF87423FFEF3017FFF0E9B01E1D70F5E007FC3FFE3FFFFB3FFFFFFFFFFD10000000071E3FFFFFFFFFE0498BFFF7B645FFFB9BD83E17B3FBE001FE37FE5FFFFBBFFFFFFFFFFFE0000000013FFFFFFFFFFFE09EA3FECF344FFFF9463C3C01C1B38007FB9FFE7FFFF97FFFFFFFFF6A20000000013FFFFFFFFFFFB0B6FFF0BFBBEDFFF93E0E1C0090A78007FFDFFFFFFFF87FFFFFFFFF8F00000000013FFFFFFFFFFF8177FFC0FE4698FFFCFC4F1C00690E000BFFEFFEFFFFF87FFFFFFFFB8600000000013FFFFFFFFFFF81FFDEE3DED692FFFDF03F3E003E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'h3E0008FDEDFFFFFFF8FFFFFFFFE26000000000037FFFFFFFFFFF03FFDD1F9FB682FFFEE00F1E001FFC008FFFF5FFFFFFFCFFFFFFFEA8E000000000030FFFFFFFFFFF8EFFFDFFBEB60AFFFE20073F007FF800BFFFFEFFFFFFF8FFFFFFF896000000000001FFFFFFFFFFFF3BFFFCB35CB614FFFFACCF3F001FF0003FFFFEFFFFFFF9FFFFFFF190000000000001FFFFFFFFFFFE33FFFFA7FDB2C5FFFE3FC93F004FA0001FFFFFFFFFFFF1FFCBFF9410000000000003FFFFFFFFFFFE55FFFC27BDB250FFFF77303F805FC00067FFFFFFFFFFF3FE41F85800000000000003FFFFFFFFFFFEEB7FEE6E6FB21BFFFF96803F807F09003FFFFFFFFFFFF3FD40F378000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'h0000000379FFFFFFFFFD96FFF07F5AB207FFFFEB641F803C14023FFFFFFFFFFFE7F8218580000000000000033FFFFFFFFFFB6FBFAEFCF2D23FFFFFFF3DDF801F1803DFFFFFFFFFFFC7C020120000000000000007BFFFFFFFFFF37FFC7DF9EA5213FFFFFF81EFC01F98018FFFFFFFFFFFC7E0106C00000000000000063FFFFFFFFFF6F9AF7FFF7E4214CFFFFFEAF9C003800E7FFFFFFFFFFF8FF003900000000000000001FFFFFFFFFFFFB2FF6FF3C452453FFFFFEAE9E4001FFF7FFFFFFFFFFF9EF016600000000000000007FFFFFFFFFFF3F3237FE7CC52497FFFFFF57CE00003EFFFFFFFFFFFFF3DF031800000000000000004FFFFFFFFFFE3FD9FFFEF885A;
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 21;
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'h6A3FBFFFE8FEC0000F3FFFFFFFFFFFFF39E066000000000000000000FFFFFFFFFFEBFF87FFFE58DA2C9FFFFFC83E40000DFFFFFFFFFFF7FF700048000000000000000001FFFFFFFFFFEFFAFFFFFD70D8859FFFFF987E04087FFFFFFFFFFFF7FE6000D0000000000000000001FFFFFFFFFFFFFABFFFFC709891BFFFFF1E7C0FFAFFFFFFFFFFFFF7FCE001B0000000000000000001FFFFFFFFFFEFFDFFFFFDF09AD0BFFFF6AF7C0FFFFFFFFFFFFFFFFFFCC00160000000000000000001FFFFFFFFFFDDFD3FFFFDC4925B1FFFF307F80FFFFFFFFFFFFFFFFFF9C002C0000000000000000000FFFFFFFFFFDDFF7FFFFD859A08BFFFEA01CA0FFFFFFFFFFFFFFFFBF3;
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'h8005800000000000000000027FFFFFFFFFDFFF5FFFFD659380FFFFC080030FFFFFFFFFFFFFFFFBF3001B000000000000000000007FFFFFFFFFFFFFA9FFFF159BA4DFFFF22007AFFFFFFFFFFFFFFFFFE6002600000000000000000000FFFFFFFFFF0FFFD5FFFE129A30DFFFE5901FFFFFFFFFFFFFFFFFFFC600D800000000000000000000FFFFFFFFFF1FFFEE1FFC061A30DFFFD4BE3FFFFFFFFFFFFFFFFFFF8EC13000000000000000000000FFFFFFFFFF1FFFFB5FF86472301FFFE7F87FFFFFFFFFFFFFFFFFFF9FC66000000000000000000000FFFFFFFFFFBFFFFEDFF83D61303FFFE7387FFFFFFFFFFFFFFFFFFFFF898000000000000000000000FFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'hFF3FFFF6FFF81167306FFFE7D87FFFFFFFFFFFFFFFFFFFFE3600000000000000000000017FFFFFFFFE3FFFC6FFF84F022FAFFFE000FFFFFFFFFFFFFFFFFFFFFCDC00000000000000000000017FFFFFFFFEBFFFFDFFFF40003E6FFFFFE1FFFFFFFFFFFFFFFFFFFFE3300000000000000000000000FFFFFFFFFF7FFE77FFFF0000001FFFFFE1FFFFFFFFFFFFFFFFFFFF8CC00000000000000000000000FFFFFFFFFEFEBE2FFFFE800000FFFFFFF5FFFFFFFFFFE1FFFFFFFC638000000000000000000000007FFFFFFFFE7FAF7FFFFC670060FFFFFFF8FFFFFFFFFFC07FFFFFF19C0000000000000000000000017FFFFFFFFEFFA6FFFFFE0F81F807FFFFF8FFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'hFFFFE01FFFFFFCE0000000000000000000000001FFFFFFFFFFFF82FFFFFE4E03FD1FFFFFF8FFFFFFFFFFF00FFFFFE180000000000000000000000000FFFFFFFFFEFF87FFFFFE0001FFFFFFFFFCFFFFFFFF73F807FFFFE6000000000000000000000000007FFFFFFFFE7FA2FFFFFF00007BFFFFFFFDFFFFFFF803E003FFFFE800000000000000000000000004FFFFFFFFFFFFF3D1FBFF030003FFFFFFFFFFFFFFF803C001FFFFB800000000000000000000000007FFFFFFFFFF7FF97DCFFF87F87FFFFFFFFFFFFFFFF80000067FFFB000000000000000000000000004FFFFFFFFFFFFFC7EFFFF1300FF87FFFFFFFFFFFFE000003E9FFFE0000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N12
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~2 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~2_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a93~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a69~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~2 .lut_mask = 16'hF7B3;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000007FD87FFFFFFFFFFFFFFFB0000078099FFFFE9FF400000000000000000000000000000000000000007FF93FFFFFFFFFFFFFFFF040000000DBFFC64000000000000000000000000000000000000000000076DA3FFFFFFFFFFFFFFFFC000000000DF0CF0000000000000000000000000000000000000000000080F67FFFFFFFFFFFFFFFFF100000000078C0000000000000000000000000000000000000000000003CF47FFFFFFFFFFFFFFFFF90000000000200000000000000000000000000000000000000000000011E07FFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000003;
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'hFCFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000006FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000006DFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000006FFFFFFFFFFFFFFFFFFFF7EC0000000000000000000000000000000000000000000000000000000027F7FFFFFFFFFFFFFFFFFFE4000000000000000000000000000000000000000000000000000000003F67FFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000003A7FFFFFFFFFFFFFFFFFFFF8000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000002FFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000025FFFFFFFFFFFFFFFFFFFE40000000000000000000000000000000000000000000000000000000002FFFFFFFFFFFFFFFFFFFEE38000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h0000000000000007FFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF100000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF180000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF1C000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 21;
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000FFFFFFFFFF7FFF808FFF3000FE1FFFFFFFFFFFFF8000001FDFFFC000000000000000000000000000FFFFFFFFFFFFFFFC8FFF00007817FFFFFFFFFF1F5B8631FFC4FFE0000000000000000000000000017FFFFFFFFFDFFFFD1FFF071003C7FFFFFFFFFFFFFFCF7FFE198B800000000000000000000000001C7FFFFFFFFFCFFFF8BFFF83FE07FFFFFFFFFFFFFFFF9F7FF8CF650000000000000000000000000438FFFFFFFFFFEFFFFFFFFFC1FE0FF3FFFFFFFFFFEFFFBC7F87301100000000000000000000000007B0FFFFFFFFFFFFFFFFFFFFF47E07E3FFFFFFFFFFF7FE7BC071800000000000000000000000000007B0BFFFFFFFFFEFFFFFFFFFF83E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h0063FFFFFF8FFFDFF8E78F1F80000000000000000000000000000FD1FFFFFFFFFFEFFF3FFFFFFC5FF07BFFFFFE01DC07E1DF33CFC0000000000000000000000000004773FFFFFFFFFFCFF8DFFFFBFFEFFE3FFFFFFC000003C01E4E0FC000000000000000000000000000E370FFFFFFFFFFEFF9BFFDF1FFF0FF0FFFFFFE003C0380009807C0000000000000000000000000003F7FFFFFFFFFFFFFF97F0545FFFF9F83FFFFFFE70E07FF0665178000000000000000000000000004FB7FFFFFFFFFFFE7FDF47F07FFFFF9C5FFFFFFC7703FFF1BE0500000000000000000000000000007FFFFFFFFFFFFFFF7FFD7E1E1FFF9FF03FFFF9F9EFFFFF86C020800000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000007FFFF7FFFFFFFFFD3FFF007FFFFF83FEDFFFF8E3EFFFFC3300200000000000000000000000000000FFFFFFFFFFFFFFFDFFFFFFFFFFFF83FFFFFFF01F9FFFE19F24340000000000000000000000400003FFFFFFFFFFFFFFBE2FFFFFFFFFFF63FFFFFFFF1F3FFE39FF002800000000000000000000000000017FFFFFFFFFFFFFFF1FFFFFFFFFB773FFFFFFEE08FF83181E00480000000000000000000000200003FFFFFFFFFFFFFFFB91FFFFF7E58FC3FFFFFFFE03F1E3C00000000000000000000000000000060002FFFFFFFFFFFFFFF001CFFFFF6467FFFF87FFE03FCCF0000000100000000000000000000000060002FFFFFFFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'hFF08227FFF5071FFFFCE7FFFFFF3600000000000000000000000000000000024240FFFFFFFFFFFFFFF1000FFFFDF8FFFFF79FFFFFFCD8000000000000000000000000000000000040C8FFFFFFFFFFFFFFF60005FFFFFFFFFF867FFFFFE64000000000000000000000000000000000000383F7FFFFFFFFFFFFFE00007FFFFFFE7FB3FFFFFE330000000000000000000000000000000000001303BFFFFFFFFFFFFFFE0000AFFFFFFC1C1FFFC0873000000000000000000000000000000000000033603FFFFFFFFFFFFFFE00000CFFFFFE03FFF03FC70000000000000000000000000000000000000013E07FFFFFFFFFFFFFFC800006C003FFFFFF9F01F00000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N26
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4009w[0]~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4009w[0]~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a21~portadataout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4009w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4009w[0]~1 .lut_mask = 16'hFEF4;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4009w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 21;
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = 2048'hFFFFF80781E9FFFFFFFFFFFFFF3685C280BF0FF7FCFCECA1E6C007FFFFFFC3FCFF74000FFFFFFFFFFFFFF003C1EBFFFFFFFFFFFFFF7C83C603B70BF779F3992B6CA807FFFFFFE1FF7FF20001FFFFFFFFFFFFE00BE1D3FFFFFFFFFFFFFE388DCEEB838B334BF75026325007FFFFFFE1FFFFFFD02FFFFFC3FFFFFFC00FE3D7FFFFFFFFFFFFFF3831C589338823FDCEB61CE0A00FFFFFFFF1FF27FFFFFFF3FFD7FFFFFE800FFFA7FFFFFFFFFFFFFF7C0151593B9823D989241083403FFFFFFFF87E00FFFFFFF69FFFFFFFBC00067FAFFFFFFFFFFFFFF06A51DC211D1E633312C01E26802FFFFFFFF8FA003FFFFFFF9FFFFFFFB800063F5FFFFFFFFFFFFFE07B7E5E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = 2048'h613D1E673E2080300C803FFFFFFFF8F3F80D3FFFFF6FFFFFFFF8000E3E5FFFFFFFFFFFFFE07B369E813C1FE33844900099801FFFFFFFFC6FF00FFFFFFFFFFFFFFF80000C7CBFFFFFFFFFFFFFFE7F0679B57E3FE25809000373003FFFFFFFFC5FE017FFFFFFFFFFFFFF00091CFD3FFFFFFFFFFFFFFE7C763946863F7430B8A00CC2003FFFFFFFFC3FE403FFFFFFFFFFFFFE000F0FFB7FFFFFFFFFFFFFFEF876A90EB93FBC7B72407B94007FFFFFFFFCFFE017FFFFFFFFFFFFFF000C0F76FFFFFFFFFFFFFFFCF02AADA7B3A05807FCCF2718007FFFFFFFFE6F8007F7FFBFFFFFFFFE00200F04FFFFFFFFFFFFFFF8C402AD935CA2F82EB39CDCF0007FFFFFFFFDEE;
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = 2048'h0007E3FFFFFFFFFFFE0034FF09FFFFFFFFFFFFFFF0C40A8FF33D63F1AA49BE1168027FFFFFFFFDEE071F83FFFFFFFFFFF4007E7E1BFFFFFFFFFFFFFF941F2A2E2FFDBFD639117906F007FFFFFFFFFFCFDE87FFFFFFFFFFFFE001FE7E33FFFFFFFFFFFFFFCC37D22E4B7C7F0C5183DC0EF007FFFFFFFFEFB32C03FFFFFFFFFFFFF007FC3E67FFFFFFFFFFFFFFFC4F9236C747DE708627B075B007FFFFFFFFFF60B787FFFFFFFFFFFFC037F81ECFFFFFFFFFFFFFFFF97FB27F19907E61814B4FD7B807FFFFFFFFDE8036FF7FFFFF9FFFFE003FFC7C9FFFFFFFFFFFFFFFEBBFF2DEF2CFFE85076E3C83E003FFFFFFFFDE8007FFFFFFF83BFFFF007FFE3DBFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = 2048'hFFFFFFFFED9FB2D7F1DFF7041AFEFCF3E003FFFFFFFFF4E007FFFFFFF003FFFF80FFFC3D7FFFFFFFFFFFFFFFFB1BCB91CD3FE62C2C09CFF3E007FFFFFFFFFDE007FFFFFFF803FFFF80FFFE3D7FFFFFFFFFFFFFFFFF9BAFB0C89FEC58112225F3E007FFFFFFFFADE003FFFFFFFC03FFFFC0FFF6FD7FFFFFFFFFFFFFFFFFDB9DF6685FF82032C80F83E007FFFFFFFFBBF079FFFC6FF801C1FFC1FFF0FD7FFFFFFFFFFFFFFFFFDD2DE6613FE040139C0B03F003FFFFFFFFB1F03CFFF007F000FFFFE1FFF0FA7FFFFFFFFFFFFFFFEB9F2FE76A9AC3826F3C1703F007FFFFFFFFB1F81FFFC005F200FFFFF1FFF3FA7FFFFFFFFFFFFFFFEFFF2FE70E41840027303FE7;
// synopsys translate_on

// Location: M9K_X64_Y65_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 21;
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = 2048'h02FD36291FF3F42CB8E31B80803DE218C000011E08000000000001F0607FC6FFFFFFFFFFFFFE030602FAE6F11FF1EA1779D0644101FBFC26000011FECC000000000001E0C0FF8CFFFFFFFFFFFFE023020271AEC13FF1C90B7911D40203DB3803802009FECC000000000001E181FF9DFFFFFFFFFFFFE3630A2067B8813FF9CD02D4C7B8041DBC1C00803009F81C000000000000FB81FFF9FFFFFFFFFFFFF1C70A21D7B8C13FF1CC35818D783833781C00001088F0504980000000007F03FFFBFFFFFFFFFFFFFBC70A25E91901BFF041FD2232F230C6FC1C00003FC0F8007FA0000000007E03FFF7FFFFFFFFFFFFD9C70C61D28A419FB0158A48E5C0AF19800C00;
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = 2048'h0177D9FF763FF000000000FC47FDE7FFFFFFFFFFFF8FC70C61A61C819FF078389BD9C1306701DC0025FB39FFFF3FFE0000000010CFFDCFFFFFFFFFFFFFDA861C408999E19FF4DAF0B373E203A601DC4007FD7BFFFEFFFF00000000008FFC9FFFFFFFFFFFFFC98614C12E1102BFB406E7CFF5C41FE901DE0007FC39FFFFFFFF0000000000DFE49FFFFFFFFFFFFF8B8614806490E27FB42A6FDFE789FF5007DF811FFEBFFFFFFFFD80040000079F20BFFFFFFFFFFFFFC78E18828810137DB42DD5BFDF1FFE600FD8401FFFBFFFFFFFBF000000000F8C003FFFFFFFFFFFFF831E18939000333FB41EE8839E4FF8801FBC207FFFFFFFFFFFFFC01000001F00007FFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = 2048'hFFFFFFFFFF0F9E195590205937FC2FFCFFBCF1EB601FBA027FFFFFFFFFFFFFCCC004003F00007FFFFFFFFFFFFE1B9E1914B4003C5F3C77BE677EF3C5F00F98027FFFFFFFFFFFFFD2F280007E0240BFFFFFFFFFFFFE133611CFA6102AFD10EB3696FF3E1FF82F86093FFFFFFFFFFFFFFFF9F9B7FE0040BFFFFFFFFFFFFE15061248A08036FFAD8CE125FFF06FFF1FBF1DFFFFFFFFFFFFFFFFFFFFF3FC8040BFFFFFFFFFFFFE1F168846A002247FBB4B8A1DFDC3DFFFFF9FFE7FFFFFFFFFFFFFDFFFE7FFF80C40BFFFFFFFFFFFFE78469B1AA8231A7FB6C60813FA01FFFFFFBFFE7FFFFFFFFFFFFFFFFFFFFFE00441BFFFFFFFFFFFFE6866F433F0211DFD2D4C10;
defparam \U1|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = 2048'hB7F446FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFBFE000017FFFFFFFFFFFFE6B676001E020811D3A98B1EFF07DFFFFFF9FFCFFFFFFFFFFFFFFFFFFFFFFF000037FFFFFFFFFFFFE3E664988590842DC1531410BEFE3FFFFFF8FFE7FFFFFFFFFFFFFFFFFFFFFFE0002FFFFFFFFFFFFFC16469098D98A54FCACE6CA1F9083FFFFFF8FFF7FFFDFFFFFFFFFFFFFFFFF7E0006FFFFFFFFFFFFF016452618810B315915DD143B0F07FFFFFFC7FFFFFFEEFFFFFFFFFFFFFFFF3F0005FFFFFFFFFFFFF39641261C830399B23B3A2E7E3803FFFFFFC7F3FFFFE2CFFFFFFFFFFFFFFE3E00C5FFFFFFFFFFFFFF3EC36638830F9FC47E7650FD3003FFFFFFC3F9FFFF820FFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N14
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~0_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a189~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a165~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~0 .lut_mask = 16'hFB73;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 21;
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = 2048'hFFFBDFFFD5EF0E1728DE3FF01FFFBFC00DFFFFFF16CB001FBA05FFFFFFFFFF603C3DF800FFFFFFFFFFFFCFFFB6EE963A4BC67F80CFFFFE0005FFFFFFAFC1103E8A01FFFFFFFFFF6020087000FFFFFFFFFFFFFFFFC6EC645C3458FF8077FFF80130FFFFFFCF4100128801FFFFFFFFFFF8C0163800FFFFFFFFFFFEFFFFA6EE78F07871FFC07BFFF00265FFFFFFD563C0034801FFFFFFFFC1CFC03FFC00FFFFFFFFFFE6FFFF46EF08B0ECFBFE0C1CFFE00FD17FFFFF97A1C20BE8007FFFFFFC79B0307E7F00FFFFFFFFFFF39F7F22EE0921B5EFFC0787C83E1B033FFFFF93A0F033E0007FFFDFFFF8063FF81E00FFFFFFFFFFF3877F2AED225267BFFC0077FB7C10;
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = 2048'h003FFFFFD6D0E041E000FFFFE7F080003FE017807FFFFFFFFF8EE73F2AEA02969EFFFC00E372E000007FFFFFC652E003E004FFFFD1F8000007C007003FFFFFFFFED01DF88AE46715FBFFF80BC0E0E000001FFFFFDFFA7C03E0527BFF08440081270041807FFFFFFFFA801DF88CF1CE2981FFF00F4181E800003FFFFFD7C37801F1767BFF008000F64007F1001FFFFFFFFF801FC00CCF8453C7FFEB0B2F07D81C003FFFFFE7F3780071FBF9F000600FFE8F7FFC600FFFFFFFFFC0FFDA0F5F11EB1FFFF387F61FF0F0007FFFFFE411BB0071FBFCE000302FFFFFFFFC6007FFFFFFFFC8FFD007C03FBFFFFFCF81882EE04400FFFFFFEC0C9A0411FBFC60080C1FFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = 2048'hFFFFFD5003FFFFFFFFC09B7056E618D7FBFFE480303FA00011FFFFFFEE0AC70900DFE42009C3FFFFFFFFFF5003FFFFFFFFC2007C1406A65FBFFC63000063FC70017FFFFFF20A677200DF80003DE1FFFFFFFFFFC009FFFFFFFE0000F81140B8AD3FFD6C4803FFF06001FFFFFFFA0CC3E62DFB800EFFFFFFFFFFFFFFE003FFFFFFFEC002F090E14BB8FF1FC7A447CFD830057FFFFFFB0A607D7DFBE01FFFFFFFFFFFFFFFF0037FFFFFFEC0001092DBDBF7B3AFFF7FC367FC0001FFFFFFF939703F29F9417FFFFFFFFFFFFFFFF803FFFFFF59000030919CFFFF2C583F9F8EBFD80000FFFFFFFEE6203F69FC01FFFDFFFFFFFFFFFFE0013FFFFF9800000013E9FFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = 2048'h7659FFB73BCFE00000DFFFFFFC8A202E53AC03FFFFFFFFFFFFFFFFC0003FFFFFFC00000001E7FF9E4C5FFFBA98E5E00000CBFFFFFC8A000ED380B3FFFFFFFFFFFFFFFFC001FFFFFFDC8000002777FFBC91BFC41C0BFC300F001FFFFFFFCA214FDFA0FFFFFFFFFFFFFFFFFFE003FFFFFFFF03000033DFFE3D6A3FCE7ECFF9C21FF001FFFFFE0A40CFDF80FFFFFFFFFFFFFFFFFFE101FFFFFFFC01200001DFF93BC0BFBD0C1FF8FEFFF0002FFFFFD4488FBF87FFFFFFFFFFFFFFFFFFC103DFFFFFFCBF6000052FD6779C3FFF9DB9F2FFE3FC007FFFFF5451FBAF8FFFFFFFFFFFFFE9FFFF40003FFFFFFF3FFC003D7F9CED19BFFFABD8F3FF99DF003FFFFFF841C3;
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 21;
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = 2048'hE007FFFFFFFFB3F01F7F83E3FA007E5FF1FFF9FA3FFFFFFFFFFFFFFFA3E92EE7E78305005D60BFC7F007FFFFFFFFF1F03FBD1BC8F80018CFF9FFF9F50FFFFFFFFFFFFFFF83F90EF7ECE60A011FC15E0FE00FFFFFFFFFBFFA3B98280C7E1018BFFDFFF9E50FFFFFFFFFFFFFFF8FF30EF7FEC014038F02BEFFC00FFFFFFFFFBDFA13C3E5F43FB020DFFCFFF9C907FFFFFFFFFFFFFF9E32BEF7FC007905EC0125FF800FFFFFCFFFFC7F83C1CBFF1F30003FFFFFF1D287FFFFFFFFFFFFFFBEB2BFF7CE0862C1B204159F001FFFFF87FF9E7E03ED53DE9F90001FFEFFE0F08FFFFFFFFFFFFFFFFD373F37EB18D7EB8C2835FD800FFFFEC3FE1E7E03FE802F8FF80017;
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = 2048'hFEFFC0A4DFFFFFFFFFFFFFFF7E360F33EA00AE1E0861DBF9001FFFFDC3FD0FBF07F6802F9FFC0008FFFFC9A8FFFFFFFFFFFFFFFD7CBC4D33F8318F5FE6D732F8001FFFFFE3F91F879FF380140FFE0000FEFFC742BFFFFFFFFFFFFFFE7CBC45BBF821573FFCAC1B70001FFFFFC1FE3FA3DFFD002A1FFE02013E3FC6C1BFFFFFFFFFFFFFFE1CBCE5BFC401BA3FFF0F1973801FFFFFC85A0C01DFFCC0243FFE00021F7FC581FFFFFFFFFFFFFFFE9CBE66B98102703FFD8A3CF2001FFFFFCC7A0C019FFE60C85FFFC0061F9FEB01FFFFFFFF7FFFFFFE86F786DA0E05DD7FFECF6DC2001FFFFFA4F63E288FFFEF603FFFC8076FBFEA017FFFFFFFFFFFFFFC04F5D25C;
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = 2048'h08F421FFCC57E270000FFFFFA8F61EE4C7FFC7007FFFFC0DE7CFE401FFFFFFFFFFFFFFFC0175B01800BA93D79C57E1A0001FFFFFD8E23508C7FF80007FFFFA3BC2CFB401FFFFFFFF9FFFFFFC2570C990544FFEFF3ECBE170003FFFFFDC242A0447FFF0006FFFFDFFE3675801FFFFFFFF9FFFFFFE2D776B80B90105FFFF57F038007FFFFFDC07040463FFE0087FFFFCFEE0C6B001FFFFFFFFDFFFFFFF2B742483059CB9FF7BFBC018007FFFFFD006140147FFC074FFF7FF5C600080003FFFFFFFFFFFFFFFE47684030B4ECBF1FFB7A00000BFFFFFF002180242FFC83FFFFFFF9B7C0340013FFFFFFFFFFFFFFFCC67D604223126FDFFD2001000FFFFFFFF031C03;
defparam \U1|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = 2048'h227FE80FFFFFF5D2FE418003FFFFFFFFFFFFFFFFB4779B04429BE6E07FF4801001FFFFFFEF030C03207FE00A7FFFFEE9FFD94003FFFFFFFFFFFFFFFFF477D60085EE5FEEFFFE886401FFFFFFF0230E03E2FFF03F7FFFDF21F99C4001FFFFFFFFFFFF7FFFF467DC01092EDFD6FFFFBEFC00FFFFFF8E625E01E0BBF17D3FFFECFDFC1C4001FFFFFFFFFFFEFFFF746F110A775CFFBFFFFFDFF001FFFFFF219A1E07E03BFDF7FFFF83FEFF3FE003FFFFFFFFFFFBFFFFF46F9214C97C9FAAFFFFFFF000FFFFFF2EB0360BF03FFFFFFE807C7F7F77D003FFFFFFFFFFFBFFFFD46FB22A907FBF683FFFE7C000FFFFFF32C337C7F21DF7FFFE47FFE3BEBFC003FFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N24
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4009w[1]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4009w[1]~0_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|altsyncram_component|auto_generated|ram_block1a141~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a117~portadataout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4009w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4009w[1]~0 .lut_mask = 16'hFEDC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4009w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N16
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~0_combout  & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4009w[1]~0_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~0_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4009w[1]~0_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~1 .lut_mask = 16'hEAAA;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N6
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~3 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~1_combout ) # ((\U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~2_combout  & 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4009w[0]~1_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~2_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4009w[0]~1_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~1_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~3 .lut_mask = 16'hFF20;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y43_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 21;
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .mem_init3 = 2048'h6A04C030071060FFFFFFE0CF677FF61FFFFFFFFFFFFFFFC913BCC084C0193B9FFB65CC02224EE3B69410019FFFF860FFFFFFE01FC63FF51FFFFFFFFFFFFFFF4001A401810014369FF3C2CC014B3DFFD9B80F783FFFFC21FFFFFFE00FE937FA9FFFFFFFFFFFFFFF40012E05818028BD9FF7F8EE0094FBFDBD3001007FFFFC31FFFFFFE00FC807ED5FFFFFFFFFFFFFF892010E050186A2EF9FE7F6F70535EEFB7BC03C00FFFFFE11FFFFFFFC1FD007E2AFFFFFFFFFFFFFF8802108070185441B9FF7E4EE0A4A59F6F7007A04FFFFFF01FFFFFFFF0F900FF14FFFFFFFFFFFFFFA04017C0603069167DFDFED77D49CA3E5EB26F41FFFFFFF23FFFFFFFE0FA00FD8B7;
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .mem_init2 = 2048'hFFFFFFFFFFFFFB240114021205535FDFDFFE7B68D037CBDCE36C1FFFFFFFB3FFFFFFFC074043ECC7FFFFFFFFFFFFFA2045B002124AEABFFFDFFC7D50A1EF97B88F983FFFFFFF39FFFFFFF80301C06E4FFFFFFFFFFFFFFC2845F8033275ED9F0FFBF87FA2495B0F3E7FE17FFFFFFFF9FFFFFFF80287D2B2AFFFFFFFFFFFFFF84845200B31EBE53F0FFBF8FE4692B61E61DBC1FFFFFFFFFDFBFFFFF80E8FA6DAABFFFFFFFFFFFFF848C5600F31D7E1FF0FFBF8FFF5294C58CEAF03FFFFFFFFFFFF7FFFF8054F67780BFFFFFFFFFFFFF84085F00F70CFC1BF0FFBFDF6C2131FB9FFDC07FFFFFFFFFFFFEFFFFE017EEFA80FFFFFFFFFFFF3F0D085200E50BFC3D69F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .mem_init1 = 2048'hFFFDD5B72E036BFEF01FFFFFFFFFFFFE4FFFFE027DEFB00FFFFFFFFFFFF0C0C085400CF17697BF1FEFF0596E5C6EF7F9C83FFFFFFFFFFFFF1FFFFC02FEFFF0D7FFFFFFFFFFF80081856004E1D297EBBFEFF702CEF91C2F8FF0FFFFF5FFFFFFFF8FFFF80563FFD117FFFFFFFFFFFC0881850006E2BF37D9FFEFF40590C4B85C1D80FFE7067FFFFFFFEBFFFD85EFFFDB37FFFFFFFFFFFE018101C01F6385F7F66FEFE8858930B0B9BE01FFC700003FFFFF23FFF7E5F3FFDB2FFFFFFFFFFFFE718501C01D458FF7EB4FDED28D1B41E177FD07FC80000001FFFF477FB9E417FFDF2FFFFFFFFFFFFF3983018018BF3FF7F76C9E85BA7D9940A5F70FD000000000C3FF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a213 .mem_init0 = 2048'h064FF384F7FFDF3FFFFFFFFFFFFE29830180180B3FF7FBA01B89F6E6640347AFFF8000000000000F820FD705E7FFDF5FFFFFFFFFFFFE018301800E8C1FF7FBE0152D6FC9810639BFFF0000010200000300000FE38CFFDEDFFFFFFFFFFFFE0383018011361FF7FD401A7D9E830E1CE67FFC0000000200000040007BE31C7F98BFFFFFFFFFFFFC038701A256281FF3FC80167F3F401C1801FFFC00100802000000000003C2187F91BFFFFFFFFFFFFC138701B089AC1FF3FE6828ECFC90002380CDF600001808000000000101E0307F817FFFFFFFFFFFFE030703BEB6D01FF3F57C5479C90820024021D000001E88000000000001F0307F827FFFFFFFFFFFFE2307;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N4
cycloneive_lcell_comb \data_r~10 (
// Equation(s):
// \data_r~10_combout  = (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a237 ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a213~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a237 ),
	.cin(gnd),
	.combout(\data_r~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_r~10 .lut_mask = 16'h3210;
defparam \data_r~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N0
cycloneive_lcell_comb \data_r~11 (
// Equation(s):
// \data_r~11_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~3_combout  & (\always0~2_combout  & ((\data_r~10_combout ) # (!\U1|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|muxlut_result21w~3_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\data_r~10_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\data_r~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_r~11 .lut_mask = 16'hA200;
defparam \data_r~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N1
dffeas \data_r[5] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_r~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|oRequest~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_r[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_r[5] .is_wysiwyg = "true";
defparam \data_r[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 22;
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = 2048'h000007F8000E00000000000000FFFCFEFFFFD7F7FCFFE3780F3FFFFFFFFFFC00000000000000000000000FFC000C00000000000000FFF9FE7DFFD7F7F9FFC6F01F77FFFFFFFFFE00000000000000000000001FF4001C00000000000001FFF9FA55FFD7F3FBFFCFF07DEFFFFFFFFFFE000000000000003C0000003FF0001800000000000000FFF1F337FFD7E3FFFF89E1FFDFFFFFFFFFFE00000000000000280000017FF0003800000000000000FFC1F327FFC7E3FFFF1BEFFFBFFFFFFFFFFF8000000000000000000043FFF800300000000000000FFFE1FF3FFFC7E3FFFE3FFFDF7FFFFFFFFFFF0200000000000000000047FFF800600000000000001FFFEEBF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = 2048'h3FFFC7E7FFFC7FFFFF7FFFFFFFFFFF03F8000000000000000007FFF000600000000000001FFFA63F9FFFC7E3FFFC6FFF7E7FFFFFFFFFFF8FF000000000000000007FFFF000C000000000000001FFA6799FFFE7E3FFF8FFFCFCFFFFFFFFFFFF9FE00000000000000000FFFFE001C000000000000001FFE639CF87E777FFF9DFF3FDFFFFFFFFFFFFBFE40000000000000001FFFFF0038000000000000001FFA639CF81E67FF3F1BF87FBFFFFFFFFFFFF7FE00000000000000000FFFFF0070000000000000003FFF63DE78DE15FBBFB301FE7FFFFFFFFFFFF7F800008000000000001FFFFF0070000000000000007FDD63DF33EE0FF8EF6603FCFFFFFFFFFFFFEFE;
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = 2048'h00001C000000000001FFFF000E000000000000000FF5D63FF37E63FFB8C641FF97FFFFFFFFFFF9FE00007C00000000000BFFFF801C000000000000006BEBD6BE387E3FFFB78E87FF0FFFFFFFFFFFF7FFC0000000000000001FFFFF803C0000000000000033D7F6BE58FFBFFFCD9C0FFC0FFFFFFFFFFFFFF3E0000000000000000FFFFFC0780000000000000003AFB6B6CCF83FFFBB181FF84FFFFFFFFFFFFFE0F0000000000000003FFFFFE0F000000000000000075FB6BF0C687FFF7B303FE047FFFFFFFFFFFF803100800000600001FFFFFF80E00000000000000016FFB6BE0607FFFCFF107F001FFFFFFFFFFFDF800000000007C40000FFFFFFC1C0000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = 2048'h00000000179FF6B0071FFFF3F60000F01FFFFFFFFFFFBFE0000000000FFC00007FFFFFC18000000000000000039BBEF60B3FFFE3FCE001F01FFFFFFFFFFFBFE00000000007FC00007FFFFFC18000000000000000031B9EF70F9FFFC7F8C1D9F01FFFFFFFFFFFBFE00000000003FC00003FFFFF018000000000000000035BBEF78FDFFF9FD107F3801FFFFFFFFFFFBFF00000000007FE3E003FFFFF01800000000000000003591EE78FFFFF3FD00FF3000FFFFFFFFFFFBFF0000000000FFF00001FFFFF03800000000000000013191EE78EFFFF7FA01FE7000FFFFFFFFFFFBFF8000000000DFF00000FFFFC03800000000000000017B91EE7EE7FFCFFA87FCFE0;
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 22;
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = 2048'hFE43050F7FEBFCE38203187F00020218C000000000000000000001FFE07FC700000000000001FFFFFE460D1F7FEBF8F30C1063FE000400260000000000000000000001FFC0FF8F0000000000001FFFFBFE482D1F5FEBFAFB1831CBFC0024C0038000000000000000000001FF81FF9E0000000000001FFFFBFE50ED3F5FE3FAFE10C787F80243E0008000000000000000000000FF81FFFE0000000000000DFFFBFFF16D7F5FEBFAFC218F07C00C87E00000000000000000000000007F03FFFC00000000000007FFFBFBE2CCFF5FEBF7FC633E0DC03903E00000000000000000000000007E03FFF800000000000027FFFFFFC54EFF5FEBF1F8CEFC3F40E67FF000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = 2048'h0000000000000000000000FC07FDF80000000000007FFFFFFF89CE3F5FEBF5F99FF83ECF8CFFE0000000000000000000000000100FFDF00000000000003BFFFFFF97CF3F5FEFF7F3BBF01DFC19FFE0000000000000000000000000000FFCE000000000000039FFF7FF3FC75E7FEFEA67FFF23BE036FFE0000000000000000000000000001FE4E00000000000007BFFF7FE27479EBFEFE16FFFE07600EFFFE0000000000000000000000000001F20C00000000000003FFFFFFE4FC7BEBFEFE2DDFFC0E0019FFFE0000000000000000000000000000C00400000000000007FFFFFFE5FD78EBFEFC0FB0381B0077FFFC00000000000000000000000000000004000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = 2048'h0000000000FFFFFFBC4FD7CCBFE793FB03830E1CFFFFC000000000000000000000000000000040000000000001FBFFFFFC6FD7E5FFE707BE1B010C3BFFFFE0000000000000000000000000000040C0000000000001F3FFFFFF7FC7E17FC60F3E7E0001E7FFFFF8000000000000000000000000000040C0000000000001F5CFFE7B7F57F17FEC0CF8F4000F9FFFFFC0000000000000000000000000008040C0000000000001FFDFF8757FD7F37FF84BF9FC003C3FFFFFE0000000000000000000000000000C40C0000000000001FFDFF87D7FD7F97FF0C7E7D001FE7FFFFFC0000000000000000000000000000441C0000000000001EFFFF0FD2FD7FCFFE1CFCF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = 2048'hF003F9FFFFFFC000000000000000000000000000000180000000000001EFFFE0FF3FD7FC7FE39F8FA00F83FFFFFFE000000000000000000000000000000380000000000001FFFFCCFF7FD7FE7F873F3F84001FFFFFFFF000000000000000000000000000000300000000000003FFFF9CFFFFD7FA3F8CFE3700607FFFFFFFF00000000000000000000000008000070000000000000FFFFF3EFFFFD7FF1F1DFCEE00F0FFFFFFFFF8000000000000000000000000C000060000000000000C7FFF3EFFFFD7FF9E3BF9DC01C7FFFFFFFFF8000000000000000000000001C0000600000000000000FFFE7EFFFFD7FFCC7FF1BC038FFFFFFFFFFC000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N6
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~0_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a190~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a166~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~0 .lut_mask = 16'hCAFF;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 22;
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = 2048'h000420002C6F61F3FEE5FFD03FFFFFFFFFFFFFFFDE34001FB8000000000000003C000FFF00000000000030004E6FE1F7FBC1FFC01FFFFFFFFFFFFFFFCF3E103F8800000000000000200007FF00000000000000003E6FFBCFFD87FF800FFFFFFFFFFFFFFFEF3E00138800000000000000000003FF00000000000100005E6FF7DFF44FFF4079FFFFFFFFFFFFFFE71C0003C800000000003E30000001FF0000000000190000BE6EF7BFFC07FF0003FFFFFFFFFFFFFFE79E0203E80000000003864FC00181FF00000000000C6080DA6EF77FEC1FFE00003781FFFFFFFFFFE39F0003E0000000200007F9C007E0FF00000000000C7880DA6FDEFFC07FFC0077F803FF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = 2048'hFFFFFFFFE7CF0001E0000000180F7FFFC01FE8FF80000000007118C0DA6FFFEFC1FFF800E3701FFFFFFFFFFFF7CF0003E00000002E07FFFFF83FF87FC0000000012FE2077A6FFDEF87FFF00BC0E01FFFFFFFFFFFEFE78003E0000400F7BBFFFFF8FFFE7F80000000057FE207787FFBDFFFFFE00F418017FFFFFFFFFFE7CF8001F0000400FFFFFFFFFFFFFEBFE0000000007FE03FF87FF7BFFFFFC00F2F0027FFFFFFFFFFF7F780007000060FFFFFFFFFFFFFFFFFF0000000003F0025F97FFF37FFFF8007FE000FFFFFFFFFFFF7F7C0007000031FFFFFFFFFFFFFFFDFF80000000037002FF11FEA67FFFF18C1F8001FFFFFFFFFFFF7FBE4001000039FFFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = 2048'hFFFFFFFFFC000000003F648FB039D66FFFFE0F4030005FFFFFFFFFFFF7F9F80000001BDFFFFFFFFFFFFFFFFFFC000000003DFF83F2FDBCCFFFFF8780001C03FFFFFFFFFFFBF9F80000007FFFFFFFFFFFFFFFFFFFF600000001FFFF07F7BFEDDFFFFEF38000000FFFFFFFFFFFFBFDFC0000047FFFFFFFFFFFFFFFFFFFFC000000013FFD0F774E7DFFFFFFFFC0003027FFFFFFFFFFFBF9FF8000041FFFFFFFFFFFFFFFFFEFFC800000013FFFEF759BFFFFFE9FFF80001803FFFFFFFFFFFDF8FFC00006BFFFFFFFFFFFFFFFFFEFFC000000A6FFFFCF75FDFFFFF63FFFE0008007FFFFFFFFFFFCFDFFC00003FFFFFFFFFFFFFFFFFFEFFEC0000067FFFFFFF5E7FFDF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = 2048'hEC3E07C005C01FFFFFFFFFFFFEF9FFD00053FFFFFFFFFFFFFFFFFFDFFFC0000003FFFFFFE5DFFFFFFE3FE7C4A5E21FFFFFFFFFFFFEF9FFF0007FFFFFFFFFFFFFFFFFFFDFFE000000237FFFFFE77FFFFFFE7FFFFEB403CFF0FFFFFFFFFEF9FFF0005FFFFFFFFFFFFFFFFFFFBFFC00000000FCFFFFFE8FFFFFB47FF3FEB0063DE00FFFFFFFFF79FFF0007FFFFFFFFFFFFFFFFFFFBEFE00000003FEDFFFFB2FF8FF6F7FC3FEE00701000FFFFFFFFF73F7F0007FFFFFFFFFFFFFFFFFFFFEFC20000003409FFFF6DFD1FEF7FFE07FC00D000003FFFFFFFFF3EFE4107FFFFFFFFFFFFFF7FFFFBFFFC0000000C003FFE9AFF3FFF67FE057E00C001FC0FFFFFFFFB7FFFC;
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 22;
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = 2048'h1FFFFFFFFFFFBFF0000003E005FF81A00FFFFE03C0000000000000005FBF1FE7EE3FFCFFC0FFDFC00FFFFFFFFFFFBFF000001C3807FFE73007FFFE06F0000000000000007BBF3FF7ED3FF9FF01FF9E001FFFFFFFFFFFFFFA0000300401EFE74003FFFE06F00000000000000077B73FF7FD3FF3FE87FF3E003FFFFFFFFFFFFFFA0003C002004FDF2003FFFE0EF8000000000000006FB68FF7FFBFF6FF9FFE3C007FFFFFFFFFFFBFFF8007800100CFFFC001FFFE1D78000000000000007EB68EF7FF7FEDBC7FF81C60FFFFFFFFFFFF1FFE000F8001806FFFE001FFFF3F70000000000000003F368EF7DBFFC93DFFD004027FFFFFFFFFFF1FFE000F00108007FFE8;
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = 2048'h01FFFF3B2000000000000000BC368EF7FBEF937FFF800206FFFFFFFFFFFE0FFF000700308003FFF700FFF6370000000000000002BE36CCB7FFFFB6FFFF10C207FFFFFFFFFFFE1FFF800300330001FFFF007FF87D4000000000000001BE36C43FFFFF2CFFFF23E30FFFFFFFFFFFFC3FDFC00180160001FDFE007FF8FE4000000000000001FE36E43BBBFF4DFFFE00E10C7FFFFFFFF7FC0FFFC000801C0001FFFC003FF9FE00000000000000016E34653B7AFE9BFFFE05C00DFFFFFFFFE3FC0FFF8000403800003FF8003FF3FE00000000800000017C7D2578F1FCB2FFFF00903DFFFFFFFFC3F83FDF800030E0000037F8601FF3FE8000000000000003F47D317F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = 2048'hF0FDF67FFF901C0FFFFFFFFFC7F81F0FC0000700000003F2E01FF7FE0000000000000003F4FD737FF6F96CFFFF901E1FFFFFFFFFE7FC3607C0000000000005C4C00FC7FE0000000060000003DCFC5AFFB1FA49FFFF281E8FFFFFFFFFE3F82C03C000000000000200E0079FFE0000000060000001DCFCF8FE7F36DBFFFFA40FC7FFFFFFFFE3F80803E000000000000300E0033FFE0000000020000000DEFFFCFF7C37D7FFFF803FE7FFFFFFFFEFF81803C0000000000800A060033FFFC00000000000000019FFFCFCF8E5B7FEFFC85FFFFFFFFFFFFFFC1001C0000800000000637C007FFEC00000000000000035EFBEFDE16FFFF6FFEDFFFFFFFFFFFFFFFC1001;
defparam \U1|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = 2048'hE000080000000A23FE40FFFC00000000000000004DFFBFFFC7CF7FFCFFFE7FFFFFFFFFFFFFFC1001E000000000000111FFC07FFC00000000000000000DFFF7FF8EDFFFFAFFFF3FFFFFFFFFFFFFDC1001E0000000000020D9F9807FFE00000000000080000DEFF3FF1E9FFFFEFFFF9FFFFFFFFFFFF19C5003E000000000001301FC007FFE00000000000100008DEFFEF63D3F9FF77FFF9FFFFFFFFFFFC0641003E000000000007C00FF003FFC00000000000400000DEF79EC7DFD3FFA7FFFCFFFFFFFFFFFCE4E3807F0000000017F83807F081FFC00000000000400002DEF7DD9FCFA7FE87FFFFFFFFFFFFFFFDE3C383FF000080001F800003E800FFC00000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4109w[1]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4109w[1]~0_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|altsyncram_component|auto_generated|ram_block1a142~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a118~portadataout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4109w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4109w[1]~0 .lut_mask = 16'hFEDC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4109w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~0_combout  & 
// (\U1|altsyncram_component|auto_generated|address_reg_a [2] & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4109w[1]~0_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~0_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4109w[1]~0_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~1 .lut_mask = 16'hF8F0;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF802780000000000000004FFFFFF8087FFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8006C0000000000000000FBFFFFFFFC7FFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8925C00000000000000003FFFFFFFFFC0F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F09800000000000000000EFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC30B8000000000000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE1F80000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h0300000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF920000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900000000000000000000813FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8080000000000000000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC09800000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC58000000000000000000007FFFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA00000000000000000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000000000000000011C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'hFFFFFFFFFFFFFFF80000000000000000000081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y61_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 22;
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'hFFFFFFFF0000000000BFFFFC7FFFCFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFE7FFFFFFFFFEFFFFFFFFFFFFFFFF9FFFFFBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000000001FFFFEFFFFF8EFFFFFFFFFFFFFFFFFFFF0FFFFE185FFFFFFFFFFFFFFFFFFFFFFFFFFE380000000002FFFFFFFFFFC01FFFFFFFFFFFFFFFFFFE0FFFF0FFDFFFFFFFFFFFFFFFFFFFFFFFFFBC700000000001FFFFFFFFFFE01FFFFFFFFFFFFFFFFFFC3FFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFF84F00000000001FFFFFFFFFFB81FFFFFFFFFFFFFFFFFF87FF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFF84F40000000000FFFFFFFFFFFC1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFF1FF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02E00000000000FFFFFFFFFFFE00FFFFFFFFFFFFFFFFE3FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB88C00000000002FFF7FFFFFFFF001FFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C8F00000000000FFF3FFFFFFFFF00FFFFFFFFFFC3FFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC08000000000001FFF9FF8FBFFFFE07FFFFFFFF8F1FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB048000000000001FFF8200F9FFFFFE3BFFFFFFF8FFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFE01FFFFFFFFFFDFFFFFFE1FFFFFF8FFFFFFFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFF8000080000000002FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000027FFFFFFFFFFFFFFFFFFFFFE07FFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFC0000000000000041FFFFFFFFFFFF9FFFFFFFFFE0FFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8000000000000000F7FFFFFFFFCF8FFFFFFFFFF7FFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFC00000000000000046BFFFFEFFE07FFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFD000000000000000FFF3FFFE7801FFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFD0000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h00F7DEFFFFA00FFFFFF1FFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDBF000000000000000EFFFFFFFE07FFFFF87FFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF370000000000000009FFFFFFFFFFFFFFF9FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7C0800000000000001FFFEFFFFFFFFFFCFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECFC4000000000000001FFFF9FFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC9FC000000000000001FFFFE3FFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC1F80000000000000037FFFFE3FFFFFFFFFE001FFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4109w[0]~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4109w[0]~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a22~portadataout )))

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4109w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4109w[0]~1 .lut_mask = 16'hFECE;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4109w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 22;
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = 2048'hA07FFFFFFFFFFFFFF47FFFFFFFC00000000003FFD3DF87FBB6BFFD83F0060060B0FFFFFFFFC27FFFE07FFFFFFFFFFFFFFFCFFEFFFF300000000000FFE6D50FF7363FFA71F8070080483FFFFFFFC67FFFF07FFFFFFFFFFFFF33F821FF3C000000000003FBCDEC1FFDB6FFFCFFFE010100441FFFFFFFE67FFFE07FFFFFFFFFFFFEAFFFFFFF3C300000000003F2DBA07FFDF7FFFCFFFF010201641FFFFFFFFE7FFFF07FFFFFFFFFFFFEF7FFFFFF3E380000000006F5B783FFFD27FFFFFFFF808401220FFFFFFFFF3FFFF87FFFFFFFFFFFFDFFFFFFFE3FF8000000000EAB6F8FFFED6FFFFFF83F018600120FFFFFFFFF7FFFF87FFFFFFFFFFFF9FFFFFFFF7FF00000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000FB6CFFFFFADF7FFF807C001C200161FFFFFFFFFFFFFF8FFFFFFFFFFFFC7FFFFFFF9F3F00000000007FF9FFFFFEDFFFFFF0FF001E0000C1FFFFFFFFFFFFFFCFFFFFFFFFFFEBFFFFFFFF8E1C0000000001FDF77FFFF6BC3FFFC203801E900081FFFFFFFFFFFFFFC7FFFFFFFFFFFBFFFFFFFFEC000000000001FBF7FFFFF687BFFFE001C03FE80107FFFFFFFFFFFFFFEFFFFFFFFFFD4FFFFFFFFFEC000000000004FFFFFFF7FED1BFFFE801E03FF20607FFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFEC000000000007E7FFFE7FFDB6BFFFE001F03FF8F01FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFEC000000000007E7FFF1FFFCB69FFFF004F01FFC0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'h01FFFFFFFFFFFFFFFFFFFFFFFFF2BFFFFFFFFFFC800000000000FC7FFEFFFEEB79FFFE000F01FFE003FFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFCF0000000000070FFFFFFFEEBF9FFFEC00F00FF8007FFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFE000000000000C5FFFE7FBEEBF3FFFEC00F00FF800FFFFFFFFFFFFFFFFFFFFFFFF99FFFFFFFFFFFFE000000000001CFFFFD7F3EEB33FFFF601900FF805FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFC000000000001BFFFFFFF7EEBB7FFFFF810007F803FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFC0000000000013FFFF1FFFEEBF7FFFFD840007F80F7FFFFFFFFFFFFFFFFFEFFFC7FFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'hFFFFFFFC8600000000027F7FEBFEFFEBEFFFFFF304007FC3EFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFCC00000000004BEFFA1FFFFCBEFFFFFFFC4007FE0FFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFF840000000000C7DBFE3FFF74BCFFFFFFFF0003FE067FFFFFFFFFFFFFFFF9FFF8FFFFFFFFFFFFFFFF9C00000000008FF4D87FBE35BCBFFFFFFF2063FFC7FFFFFFFFFFFFFFFFF0FFC1FFFFFFFFFFFFFFFFE000000000003FF6B9FFFE34BD8CFFFFFF2061BFFFFFFFFFFFFFFFFFFFF0FE87FFFFFFFFFFFFFFFF800000000000DFEDEBFFFEB4BD0CFFFFFF9031FFFFFFFFFFFFFFFFFFFFE0FC1FFFFFFFFFFFFFFFFFB00000000001BFEBDFFFFEB43;
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 22;
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'hD2CFFFFFF0813FFFFFFFFFFFFFFFFFFFFE1F87FFFFFFFFFFFFFFFFFF00000000001FFC83FFFFFB43967FFFFFF001BFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFE000000000017FD9FFFFEDB43B77FFFFFE001FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFE00000000001FFDFFFFFFDB03A77FFFFFE003FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFE00000000000FFFFFFFFFDB03A77FFFFFD003FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE00000000002FFFFFFFFFDB0B2DFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFF00000000002FFFFFFFFFDB036FFFFFF7FE37FFFFFFFFFFFFFFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'hFFF9FFFFFFFFFFFFFFFFFFFD80000000002FFFBFFFFFBB0B6FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFF80000000000FFFDFFFFFAB034BBFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF0000000000EFFFE3FFFFA902DFBFFFF46FFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF0000000000FFFFF1FFFFBD82DFBFFFE443FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFF0000000000FFFFFAFFFFBD8ADFBFFFF007FFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFF00000000006FFFF9FFFFDC98DF9FFFF807FFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFF00000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'h00DFFFF9FFFFE098DFDFFFF807FFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFE8000000001BFFFE1FFFFF0FDCF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFE8000000001FFFFB3FFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFF00000000007FFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF00000000017FDE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFF8000000001FFD77FFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFE8000000001FFDEFFFFFFF07FFFFFFFFFFFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'hFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFF9FFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000001FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00000000007FFC3FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFE03FFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0000000000FFFF81CFFFECFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~2 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~2_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a94~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a70~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~2 .lut_mask = 16'hF7B3;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~3 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~1_combout ) # ((!\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4109w[0]~1_combout  & \U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~2_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~1_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4109w[0]~1_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~2_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~3 .lut_mask = 16'hBAAA;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 22;
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .mem_init3 = 2048'h0800003FFFFF9FFFFFFFFF30FF7FF7E0000000000000017EFE493CFC7FF8E8AFCFFC3FFE1C00FFB0500001FFFFFF9FFFFFFFFFE03E3FF1E0000000000000017FFC51FCFC7FF3D0AFC7FE1FFF3301FFC0200F7FFFFFFFDFFFFFFFFFF01937F8E0000000000000037FFC53FCFCFFE731AFC7FF8FFE6603FF820001FFFFFFFFCFFFFFFFFFF03807EC6000000000000004FDFC63FCFCFF9D63AFD7FFC7FCDC0EFF040001FFFFFFFFEFFFFFFFFFE03007E23000000000000004FFFC63FCFCFF3D83AFC7FCE3F99999FE080001FFFFFFFFFFFFFFFFFFF0700FF11000000000000006FBFC27FCFE7E6497AFC7FC71F31323FC102003FFFFFFFFFFFFFFFFFFF0600FD898;
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .mem_init2 = 2048'h00000000000007FBFC47F8FE7C96AFAFC7FD7866CE07F820DC83FFFFFFFFFFFFFFFFFFF8C003ECC800000000000007FFFCC7F8FE79665FAFC7FF7C4D9D0FF0407047FFFFFFFFFFFFFFFFFFFC80006E4800000000000003F7FCCFF9FE72E75F6FE3FB7F9B309BE0C1805FFFFFFFFFFFFFFFFFFFFD8012322800000000000007F7FC0FF9FFE5EF5F6FE3FBFF366137C19E04BFFFFFFFFFFFFBFFFFFFF180261A2C00000000000007F7FC0FF9FFCBEB9F6FE3FBFF04C64FC33011FFFFFFFFFFFFFF7FFFFFFB0067180C00000000000007FFFC1FF9FFD7EB8F6FE3FAF6018C1F860023FFFFFFFFFFFFFFEFFFFFFF00EF880800000000000C0FEFFCDFF9DF8FEBC67F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .mem_init1 = 2048'hE3FAC4301003040007FFFFFFFFFFFFFE4FFFFFFE01EF800800000000000F3FFFFC9FF9FF1EEBE77FE3F628602016080027FFFFFFFFFFFFFF1FFFFFFE03FFC018000000000007FFFFFCBFF1FF10EBE35FE3F0E0C200EC10002FFFFFF5FFFFFFFF8FFFFFFC03FFC018000000000003FFFFFCBFF3FE41EBF55FE3F3C18003D820007FFFE7067FFFFFFFEBFFFFFC0FFFC038000000000001FFFFFC7FF37E79EBF0DFE3E701890F304000FFFFC700003FFFFF23FFF7FC1FFFC030000000000001FFFBFC7FF37C77EBF8DFF3CC811B3E608001FFFC80000001FFFF477FB9FC1FFFC030000000000000FFFFFC7FF2FC5FEBFCFFF3B9827C66410007FFD000000000C3FF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a214 .mem_init0 = 2048'h064FF3FCFFFFC020000000000001FFFFFC7FF2195FEBFE7FF37506E19E00004FFF8000000000000F820FD7FDFFFFC060000000000001FFFFFC7FE6597FEBFF3FF4C08FC67D00063FFF0000000000000300000FFFFCFFC0E0000000000001FFFFFC7FF0F37FEBFF1FF9B21F9CF600187FFC0000000000000040007BFFFC7F80C0000000000003FFFFFC5DB1A37FEBFFAFF1603F3FEC0001FFFC00000000000000000003FFF87F81C0000000000003FFFFFC4F46E77FEBFFDFE6D0FC6FE00200CDF600000000000000000101FFF07F8180000000000001FFFFFE4189C77FEBFDE7C901C8FFC0018021D000000000000000000001FFF07F8380000000000001FFFF;
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1803w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 22;
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 4095;
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000955555A559640000000000000000000000000000000150015A415A45555696B95556956955AE569569555A900002A55556A5A96A55AA5AA96AA5AAAAAAAAAAAA90000055555555555555555500105AA9555555695A65000000000000000000000000000000150;
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .mem_init1 = 2048'h0115A446950555696E5555695A956B956A559555B905001A55556AAA9A956A5AAA6AA56AAAAAAAAAAA945400015555555555555555540005AA95555555A5A640000000000000000000000000000005400555A406915555696E5555695A556A956A55A555B914001A95555AAE6A55AA56A6AA95AAAAAAAAAAAA455500015555555555555555540505A5955555556AA540000000000000000000000000000015400555A41A9555556ABD5555696A55AEA56A556955B955401A9555AAEAA9566A9A9AAA5AAAAAAAAAAAA555554001555555555555555554040595555555556A9540000000000000000000000000000055001456A01A5156956AB95555A96955AAA5;
defparam \U1|altsyncram_component|auto_generated|ram_block1a238 .mem_init0 = 2048'h6A555A96B955501A9556AAAAAA5569696AA96AAAAAAAAAAA55555550015555555555555555540405A515555555695540000000000000000000000000000194141556905A4156556AF55555A9A956AF956A5556A6B555551A955AEA5AAA5555A6AAA5AAAAAAAAAAA555555554015555555555555555540405A555655555555500000000000000000000000000000194541556906A5556555AE55555A9AA96AE556A5555AAE555550A956FE96AA555569AAA96AAAAAAAAAA5555555555015555555555555555540501A95555555555550000000000000000000000000000019154555690691556555AE55555A5AF5AAE555A55556AA555554696FEA9AA9555596A;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneive_lcell_comb \data_r~12 (
// Equation(s):
// \data_r~12_combout  = (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a238~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a214~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.cin(gnd),
	.combout(\data_r~12_combout ),
	.cout());
// synopsys translate_off
defparam \data_r~12 .lut_mask = 16'h3202;
defparam \data_r~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
cycloneive_lcell_comb \data_r~13 (
// Equation(s):
// \data_r~13_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~3_combout  & (\always0~2_combout  & ((\data_r~12_combout ) # (!\U1|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\U1|altsyncram_component|auto_generated|mux2|muxlut_result22w~3_combout ),
	.datac(\data_r~12_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\data_r~13_combout ),
	.cout());
// synopsys translate_off
defparam \data_r~13 .lut_mask = 16'hC400;
defparam \data_r~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N1
dffeas \data_r[6] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_r~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|oRequest~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_r[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_r[6] .is_wysiwyg = "true";
defparam \data_r[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 23;
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .mem_init3 = 2048'hF7FFFFC00000000000000000008008000000000000000080018603038007F7703003C001FFFF004FEFFFFE00000000000000000001C00E000000000000000080038E0303800FEF703801E000FCFE003FDFF08000000000000000000006C807000000000000000080038C0303001FCE7038007001F9FC007FFFFE0000000000000000000007F813800000000000000300039C0303007F9C7038003803E3F100FFFFFE000000000000000000000FF81DC00000000000000300039C030300FBFC7038031C07E7E601FFFFFC000000000000000000000FF00EE000000000000001000398030181FBF87038038E0FEFDC03FFDFF8000000000000000000001FF02760;
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .mem_init2 = 2048'h000000000000000003B8070183E9F0703803879F3FF807FF3FF0000000000000000000003FFC13300000000000000000033807018799E070380383BE7EF00FFFFFE0000000000000000000007FFF91B00000000000000000033006018F18E0F01C07807CFFE41FFFFF80000000000000000000007FEDCDD0000000000000000003F006001E18E0F01C0700F9FFC83FFFFF00000000000004000000007FD9E5D0000000000000000003F006003C1C60F01C0700FBFFB03FFFFE0000000000000080000000FF98E7F0000000000000000003E00600381C70F01C0709FFFFE07FFFFC0000000000000010000000FF1077F0000000000000000003E00620701C39E0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .mem_init1 = 2048'h1C073BCFFFFCFFFFF800000000000001B0000001FE107FF0000000000000000003E00600E11C18E01C0FF79FFFF9FFFFF000000000000000E0000001FC003FE0000000000000000003C00E00EF1C1CE01C0FFF3DFFF3FFFFC000000A0000000070000003FC003FE0000000000000000003C00C01FE1C0EE01C0FFE7FFFE7FFFF800018F98000000014000003F0003FC0000000000000000003800C81FE1C0FE01C1FFE76FFCFFFFF000038FFFFC00000DC000803E0003FC0000000000000000003800C83F81C07E00C3F7EE4FF9FFFFE00037FFFFFFE0000B8804603E0003FC0000000000000000003800D03E01C03C00C7E7D83FFBFFFF8002FFFFFFFFF3C00;
defparam \U1|altsyncram_component|auto_generated|ram_block1a215 .mem_init0 = 2048'hF9B00C0300003FC0000000000000000003800DE6E01C01C00CFEF91FFFFFFFF0007FFFFFFFFFFFF07DF0280200003F800000000000000000038019E6E01C00C00BFFF03FFEFFFFC000FFFFFFFFFFFFFCFFFFF00003003F00000000000000000003800FCCE01C00E007CFE07FF9FFFF8003FFFFFFFFFFFFFFBFFF840003807F00000000000000000003800FDCE01C00700F9FC0FFF3FFFE0003FFFFFFFFFFFFFFFFFFFC0007807E00000000000000000003803F18E01C00301F3F03FFFFFDFF3209FFFFFFFFFFFFFFFFFEFE000F807E00000000000000000001807F38E01C02183EFE37FFFFFFFFDE2FFFFFFFFFFFFFFFFFFFFE000F807C000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \data_r~14 (
// Equation(s):
// \data_r~14_combout  = (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a239 ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a215~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a239 ),
	.datad(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\data_r~14_combout ),
	.cout());
// synopsys translate_off
defparam \data_r~14 .lut_mask = 16'h3022;
defparam \data_r~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000007F7FFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000003FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 23;
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7E000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF002000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000001FFFFFFFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000001FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h000001FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFE000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4209w[0]~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4209w[0]~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a23~portadataout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4209w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4209w[0]~1 .lut_mask = 16'hFEDC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4209w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y38_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 23;
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = 2048'hFFFFFFFFFFF0000000000000000003010000380803001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000006018000380806003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000006058000380C04003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000E0CC000381C00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003E0CC000381C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003E00C000381C0001FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000031C0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = 2048'hC00038180003FFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000079C06000381C0003FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000079866000181C0007FFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000019C6307818880007FFFFFFFFFFFFFFFFFFC01BFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000019C6307E19803C0FFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFF800000000000000000019C2187E1FA07C07FFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFF800000000000000000239C20CFF1F00710FFFFFFFFFFFFFFFFFFF01;
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000E39C00CFF9C00473FFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000001C39C1C7FFC0004E7FFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFC000000000000000003839C1A7FFC0003E7FFFFFFFFFFFFFFFFFF00C1FFFFFFFFFFFFFFFFFFFFFFF8000000000000000007079C933FFC0007CFFFFFFFFFFFFFFFFFFE01F0FFFFFFFFFFFFFFFFFFFFFFF000000000000000000E079C0F3FF8000FCFFFFFFFFFFFFFFFFFFE07FCFFFFFFFFFFFFFFFFFFFFFFF000000000000000001C079C1F9F80003F8FFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFE00000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = 2048'h0000000003E079CFF8E0000FF9FFFF0FFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007E471CFF0C0001FF3FFFE0FFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007E471CFF060003FE7FFFE0FFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007A471CFF020007FEFFFFC7FFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007A6F1DFF00000FFEFFFFCFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000007E6F1DFF10000FFDFFFF8FFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFC000000000000000003C6F1DFF18003FFDFFFF01F;
// synopsys translate_on

// Location: M9K_X15_Y38_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 23;
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = 2048'h0180FBF0E01C031C7DFCE7FFFFFFFDE73FFFFFFFFFFFFFFFFFFFFE001F80380000000000000000000181F3E0E01C070CF3EF9FFFFFFFFFD9FFFFFFFFFFFFFFFFFFFFFE003F00700000000000000000040187D3E0E01C0704E7CE3FFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFE007E0060000000000000000004018F13C0E01C0701EF387FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF007E0000000000000000020004000E1380E01C0703DE70FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FC0000000000000000000004001C3380E01C0E039CC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FC000000000000000000000000383180E01C0E073103FFFFFFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFF03F80200000000000000000000007031C0E01C0E066007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF00200000000000000040000006030C0E0180C0C440FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0030000000000000006000800C038E1C0181D98000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01B0000000000000004000801D83861C0181F90001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0DF0000000000000000000001F03861C0181F22003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FF8000000000000000000001E03871C0183F07FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = 2048'h000000000000000003E03833C0187C07FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000004000003C0381B8018F841FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF000000000000000C000000C0381F8039F0C1F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF000000000000000A300184C0380F8013F307FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FBF0000000000000000200788C0380F8007B407E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3BF0000000000000000200780C03807800F381FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBE0000000000000010000F00C03803001E303F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = 2048'hCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000010001F00C03803801C607FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000033008038018078C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000006300003801C07301FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000C100003800E0E203FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000C10000380061C407FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000001810000380033800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~0_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a191~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a167~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~0 .lut_mask = 16'hFB73;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 23;
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = 2048'h00000000039F980FFDFBFFEFFFFFFFFFFFFFFFFFE1FFFFE047FFFFFFFFFFFFFFC3FFF0000000000000000000019F180FFDFFFFFFFFFFFFFFFFFFFFFFF0FFEFC077FFFFFFFFFFFFFFDFFFF8000000000000000000019F103FFBFFFFFFFFFFFFFFFFFFFFFFF0FFFFEC77FFFFFFFFFFFFFFFFFFFC000000000000000000019F003FFBBFFFBF87FFFFFFFFFFFFFFF8FFFFFC37FFFFFFFFFFFFFFFFFFFE000000000000000000019F007FF3FFFFFFFFFFFFFFFFFFFFFFF87FFDFC17FFFFFFFFFFFFFFFFFFFE000000000000000000059F00FFF3FFFFFFFFFFFFFFFFFFFFFFFC7FFFFC1FFFFFFFFFFFFFFFFFFFFF000000000000000000059E01FFFFFFFFFF8807FFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = 2048'hFFFFFFFFF83FFFFE1FFFFFFFFFFFFFFFFFFFFF000000000000000000059C01FFFFFFFFFF1C8FFFFFFFFFFFFFF83FFFFC1FFFFFFFFFFFFFFFFFFFFF800000000000000000059803FFFFFFFFF43F1FFFFFFFFFFFFFF01FFFFC1FFFFFFFFFFFFFFFFFFFFF800000000000000000078007FFFFFFFFF0BE7FFFFFFFFFFFFFF83FFFFE0FFFFFFFFFFFFFFFFFFFFFC0000000000000000007800FFFFFFFFFF0D0FFFFFFFFFFFFFFF80FFFFF8FFFFFFFFFFFFFFFFFFFFFC0000000000000000006800FFFFFFFFFF801FFFFFFFFFFFFFFF80FFFFF8FFFFFFFFFFFFFFFFFFFFFE000000000000000000EE01FFFFFFFFFFE07FFFFFFFFFFFFFFF807FFFFEFFFFFFFFFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = 2048'hFFFFFFE000000000000000000FC03FFFFFFFFFFFCFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000E007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000E30FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000E64FFFFFF7FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000E03FFFFFFFFFFFFFF7FFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000E1FFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = 2048'hFFFFFFFFFE3FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000001E3FFFFFFFFFFFFF7E1FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000018EFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000001FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000FFFEFFFCFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000001FFFCFFF8FFFFFFFFFFFFFE03FFFFFFFFFCFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 23;
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = 2048'hFFFFFFFFFFFFC00FFFFFFC1FFFFFFFFFFFFFFFFC000000000000000003C6F1DFF1C003FFBFFFE03FFFFFFFFFFFFFC00FFFFFE007FFFFFFFFFFFFFFF8000000000000000007C6F1CFF3C007FFFFFFE1FFFFFFFFFFFFFFC005FFFFC003FFFFFFFFFFFFFFF800000000000000000FCEF1CFE3C00FFF7FFFC1FFFFFFFFFFFFFFC005FFFC0001FFFFFFFFFFFFFFF000000000000000001FCF71CFE3C00FFE7FFFC3FFFFFFFFFFFFFFC0007FF80000FFFFFFFFFFFFFFE000000000000000001F4F71CFE3801FFFFFFFE3FFFFFFFFFFFFFFE001FFF000007FFFFFFFFFFFFFC000000000000000001ECF71CFE6003FFFFFFFFBFFFFFFFFFFFFFFE001FFF000007FFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = 2048'hFFFFFFC000000000000000001FCF71CFC4107FFFFFFFFDFFFFFFFFFFFFFFF000FFF800107FFFFFFFFFFFFFC000000000000000001FCF33CFC0007FFFFFEFFDFFFFFFFFFFFFFFE0007FFC0000FFFFFFFFFFFFFF8000000000000000001FCF3BC7C000FFFFFFDFFCFFFFFFFFFFFFFFC0003FFE0001FFFFFFFFFFFFFF0000000000000000001FCF1BC7C000FFFFFFFFFEFFFFFFFFFFFFFFF0003FFF0003FFFFFFFFFFFFFE0000000000000000001FCF9BC78401FFFFFFFFFFFFFFFFFFFFFFFFF0007FFF8007FFFFFFFFFFFFFC0000000000000000000F8EDB870C03FFFFFFFFFFFFFFFFFFFFFFFFC0007FFFC01FFFFFFFFF9FFFFC0000000000000000000F8ECF80;
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = 2048'h0F03FFFFFFEFFFFFFFFFFFFFFFFFE0003FFFF8FFFFFFFFFF1FFFF80000000000000000000F8ECF800F07FFFFFFEFFFFFFFFFFFFFFFFFC8003FFFFFFFFFFFFFFF3FFFF80000000000000000000F8FE7000E07FFFFFFF7FFFFFFFFFFFFFFFFD0003FFFFFFFFFFFFFFF1FFFE00000000000000000000F8FC70180CFFFFFFFFBFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFF1FFFC00000000000000000000D8FC30183CFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFF9FFFC00000000000000000000F8FC303079FFFFFFFFFFFFFFFFFFFFFFFFFE0003FFFF7FFFFFFFFFC83FF800000000000000000000B9FC1021F9FFFFFFFFFFFFFFFFFFFFFFFFFE000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = 2048'h1FFFF7FFFFFFFFFC01BF00000000000000000000038FC0003F3FFFFFFFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFE003F80000000000000000000038F88007F3FFFFDFFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFE067F80000000000000000000039F8C00FF7FFFF9FFFFFFFFFFFFFFFFFFFFA0001FFFFFFFFFFFFFFE03FF80000000000000000000039F8C01FEFFFFF8FFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFF00FFC0000000000000000000039F8C03FEFFFFF5FFFFFFFFFFFFFFFFF1FFC0000FFFFFFFFFFFFFFF80FFE0000000000000000000039F8807FFFDFFF7FFFFFFFFFFFFFFFFE1FFC0000FFFFFFFFFFFFFFFC17FF00000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4209w[1]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4209w[1]~0_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|altsyncram_component|auto_generated|ram_block1a143~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a119~portadataout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4209w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4209w[1]~0 .lut_mask = 16'hFEDC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4209w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~0_combout  & 
// (\U1|altsyncram_component|auto_generated|address_reg_a [2] & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4209w[1]~0_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~0_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4209w[1]~0_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~1 .lut_mask = 16'hECCC;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 23;
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'h3DFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000007FFFFFFFFE7BC79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000FFFFFFFFFE7BC78FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000FFFFFFFFFE7FC78FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000001FFFFFFFFFE7FC79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFE7FCF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000001FFFFFFFFFE7FCF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'hFFFE0000000000000000000000000000001FFFFFFFFFC7FCF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000001FFFFFFFFFC7FCF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000001FFFFFFFFFC7FDE07FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000FFFFFFFFFC3FDE07FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000FFFFDFFFFC3FDE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000001FFFFFFFFFE3FFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'h003FFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000007FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000FFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000FFF9FFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'hFFFFFFFFFFFFFF000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 23;
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFBFFFF0000000000000000003FEE7FFF0F7FFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFF0000000000000000007FEEFFFE0FFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FE000000000000000000FFC3FFFE0FFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00000000000000000000001FFDFFFFE0FFFFFFFFFFFFC0083FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF080000000000000000000003FFFFFFFE1FFFFFFFFFFFF80081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000047FFFFFFFE1FFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = 2048'h0000004FFFFFFFDE0FFFFFF83FFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFB800000000000000000000000FFFFFFF9E0FFFFFF00FFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000003FFFFFFF9C3FFFFFC007FFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFE4000000000000000000000007FFFFFFF9F87FFFF8003FFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFBF0000000000000000000000007FFFFFFF1E07FFFF0001FFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000000000000000FFFFFFFF3C07FFFF0000FFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000FFFFFFFF3C07FFFE0000FFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFDC0000000000000000000000000FFFFFFFF1C07FFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400000000000000000000000001FFFFFFFF1C07FFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000003FFFFFFFF1C0FFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6000000000000000000000000007FFFEFFFF1C0FFFFF8006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000FFFFFFFFF1C0FFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000001FFFFFFFFF1C0FFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'h000000000000000000003FFFF7FFFF1C1FFFFFFCFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000007FFFDFFFFF3C1FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000FFFF9FFFFFBC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFE7FFFFFBC3FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000001FFC4FFFFFFBC3FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000003FFC1FFFFF7BC3FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000007FFC3FFFFF7BC;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~2 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~2_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a71~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~2 .lut_mask = 16'hFB73;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~3 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~1_combout ) # ((\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4209w[0]~1_combout  & 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & \U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~2_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs4209w[0]~1_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~1_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~2_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~3 .lut_mask = 16'hF2F0;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \data_r~15 (
// Equation(s):
// \data_r~15_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~3_combout  & (\always0~2_combout  & ((\data_r~14_combout ) # (!\U1|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\data_r~14_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result23w~3_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\data_r~15_combout ),
	.cout());
// synopsys translate_off
defparam \data_r~15 .lut_mask = 16'hB000;
defparam \data_r~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N25
dffeas \data_r[7] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_r~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|oRequest~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_r[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_r[7] .is_wysiwyg = "true";
defparam \data_r[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y62_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'hBFDAE5D2002CF91A233828ED3DFC806D8F8FBA240B13EC2D82AA25BC25A7CE5C6C9FBB62B19CBC5C50861DA16B87492D0D23C3043BC787798BD73A0115B0E11EC98271040F5BA2AA0B3DE55A3A54E06CBD54C9A20838090EB390809254077D12ABC5D9184E676AFD9CA6F32F7CCB1424459BAB3653C52C4F337491EFD8112E5536CA074D7EBEF3A171F59E2601FE0A1FE17FA7D44AB714A62B07385EB28F82981B2F0D390BA62F1EFFE49751E1A927CBB8471EB0ED23225F80F3C5C5DEBFC5146B31BD7DDBC72B3CB0D60FA1120062A253202C8BD025AF6414830323F2A28AC2ABFB7285174D35629FF0990559A5E86F725E7A285F762795E030D7C22E25266F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'hAEB9040F04CEFA3B914AED0665F20C9B6B7E7435C1B302162339F2AE2D82F7F7A57DFBE366791EB0A76DC0CE2A800EC6C1387D2A261EFDEE8D7CB8B6C0363BE100ABA88D0C7C1A366DD5BF61CF2E49EBCA9E62EF594A8F2A92E3E5AD23F34A72E54141706B315DA349681DFF60FC7FAD754F451A1591D7D3719AD9432392CFB60A0AFF754C94B82A20BB1A0BC410FB2F768839B274BF095D986D8F4AD519E6953915EDE506626B50926043E5493D7ACBD2D73C68D798FFF1104CC4A208BF6CBD3492E2B23A08BE3656EDF3334BD0E45FDA37C0074E444F8DCEC035C8D97768C9C6870B15070CB03045C7C9A6245AEDAFF7A9BB63EF83141A98AE6FB29D7BFD9C;
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'hAB5B5A7BCB29BDF731F76BEDBE32239E12E4CFD0D51C3B4F1EF8366DB2915AE8851F261B3BE283D7635DF87548199B04794F64CA0E034B31E0B222349E5FBC53B3167BF4F8D83DBCBE955331813B633DA562D6E44F99EB4B617DA0820A8B9A4EFF6AA8BE0E388472A21A9CF21C2FBE65475A1C5A1334CAB9FBDD087FEE076FBF0CD6A6F818878D300C6EEA70C15011876ABF24FB9C820EE0B3EB5D0897F5473B07E16177022714E148394C62651610641F69D92657A113E4C35E10537B36311BF8CA04D3812FDF7EB6AD73CC00E96B91BB29C8D57806DA7A71E1018B6CAD8C569A9C092EED3CBA815FAF8E1B632610BBD7D8F30225A39C92E923F572CD8A706D;
defparam \U1|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h92353DA5776593C12592803F8C0E71D3F97C1BBC9B6E9ACCFA3EEF6FDB1246F7208F171804969D4C2B11048BD01A5D7842FD7BD3F1B7F54BFEF10DF6FA6EC0E2BC833952B8A141A78C8C41FCAA54E4E183876037D5B7620528AC0106406FA645D7911BD4EAEBBC7E60C4647D47B7B1BABA36E00371C215C9C70F3DAAA9CD2D20D2A248EF9BD15E52512689A38BCBAE185E971971848F3DF8523AC8787BAD1DB42506912C6D32B7C12BB6BF3A59910F8B385E9536D2C17E0B1D671CB6D38923C5C64AC1DB1C18D18A339FB421074FB388A9A24D4E806118109EA9189C32CA4319E063C01053963ECECE4F55FD168C521D71B2B52BC3CA84DC4AE2ECF92BAE6A5E;
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h8579D235EEB9022D262CD4D023875A60058D18A87F5562FC98C48CA5F7B7DA501E0BFAEE36B917B163DCB8CD84887BC3A39BFE32430F19B923106828729FE13A9860E3F63E6D2C4B5A630086BEDCA6228ECF2DDF198A9AE728397BEA6379340455613D3B7B171C91D485A7037064C6F2CACD4E14173B8899769AEE9AB2D4AB31AA8DC8DC6859792827A5FB401B6438178603CE4D60B8EFBF2F91F37C32FBF89A765B704A6FE28B33272277F4234740E23386834F7266B487F8B306F977B470A7E976B367600BBBDF2E00808D27C5765EC42EF692FCE9D6649CFBEAB89C384FE007CF73D3077086B0F4482F1CD13E5D21B95B33B726649CEA80C515EDC0F044BB;
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h63E3563817F71F81F3C252A98E448B742E766E1083D1B30153F10802E69F8E9BE1951E2DEBF0C8810C6037A96C881F410DC35D8DC22E7D5F383E23B4F23E023219BAC7DF02526331B7EA3A52E72EF429C386C6B9AD5683E28C83CF78AB77D98F8EC63DB5B238287646C88E9D3A294C26AC11DBCA240CA19128E7CC60AD1F44B2F6E9B403CE4ED0E4B71CA5E7F3E38D71CD1C028F70076D34793048FC06EEAE8050BBB76F540F4D8330193CAE2E2CDCD06703ADE8B4B523BBDD06599BF986526B6D5BBB8D062F9F232983821A1C21B03E8A8D62316F3C5C4EEFF9FFB5E7489C54F73931D716C9F9498FA62F92FDF4ECAD5C1F0C1D6CCCB3C6884BC8732900FCC6;
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hD4AA814D086A9390919C4DF8B7A39F1539A7EE8723E34EABFFBB1B171D54B7C769EB082AB1D5C3962B386BCDC11A65CED8FC13648862CF9E5666680F10DA6B4E851BD828FDF2CB1188B52109B233CB628693170C038F3A4B1217BEF1517EC84E7C32EC97A19A692A52CE2D791C7F451B13B9821F00E35F380FF99C7DE6840CB2A625A2E963A2335F5A050C886313CD4E8F9872B17C7E2389B663BCB2C3FA135E2FFD02576803AB1E4F2BA50D45D9A78F8B82FE897F5B5F58BF4F6DB383661684728E3FF17DA8BF6639A1B717FB3D0C57746DC259AD0716E8E62D44B536D7909F680C56F1BE020F650900C8EA46D4250B15253E07AB23E590333B082EF3BFF8FC;
defparam \U1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFF44E881C0EF47EB5E83DCB52D20986A4AED7953181B629B63272A1E30EC576B278C618C217C95689B45206AABFB446011799077081773B2D1EBF7BF7263FC942D866C5CB1E03647CD6FBCE94C698540A361A15B292E3E8C45E543C3FF2A51F8D7E916A310136EA012D64CA45DE10751C3D1BBB9F8F43706B1B4230BCA083A2BF93C67E07638E6B3848EEE1E7F62173E7E423142DF22C3F33C3A28C8402CF1C6C94A99936C20306E23C657C1A7ACB3EB9317F5897C5B93385A3E4258BDC3DE4AA61654F15E27D0971CF66AB1FE105E3E788A9ADBD3D321AC0FF18A64E88A6B4FF02C3C7ABA2E6D554AFB8536E1CB63A130BB418578A85913E369A9B9D3D73014;
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N6
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2709w[0]~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2709w[0]~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2709w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2709w[0]~1 .lut_mask = 16'hFBF8;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2709w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'hDB179BC1CF07F094F3BDA0655082E1729B1C63F199A617E77C2A57D71B7AC490901B1EBB2FCF5CBF6ED28D71083F8ECB127E69439439E24E521D70E4FA0C1B443CCDA774078F2D0E67776D65C473E71E1BDEEEF881FF8FE2DA544AE8A7E9585ABEC16BC7D5ED5C7AC3E613E34E23D551DFE234242110DE227D0E1DBA03CCFFB141A83683C2A2DEE0478EAB51286C45790D9563122CE270CB0C843A0A5451FC65D8C45470FFCEFF2FA4C91416E5FDFCB7AEDC0F85438F67379A592689CA14CAC825D7F59DF27EDA8A47BD83C67EFEFF67486850EC4C2E7B702A117BF1AD9F5F47549FCEE45398F34936758AFD8A6A7349C60DC6DEC1FFFF06CA79276C5A179812;
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'hC805D78741A9C6F78F973611F598A7CCFBAFD2A1164ED091622E1E00B1FE78FFA662EE667D57C70E815CA399243E7E43F62D0E30F7D39FC4353911E3609719C57175F6E04FF7DBDE50E717E7EA4778869D6C59518E51AB9E6C986CBE06791315AB3A43BB459DA08CB4CFE6638FE56EF75D4A60495BB90B02C14D3C0D0E5E490C21EA1C3A521CAA8B0F96F746F8E9782ABFF6FE0227F7AA6E58D8A0B1DB47D566BCD366788428FE609329A2107896ABA20905BF934DF65843A8D4FA8147161AC204D5D6395C5D0DAED0E0F6005F058B90AAF1FAFF24C4C2FE70D70EC2C0AE3BA8ED84FA9FEF246873E202348DFE568D42BCA1F1BD0D79BE6E5D56CD25523E546F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'hBBFA8BEFBB71BE6EA500F9FFF595124FAF3C3EC39EF06D8F09BA82D1FB3AB607B1B1FEBD70B8A848DB7E3C3F5509FF1AFF4D989F8774C5A130AF1BAFC561E47725B88806A460C0B3DFF80ABD4180A93A02D394AEF46B4B7E1D955445B7AD5B45EDD129850E4F4B7927587F24DAE72171C81EC65370B9E3820C904BB0F62DDF5345652001206BAA5D85C61F38CB06E0EB8A92F3BD0D91BE563824EE07298EA0D89A7AF324CA7567CC857B4FC9EF24820BCBC12843EF41446652F948B966768F1FC3F9A89A11AD91D7FA018203BE3185032AD6D6CFB7A40D3659A9A9B47F5B1DF1DF39ABFEA38A3DFA55756549A8958E2A3E8FBD7AC3AAAB42519243D3BC7708A6;
defparam \U1|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'h74A919ED865B21F1F07E77B348F97C38E56F15C1859F6A539751E421007A4031BBC1E5D0432EE1AA81E51AE6C1416F28FFE0357CC321FA105286103ADD2D42238132BEFFE1AAFEC857FC12A5FA4F83A012C783755CE5A750DA1691D89A9C418BD2BB15626B0473DB4040E2F8BE7BD45ABD36DAC46210324D72F631CADF26F53D2BCA398613EFAC96D35E00A22E5609FABCAD67BF399C9A21F6E69639C1768A925E41C4A90CF0F4113E35E9A0C9D50B40B69775CF7C0B49185DD4E76FD7E46D3262E98619A513B0B2BC8DCAAF32E4D9B4E9B670A35D1662A83F02F06CACDF58D0D395EA1114FD21AAA4D7347D78E59773C58EACECA33A4252F9E0808492D3787E;
// synopsys translate_on

// Location: M9K_X78_Y62_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'hF32478846A92F10A8DCC28D001EE517FE49259FE7FEE13E68164271EE33B2CCAE98A13159E0B736B0C950F2BDED0FC86443F8DFA3F14CBA73FA0567BF7ECE51959DB280F0B0B2E4178CC2655C9FDCAA633E4E361C495ECDDBB8154293BCF3B0288CCE05DFC023A31CE10F4D518C77BF6F966237BDBE95F011F80897FBD65B0483F8A903C3767E50DEAE8D8ABEF3AD8F98093F674AFD3E9369DE0DC7607329209D71F831EE2CF62842E7A8909BA1DBDB9951CD5AAE1D169F1788CF3E0B7D0DDEFAC1D4E49016977115B5C2836F0F12994AA7E35D111115049A1CFC37254A3E3EA6A4F8184F22FECA8A9FCD154D54E0DAA80CD05F458A3A97C02D8E71F4F406634;
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'h04DE78643E2DDD07E5029A066C03330A56B7B68BE4DA71D61437FF4C6294575BDC16C6978EF52432E33888B9357F4F3E8DDF3E26037F4886C6EA49749ADB06DDCB22EE4766C78857DC913D5F5B31423FE37DE1B58E5641A6FBC5A616854B4F7F27CDD5C7209DCA2EFDE7404A7DED4A173616D3BDB5D2E1714561B79A1E9487FEB4D5407296DA408767B9E92CBD6D99C9245A10564AE49726E3CBE77765D04FA9CD0643F2334E9401EDD5F0D5FC7A87B612FF70AF19B673D1BB0D8CE9E34E94EC20FF425AB12232A8FDF64A8652FBBB0D77BA0D16D8D5DA7E5D0704B55372E2760C8F86828B8F6A6BA9DFA05A996B884AC21772CEB7D20C34F47451E1A3DA7CC4;
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h599E815D31751D169E8EC7B465B700031FBE1067355066514C740506BFB919E6A1A3EC5CC9F9FC9FAFAE6D123AFD5CD0886B92719803007EF29A2AB6792DA0307DB36084FA783438E39DDD6EAC90146AD68399F3E81F68D8F2DA6CCE9892033FE9E610EEC110F7451A8E957775421C9BE75EC5EC4E8EBC463013CEEA2DEA5BB44C0C908A991803FFF5012A0A15AB989B23D8325A74F8F2E4AE63360C8E6451847544308D284D912C77E964F697AC033F3CA9877EEBEA5A4B1273AA58C25205B9CE2F6B09CE623124F0D4DEB10006B9E3AB08956B4D82037C4E5CC8D00133273F00B3B047E4A9EC2C76584E9AB07755F2AA7413967146117FD3061A257C8F0066;
defparam \U1|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'hC2010B4C219110BE4AAB6DB0129CC321B433E00265B16E5481012B19A982DD72975066C3F9B1000031ACF9B9903927B904D5FA0FC055C621E6F14B79750183D71249BFC3A5E468954B4DB44488F31A2F80BC18A5716B87EB901293EF47A933D2412D143BBEDB480F99EC4A04BE8A5A0992F46B4AF66B39733CC35FCB41BB982C3B6C14B4ADD0DEF33018107F12F07B1AC1754B338B7A973AABE55956B171361878AC022A755F91CCDDE9B7AC91C368608D945B908D537AACE9C40C88D63A5779C23C757719868CB5179F635F18E78F934B7FCECF35F14062442D11D7E0EB5A5AC8F262D781CF06BC4C592426F6873A331F742A9EFB348DEBA3913E9B4F80462B;
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N4
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~2 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~2_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a80~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~2 .lut_mask = 16'hBBF3;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 8;
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = 2048'h5E85F8397826EFFF785007F357DEA23A4A051CBB91C836C4CF1BD549700F26627F6E66762472DED93C8CA7C849ACE61A11A9CFF0EE7AAE93599CEE5D3C68F1916EA906058FAE2F123382B1620353660ECF6E4DDF3A61183308AB2E9C0501A33170756EE982E4812B96027B885A9DF07A907F970126EB67792761179706A0A7A1F01C54D270F4B40243958E3DD8C45CDBFAB8200A74E4B3FF07314B76CA0636EA81B7B27709807DB126D290FCFFE6C5EC1E305FFF9787834424A091F5063B5C124020E6B712CC0300FE714362B2C08A3439E7032C6A656163E1ED24070B1FD210DF91DF95ACF204686CC51D26E7C9B25E7864C0C54C6DCEACC08A74D4E70959F4;
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = 2048'hE8D99FE7BA67BCBF1422D89DC3B714494DB289B10E25445F0EAF6503FCC43842CA9C8C41E85F5C7EC8517CD06065B2C73245C7F933DE5DF2D3D3C1C67AA7E512EC15E587068ED9E55024FFF588122F4FAC457B83768789199C01227C759B590B8B51141C111170E00078A93E91C062990773D43EBFF539B0D8F37D7600706B8FB6F08B766F39A9FFB72F28A2C2F957504621CBCD6ECF591BB244539F3F0CC868D7991ACF7AF7404931DB548AAFF9A7F9CF66CE29325E30A37000CD653B7CD02013C90D088B25B52F9BA71FF7F4FA5D3F72F27EFCA6C4C09ACCD748232A9091E59B8FD7F990B00D3444E2794C7DD1AD4EA9115507232FAB432F91549F926BB4C6;
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = 2048'hFB5D4AB804A56F2FB9C98638A6C99C3224B1EF818356791B22F0FC685087BD448ACDC09C25407EB8FB23D2B1E53605E50C63C2CD03B919A2F02E026EFAE4ADF56C771EEF6A50ABBCEC85C74F48CB7D588AC765E0FE9F4FB225A36A9F8D935D94CC4ABA706A6123E6BF5A2EE091C7BC117E2CC9BA75F3A72BA97E32F8C9B343969263E700F3B34220E91182BD854E3292A460F493C8586B62C3687F1B98B310950762C63A542E113B75EC3FE37B98C0B6D2C21A1EBE92F40CA0EA9A6783C088FD8AB63CC6812FFCAC860389D8053D6E2AF0FFCE6C7D897C2F5F2C57AE3B08F152D1DCA555B9F732A04FA3ED055244F9F55DC92CE6824317F6D79D20E4D3A4D267;
defparam \U1|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = 2048'hEB377E27AA409EBF4A7FEFBEADA47B06BD7BF02E707DA1C471F2EFAFA7C77897EF5D532A792A16E388CD375667A126C97EF73773B6E67BC8C00BB98CAB19D167A3DBCE8C0A12ACAAC7E796A3BB198896F34CBCE11A1E4E11F6738301D90FC2593641D6A3A96B1690F9C7AFA18C3B0801ECCA7992E2BFE7290D8D2F761AFA4E728DCCC1C6CC06339251110BA359989E0FB4D6E3482061557A5A2E47983CE7DF815C3AA145DBA21A97EDB8A703B5D91F4CF6368C5E45FBF3C8BE30D7C34966448194E956E7A1701A334A10CE822A691FAADF2D1BEABBDE20722B0F07539A27F10337C2F53FD2CF1E1E8186465B707005BFA58E92BE8C0EA66C8DE73C1D7E2CE69E;
// synopsys translate_on

// Location: M9K_X15_Y43_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 8;
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = 2048'h095BC74BE9D4E07B609F469ECEB972A0D551A9BAC021CEAD4282FA217D6046D9149E5F1D0B72602474A219B6986F449C83D07E9E25C8E58BAE60B5A29EB9B233C5585BA860B7F1A731B1364B7464BF1EA4241B3724788290D840FD7FC020E98D817F20F64760BF5D9772301520276786C4383EB53CC8CD99FAB8439598CCAC72568CE7BEF88187851DB58197D866BD57C9A0EFA5795C65EFD819BB8A36348CE94C6974DE234F8AF359EEF081169B312D353FE25960F44DB65F4795476442BB0CE7839B13F39ADABCC2F23165FCB082DBE91483100BEA201623F554AE151CDCBF179573A40D4F1A9AA45755082FEF309CAFBDBDBA678CB9F410560029D320BD43;
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = 2048'h1BD1E0C91165871C997304EE8135609AEB24E4AEE363F082638E51F2ED5D3B3A5D34063D12D3FC939D9E5E7A303C0AF323BD786991CC51774A8F771AE8FAE54AE3F5DE6FE0993B6DC0F3045A5693ABBCCF92644D068689E017BDB6DF944255E655DABC2B7C4C540BF613ECEB90BB749F80830F1641E466C960CFEB229E6E01FB7D65628117FBE13815491CE9CFCBBF82583700D96B9B2BEEDF780782CDDB7BEA5990E2E3D6926A66F90644CE282478166713813FF52C58D8335EE99A95B1EAEFF7303D6B67A74465FBE05A381D4EC2DD56B09466CACEB974FBB364EBE2ADFCCF2F1BACB1E17849EF176C43E15A61C12670054B72AFC1B84CEF3756B205826D9B;
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = 2048'h826E3670C7AE65CC1F0A9AA5D89ABCFE456F8F206E19392BA53E9005D695C006C9013E5C689EDDF3ABFC6840161E8B107AAD16CB75D5E1E6491520E47FB9C16DB4531EFEF3387FCD216615DA6E0B2A4205BCDB74BB725AFDC7B1D3A08D93A6DDE8F13CE72CC48A2719EE91F836CA6E0002210B005557DF949C281C8F5546DF34CA459DB6B2C85D885F7857B71BBA5B48EE434773B7B68F65A94A7B50DF10D0B43809ACAF152004E95FF1DBBFA68151C2017C278EDCECAC2FF86908C129788729237221BCABB16950FDF863B01EBDE64726D1CB62D22F1127C1E5210A468CFEB3BB20C93277C359C21B77EF1BDA93BE457463AF5C876847E300E33E066D80098B;
defparam \U1|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = 2048'hBDFB358AAFC315F2F02AF29EFAA5731FFAA437B09BB6B45D03C6CB43A75CD5A98BFC333C08441307D27B2604B1D44192D2B91B386F262AA4B77024F5FB58974E64149F3A6D7B6C4FBCCAFA72C8033D1E837A9CB54E4B935EE3E64DE29C2185EF4FF41C3C449B20154D5532DC3F7F16311B70150450731BEDD7D1AFA1B7C7A798E5B2F864318CE628A744FF88124A7D69B56C66E803D07882DB39F8B8978AD5E4775A68B19B7F97B86EE09C06A9C1D5FD5760D49CAB0FFB5081DB041BA077B70468ECE8951BE51F7D2D7F287C7440A195B27025EFA5753AE3818C50292FA3395C0409E6A71423E6F7CF3622F7EAF70809BB8E03A4216EA0168B051A9D4905859E;
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N22
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~0_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a176~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a152~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~0 .lut_mask = 16'hBF8F;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 8;
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = 2048'hF83A62583B0975E691044EA85FD7BB4AA89445D4BB7F6F58F3CEA34E75D27402840757A8D4888C543A1C8AEE41F7F19954266FB6B3EB3A345F64DD00F63FAE60B0D9E03845AE62C991102CBF4160178B53C557015383B50B551BFB142DAD19421CFF5CA7300D89DA4E70246AFAC08B3E71C363FB335723FE288BE6CF8819A9F7FD8F1C3CD13466124D08C6E745AC19FE8A9511398570BE13C785DA6787006ECC5F0F4D8B9149A548C3831525B1272245CA8F710547AF8EFBD9ED5775DEE8352C1FBE8BF3253D36B05035CD51FFEFC386285959F0FBA9F32D99BF6B2FDF96383421705265ED20F15117F73D37A91C0CAFAD737661D2741826EC5AFCC8DF36FE46;
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = 2048'h33FAA20B66682F97E8C0DC2776617215DA623245B3DF7282EDF3A87F81847CE9BC130EB5702AB3E5B9B627FF3B72A007BE6B9BEC55B094A02877990D578414C042548697FB8D4037019988CEF949A55004CA093D70D2D407A3C9BD62C34E9553BAF162CC2DF5A616D39B0EDA529D0DABF15D8A4B712F373E38E544207E8BDC0943AC304B06BA03D6C54B88CB9E1ABA2BF82C850475BA328013C370D09E135C0240A909FB2D44A472C792DA12296A93E1764C03BC57337F7C17CF4D7E7B14B1F8743ABC16FE1D901F1DDDDB236039F4369B23BDE67B2F1669A2B6880B34CC4F5AD77B219A087A428CE09C30D268B395E88708A6B6F73BBFEE279118E5FFE9D35E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = 2048'h782EFD2370308F3C9A72C367999E365B1DA8CD9AD3697B38383BE3DB39C8FF57167E9EFE859F6C7DA41E482195DD1473D6E7FDED885F593E02C91949BBED35988663F3193D4C93EDE475FB7DDDE0E70935E8775C99C3E5D0FEDC01B5292C18349FD873E6D0A53B83B1C2B52475A4FA7678626FB6E2B8CEF43B2954698D327B0E642E241DE271C62462F509EF742809549B28538B7F9523EBAD95AC1CC88548337CED1DA3F419185FF15003E89400651F8A9B52A04F1C94CA2771FA8AD22E74ACF6BD139F0A18FA2375FF13AD52C7D9C074AD667329213950F82621A469F128F8040C4CF9C47BB4B370EB3D7D6F60659445EC259C5A96E6193ED2958CE64CCFE8;
defparam \U1|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = 2048'hCFC4DC4989F240BA741D5D068423EE4A566BBFB8F5710B7A7AD7013809FC6D22A7CB11BD90E85925C7A3E0B7A08EADF824065BA6EFA74E657F23D9997065EC27028EF8DEEB4DE999787124162CD3C6E79506547A20D22942A9C763AC9425DD62A32B5AA3A89AFC8E27D99EE3E634B21F32A3F1E4AC59CD3A502B6EA0BED3E78574AF1C3D13D854F01EDE84E6CA81FD1997D95D6687134B1DBB1D753D1A08DBCCDF5E4BF496536C7927818CD6124257F6573B14FAEE7A3BFE72F8E4FDE703A4B8BF3DDA79E44C2D6884C0F9972FD9847CB561DCC6D7709EDEAEFBE2C7216725E25FABD7681DD79609BC0A66A9EF50B2C8200B6DA759A116AD93F88706DED39D01;
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = 2048'h5613D1B64CCB8FA03D49BE1A54165C80A1F8E55BF2F4DBB31CFC85DA74AB23FE10785039081F5676157F4FC82620B636FBD3A353D9AF5B77BC9872C42CE405A49D38A4C59EAA0C2842F3CEDE048A67D96B97F95E9D5CC706264CE4E4D1D58A2F4AEA81EE4F0047CD6B6A5579D29429B3F5934B18A7F761622D9E18037CAE64930B067F6BB08A8091498344B0037F01AB2EC3D51100B083C5CE8A4DB1217E47C92A060121C097CD247ED116F84504F93C6CF3813C6105107D91674D8BFFBD570EC0322903D1BDE74A9A9E90930C130578D6025D8B817FFC9FAA0D130BE769FBD31760D944D377131324D18F742EE417163C7285F1B68693F191F4C54DB314B3A9;
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = 2048'h9961E3B15F9B7211638CF2F7FD884515998F0B90A9BB7C75450FE7FF2665AADFC3645EA3055588349CF71C9767DD1CAFDD2F46FB1BC77C160297B14A6F8B3BE86AC01D182F64D3B2FF11E5BEDCA72B1A0C047E7B9FAA6987B0846A47C654229C270A5B67C8947821138D55F925EBAAF5F9F8A2D730776CC0BFAD709986EF08F6A3E6488295439FD6888521F1C5676B77B79A1682AC7FAA240332BC476310554A07114C5854899B57AEA6A4B7B72A69F39F6C1D4156272E773E425944421A389E07BC3C91678B5181ECC0CD53012FFDB13CBB6869F790D7B9713E268E1B11F28998CB00CE99DF640CACB575DC500E7AF4FFFAA25A8FC7A19DA116E10582359B7E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'hF7D79B51251449D001F4644DDB6A9D352D2D25D524E7DA6D6BC17E77960AE308FE1F7A056C668B5168E367A3947C27F5795F7F9168833351B85C2114C3693945D43FF47CDB80AE6388E714AAC6475E954CD681DE46B59BC563418C95D7414EDB22843640404E8E2272C8952552EAD77AB4A577ED69573E4E6B25EFF39805F0A6D3243A008D76AB32BF61B784151D6B005CA769221EC1D86A4C7155CA27514F4BD0A0315CC0357FE24324E4E2EA5B878E848B97A824D6626861DC5102DCFCFA9419A26ED61C7D62ACCBF84DD92C04FDE3B9BDCE4D50CF7AAD32BBA625F4D3E43217F1461750604C63B2E28EAC50661520597C2901EECB1B6672C695EB8C29903F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'h71581D0EE36B8BDB1BBED1D31A369754F5657B008FAD8EEE49C335DD5BCD0CDFB5499B6BD3048C0FB67F490525268772F145756AE6AC7399D45515B93F7525CC3E2013358E8F8122DC9B847030770FC3BC3344F46D84064CA3985B24B432DDA02730B819EE4384D64BF79F127FE9B01CD75086EF2BBF6622DC8FCC81733332F0D9B57816443ABB475B01B88D55F625F0FFD9F88268BA63F11D62F20E6A876796BAA69EAB7D6945B6E59125C9C1402017A289AF01394E19034D15DA8A5BA76060FA413CC58A98BDCAEA2CE05B8AC504EEE1C1E8847E1C40873276E5B74A31D0AF97CEAB07425370E1693C2FF13A27D5F01575DA3A86253D6BAB782BB6F78097EF;
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N28
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2709w[1]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2709w[1]~0_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|altsyncram_component|auto_generated|ram_block1a128~portadataout )) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a104~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2709w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2709w[1]~0 .lut_mask = 16'hEFEC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2709w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N20
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~0_combout  & 
// (\U1|altsyncram_component|auto_generated|address_reg_a [2] & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2709w[1]~0_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~0_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2709w[1]~0_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~1 .lut_mask = 16'hF8F0;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N30
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~3 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~1_combout ) # ((\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2709w[0]~1_combout  & 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & \U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~2_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2709w[0]~1_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~2_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~1_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~3 .lut_mask = 16'hFF20;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1803w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 8;
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 4095;
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DA0372DECB51CDEF5C63B370DAC3C8A5B4C3FE72C6C7E0DAC364F950B7837C783BC3830B401CE221AD18A447BC62D71316B10F8742DE3D27CA87055EF95F1E9DF3464C68CC35FFBE0984D37E165070E59FE769A5529150D3FBD46EA4B341C006C8B1001B78383;
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = 2048'h921E125E75C5B109D245420C24C0FB5837D63496E18168912A40B01681B676E88F859E2CEB9969CEE54BE1DA0C7AD83373802B093D5B1BA42567196CF795A3200FD3C1365DF1C0597EBDD1E62E97A60680D2F32A071BA0BA07D90C05684AF826D4F24B3E0D6F1CB4048A9D4A32958FA41FEEAFD8C55E8FB285F3719C9A571611E1B1B125FB8599F74FC49B9FF275F6A2DE851CC3CCCBFC5D567E4106B5F8865FE127BE12745A088A88065032F1E6026DF7121980FB4F9A8A4AC2B28C5C92481C792DB40C59668519D8CA9BC14F0C3E03BFF7ABEC63F98C3C07FC0E892129BE1274FDBA198F3B9414159EF60956E7A41EFF6A86A1E1AA094A9DEA75B282F633DE;
defparam \U1|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = 2048'hCEEDD63B20B6B6A017AC9A0F4392B0B59C061354B5848EB1950DB00A6877C12618627243452C967078A3B9C2AAC3378E7196363DBD3DF09ED58111A9F03044A0C4A23E92FB065DECBFAD476F312813059EE5929DCCE3A64C7217EEE6FBB11C4710DDF622EA29F60EAEA245E4D691C08D8E9B08E4F91ECF255E3B65F780CD8BEB5050F8EE9059AB9A0DD6D33B56EA029C508B95BB8F3CED1A5AB0B42EC017C69977C9BE7AC6752F9DB5746F2B3B663EE5B0A155B05273E11D68176E345E6B2F63D5F0B48E97EB9D52FE46DDEE0C19CB82A0050178C969771A2E915B0E2AC2CF6E19E306E702229EF0733C188E325249D6FAD5F5F99D9E83D7F578D3C50C32F8CB;
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 8;
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .mem_init3 = 2048'hB11C116939C4FD374A184F196BB93EB37D7E16524ED06620C8223577F54CEA45D279C586B97422CCA53E2826547F0BF7C354D3F23C71716B51D54A1D116784868753ACCF77C6E48C5B2CA4B3C22F72D142D74800D1892E008F1C9962B0F6A2E933EBBC689B958AD623A54FBA539DE413880AB0A29FF278A99D4ED089EB7CDEAC2FCF2877D7C31A2AEC36ED6EA5F3189119742E992D1D07DCDFF2B9953961C9A30607FDE202EC3BDA97109D05E8D3CB4745FE30ABBBA3FAEB08D4C9783DA55B4E5033ACFB842758A51E224F470E3D42437287C3F1BA2FBB139B50406FEC8A5CFAEBEFA265A4E5521797F81552DE6569495C0CE87E18B628E58A9408A992906357;
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .mem_init2 = 2048'hC232C8FEBEB36955837D198D19906C7009C01352FC5B0A010351A0B0B6A2958CCCC478B5EA66B402F323726F65992BCBC89741C3C6411A59CC7E37C7789D87E5DD147D67DE0E42E854A0AE34B395BA8F9DFFC4DBFD5B645DADC7DB1D621220CE211C24DB16785CBA2D4F859D1BF8ED6078E9089CDD3D6A3BE0772C01E64D57A272F92A584C9DB07486229BC5C9D5948EF1D6CF8C405753B42825FF3E3A6FB07DEECDF5753E8E929F7049113CC5D188A2F44D68A8AB96EEDCB9743DC3D9A545AC3062FC1EB21C9BF38085186B4AE63838C16B5E4DC1403F0E1A2CBBB7F794DB1135DD1DEF6333B9012DA93ECDF44B72717F9AB24464521B9D84B522A536739C56;
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .mem_init1 = 2048'hCA6943A79D772421743BDA3B8D4988E45671263C7A9ECE239F82980543A7D36B68282E4E5C53305E4CAD0F503A7EA22B380CABA8A1E72DDF72938DF3340EAEED8FCDEF13746A3032FB7B190FD6122FA0B18CD88DEC365218227665EBE1B2CFEE18A04FE8B4837F50A1086EBA29495CF588BFDA6852637931608A52B35759AC1CE872799C60B19C0A1FEDAE4FD60FC2A0121271DB1C953D4F24E5187413D1F1EB49E20CB90EF7348DFE88A8ACD6F01D54E6B75246D568F6ABF3387F1EDB60349A765FC9814F4EF6CBAA528082C9627C7BC311ACBF826972958DF2412AE97E3C94F66D9ACCF4C7DC911F029F4593252948AAB4890839ECBE22AA4D7A38B9EB1D36;
defparam \U1|altsyncram_component|auto_generated|ram_block1a200 .mem_init0 = 2048'hD04BA1AD01206AE8F94E59D0FE77953684CF471FDF4D23E7780C717FBC548A482CC8D3CE756CDB00113D970BB49CB9088576B9A3B477279C064C5B93383FCD549136369D7B25E48D7A4619D76EB7ED13531CF98004ECD017B1417BAA8A73840FCA43E685426B5DE7D067E5419B992645210FBD78DD8B6376090DA0405AF0D10E803D00044FF984A01BC098388DB68DC7FB7A22C950090984866A1945FD638BB8F0430EC1840305DF7CF97C0773844E40A4E4812A10801441C358847C1B757BBF359A4E87F78D07615730A5076DCC3B3FA17AFDA161AB51E7947592C01C5024C494D8912F4515475125AD29B2F7139EE91A132E0CFCD311539FA05FBF38DD1B29;
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N24
cycloneive_lcell_comb \data_g~0 (
// Equation(s):
// \data_g~0_combout  = (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a224~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a200~portadataout )))))

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\data_g~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_g~0 .lut_mask = 16'h00B8;
defparam \data_g~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N0
cycloneive_lcell_comb \data_g~1 (
// Equation(s):
// \data_g~1_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~3_combout  & (\always0~2_combout  & ((\data_g~0_combout ) # (!\U1|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|muxlut_result8w~3_combout ),
	.datab(\data_g~0_combout ),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\data_g~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_g~1 .lut_mask = 16'h8A00;
defparam \data_g~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N1
dffeas \data_g[0] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_g~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|oRequest~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_g[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_g[0] .is_wysiwyg = "true";
defparam \data_g[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = 2048'hE9F4217F27BB216F9E34DA9A99CFC4DBC70A6D3CC8665F4448C3D5AE8A8ACC5E5CE47AD38F18105868F831F854573C956A186CA134BEEFC4449496CCB14A2EBD488B354629E3DF2112E87DD08709A7D13F9001DE2BD406030A892476D7DE47516E94916235605A1D9A06F291994DA1491857763C8400A7701E8100831159228B39B5C038355AB0340F74D03353AFC1D3B6FD639F9009CE04EB90459C020407F11E1900207B12437BCC65656F79203907C0E02E4B2938437442BC0914F6921C30840692E4924003F3BE8C600076E086E79DE285DD772813EF79AFAE8B506EAC0FB2DFF632E803726D6D6ECF6343C193EB3C0C7800592864477F1988C8F147B868;
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = 2048'hAAFA1235DB274D53EC62D0AA295F26925B104DE7C1447E8EDC701B00E49DA727149A720A3D80ED87F3BA35BDCC4AA7C6B0FDD012B0085F503ECECD9347F43F8F992FE207D7FCC0F07FB3357264102F6752812A15CD4B92586D93CDE10CAA14291DEC29D0B1F879C1947DE2E7D5733646984549752C174B795A213BD6CC615B22EC764223ACF6803CAE823BBFDB780F87C07FE0BD251D23206E5C768A44D436BAB7A48177C52EA92EE02FE3C5141744A4D134D4E6BA383187C83FBE39FF83CC3BCD656A07939DBFCF51BAB9214BEAD4E8F8A6491F77B03DD1AC0D121E6CDE80696837FF39C47E00828A07C7A30C8C273B18E28E9859E31331C590CEFF6831DFF0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'h7E6C7DB746D6B620E03FFFBF8BB89CDD219AFD6A79E62D152DC8742A861ECDE26A3F0C34615295213720CA562606F801603CE72FD0F2493DC1D0BC09104EA97380AE771E65AF9F7BD35E0214930B49FDAC12E8E96E491C0161FE93AD87F335340F245A993656D775BF4C4790361238E2AC1D68067D572BA7C32D4A313BC97F16F1E73D08075D6D52594E77A14C0788BB60FF78B164D9F51BDB2E4EA019AAB617C22DA10563DE708261E7E7099B73987D2902B71061CB49FE5BE17C272E6E73D76674BFEC7AD9E7F66D85FFCC77E7B28206BDCE7B5D5A2D626C57C57895B68E0B120FC46DB3A83A91A3678B495E9970B6880DF5C3F3F3BE86079C9E67C98E3B94;
defparam \U1|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'hFF99B5A5A60A0007824A073DC999EC7418F2ECCD3985815F801C3E99E3F78F1F03D99867F588CEB9A4101D89BD788520C288164949A8F4E914114DCCA076DB3C2F60ECC1F6740FC3A35B846FD6E217CD25724DD857481D78E9D534F3FA5B4747AADB7FAB06A3013625C06C1A8D923FE1A0DFBA1F14523E209811304847FCCDEA83062D8E3E87FF87262684B6249C5BF0FE41E41F8A43A1E103FFAE1E6E7D95EFF3025EFB5E0DA8BBE69D0F9E9CB22294DF77E2FF9B243903CB66E74F9277807089FEDC4A51FBC9865BDF038A24E30E24C1531F5BF2ACF9C0CF4E18C9740FF0A7EED7B1D60663007188C0D2BFECD7BFF6AB76CFFAE425E0C690E3009AC7099258;
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 9;
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = 2048'h7070EA36477B8AA881055A7347A8926FBD0B94C89C816FB6F03900C18D0303EC7F732F809BC9DE1C4DAE3B40C13F737A21A662856B601C2B61AFA26095C1EF908F27D1D633ACF7A6F082802F72D8810AAA75DBA1EDBDABD7E8658A9797520A9C4C8FB88733E006043CE7DB861CDF02C5771CECBCB2FFD89FE146B2A0A827C98B1C7ABD8649FA506F51731E54797028013C83EC847C2109B1517F8049928E52024EDE9BA342C450EAA634AA8B465A47E102041E2A8B700B023FF3EC0CD80F37996476214667D17FD145C784968D8C5D4C78DEAEFF06292200DC85FE9A63E0A2C8EFEFEC1C8E92BFC1F4E499AB98F04428D933752DB08C0AC5313784EF76BEC333;
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = 2048'hA70EAA12B3F0E3E8EFFFF81C8B3EA5E3CCF0C2327C91B30F2D3ED05800F778165FB5AD44AFA24A8E353F6AE6CBF9A1F8005FFC1779B2371A93A32D59BE43117BE8BCA5B254FE247F7EADFA0CC0E7B6F4B4FDD247C88C24F89DF9FCD84F7728AD4A33937A0E43964FD67F8CB65EC6C1184721F5361154AC7D5D2A5661C2F021FF3DACBEF9EDC14708A73B4AB12BB7A355334FFEA4A70F7F27D0F5B00ED96B434117272413C1F3007E38BF3FF1DE6A0807C9290443B92D8F70CBB3AB924879997ED3E812B8911E62C73A5937D781C6003FC0DFDDE50D43DCFD4FFB273C7160574EFD9E6AA4C39A312109CFCEFAD3B7D3F5555A16C687C583FFC8FF18E3AE6EBB94;
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = 2048'hE9F27081F8F121CE852D34C1AA045647C485E80EDA0FBB5863BE4DE2C3F60377687E9EFBAC4582B5286643BB0991CD6A836A2B45C9473342EF92E65D7774B3FDB25E9440C77363EF787F3FFBD8164B9072B4FDE434E4F46AD3FE1B0FFE1280AD7AB33F792A5CD7D62865970485DB03FFE3E25F71BA32669216F4B83CAE1607AFD94B3250077AB3470B0B7A01B9570D389869DAA08F0AC2FB629CFFE80287BCE493FDAFF844437653D73B4027E57EB1EB37D065026F3865AD2279E871E5A307DF077F9FEE3685F3AF8140BE55513BE0E5E91A9B090B32F8BD8D7AFA271B2731609B40C840E71607DE07233F0E69426E6B2A1252AFDB240BDFBA3E7B5640F5C89E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = 2048'hE5589EEF66A87083F730FA7867000E771923B8CEA61F2D3F91F1BEFB727455083C4266041CD316994B5EB7079E8BBF8D46AC3C380F080E7F20C71EE779519F73322AA76E5FF1486976A7A62E7BE528253650F2D0A1AE9C9760AFE6320702077DDCD89BC7B86786D87C38D0C95A8ACAC419ABF26379262659816E7AD0FD2CAD4A2CC0DDBA841607FFF8310792C804AD590F44C7ADF8CF80A7CF16EAFC1158C797A3F028B7A961F70AFA30DF14858027FBBCF407966B2C8BA207989B6AAFC725A5994D716A14AB76AD7A53BC7080889B92F948551404B09FE31D3403FF0ED2C318080D2685393248A863428AE9B7115A9D2F6751D9FDCF78D2C76309D41C00191E;
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N10
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2809w[1]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2809w[1]~0_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|altsyncram_component|auto_generated|ram_block1a129~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a105~portadataout )))

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2809w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2809w[1]~0 .lut_mask = 16'hFEF2;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2809w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y63_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 9;
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = 2048'hC7770E89918688BB98EE0B97582D9CE59F6B40FDFB99E724EEB6E578E44B40D5400E39162719E5EEA728EB807917E911E39E30DC03E94CFA24C3B8ABBD4673DA909D7A477F91889C8C006F02039BB576CA4640956695F3E31CE7364CEBB25FD86DFBCC1FC887DE3F57DF3B1B4884ED78F0206FE80180891D96CA7C35B389658D5751E12E808886FBBD6079DFFF9178F823846B07A4D1767C060F396937DB911C6F6C8A7B7BFF08AF0180B9E498607012DFE724AF02CB6DEEC07C925575226F14009EA0F57E13A1180330816B7CD4770D1CA22DBD2A15D41AA9E674CE1E6228FD267041D8305A1C0B20371C6666BE8F604A310A228E34F399054A49C21B61ADFD;
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = 2048'h774656325C0909B6874609285DF5A80881B1A001066F1A20A63F7F8985C8FCC8CA833BD17085B26C4061FE7AB904201E1E24D8D8A7E036010D033C3001816286F1B9B336886ED39EAB06FEEDFB3E63AB9B42A81786203D36B74D208854B8FEF006FDF7E3E39BD00643750034A0AF525EB3E930B30D5FFD666575ECE12EB48BA8E27F7B96F89F360033BFE4DDF197DC6F72E55DD3762EC80DCD2C632BDCEF1619B4FDFBC8C6A4F35EA622BB48E1827A06C3FEC2213D278EA2C7DD5F2DD922DAF0CBBA1BA04EFEF74802852D39AFB10B966DC04002A76C16E7C3BFC0210D41696424B2694A7F95B018076FC5961A68A2DE71528A3CC78F9B207036A36429B39CDF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = 2048'h0F3E00E104D83F6D8B0AD7BD16F266116E000A62CF8E2B09B2DA9A152C9FB44102C151387DCFE49B0FDF011701075F98E60C913438F427045E0533820822E573E7DA7F775CBD83F08409FFE5FD085D1986E5021F04DA10386FFB680CAC071D3B688A657166806708A0FC19B706B422B31EEC7F0DEE0F802F87E4400733A1F2A6B9E8298F7F3F627ADC73BA5BA4997D68CA24A5272474DD1A5B317456B20077058FE1359DBF05878F560642E78DB66CDEC00A25FAE35240F072BDCC9F18D61A83C248B355DADDFF098FC2723FF16913E0F9FC99B1AB9B7298142BA3CD54A8D2078AEB1A8C8856463898E21A2E3E4723193EC0727FF4D0F509FE49202E96712782;
defparam \U1|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = 2048'h6AE25AC1175B5B6E0B9D65432D145DAF73666669D703F40016F113DFDAFFFA28C6D882F5558D542DBEF2B0BB0E3110F13E8A2E4604D15B8EC287AA33F936342153D8FCFFE975A8176A039DE1161DF638C2F1FC7F7E3AA02E2F3109A7EA0A608B5CDD54780B0A7F90B8C03FBFE1737A114E981ABCB5370C7161AF1DAEDE468379A34539A0ADA9C10C793363C782DE7F107CCE33F8F6C3D034ACE636B62EB36807D8BBCB64DFD9A0D1F2A157E221B07D92B447E4391775CFF07E0E13F3DABF39F739F60E62F8AB5819102FF301A16A84D43F7CAEA5796998A24F213E9AE5F6D7FBF63E11BFF24A6968E9546B3FA2C4C5590992D6F57C4626D8C3B735202A12255B;
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 9;
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = 2048'h52F6AE61F9689E83E17F809EFF5123D2E4A440277E4817E4F4C0B76CFB3A32E0B9AF9B798BBB569BBDFC707C0385BF608030BF9EE5A82268B4D6FC2830262DD948B756EBE6343009AB549EEF0A4EB8B2AABC81470006FB609BA03C7FC324A3A71E49CA4D12D008940591387F8043653D96C9392B18C970E8FA0CFDFFB443DF83D17361BFD623D218EB43325EE8054BA8670B4257053F3768854B0ECF7F3E8D114EA6F07E67A77DC2DE63708EFC5CBB4F48323886E9936EDEC6E755AFF84393386281F1BFD867C1EE510F68E38A8D9DE2E1EB031FED4A22818C8145220B742F6BCE2115B1F7C3949E0863E52BE9366125F2B27471773FE78891E00037ACF5D3E3;
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = 2048'h4DF149343CE3E64BE8FDEF04748B90E36C958649DEDBD31562C26247309F7D42DA800623CD920C3171C6129E030F679446AD594264BAA5C0B8C6E7152A2DD2150E5758C212FF5540C14207E7D29C62F892E35056E101C6CBCBE71CCD59BE22783D0112221794E94E7069F7480F75472081580FFFC2195A8667D65CA021ED74D66A228CA8D987D63FFF9547300C12A7816C265EE82D7F3B30D8FC07CF43D8FD503513C95A580CD6713D13E6A2CE1C6413433BBBEA4626E3A734FC93942D5FFA30C0F0335FF3A555E8EF091970B3E57510FB45887F3FBE02EB13143E88FFA4D42DD1EFC28B61FDDFE210E07FFFD2702A4A6E726D7DA8EC4885088AAC19F97EE4DC;
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = 2048'h5D7D81DFBC191872C5AD974D251F7CF0FDE33FFFE431F8D1A2191F2B0EFA7292B7AFB691F07E54A5F0D5DD4DA0A26C36A754A9717815EAF8F9F1DFFFE6B696394885F7409573BC15A2CAB0C9FAFBD1779E364418F916E774876996660197ACE0D80EC3F9568B80E253FCC0D3B11B80B0D0EEA923FF229215F57A9B28635808EC758D2F364CCF1EFBFC0783B90130736A8996F54A854E8436CE67653FE1BE98C065717F6ED3BE6BC28C7B977E330114F37C00DBF119DBF68C88D38D8EC9C936BBB5781113D028C3A79B85F85803A9B6252A9E68742D21F1373C01C3B52D87F4250AB89E520D3D0330285621A0FBBFBD3BFB3305455ADA69FDE8C909CCFA8069BC;
defparam \U1|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = 2048'h450003017B95C107191AFD00EF273E0B6AAE6AEF036FD65F28B0786B1083ABA828C6BB70F0041EF80E60218441FA2E843A2BA453681D9A0272F2731F54994F47144CCF4E1F0D3FED30DD7F1732033F63BF790004F383862BBF9C59DC4061B5207B8D92EF93620BB5D4D450A1B1D1E86E3E15B0081A73F3F2AFDA58004F2663BE144D2FEB050181B215200A3FEF41203D9E8A6791BEAFB73F41EBEA81380AF7788FD81F303EC042F820370E08C8D974C5A3227123C8BF78130DF480A1B92035C4BCF4DC081C4C1FE0DC601F3D9F37FBF37D88436519E21AB03ECB6BE66C1DB32DCAC9436B6AB40EE692580B98AC400FF6781900458B3CD7AF2F01822B1A51D1D2;
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N8
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~0_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a177~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a153~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~0 .lut_mask = 16'hBF8F;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N2
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2809w[1]~0_combout  & 
// (\U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~0_combout  & \U1|altsyncram_component|auto_generated|address_reg_a [2])))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2809w[1]~0_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~0_combout ),
	.datad(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~1 .lut_mask = 16'hECCC;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h688F690FC1B38555AD05470DBC64AB9002A6D31F01E40FCF7E03CBBFCC033F13EB1DB16378CF7DCB3C40BB9CAC221AFE8DD9B51252BC2E962AEB38A709E4EBD1200043AE2473A91962DF25E7BD10B259B7C276F385D55DABCFA6CC4C871EEAB05694D1C30F0739CE063099862037F0F8E75DBB2D58F75AAC29893FD800AD994551E6E5E0D9C4C5BE49F5176BDF3AFB8EC36818593703F4F8E33CEA791C399CC738209AA909DE3113A60AEC233CB1734425D79C59FCF3868C6E7D75DD2780EE71A2AA69F4AF79A519826DC186ACBE6576C774CDE3582540AEFAEE6FE9D08030348EED75E9220F90BCA7ACF06934B381C4DA0A0817601FDF635224B55194C781DE;
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'h0AD0A7ECF20F2C38A0E16C6BB00F400CF1DD5827AEDB10D48D4C12F01C392D02B9EC4C9423045E2C121E8DD6F3BC3E011030064BBA7C7838C1AF07907FA177D36A33430CF676F79BB36FF04F298B24C774BF4C43B930CE81F2201A6B98327041E13A80C6AF523DC2C43BCAE5EF6584062FEECEBB23B53AE1C8EC9C09AA708EC0F930BA6B9C927C39619F495F017125E4E1D0A8B9AED535595FFBE34191417AAE3799B46F82FE6BC3E9F00669F800BB38F1F5E6065B9FCF200F7D335D1A4F7893DFFFCC88AB1FC91CA320948EC27B803FC33A0EABE0039D783CAE3369CE3FDDD81082E4AF0A510BB7FFFF8E1FA63649791D3F89067F32840C387CDE4AD819FF4B;
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'hB8883A38CD0571E872526A8245B2FFFFFFFF5C84FDCE344D95B4C88151E5FDE005FFE1653686FC907C5D3FFC72216ABE00819429DF31FFFFFEBEE9D64906A06C73F78C0389A7FCF903DDA1773FFE98F4F5617B978AF35EE03E279B2D9D79FFFFF9FD2898C01192BCEB0F64808CA7DC5A98BFB97485F0F85CF7522A3141D5A84CFB7255F5C963FFFFF4DD2899040231A0A518C480EC1BFF3FF09CE2740F99DC1EF01CE58AAC65546A536CF86E7213FFFF6DBE7C3C100746245214CF832F31FA04F0000B758F9C1C7FF3D6A56D5099516E3D885A7B0D2DFFFFF0F880041E06B43CF94CC36023983000CAD84FE7B780797D6F83D36FC7F9F4F8A3495187577AFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h756A39D71E803D1D90DC723FF18D3400483F6FE7BE81F0FB47B7B0DC46E7871699B72C11E107FFFFF3616F810648CFD4D87B3C8F7DCC04A006FDED8D9E01FC78DDF8ED0313FED03F090903783170BDD059FDC349B080BEB738BF7C8FBE6733D30393FE8FDD1C7F72555A25496EAA77F51BDE32245F6EAD5BE8701612F0A10D70DBDDFE21DFB3FFF33387CC8B9D1FFC1504471DC5F77C0364848574FB3D38B5EEC5CE0A4D2371670F181EC7316FDCFBF30B48041B0F1FFC3F2EC9CE2BD08441C7041049100947A6BC270F550E78D4B5FC7C98F6B1CFEC33F3CB87061B0F0FFC9D0B175064C9C69A2C49149040EE1148852F595BCFA8740DF0DBF1A05C7E4E4FFB;
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'hDDC98CD4A0FFF0F21C5CF0A6103201631800918D9B5F4DFCBA9600A96C3F6BBF1EA045F463D290442130308E0FFF8EDF3031FD4F11321FE3D2FF80FD89513EECCCAFC4CFBBB73900ECA04BE77454AE663B86DA4F07FF8F67DEF0C08F00F69FE37EFF08B7AFEF9C7BB6E518E7190DCE638320F7B53C75F4BE170494D1FFCCFF92CA46668E008B9EF139FD8871B9AE3E0E068887FFCF1761827E415EE438CD71386CEFFB8FFFCEFFA324048DC124899CAD8023D8F9D763B7E402F75397E382633E1AF141A123566188E1DA7FEFFFFEFF4531F3E19C0C08832000DDB6C4BAB401CB5A286066155FCAA42852763F335B2F45A52FFEDEC1FFFF9726F96BA75A19E06D;
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'h0BF137D6316454FD1158B479D3CF69896E41D97280B5B17C6C49FE00117EBD6184730C89711870710280677B3FFB6C21FC7092DDCF537E6208060676D354B9614D2CF6E04FFD9F562327E5E8E07866FCFA22C77E1E0D294E61FC9FFBBC71AB41090C35C2466B26EBB522E6638FFF216B21E382EE583E15FC9003C33711CDADA1A52E0AB4FB2B678BB8F0E5EA1023C88A618BFE0327EDDC7642E3C2DEDB485999180F5F06C2A814C7AE6F48C2DBA04389706950073FDD4901CCF1FA814FA5DBE407E5E45EDED271D9281C5864879510D237665163F1FD7C829C024D2D9306C02DB620FA9FFDB5A03202EFC7EEFED0F179945C344985E857DC40672EEB71FF51E5;
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'h7C9EDA037B0FA04A239EFBFFF507859750D3DD9CFFF071F407446CDB57CCBB5B32073D3474B17E1EECF2D88EC2E29EC286DFFBFFF36978CE23CFFCBCEEB179041FCC12BD6239F00541DC3B9E011DA973A83159A6E69C129CF3601E8E2C3C30372025CC4609B3F3853378ADE473DB98A7CEBEAD0D3DB78ACAF6480DAFD344072EB445270DB767C441303FF4CE0CEEF8939A704A0E8F19F1E33ACE6FFE1A8B246AAEDE2877AEB25927FE25276853EB1D8378F9536CEFE07816DC13D020CF7DF1AC6C9BF46EB5F6387F1241FF0D94DA486EEB7DA8B57D3807B65931C2DC7F836181DD3338A3565B1D51E155F9C722663BD611CE25224D8D9AEC3C4BDC7955CD1D2E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'h1031E22DFF83F181907AB68FEE42A2749CC32658E8CCDFAFAF57655944FA9BC88B5EE9D03E37183886F5E3BCFE81F050B78419938491E73A463A70B14474C49727BBD12F1DA85355376C649B451FA6F8D9F4FAD8E305B878BFF9A36D5157BD67F0B5732E27021A2CAA9EF791503AE2C3154F248FC4300DD239C57879E047A8011F55716E725C19CD40B54F9A22F1C4F216B186229BFAB17E7E04D8711E889B077E785D4E0F1138610CF2C743261F5E235CB01BD587CFEC001E0494ABAF5A3F988B26D18B9F288B4BBFD850483D04F0F80327D3897AD63C61DD5965D62EDB1532D22126777BEB00D5AAD80E6707DC8FCA36C1314BDC0E745A1B155DA167E44681;
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N26
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~2 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~2_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~2 .lut_mask = 16'hFB3B;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'hE0FB3DFCB4B1BE6EC5330CE023F19C76C2785F460042B0C61800D3AB0E344C8D3803292F338369009634FF7A7E01BFCA40E0F6FA6371423FC06C8FC60409F202580098F0D13F1D5B98FA8D1FAEB33C7C3639D57BBF6D1DE56DFF2FE9746679C7321DCE5F00B970009C8D18F09091355BE523F4FC36E73BE7825611B6D526CB7F2FF387FB79677DC8E0198F82007953617FCFC0BCA087E3B7CEB3B1F4F4073BE682A6E7E80D83E803C12FF00832781E03F03BCF8EF37BC7801F7D0018B163C1FF2CC930F3FF7743E386FF7C7F46559922E12FF06230F61BB19C03AF5899C68FE118317030C09F803E103D5CE4F37F01DD00FDC51B0CF9E704C0FA90F000FF893B;
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hFF0387D8EF019F80F831516841BC887DB9B79DF750318DFE3CF7F7FEE41160E5C1A559F0F8E70EC7FC03C7D8612DBFC054305C6C2C718A6637E3E07370FEBC207C7E9827A27DE07EA1F079A0FFEE004F3387E6D8E05B7FE27440CF1960EDA616BFE68263F2FE1C60BFFFD06F302D5401301E3830FF4CC4D7D8E7EC0779E5FBB2CE23E420633F0C06771400EF0032037414F4ABF6F8DC7386703FB800FFB9CC526EFB4397FDCDB0E388C3FC01E1FC0090260122E34D7401AF043D3765399C606DF27CF801FF3E6CC0DFC35283FFCD00FABA72E21FC1FC0000809428837AFC1DE60F3DC50AFF25C171F03FEF130DEE0FCE1BDFD7860A11033EB8BF783D87C00000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h09B4BF327DF867E88FB9C406D80367E5C0277E07DFFC8F0CE07BC2E41C61071B181FB8E5B0000311DD3F363E30D80782C7414DFE104D0F6FE067F80FFFDD8C7500E418CFFC83CB0C786D20E7F3F303457E17FCFFF0CF338BF1D0800E8070AF0FE03FEC87DE9D8E31A2000FBF1C8E412670FFE1E3C1FB0307FE19F31FF1E48FC361223F068FC39C1F820B0C8F9F1C4E730F0004267A8F03B275A7606340660303F8088D3FC1E7AB5FA4823AB22E1F905FC30F7E8E821CDE653E8C0A26818F9986D17E2026FC7EFF01F8400E97E3830047A0FC7536A9971309D8E9C6BECD1F1EE4FB6C3F01400670E738FE11E7F63A7B04FD420B07F2FF8187E2C8F5D0FD0FF901;
defparam \U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hC184E08E3FEF86947DFFFF07412526EC791CA0DF3E277E3C9F181A07F17C218AE67D1DD0DE80FC00E5E4E0EC97E68656FC80FC780005407CF21868707E5FFCBBD3802CC5BBF007B7CC9FA72F8683FD00FC7961FC142FDC2EF118B3FCF00F7800F41C0962FC3FFE93FDF02D65DBD107A7C330AEBF279FCF00FF3CE33C3609DC4CC10097FE780FD8BFFD7E1901FF07F7001DA21E9FFC500313F37EB28E64CF0FC0CF4941AC8310DC8CC00087FE29A9C3F7E8900B06FC87F306057EBC07DCFE1F4272F669FE7DC4D0EF1E20B4AE370082DDD808FF0014FD8FB3FA76610CEBF77B40007228059E5E0ED11A13E778FF8DF34F30243D9F06A145DDE36DF64014DD9FE5;
// synopsys translate_on

// Location: M9K_X104_Y44_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h912FE21CEF8FFE1D2CAE8D068A2F5878A175FA08FA767F7EBEEE26932F37E673AC00A4444E56FABCDECFFCFD8C07483112337B4C5F379371B2C0FAF60C637C97766F6FB15A5A4CD03763386487EB739CAF6F04FF4FC0081F9EFF493AF8F9B7A57CAFD91A1AC9D1AB1E90A20941A1BB54FDC73C3FBFFE7B3FAD5B01E38F610F650E6F7C03C9B92318FADB871A92673547BD5FAB9CC1285EC7D600FC7CC3FFF679E0700BC18CD8166FF74A8F803E197F0D845BE3C6C80EDE05305B7F961A3BD6D69780983EE3FF1FDFCDE00841E5FF80CDF71836C2FF9F6F3D88D4C13F46EDC2B9D67168BB9E8580B4E381EFC660BFDF108FE17858E389F5D863C25E7FD5A8493E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h8BD8C34AA9DB887DA8472763562201D4890187C678BCBD8003C1F8BFC1FD01DB63126F6E3DA89A26E8E3CA781E705BC89DA8137FF67861470C0343C7083984611FCBE8FEF07FCCDAEBA9B2DFF8F71522F4BE6BFD1F247E1C3837647E1425045302C001818C3FB9637F8BFF8F90FF8D30E35CD17495AEC194DE11BB6A1700100F5CD87E6E1F05B343C380B0F1871F675F690FC6CD80BFE5E187FF032B4F559E88C9E0ACF99CAE8175DB1326DD953FFBFBE9C5E8F08C16018FEF6B035DF4BFC1410F27D6C02E77B99E803CB0BF823A611B67FFCEABFCDFBE527FAFF9F0EED803CA3D780008F92DF943DFB6E10577950585B7521C168E1CD2B08F27BF6CF9FC0261;
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h3B44BC71F40E1DFCCC7860E0C03FEAEE0EA776F7509F8B0A7BDE5D58120A79B10357D5CEBCFA7816031C5EF9709E1BFC007064C5C00F85EF17EF8EA61F1F8A55D2559EC092589C1863A4AEB10C33E7BF410138F8701EEFBB0141E080028FD4AF34C9DDA86FB50C174D79915E122C05E450EF7443643FFFBB44A3F070F0F46F800DEB1FF80087D9C1C18DBC596BC98BFF6D1B855FB614A3F097739B4A1E7EF8DB7B03FE787CBC1FE0CCC1539E19179386C08DF03E8802B316659937B108153A18C0A7B6991E5420FEA6C2FC107EFAEBF0DFD1370B01076B83EE3660F4641491B65FC18734B48549C6D1C038FC784410A77F23FCEC0E3B0CF01F510ECDCDCF3B8C;
defparam \U1|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h8F831C78FF1EB7A31B2B0654265EFF4E06171888EC481FDB7901F7101FD900FC1BF182C3E4D8D6281F0F468B2C90D1AC2D025CCF7404F33E22D2B2A8A44C67E93C04FEDC3FC7E1BCB3708203E258B701BF9F110E5E97060CE86BB270E5E4828C2BA1BA9DF1CC3FF17FF0187E87C6A1B987C0C00073C8A6313F1F08BFAD344A837D9BA7B87397520FC34574E3F3F43FB06173007E07F621F94FC4C1F8FB75BE449D17A080BD45D9DA821E7770017C1F7D797FFF66FAFA7FBF601F03F903F03DF2C9FCC1E87EE05E429F87B00EE07F0470DA87E790D560DCEFCF797F73D8F37FFF811FF0E003E138FAC1F8555478F79C87FC05BDE7B01650F13022528685CD032A;
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N16
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2809w[0]~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2809w[0]~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a9~portadataout )))

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2809w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2809w[0]~1 .lut_mask = 16'hFEF2;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2809w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N12
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~3 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~1_combout ) # ((!\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~2_combout  & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2809w[0]~1_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~1_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~2_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2809w[0]~1_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~3 .lut_mask = 16'hBAAA;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y64_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 9;
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .mem_init3 = 2048'hC7FFBF62E6094403C2897B0DB988BA324232E1EF00322317929E6E5117A283F230A32DC80C0599F9E046D676D350F6F95C62A051622EFBA1BE3DB5CD3EE75D12142E347D0C7C947547D9E2C235E0EF15CF2BAD6C90121DB347D36F543A264801F51E71E8007F33AF9A30878B2B178D7C42D00766DEF1499780A59082C00678D654241E681D77FE6C674B166E43CBB50B8934E6F290BD4EC7B2599BC3FCB458CADA19FD9F3504C56895B06624C3F6FDAAC48EFB234D1464F387857FAEA825002951F926C85FC7CD88CDB5EFEACDE71572353978682DD171DCA16E0B341F01DEFB87D022EA7462434F53004495196A2D6FCC8481037419BECCDA1DE24AAB032C88;
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .mem_init2 = 2048'h3C38D8F50585566EABCE4F720547A17FFCE50A553C85352D78D9ABC0121E49C71A07EA33EF2506B91CDB69049D9A39DDDBA1C1947C2FF01B60F3FB7C9A6248D40A16414422B8B89762F1FA8FBF52951DFFC149041D1E24895AFC3274569D192D2600C6AE0B4598CFDD7E947F131AB1F1BFA70E1DEACCB7C9F8B700FE0512216C8189827580172B8128D0DC22801269492EF5363D2F2A291500B4E72DE278C58189E7EDE21B2CF6300BCFECCFEE82165E0D815996086C74FB70951BD238A62CAAA9B87F4028CA81A07FA718773F2BC0EEDD07FC45E2977D4485B76EBF7E7D1EAC2124A8594A18FD8E41185BDB92AC33B89FC25447FA0BDA3917B3B860FDDBCB04;
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .mem_init1 = 2048'h546BD2051544857320964E99CCF3C86F8B3DFB5542BD09CDFFFC6F21808BBF92233FD6457C29DFCAA36906D5502ED69F16D5A15B0D36848B952BE5EFBCB40C4BEF0E19D120325C631AA26B8ED2AC4A371A4474FED42F941657F2170E0931EC486D2C630ACFD83BD0E101A9F01027C2DB0850B18EC4435827D4570B05DDD6567685B0CE32907741781B4DE6C1E946B372000A7ED0C3BF4B8B42158905C1320FE84AF6B27A5CB7DEB7CA39940DF099B76D16693830BA7C46CB00317F11E628633F82AB1F0D05CCD1B70BD86939F155EEB499934341DA10CB67A867255DFD69F28001B0020FFF382C9C503436CA37793165CE784E63801C7ACF4B6B49620C56BC0A;
defparam \U1|altsyncram_component|auto_generated|ram_block1a201 .mem_init0 = 2048'h4F2883CAB643BB8506800000FEEF6F0EFEA801B5756312D207ACF651234A598D49AA5160AE3DD72EF8267CB55DA0B6BD7F48405033EC6B33B9F470A84FC84C5273B8CB13F6D4365DA285579273014047158F452A5FEFB27C7F7EC05122115008E98D0C83B111A6888F785073BC0FDD18FCC56CD6750E9CE52D9180E19153C259603DFFFB8192672DA2E3670C51C97922AF718C871E1E2990E395566B03B6FFACAC4B41E490B69839F0F5FCFB8C57C1B96F186569978B5E410B4967DF07C67481F1F7C67D28B371CA5C6A6E2F4B58BF258178FDBF9E6FF9277B07E33DDB817324C132673A0822F6D1F7CB8C684AD06ADEEAE90B36D52F9428A0205F5F3FFF11B9;
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N14
cycloneive_lcell_comb \data_g~2 (
// Equation(s):
// \data_g~2_combout  = (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a225 ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a201~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a225 ),
	.datad(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\data_g~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_g~2 .lut_mask = 16'h00E2;
defparam \data_g~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N18
cycloneive_lcell_comb \data_g~3 (
// Equation(s):
// \data_g~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~3_combout  & (\always0~2_combout  & ((\data_g~2_combout ) # (!\U1|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|muxlut_result9w~3_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\data_g~2_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\data_g~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_g~3 .lut_mask = 16'hA200;
defparam \data_g~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N19
dffeas \data_g[1] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_g~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|oRequest~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_g[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_g[1] .is_wysiwyg = "true";
defparam \data_g[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'hF51633050A4DC22B034687F46C760C20758B7380FFE3FFF800000C20FFFCC01C17BD9EA78E6835268C40CDF493E57244B6745378EA22C446E52D4A80FFE31FEE00000C303FFC501E9EF43B4D10FC5E6A5E1C6319CEE9FD6B23F8C36E5455B2CF841F73C0FF00C7FF06309E183FF800FF1F6764554088F7AB453AC29CA1652E09C5DE05DCBE704631575651E83F39077F03F81F9E38FC02FF1F74D5D2E8686F6A03DDC00B169A763969FA0BA259572E2BF20E33F81CF01F7F8FFC761E387F00FE5EAD546E078086B0A0E908D5E5B39ECDF97092D7950032B8ADABD0182C800FFFEEEC060E3DF000BF5FDAC54410ED1EB06E99064260A918E00200F5F06E3E02C2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'hECE7601C0E0C03FFC0E00F8C3FF0800F0FCACB1606AB1B39770569E1D2885BDF6800789F3E83AA76A468B00E0FFC01FFE1F0078C3D83883F3F9E50298FFCDEAAD82DDA7C41E073DFF0002E60C880B9701818700F87F0C17F03E0038C9FCD807E1F2913E77D28BF71FBC3DF90B85B820620012F44388B64EDEB0CA00785F0813F01F0038C9F6D803E9FE5F284441A8001D754C69038E42B0000041BF8073C67626E3438618DFE003C11F0078EFFFF433F0F962975B4B8885D0CF100CD1721FC80000030FE54FD25A0BF691881CDFB80003B3A0FCCFFFE607F0391D084FD3D4BF46A4280808BE70A000000701C7FFC81CAF5A01C01F0F28400007CDF8CFFE6004F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h07C548654D0FC09CDAC058E515FE00000000A107FDCF0DBFDD4B0E00F01DFDE001FFFE867FFF009F02C81543DA3C478265DD8756E308000001410816490F80362B080F00781FFCF903DDFE843FFF60FF0A2E13D632422EFA63C90E6DCD98000006023C18C011EE1B97F007007C1FDCDB9FFFFE8707FF005F0F197B4945D09C9199DB217DD0A400000B205E4804032071A9E707001C07FFFFFFFFFD870FFE201F0FDE2DDCCC42D9E651E86D41FA300000924720C4000781EA1AEF0F001F0FFFFFFFFFF4860FFFE07F0C634D9940CB2AE7249D0F4AACA00000000B51380007D07211FF03801F87FFFFFD27B00437FF817F1570D41785C0AEC46BBFE1C03A200000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h086356D80081DE1C10FF83C00F83FFFFFFC090043F7E007F3C74702C09CC3597EE1BA035294000000EA36F1E00097C93107FC0F003C3FB5FF900100E1FFE007F2D5002821222702426D595D503C048004F01ADB210024E8020BFE0F001E0CC2CFC00000C1FE0807D2EF41E5B2B1E211763C88E885441A87B744D4C0A00A24E00E3FDE03E0070000CCC00000C1FE0001F3EFE56329DD9E0C24F258CAACE21441D4D222A78837F850FE0FFF83E003C040C7000001C0FE0003F16525509C980B6B6D31CB941514010B534B9176501DAEDFF80FFF93E001C0C0C3047001C0FF0001F36F2549EAAC0904A5C9E70526EB0E306603EFD2624751DFF03F1BF9F803E4004;
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'h227C782390000F2D813EE898103D017C9800007E6C4617C5BF02998CA95219483E6EEE37599B082A8AE2D00BF8007122468BF990103C1FFCD2FF00196566147A2F7F9D704EFB6B9136F71612C201F9EF017C3ACC0000701A3D3195B000F81FFCFEFF0814A6AE45C01AC6296F2BCA4E5192B18BCFB539AA000B48DCD0003300650C0CE6F0008C1EFEFFFF8894533A639339A037792F6A0EE5EB39C9B948318369DEE640000031005785060DF8248E1CBE7FFFD83B11EFEE2DBE89668D0BCA11779C98C87C10755C3B64FD0010000100FBCE04FCE20C0F0333FFDDF09BE657E4F4FB94413F761B155787A5420334972C19600301213E000048D50190D05A1E007F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'hF7FDF8953058B152C1A06FE776B1592FAE3349EDE0ABF72EA24C01FFEE0101DF7B83F0F0711F807FFFFCE06B3A3AD89DC30035C358B797CBA2F4EF997A544DCCE224091FB0027D49FFC7F9F0E07F80FF07DEC03DD3CFE991CF802577515D25C5F575E6D18BCA52E8D0C6199C7000D5ECFE03FCF0583FE1FF0FFF80E795B4E4C89290359D926B4CAF8F4278E05E761151E7E601FCD80382CDBC03FCE0DB4FA1FF07FF0145A10836CD38D115961DF3233B5BCB7EC16DF746F496F4057EB05FE79FF805F860DEDF81FF07FC264D4DA9A3EB3358178B88F7F1A6DF59163468FEDD9D7E3505600069B34DFD0FF8F0FEDF017F93FC0EDE3AEA8DEA44D80E37CE5967C8;
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'h5BD1DA9EB0AA045E2E75040000652DF8FF1FE0E0FFFF81FB00FC195DDDC653C11F181366F0C446ED241CB5E81B242B0D47E404000BBF7FF0DF0FE0C0EFFE81FB007C7B5EDBB9B344C143DDA73F7D3C27943479844A0BD12DFE53E4001C958FF8DF05F0780FFC03FE2CB847918E43F88A73810BF364F97EA1EF392279C4C225B5C7A295B185DE9FBECF07F8700FF100FC85F18FD815BAC0C004910626581911E8D1C7D96B13E802F8E5B20A0BD0F0FFFC87017C70EFFF8079C3F0024D2ED27C002E0406E136E6060867BD9218FAE384D1A5C85CEFA133FFC9A6C1FCE07FFC81FEC2F091B1794FED9C436A059DAB7E043615B49A5589671F7635B11124E5C0FFD1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'hEFC1FC51FFFC01FE8FF94669FD15195B50ECD83D65357E7E3CDC244C990D75E480B6423C2E20FFC77F05FCC0FFFE007F8861E0F5E86377AF0E318E7421B5501DA25B02A730FA963B89A3AC91FF407FC72704FCE0FFFA407F8073EEB4B47412646E808C909F3E97817C8E27E49B7B35CBC524E1D0FC0FFFE187047E70FFF8403E00F092DE2A7BEC14C4F090636190667424F345B2D972724568A992A6FE077BF841805A700FEE407E03F7752E16884C750DC420212AD58FF9CAF0DFC90D91032975BCF58C7F077BFC80005F703FFB00FF1FAC07AF9ACF11F4C05A2A00E9E5940AB3F5D6F44A1BA527847E3EF8FFC37FFC08003E70FFF1805D07E060186330A4A8;
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~2 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~2_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~2 .lut_mask = 16'hFB3B;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hE044000200BE3E6FFBDFFCFFDC01E076C0006001FFB8C0C698002056D64216A680856BC9307CFEFFF2030000000E3FCBFF1F0EFD9C817C3FC000F001FFF10002D800000FF0FB863DB749C1FFA10F3E7FFE000200400E1FE79200DFEF8F807E077001F018FFC180005C8D000FF0F38EDD00D34FFC091F3BFFFE2100012A070B7FD0007FFF87807E08E001F001FF818301FFCFC003E0801C56F6C7CFFC0FFF3BFEFE000005F2030803FED00FFFCD801F03F003F00E0C830780FFFF0007F1003F0FA3C7CFFF07FF03FFFE000000F9A5E002FED00FFDCF001C319C03D01866070FE0FFFF700FC0007FC1A80383FC0FFF01FDF8000000FB81F800FF006FFFFF000E3B;
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hFF03F81800061F8007FF5017C0037783B00803F00FF181FFFC0800011BE1FF01FE4527FF07180F07FC03F818600E3FC023FF5C13E000F78120001FF00FFE803FFC0100005D81FF80BE0007FF0011078FF387F918E05C7FE203FFCF07E000FFE1A0197FE00DFE007FFE000000CFD15BF83FE007FF00330717F8E7F387F9F9FFB2C1DFE41FE000FFF9C8EBFFE00FF2017BFC02030107E07E787FC007FF00400F127EFBFC07FDF1FFE387FFFC1FE003FF6FD9FFDFE003F401B0FC00870006607F91FF8007FE00C00F03FFC3FD03FFF1FFFA85FFE20FC003FFFF7FFFDF8001FC1DF9FF2201020001FE81FFC010EC02000F0FFFDFF807F7E1FCFE87FFF80F803FFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFBF7F0003F807FF7FA200000003F805FFD801F800000FCF1FFBFC07E381F8FF07FFB81FB03FFCEFFF3FFE000FD807FD3FC00000004FF00FFF9807F000200F87FFFFE70F030334FF07FD201FF20CFCBFFE17FC000FCF33F40FD08000007F100FFFC0137800600FC3FDFFF03FE30FBEFD0FFFE01FC004FCFFFE19F0E00FE48FFC1F2020000FFC001FFDF0F37000E04F83F0FFF827810FFC7D0BE7601FC001FCFFF80800E03FE7AB601F8220000FE0001FFCF0017001E05F81C0F3F027780F60790FFE201FFC0100FFF80002681CFF00781FFC0000AE671209FF16394000E01F070493C001F0058018C7FE001FF60180FFFD0004F81DFF81F81DF80000FE0FF801;
defparam \U1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFE1B1F700010070780000007F126C01087FC202F3E0081FFFF0005F80FFC01F419FC0000FF00FC00FE1B1F10801807870000007FF00680000FF8600F7E40037FFF80133A47F007F833FFA02FFF03FD00FF861E0003D01FCF010003FF000C80000BFC001DFC00017FFFF0121A27F107F83CF0A8BFDF1FFF00FFC31CC001F61F8F010007FF800C00BF03FE00FFFF0008FFFFE2000003F003EC0CFEA08F9F0FFFC0CF763E4000FF1F0F000007FFD1AE03FF079000FFFC000CFFFFFE8000037F1FBD0DF661FF80072FFF1E3F7F4030FF1D1E1808FFFFE8FE0FBF07F000FCE80084BFFFFE200081FF0F2E25F3E77F000E0CFF303FFE61005E5E1E236DFFFFE8DE1FFB;
// synopsys translate_on

// Location: M9K_X104_Y36_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h610FE01F0FF0001F1361B798D1006A61F5F87A1AEFB94BD5DEC6DFA097C30E602C00BF87802EF90320CFFCFE0FF8B63E015DDAE9F50901E73564FAECE499583AD79216DF423DAEE03F603F87C007F003417FFCFC8FFFF61081324FAC60004015DEFDD9B45919E1BB700F1D7BB6731F64FDC03FC7C003F800417FFDFC0FFEF07A01897FEC30418801B8428795FAA899812016639DC0A19FF7FE003F80FC007606007FF7FE0FFFF870F0850FE04001D6B6D9F8E355D29D91954C8EF8F5818F47E7FF805FC0FC00FF0001FFF7FE07FFFCF0F0DC5F9680034A4308D0C39D37045FC619EF42EED00501C7FF800FF87F403F0003FE87E703FFF9E0E00A66B00015F84D;
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h25CAC3DC50BDDAA2CD27D650882201E7F70007F87F407F8003FE074001FFF9E3E0BA5B7102401D8095EFCB2FC3827AF9C5324E71A8186177F30003F80FC07FE11FF41700007FF0E2E87A71D00700420630766BAAF3FFB536B8AEADF040210063FFC001FE0FC006E37FF4000000FFF1C0E0A254FF6C7284532053FA2C4704319CB3141B7FAB05B373FF8000FE07E060FF7FF0000000BFF181803B398E58789E900E84EFAE9DE9118AD474EEEE413FFBF3FFC410FF07E0007FFF90000000BFF18100DFF5E5E559F89CCF2CF2ED835870C8A7D6DE2F84DFFFFC7FE001FF0F200037FF800000012DC183C06FBE7DBAC32585AA607EA579E5EDB05C1FFF3F01FFFFFE;
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h3B40007E07F01C03FF8060E0003FD30E0173DD13B09F8B0930D77AEC38608F836CEFF5BFC0FDFFE8031C40FE80E01B03FF8064C0000FF60F0FF9EF7D199F8855B69AA06B3FDED0135745AEB2F03C18C0010000FF80E0EF04FE81E080028FE70F0FAA7F2B1B3D048303E5217B82E8475AB18F7440803800448080007F00F86F80F203FFF80087EE013FED279E9F81A21AB314A66242E8C9E1917FFB4BE07800048300007F80B81FE03301BFFE0117E4073F8BDDDDD542073753D4BBF8B22036DAC7FFF6DBE07800014600001F80FC6BF00001FFFF01078C031F803761BA0A7D5371AF1CB93902649FC27FFEFF807810401F00000FF03C0CF00081FFFFCDCFBC0C;
defparam \U1|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h7F80C172FB643AE2EC426D711D6608BE01EFDBBF00701FC07800001FE01E00FC0001FFFFE4DF1808FF00F97429A0D57C3F4E9FA3089850FE210F7FDF007067E03C0000DFC00601BC8000FFFFE25F38017F80FEB59ADACE47EB5512E884C781FC207E47E201F03FF07FF0007FF80741B88000FFFF73CF3801FF00F77F4D0796C4C661FB614A0351FEC0B8031C03F83FB07FF3007FF807C1F94000FE07FBFA2004FD087FD73D0159BF10E16C6C64DC00FF7880009902FC7FBF7FFF00FFFC01C1F3C000FE07FFFF6002FF804FC21587A0A6A83E154FEE6023FFCE06808000FC7FFFFFFFF0FFFC01C0FAC0006A13FFF8E087FC004219591A776945049D2E4DB0FCF6;
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2909w[0]~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2909w[0]~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a10~portadataout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2909w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2909w[0]~1 .lut_mask = 16'hFEDC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2909w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 10;
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = 2048'hB93949F10F3B3A685D8FB6D27FA7B507EFFEC51E0C0E061AEB99163D83714247BFF1FFE9D8F739467479A1FA4FF0E80D2A32891FC4DCCD1DA7EB6BEECE8F8C3E06AC7B1A02F61D1FFFFFFFFDFCA5B8501B984463AAC7D224912E375EAAC39AD1297305FEFA0F7CF691FCB3633339DA7BF05FFFFFFFADD7629A2DF537C243EB28DFD2CD3BCD1B576E4D9033F81D498FFABC69AEDE8A05877F063FF97FFE127BD0E55A09ECDFA1BF47EDDD3AD1DAAC5B761CB896B15C5D696169D36509C17BB41700FEE0F77F54C6A1C93D944881DF7B36C966DF45E326393B11DB9DC8C0F68B8621338BC879FF320B20F71C6666931BA581F438B8D97A96A32EF4515E73B40A51;
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = 2048'hCD112F67D5D24DCFE3F73FAD9F7B200801B0800106A1A7424279B23C94C518496C0DB4EE879658AAAD4CC94B99C2285CCD5DC0C7CCE8C00001000000002E1671A3FF8109B8CE0D7B09ADCA096ED4BE25F9F82F6A0B00BE3E5164B0DE012270000002080000340810EA7C6BA59D4BB86523807944EF76063CFBF76AF9DC507C2843121049B640900030401F00002B2EBD9185F592B4D565E4400563989F9FFB22D365438CD5D855E0C9FBF73D8D504000C0013DDEC09B073A35140A786F7C50926F6160558E574DB46E383130A7FFB46B5FF21930F0E7A900C0003FDEF031FF37A86BB39EADD810FF4F3EF18F8DF8A71E97081CC8870FF5DF1C7745E3CC930320;
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = 2048'h0000FF1FFA4C1870DEE1B91242FA0AA03559E5CDB1C6439171BD3566D349C3B1D91E1F2F64FB83640000FFF7FC4AB0A2D045D99EF7E726A13756B6BFCF3CB003C70BE770B620385C6FCA3226994AC2E6811AFFFFFDC79434826D49D26F4FD357DBD6CB329602D1A11BBF32B69D3A2FF49DEA0A8C8B7CBFD0801BFFFFF9157C5D177AC0D44E78BB546EEC750466D2E9E5A53EEDFEFB720FF9C716DE270EC50FFA801FFBFFFCE57294D1004FD11EC12DD55DBAD9519C12240F5D77A57EDEEFDB40D85952F32271A7F6803DFFFFFC50F7BEA2E79423960FA98CA9C6B1F2F0E5C14FA84AE9E405AD87E5B465851322DE3BE6003FFFFFFD5132EFC8B4DF994D235837;
defparam \U1|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = 2048'h965CF22080A6DEEF471D54038A97980114ED56652D8A3FFF080FFFFFF9232048A632E0DA18E8E6086930BC1101B6A44A537007023C16DC09D57C3ED5FB2EBFDE0C27FCFFEB7F454C5ADD5F2493DE1763F67E03C70027E36CBCD72D2ED48B5F644A8770C093EA7F9F873F3FBFE592DC4C3C9DD118599580E53900239E5E7F1CBA74AFA1F256AAE6C35EDF14658E837F1F033E33F8EE4738D8096D166C9B29EA9179EA1D1C5FF99383CE9E1D11C6F005E1EAC720AFAB1EFFFF01FE13F3C40F554316757CEE4DD8727481DCC978A068D6F0C8329C8DFBCD20FC89031BD805DBF7FC09FE11BFF2988CDB09AC4A32BC01BE992553B8730380757EB6DE909CBA184B83;
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 10;
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = 2048'hAE45A4AD203EFEFC1FFF009EFE59DE3186818FF3F9859FBBE710F9E400C7356BB0B9CCD57B7884C3A69F05E023EDFFFF7FF03F9EE4BE21A7DAADE271008B8220206CB46019CB3B3D04B8A0B11A2C210B4A75EBB0C04BFBFF67E03C7FC15F926A07C35FF9437FD292E2F140EC7F9F9BC6D9FC543F13EAFE7DF4BFA8A0E947FFFC2FF061BFF2BCCC76876C65699571C777507EDAF0FE83F20197B08B0285F5DA3D45DED73AFCAFFFFC27E0708FF392F0CB3D354658A04E9B1952C67020FFBF299549FE4F463613CEB25A451B5B09A59FFC1FE0031FE5559B8FB8F1273F9659BA24D04DA413F83F9A12B672706B389C21BC99C893B415CFFFFF6FE0003FEB3FCC7E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = 2048'hD91BBEDC717667F4F864E4A3F87F82811A719163D058481C90B9AFE0FD2F7F7D2780063FC44A348747007D2413F3FCFDB3C35527F87EFAF7EDB0A25DB60D05F09C4B7F0E077F777F3FC207FFD120A06887D50FD86246E642F7DBE1A3E07E55F56DEFE9F9AF242CAB6A38A70614F7773F7FD80FFFC18F991FEB35C45F4EDE8442F33265E7E07FF90A370EAB1E1D50F1874441C28F753F3B3F27FC07CFC1DEC5771CA09952A5C9E9C73FCAADA5F1FC66639CA3CF2C372DCF92F2C24174E0FFFA3F3FF03F7FF11FDD02EB109DE0311B2656E0D25D21F07E175A49558841AFB10F17A9874C50E47DDFEFEFE07FFFD67E29539B43494FA201DAD80B0D5D47FEFE38D9;
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = 2048'hF6C58223D0042EDF7CF81F44D01FFCFF02E33FFFEF631842CB30A91D14E767BD1C1A104FFFFE19055449B14CB1FE55857273A0FB8E15E8FF06F1FFFFE9BCF9568CB75B86CF2CA0B1B7E79F47F1FB31295BBF2DDC7B9354BB294767F10197ACFF07FFFFFF44905082CC2A677353469160A437675FF8FE28F836E2FB4C2C81F6611EFD746568CF1CFB03FFFFBF03C25B49315E781D91B742758BA623EFFE7E6F5A0A0037498C5833AB9E386413C80114F303FFFFFF07F6314E916CF63B00173B53474DC58FE7D84C807D89B9187D95DBCA9A43F31E1021F13703FEFFFF174955CCEF1A2D3B41F29B925232079FE27F638868C260CC183B7276DC470A78A08069BF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = 2048'h02FFFFFFEE896A680C5840FC6FD074E21B9A869FFC1F23B9A9F5E817D273526442C234C780041EFF019FDFFBC33B0B3737F99E24AF40066D3787EE8F8FE7F6AB6CFEB135CC2AD8A32BC4461F00033F7F8087FFFBCA6024AB033864D71DD54A5200F48E9FEFFD4B49D5CC3CD79CDB8F3C4B0C3993A073F3FF8027FFFFCB25F0EC34F7FEF575F8C8903675869FFFBEBD832209D2AD478581FA2D183E6FA00AF7FF0027FFCF9EC28BBC5B03059041E268E433F5CC9FF7FE5DC142A532534884B51612130894004C1FFF039FFFC39EF82E97A88C41D3881BD42579AC549F93FF514771F7B7DDDA66FC0E08F7D0AA30400FFF07FFFFFB8FF41EF1EB3892635AA21553;
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~0_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a178~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a154~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~0 .lut_mask = 16'hBF8F;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = 2048'hFFF001FF0CAAC11312C584D22E3021707126A30ECA87F772201A0CFE0D24F3B947E1D0E1F018105FFFF801F816096C358065CCACCF411B0902B630C9372BF149D32815E322F72A8F837FDFE0F80827DEFC9001DE0686E07EDE14E5BBBF208C94B992F2E2599C94738E2734C82555331DCBAAB520F800277FFF80008311CC294A0E3258B1EEA56A92895333B1159431002EE014E718CBA2BBE78B0CA07C0007FEFE00002042F6751BC405B199376E9493AE5078CE95D16D5A2CD4173E56252714352F7CF8EC0003FC7E800000065F88F3342AC15C2CB93BA4B8749E4F893541B5B939D0E63BC76A61CA03A3F87C0013FCFC0000000A53E5AFA92062CCBF74BB30;
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = 2048'h9322CA773018425C42AD9FCE08FA2B65ADD2F8B8FE007EF8DC000300174A2FF1DEA41211823F36518676ECF7AE64AA4312851D51BF1B7F9A443D521C78003FF0F8000000137C79830A6CA5B729CDAB73B868E631D55ED69AA4AC7ED1D77CF0C11DBB0F573E0079FEF00200E008DDA4D327BF0509AA67058F4664F7B057E5873C778169A3341534E6FFE3745E1C800FF8F00000805647644DE007F3952AAC815F036C4330871BEFB186FF11A34E1636F07271FF971DC03FF8F8000000010D47D8C0F92AE5BC4719056C6E7B101CF0D4F66BAF28F81057D6DDF02E05FD8FE0FFF6F800000022CDA0698ABF5CED61233B51BBEE79C957182D18EBB6A807471C3546;
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'h3768C6AE87E8FFFFE000000035545C86D1443A22962F74AB33C48DE62273D0E4D310B1450020EBB14ED40547C7F8FFFE600000003F3A9CBC04BAD70E8DDC63744E868AFA286B2CECE0D96C9D06702A9E8287D0E98FFE1FFE60006082429DC33DA86F82833613AAEC22260B7301EE74025D46144B930707C99DD22449DBFE7FF9F018C007E169E9B19C367F704583A9D5B680E790CB2A9F3FCC6DDB08B4D9A198DCD798A383E07FFD60181807D7B26277879F36FB15FEF49D97C5F3DEE55ACFB833FEFB168436EE0709F8FEE587F83FFD004231872B5683754F52038A775A902D71C033E373EB7C7D7FE359656CF10F88F00DFB3603FC3FF90063639F654EF09B;
defparam \U1|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'h5C48B3ED1DC5A21B6DE83C78FFD95C0E15DD6185D0CA7FC019FFC3D603F80FE00026679FE192C18D3917905C0F66703915843A309B769A5EA86F29C5EFCFFF03CF60F75E06F80FFC80247B9FFF246B5F4462A9D64F1E437FB4420FEFEA1F8E18A2CF85A9E21B0409D1C07EFD0DFC3FFE802041FF0045FF052173957011EA26E27D2A7BE02EC28A1BCD4DC29B667C000F0041C860087C21FE000021FE1CCC7E13BF086C6C9ECD3FE3F0A203E5ACDBA77A730C5E0C7FE446FC3F871F501278007F880003A8005DFF2800C827470AD7C04017EC80C6CEC0E4A9D70E3807D6000F5803E4CBB8067C007E8800015FB25F28BDC123A03901CE61E3F2B2908633862EBD;
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 10;
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = 2048'hE1E5D68F808723152246EAC46D2138373887E32790016FFF0FFFFFFF8926C6FEE3F740F300218A0C897586DF3ECF0F949881CDD5330D8FE5C49FCC87A801EFFF7FFFFDEE0781C6BEE1FFB36500172213B5B9D77E407FC68007F60F3C231F10F8743FC1A1740007FFFFFFFFFE1FF8CA3BB892EA0181B105DDEBC1EE5FD9CFD6D1DC84391886BF708C6CB8B47D360009FFFF9FFFFCCC94E4B7F07FACA8C7A2577768EF871F9A3D14E55447570AAD3D8F8ED0444B3BB4000BFDFFFFFFFC6C4ACA7D5262E7AFE4CAEB78DFF05C8A097BA45A192D98F898B837E09681972BC40022FFEFFFFFFCEE56E01CE6A6BC3B30B8EBC20E296CD530376FBD6EE61FF1AC4C8314;
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = 2048'h3A00BACBF40023FFEFFFFFFC7827A5ECB41FBFABF3B8B996805188C8C391FA56C50CD8FA9D9EC0A13E00C527FC0021FF007FFFFCEA64AF54A7521EB6C242ED27DD539C8CC428391EC3351D17AE4178145B001827FF0004FF81F9FFF96B81F2C9B7EA430B984936D7EC50BD851488F915198ED6EEB5FDF37BCAE085F1FD0001FF01ACFFF87C315D6EDD328EAA3FBFDBB4E6D89D9B231393324E5829369681C77630901923FE00007E00BFFFF02F4A4318895965180F25C0C9D2E8988D5FB9D2C61D1982F0F7E3FF2179703AC7FE00003F00FFFDE4CF4E6CB0FBD6896CD248F7C15C49199865620E4330D4BD3E0B28A09027B2D286F80183FF00FF18E057C7064F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = 2048'hD37B58CD98152424CCEB71DD7F54B62C839AADE19D19C7DD21D98A02FC000377007E9EF84F0F004BE80BB23D4EDF83E849BB78D804045D7F5CA8B981C1FD1B8DFBAC9F80F88003EF007F3FF80BA744F7C328EC71BE92B112392BE881503F76400BBAAEE269A3C3F335FEE6C4FA0003FF03E27FF03D43C2FF7928EED6524AB39C995911CEBE81C17A531475735D5ACFDFCC88F740F00003FB039CFFF8310F288BDF13B7BE31D41B7C8B69309C04A6AC05FFDE68B474805BD76AEC8B80F82007FF07FF9FFE220E227AC2C7E4842EED819A8229B91D009996C7718045361FD8D55FFE14EF80F81007FF07E33F7E690C1F15477FC5C56308EB254935BB39D8827246;
defparam \U1|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = 2048'h8DA92FBB69FF2632AD6FDF80F8000E7F1FE3BFFEAB6130D34E1B1FA7E466851BF6D1227BEE94F805EC616D29750F6D5B4BB36FC0F0000E7F3FE71FFF76B71499830FB7D7E456977C0A936271EE14A21CE7129A0CC81C6E67784A27C0F800077FFFF81BFFB72EE210A0069E9565149AF5511736138A6BA989858E756557CB7662E4191FC0F81007FFFFF007FE4413C6648AFD6F45A73F2DDB0A822608B89933CE15DB2BF0FA6599A30110BFE8F80007FFFFF007FE6121CD2AFF45D6B3F03663B974D0370E6A52C10DD697DB18516250EA842A75E8F8309FFFFFF003FF0A6DC5D5CDAF7E5672082899D9266296B622A3AA71BC805308113CC615CF89E8E000191F;
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2909w[1]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2909w[1]~0_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|altsyncram_component|auto_generated|ram_block1a130~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a106~portadataout )))

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2909w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2909w[1]~0 .lut_mask = 16'hFEF2;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2909w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~0_combout  & 
// (\U1|altsyncram_component|auto_generated|address_reg_a [2] & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2909w[1]~0_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~0_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2909w[1]~0_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~1 .lut_mask = 16'hECCC;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~3 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~1_combout ) # ((!\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~2_combout  & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2909w[0]~1_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~2_combout ),
	.datac(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2909w[0]~1_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~1_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~3 .lut_mask = 16'hFF40;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 10;
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .mem_init3 = 2048'h6CA4FF78E006FC153D86D42D56F6248C7FCF3FFF000DFE0D0B52CD694E4FE8DF9397F404909F22F19310FCAD2EA2DD96BFCDB5F4980BA0BFFFF2FFDD30192E74D8F700F61BC19F845A3170A2B11D809EF58D281D518942EFC7D72E855C4127FAF7FFFFE80003700D54C9648953D3EB101F89F493E270D54F58C23520C002FF9E141D4A626A46767F677FFF6E00078D979B35AAD535E96F547FB5C5C23863D976960D2184C815AF016A707BA4596196AB45FEFB2300CFECCC61DFC47E3201E322A5E3EDC28E3D7599B3A85777FF0573C14E80DF2D5FE61E03817E4B2000FBC10EDA99AA79AD8E7552AB29856F5CA2401BBECAAC23F0E3113B9406734DD33A4553;
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .mem_init2 = 2048'h0038D8F0007F2B54A4C4C37D26A5DAF1940918ED62BAEEE91552535C131A4B576200F074ABDEF3AB0003780002671DB6F12850B30E13DEE519313F246DBC67C5E3CDABA0014D9AF0BA062165F2E6D1670001400002E732AFA9433D004CB4CE1051C51C2070209C7D2CDEC96EFEE96B97E050BFCE6FBE174907C800001B1FAAFB063726A630816460514C7AD23198F2EEB6B33DDF6C7563D73F5BB9907189D6D177F802000687BBADEFB965F9D04D499265FE9A9455B75E7AE60A03C678A648E01FC72B9ECF91E729FFB8E78006A986EE74B26C736769E1FEA4B94880736FD1E458A369C8821D28E2516132AE3CDA3F65FFFDEFB806683BDD92E293BB65B184AF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .mem_init1 = 2048'hFCC6D7375690A5A67EEEF346005442C23379ED21083AE005FFFFFFFE7F391A6ACE2D8A3C4DE9589D518C8650D3E1901B143FE6F6001F482E69B86AFB7EA46A71EF0FFFDEFF1E50CD0FF81B1A7873161160AD6D4FE21C536533940BFFD350EF06F127E97A4EEF5F36E101EFFFFF1267859D9887CB4854F56CA0EFB17D94B04BD949656A373CD5BDF6F452468FDD59D27200027FDFFF88221EC36D004AB9A467EE9613626067729F8E373E4338832E725CE418FC1CA2B97D0800307F1FFFE2FED54A857B18F3091F533FD76952DB9FB954D8DD3A4F9F66C654EF997E4865FEDC4F0030020FFFF2839B5AB932822C278276F6B1E1CC7097EAAEEBFD7CF5BB887FED;
defparam \U1|altsyncram_component|auto_generated|ram_block1a202 .mem_init0 = 2048'hD764711A9FE5595600000000FEE7DD1E7B105124E23A093A7DBDBB263BFFB4D3720BAA8BC983070334CCCACC88AD25CE00800000301F4B85D78612C99AF55916436A1F041F201C8BF7A412C37612F07A9C20C978908767CF0080000021F596D77CA560A1A97502C26881A6353016EE3098A103017352380E925E0ABA8C78BD6F1FC200000073BDE89225FD0C99F703D83EB5F89A9D4E7A95FB332CC807793C440FE8A9165325A28E0F0203000031284FCFEBB82E172993F4340B2C08DD37104E200AEF701E7587F853C0E76C5E76A5D67E870240001AC1AA12FFC5B89891A62E021A1361A0AD050FA8378CC38C060ED90EF51894BF0F25737FDFA0E0C00BCDA8;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1803w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 10;
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 4095;
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F3F2B192185FBFB3CF3F3F0001411555A6955996A9325CA81A6CF1FFDCAA860451CD0822C71463447FB56AFB4EEFF0572AF729613FA26AEDD714394957E9395A443F861BBEFFFFFF16AC3888E7769AA784766C0E8DAF3C3FFC03000005515556A5AAAAAAB8ED;
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = 2048'h38366F4D16A10FA0931867245DE9238F53C17FFB70F99E016303AFFCB8BC292C54AB958E408BF9C26851A90FF2DFBFF04001AAF1488D362962B3FC033DE66B500F03C0300100155141556AAAA6C3EE0B3895830886E20C1270E56475226B04904210FF3AD43333C4AC7C7559D14200661725A0DD0FB013D9FDDFF25FFDDFF305155AAF05508E0B2C191C5E0E74055FAFCF000C00111001515555AAAAAAACE7D1A2F42000BBF83CD3CBEA69F369ADBA1B74A87502884009D6FDD0177BBB89E06B45C46A88B5D4FAEF91D00757FCD8F06956AFFF16A89E0B2EADF0EE0B66BC6B9F000000001040155555655AAAAAA90E04C91B481B5BF62880092AAE4E96BB3D32;
defparam \U1|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = 2048'h76EC01CC71DA4315E2FB432AC1E1332EB2038CC505A5B151C6EAADE3FDDFD5BEABF305AA898E0AEE287BBF5CDBA9997F0410400000410555556AAAAAAFEE62A5B349F47616C0DC6E3B9BBE02DFF41F015030CA4A7FBEA9BC4F843A664B11D9D8970766D96B3190361FA00F39B0DC1ABFFB0056ABB68DC5F4BCE113859F47DE5F5504010015555555656AAAEAFFA4C6C37E37AC7A2AC181467CABECBCBF4DADA24B00EEE928612B00CACFA6486F49287F70A899642DA8FEB1415550D3ECDB5A33C0055ABAB58D1AF518C31399FE02E250555555011555555556AAAAFAFFB93B4C6DB0BDB76CE97126F1E80D7EA5AD35462584E08A3D123F86D8A5A35EAD831CD7;
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \data_g~4 (
// Equation(s):
// \data_g~4_combout  = (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a226~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a202~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.cin(gnd),
	.combout(\data_g~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_g~4 .lut_mask = 16'h5410;
defparam \data_g~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \data_g~5 (
// Equation(s):
// \data_g~5_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~3_combout  & (\always0~2_combout  & ((\data_g~4_combout ) # (!\U1|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|muxlut_result10w~3_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\data_g~4_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\data_g~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_g~5 .lut_mask = 16'hA200;
defparam \data_g~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N1
dffeas \data_g[2] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_g~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|oRequest~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_g[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_g[2] .is_wysiwyg = "true";
defparam \data_g[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'hDB7940FA6811FB129CBDE6EE13FC30AE17682CFFFFE0000000000FC0FFFFFFE0FFAA5E6DE47E9C5C5A0325011A64882877730D2B264EABB405866F7FFFE0000000000FC03FFFFFE0FEE4FABEE498475CA4A33F7D8BCCD9FE84583FBACD110EA4E04E5C3FFF00000006309FE03FFFFF00FF68C09A5F45F71C4AB1A15BFC2857853DC1FA220AF8605128F7D817FF38000003F81FE03FFFFF00FF78010C72B519BDD5D52379E33BDC2CEC05F0AD7317D9D839475007FCF000000FFC77E03FFFFF00FEAAD875F1A686EE2FB6CA77F42E3C1FE08F60C214FB5763329A8007FC8000000EEC07F03FFFFF40FFD9727BEB4141EF7A60E456283108000DFF05EF7DFABF31;
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h36158003FE0C000000E00FF03FFFFFF0FFD9753FC552B56E151A0CEB9CD6A82007FF80E3C1857E26B5B34001FFFC000001F007F03FFFF7C0FFB9BEFB00D7BF6F89ACA527CF5350200FFFC07FF782B1AA0B5080007FF0C00003E003F09FFFFF80FF2CFE7B0E4616EC381DB5E730A7D1F9DFFFF0073F823D93E54D40007FF0800001F003F09FFFFFC0FFA79FBF1EC3418FB04ECAD828D400FFFFFFFC000701BACB954FC0607FFE000001F007F0FFFFFCC0FFBDDFC9AC4FE18E7896FAA2AF20037FFFFFFF010001F930CE6FE0803FFB8000033A0FF0FFFFFF80FFCFEFCE84C0090CA85DA1FE53A0F5FFFFFFFFE00000DC90A67FE0000FF28400007CDFF0FFFFFFB0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'hFFDBF7E6BAEEFB7863F76DD9A4F1FFFFFFFFFFF8023012D16B7FF0000FFDFDE001FFFFF87FFFFF60FED3AA9F5DD268DDD6C2ACCC2F87FFFFFFFFF7E9B6F09FE679FFF00007FFFCF903DDFFF83FFFFF00FE10C52195805624E4BEBE788C87FFFFFFFFDDE73FEED5970BFFF80003FFDCDB9FFFFFF807FFFFA0FFE5B6760A162787901CB63E3687FFFFFFFEF5F7FBFC1CAC71FFF80003FFFFFFFFFFFFF80FFFFFE0FE638ACF13A29811DEE8B8EBDD8FFFFFFFF1563BFFF83D6962FFF00000FFFFFFFFFFFFF80FFFFF80FEC9DC6EBF3CA71D4A945330B31FFFFFFFE322DFFFF82E0BE1FFFC00007FFFFFFFFFFFF837FFFE80FFC8B2787A5E5D897B0C58F70E1FFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'hFF81415FFF7E3BB3E0FFFC00007FFFFFFFFFFFF83FFFFF80FE489AF3F61B789484000227D53FFFFFFDE9DCEFFFF612EFE07FFF00003FFFFFFFFFFFF01FFFFF80FFCFE865EC4E563D7C3A2C67283FF7FF96CBF6D7EFFC4B7FC0BFFF00001FFFFFFFFFFFF01FFFFF80FECA4CF8D6645F17B53F39328A30438233CB6879FF5CD5FF03FDFFC0000FFFFFFFFFFFF01FFFFFE0FECA8F39682774C1B29E033099CF2B3A2909FA387C80FEF000FFFFC00003FFFFFFFFFFE00FFFFFC0FFECDF36307E3C735D17069A709F4549FF975B21DE21CA0000FFFFC00003FFFFFFF8FFE00FFFFFE0FF2C99161C3ECC042C830F9B4609AC604FCE13580F8B8E0003F1BFE00001BFFF;
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'h483407FC8FFFFFFFD1BF1F00103FFE8098000000BDCE3F50864D708BFE0B164FA521EFF097DA3C8A8B3E0FF407FFFFFFF77DFCA0103FE000D2FF000056DB2F7982700B1ACE776C2EB650FFF00265E208DDD20533FFFFFFFCAB8B4BC000FFE000FEFF080C6883DA1611B9DD0CCCAD690C9EF07FFC073039DB4EA2A32FFFFFFFFDFB8BFC00008FE100FFFF88479C475C5A05BFD105CF353A441A293FF98581DE3287723FFFFFFFFFFFAA040A00248FE340FFFFD8F0A563D8B2853E8DFFA452FAFBA7783FFE44D1B220F094FFFFFFFFFFFDE000FF000C0FFCCCFFDDF0246273FEFA26FF8887D2C95CF87BFF3DF9C34AB7B293D8FFFFFFFFFF5E0001FF005A1FFF80;
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'hFFFDF036D59FE2635B7F89D4EB5DC8B02C54C61788E3D42573EBFFFFFFFFFFF80003FF00711FFF80FFFCE008FE458162697FC11E8D75CB5E4ED3E0103AB0DE068423FFFFFFFFF7740007FE00E07FFF00FFFEC03531B2BBE69F7FDA176B429B952513E6CB58DFF8AB8481FFFFFFFFBC500003FF00583FFE00FFFF8180416B43FEF17FD60F12346F9FFEF1FFCB8927FDE8B441FFFFFFFE5B500003FF00DB4FFE00FFFF001410770CE1E73EE94599DE1274CBC8E1CF1ABD07A7F213FFFFFFFFAA000005FF80DEDFFE00FFFC0025B99511DA373FE188265104CE3A60E6FD1BDE01BFEC13FFFFFFE36580000FFF00FEDFFE806FFC017ABAECC9754A3FF4C814398EFD;
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'hF6D71CB08A4F0611C093FFFFFFBF4200001FFF00FFFFFE00FFFC0364DDE4EEBC09FFE41982E1877F1C169D2EAE450EF82F03FFFFF4CE8000000FFF00EFFFFE00FFFC0471B9531FD82FBFEF18C93169C3704B1AC63CB7A003CF0FFBFFE22F40000005FF800FFFFC00DFF80CFFDD70CC92257FFEC11289AEC86176D18B349C543C271FE14676EA80000007FF800FFFFF007FF00777FF18C1D218FFF403973BC376805F072FF09A715B931E92E0C080000000017F80EFFFFF803FF001EEDDD0951E013FF932A75603D6023F6706F1037316463F15B3AD2000000001FF007FFFFE003FF08B2EEC73B70E0DDFFEA2C80616E48FFF7F3A0DA4C98F7A79ACABD5C00000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'h0001FF81FFFFFE007FF9B77ABB8C448E3C7FFFEE8668860017DD1419F37A03F1947879E4C62000000005FF00FFFFFF807FE0F4BB336113DE600FFFFDDF24F809B5102F21256A40123C97CB357F4000000004FF00FFFFFF807FF0EC3ADBB99E66277FFFFC276BF244246EDF9939907221AB50F166FC00000000047F80FFFFFFC0FFF73FEE41AD26372A57FFFC158FC11A1471607087A36D64EF0CF3C3FE00040040005F800FFFFF80FFF7E5CAE88F55965F087FFE3640E5EAFF4469DFA187D52C5FE2007FFF00040080005F803FFFFF00FFA37FFE97370B9636F187FF2DE6C11CFDADA04DAB90C9208E25193FFFC0000000003F80FFFFFFA0FFE09733FCFAF5DE;
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~2 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~2_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~2 .lut_mask = 16'hFB3B;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'hFEF01FE00FFFFFE0FF764BA482FEDD8486B305D35887D41C9E377610D7FFF1802C00BFF8000107FFFF3003000FFFFFC0FF9224BE10FFCFFF78A30537642757E0CBC84641959EB1003F603FF800000FFFFE8003000FFFFFE07FF9B04DFFFEECEBBAD0262745F9F19B30873F026A84A084FDC03FF8000007FFFE8002000FFFFF80FFC48007EFFE94446DE77826026006009EEFE398C0B4E007FE003FFF000009FFFF8000000FFFFF800FF6700B5FFF0FC254131C66390071EB3E38BF200FE1B807FF801FFF000000FFFE00000007FFFF000FEF80617FFD7D00A4F93C2EE0E3C0FE7C988CBBEFFAFE07FF800FFF800000FFFC00000003FFFE001FED864FFFF90A2F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h9C133C6FDDEBC4DF8A7AB0DB7FDDFE07FF0007FF8000007FFC00000001FFFE031FED887FFFFE62B77310344FE71984CFEC78E2B61FE79E87FF0003FFF000001EE0000000007FFF0217EDAC5FFFF13CBB0D1594CF9E173CF2EC0FB1F7BFDEFF83FFC001FFF000001C8000000000FFFE001FED85FFCA543A2AC230044F55F8A48B20909F7834FA4C83FF8000FFF80060008000000000BFFE017FC4C4EA60B6A16726A910CF22C3735720630EEC7EC00403FFC400FFF80000000000000000BFFE01FFF40958A0C20764CE170CCFDC4A4F7838B65E2FFB2000007FE001FFF000000000000000012DFE033FFC410639A7DA7B9D0880C68688C88F6123FF3FFE000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h3B40007FF8001C00000060E0003FFC0EFFF6212C497874F2508C808DEA15F07D8B8FF5BFFF000000031C40FFFF001B00000064C0000FF80FFFFD10385B6077AB211F408B0796DFE23085AEB3FFC00000010000FFFF00EF000001E080028FF80FFFE9802BF742F9E5A801419E91F6386A080F7443FFC000000080007FFF006F800003FFF80087F001FFEC401FFCFE550828E1C789EF44F16BAF7FFB4BFF8000000300007FFF401FE00001FFFE0117F807FF89CC1FEBFE35F5102A9C11D5517DB33FFFF6DBFF8000000600001FFF006BF00001FFFF0107F003FF801701C2AF50C8F025286A3C846AE03FFFFEFFFF8010001F00000FFFC00CF00001FFFFCDCFC00C;
defparam \U1|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'hFF800CC0D522935C019D9719FC709001FFFFDBBFFF801FC07800001FFFE000FC0001FFFFE4DFE008FF0000A0354F9CE3CF66403C00C21001DFFFFFFFFF8067E03C0000DFFFF801BC8000FFFFE25FC001FF8000641EE3C1F009F08C9F06368003DFFFFFFFFE003FF07FF0007FFFF801B88000FFFF73CFC001FF0000250D07FF609777E21E6A0B50013FFFFFFFFC003FB07FF3007FFFF801F94000FFFFFBFFC004FD0000067D01D9776E9F8461239C000087FFFFFFFD007FBF7FFF00FFFFFE01F3C000FFFFFFFF8002FF80000663F870E999FB11B5A860000031FFFFFFFF007FFFFFFFF0FFFFFE00FAC0007FEFFFFF0087FC0000002CE06C713FF4F2348D800001;
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h1FBFFFFFFF403E6FFFFFFCFFFFFE0076C0007FFFFFFF00C6980000002500F9B87F32AAF1300000000DFFFFFFFFF03FCBFFFFFEFFFFFE803FC000FFFFFFFE0002D80000000FF81C827ACE01FFA000C18001FFFFFFFFF01FE7FFFFFFEFFFFF80077001FFE7FFFE0000DC8D00000F0FFD06846B7FFC0000C40001FFFFFFFFF80B7FFFFFFFFFFFFF8008E001FFFFFFFE0301FFCFC0001F7FFFCD14FFFFFC0000C40101FFFFFFFFFC0803FFFFFFFFFFFFE003F003FFF1FFFC0780FFFF00000EFFFFF0F43FFFFF0000FC0001FFFFFFFFFA0002FFFFFFFFFFFFE0319C03FFE7FFF80FE0FFFF70003FFFFFFF8FFFFFFC0000FE0207FFFFFFFFFE0000FFFFFFFFFFFFF03B;
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hFF03FFE7FFF81F80FFFF50003FFFFFFFBFFFFFF0000E7E0003FFFFFFFFFE0001FFFAFFFFFFFFF007FC03FFE79FF03FC0FFFF5C001FFFFFFF3FFFFFF000017FC003FFFFFFFFFE0000BFFFFFFFFFFFF80FF387FFE71FA07FE2FFFFCF001FFFFFFFBFFFFFE00001FF8001FFFFFFFFFEA0003FFFFFFFFFFFF817F8E7FFF80601FFB23FFFE4001FFFFFFFFFFFFFE0000DFE8003FFFCFFFFFF80007FFFFFFFFFFFF0127EFBFFF80201FFE37FFFFC001FFFFFFFFFFFFFE0000BFE4003FFF8FFFFFF8001FFFFFFFFFFFFF003FFC3FFFC0001FFFA7FFFE2003FFFFFFFFFFFFF800003E20000DFFEFDFFFE0001FFFFFFFFFFFFF00FFFDFFFF80001FFFE7FFFF8007FFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hFFBFFF000007F800005FFFFFFFFC0005FFFFFFFFFFFFF00FFFFBFFF80001FFFFFFFFB8004FFFFFFFFF3FFE000027F800003FFFFFFFB0000FFFFFFFFFFFFFF007FFFFFFF00003FFFFFFFD20000DFFFFFFFE17FC000030CC00002F7FFFFF80000FFFFFFFFFFFFFF003FFFFFFC0000FFFFFFFFFE0003FFFFFFFFE19F000001B700000DFDFFFF000001FFFFFFFFFFFFFB003FFFFFFD8000FFFFFFFE760003FFFFFFFF808000000185480007DDFFFF000001FFFFFFFFFFFFFA001FFFFFFD8000FFFFFFFFE200003FFFFFFF80002000000FF800003FFFF50071209FFFFFFFFFFFFE007FFFFFFFE0007FFFFFFFE000009FFFFFFFD00000000007E000007FFFF000FF801;
defparam \U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFFFFFFFFFFF807FFFFFFF80127FFFFFFFC2000C1FFFFFFFF0000000003FE000003FFFF0000FC00FFFFFFFF7FFFF807FFFFFF800007FFFFFFF8600081BFFFFFFF800000000FF80000005FD00003FD00FFFFFFFFFFFFE00FFEFFFC00000FFFFFFFFC000003FFFFFFFFF00000000EF800000F5740001FFF00FFFFFFFFFFFFE00FFEFFF800000FFF40FFFE000000FFFFFFFFE20000000FFC0000015F70000FFFC0CF7FFFFFFFFFE00FFFFFF80001AFFC00FF90000003FFFFFFFFFE80000000E00000099E000007FFFF1E3FFFFFCFFFE01FE7F7000000FFF040FFF0000317FFFFFFFFFE20008000F000000C1880000FFFFF303FFFFEFFFFA01FDC92000000DFE000;
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3009w[0]~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3009w[0]~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3009w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3009w[0]~1 .lut_mask = 16'hEEFC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3009w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = 2048'hFFF001FF0A4146D64B8E02A5FFFE8B5C0F1E1F0B8A55EEA2C67A053DC73FFBAEE3CFBB01FFE7EFA0FFF801F810E0FAD4BDD4622667FECCFEFE8E0ECEA05DBA26FE5E25E3248534973E102600FFF7D820FF9001DE01ECCC91D1F878EC37FF3DCFF78E8FE321522380990C159004654CDB985868C0FFFFD880FF8000831DA0BC326F8A774DD57FD9AF974F0FB3A23A5952CDCEA5B8CD976860F02529407FFFF800FE00002048DF947DD1E566EC16DFD56FD0CE07CD661B3BD282064C9FFDAC4B0DD36ECD00FFFFFC00FE80000008D8910F5F0D6ACC2928C01B3BE381CDBEF41D0A7BEBEDE5C3CE70D0AE58AB007FFFEC00FC00000009D85DC58946D7AE3B32ED7C;
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = 2048'hB4E5C5F6751FEF8D2AED6B6D5BC3EDA1DB7130C0FFFF8100DC00030000D6C2D0C69FB07AF0AC8EC809F1E37671A42CDEDA09F5516982BCA09DA338A07FFFC000F800000005ED9451F497623790A6A54007E7E1F11C35FEF3FE7B605FCCBC0FB797108CE83FFF8600F00000E017CAD280323EEC3628680FB041E3F070FC3EDBC0F77668E3484DBF000F2791601FFFF000F00000801DD95F8488DEA5354CCB2D3C00E3C0F0A90589AD0BFBC75C9758EFFE780274081FFFC000F80000000E62D611ACED286056ED4D8A63E1F8F04611F80168BE89E32948B36A502829600FFF0000F800000016E6D3283E1149C9C0BA55ED87E1F8385A3CCB6050E25CA9A7745348;
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'h25B1E86807FF0000E00000001741212CBC70B3C34E2B51711FC3FC1E0D0B58EF71BB3848E83D272283B9F28007FF000060000000159ACB712CAB7DA8DD4A83D83E81FE06291A16D29DF6671DBB980761790D8C560FFFE000600000802B7564C28281AB5B388068F41E01FF0F0B0CD3C42F8821E23C67980FB40113D61BFF8000F00000003B715A45BBCB46B24813BCDD0E801F8FCEA37749B51B279CFE666FE0D8F883CE03FF8000600000001BB2796E90B629A5EF3582402FC00FC1E884EC05ABB5BA370B5FE1F80E0002DA07FFC000000000008A6D31D061C424F406C3AAFF0FC00FE0F511C0E371FFC5608B61007F000DFC4003FFC0000000000087164F8E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'h42CB0CF1E29AD15CE7E803F83F1F2A2F0279070226C0003FE60004F003FFF000000000000E07BF9A8DC7C3D412241330338401F838465C9F9B659D0217C000FFF09F041006FFF00080000000297FFDCDBA84ED521B82F76FACC0001F9923F22CD8E978401A04FBFFFE3F8AD00DFFC00080000000D237FEBE0E6D4564918BE1CDF7BE07FE1FFDA8A4593441629803FFFFFFBE09B0087FDE0000002001E5D7E5293CE7B42B21A89D45D27F00039C734F132683C1F1001BFFFFEFF81150127FFF8088000017D9F7E9F5CD67DA2181E02070BCDF80C1DEA0D30911A607F9C9FFFFFFFCF8FE20067FFF80880000003BA59178F7EC1AE3C4411082B66D8081EFAFD722;
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 11;
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = 2048'hD313C180000057136CCF148CD0E1C1847D800E7F9FFE9000FFFFFFFF8FA3E57775F41E0FE94B5D0F5B1381C00000F617C02B819F64E9EB165580056E8FFE1000FFFFFDFE03F5C4B4C54C1873C5E187E91315D0E0400046AD89D510C888EFE71F8F80154F07FFF800FFFFFFFE0BA11AB4176BAC8865F5D5C3272FE1C0F8005604F0B93112944F8F0F86871E9107FFF600FF9FFFFC7EEBACB8374902E63FC41620C6218081360269D042758196CACFFC0F233B981F87FFF400FFFFFFFC7F9F9482D2234E10FDC5145FA32FC382DB03B635D4209BE99247CC01667E3D5BC7FFDD00EFFFFFFCFE0D56F65AEF6FF1BDA23A3FA6E763C40A0772A0D24DB811F6037C17;
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = 2048'hC27F35F3F7FFDC00EFFFFFFC7EE25F444E67880A87D2C2AFBCCF87CBA592725F4DA9B0799781FC8E3E7F71E7FFFFDE00007FFFFC7C624F1630F9158A62CBFA7FFCCF838A99D5B7E30282B006D5C0C01657FF0177FFFFFB0081F9FFF87CED71D816BED68C396B3907ECCF83845EB47A7062A8F83CB4FC037C0B7F1CA1FFFFFE0001ACFFF87CD2AFFDE7E0DF0F2190A01FA0C783804C8518C511C0BEB55378477E255FF383FFFFFF8100BFFFF00DC820AEA8BAE84004A7F5C955E7878016891C32C8DE0DC37BBFFFF442FF8B07FFFFFFC000FFFDE40D27198D83A530EE383FB8BD83C707807A00BF1E88793AD1D71F7F13095D2706FFFE7C0000FF18E005A95260;
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = 2048'h01D671CD132AC529F3E70FC0FA3ED1BC407B9D57A3060068EAADD302FFFFFC88007E9EF812EFBA88DDB850B405A9A18E27E707C19613AE705A6F5B630DF22BD3C66CCA00FFFFFC10007F3FF809E615F1CA8D7A9BBE3793E5E7E70781D7E9B20A8C43B0527781FEE4F36C6C04FFFFFC0003E27FF034ABCC3064C4B9B3379DC49EE6C70FC014B6908AE7DC2DDB1343B36CA4BC6C00FFFFFC04039CFFF83FFBA2B4D8DC86FA3912074CFCE70F81088A43F4673E07D06F0BD897E5428400FFDFF80007FF9FFE2C7C8C0FB0FC800F7FEB49A0FCE787015F8CCB042CFC3499078386CA17C9D000FFEFF80007E33F7E783D1A165325EC8EFC13761EF4F387009CAD5747;
defparam \U1|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = 2048'hEC7B77671FCEA9BC9F736000FFFFF1801FE3BFFEA9459CFDCC43D4D4FFF21F1EE5C71E0220FE3F0507B940618E08E4DED1619000FFFFF1803FE71FFF7ACDEFFF1CD732657F9D4DC3898F1E05385D2306EE316A40B59A645CE1A97800FFFFF880FFF81BFFBA5720EC87B2E2EF7FF415AD908F0E048E5250040355ADC8C3F92512A0EBD000FFEFF800FFF007FE47FDCBF902312F47FFE93668098E1E0E24C8C06FEB85EAE0139D9EC241862000FFFFF800FFF007FE61CF9A91DF556EF3FFFF20A103CC0F0D208C755F9B4BFF03C1E7C8D1C390AA00FFCF6000FFF003FF0E83946C9A6AEDA83FFD6A78071E1E8593515F5D5C63CA7EF70AC06EA3D60600FFFFE6E0;
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3009w[1]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3009w[1]~0_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|altsyncram_component|auto_generated|ram_block1a131~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a107~portadataout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3009w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3009w[1]~0 .lut_mask = 16'hFEDC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3009w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 11;
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = 2048'hF9BF9DCB4C3D0100FFFF009EFEF7B65C82A616E7AEE4A30476BA5B1C00005A70918DE3F2FB0804FC5D7F33C5742E0000FFF03F9EE494A66795A732F5F06B878FF4DBB21800004A319F02BBE0FE1C21FDF9F467DD50880400FFE03C7FC0981162A9FE2F179B3FE2B34EEF261C000076F8AF3FC400EFD7C07DF18064D7D6C40000FFF061BFF138526109046935EAFE143AF00606300000617E93B325FDFBF3A03D433ECC5481200000FFE0708FF008578F9B246B84E2E11509771ECC60000017DC467F4965FFF040BE46FCF86B9BAA6000FFE0031FE2CC0513B953C317DF310E677AFC8C700000363E0D4DBA8BEBFCE1BC8778702FD2E00000FFE0003FE76C853E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = 2048'h5A3A9C78DEA031F6F55DDC6000002F0882FCA903D3D8381C0E78607952F08080FF80063FC349385300090D3E0FC418139E394CE000012992A9FFE19FA60D301002C0C05FB1208880FFC207FFD07BED43ECFE101CD824537BF0BBDC600001936EDA8B0643BC041C0899079847758888C0FFD80FFFC069553F12F65F95F879C67D2D76DC600000170D31F6FCEFFC208F80A23F3D3498C0C4C0FFFC07CFC0FBA948028A2B9B4962AF6AC3469C6000038EA00C5A4FCFF4D0C781F1BE3D37188005C0FFF03F7FF1338DCC2A0B413770A91A9C464C3CE00001EDC304B3809FE05E0300677F31CAFA822010FFE07FFFD01ED004D3531970652C58B8C6943CC00001CE06;
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = 2048'h464B9CBFCFFD81C0F2786186CBE00300FFE33FFFE15D7010930DEE7D31C27150C48071C00001E36B08B88C4C7FFF838BEEF05E7DB7EA1700FFF1FFFFE199D668CFB2F824941BE61C6ED870C00004F205BDC40823FB13E3F79CC0F88552685300FFFFFFFF45F026A3A746B182E1B72784ED88E0C00001FD7BC33964F3600019E30D82F9A1F730E304FFFFFFBF00E75D4A6648D31451710C590091E0E00001EEE1B9C738F7C0003C65BD07F92CFFFEEB0CFFFFFFFF012326FBC9562257B13C398BAC5BC2800007F21C5D7B36E00061FC26783FFD0C7FDE0EC8FFFFFFFF07443639E73A429CEE7E80CDE94180800200B185DDFD7E3C07C463923A3F0CAD7F7F9640;
defparam \U1|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = 2048'hFFFFFFFFE870298A8574DFB36619181FE99981800000CDF42FF7F40FCFFC03DB263E35E6BFFBE100FFFFFFFFC787D8396909B6B619A96A91E191E180000058668DFEB963833418DC663C7CC7BFFCC0807FFFFFFFCFC99891770115850D37A670D19381800000DE64D53C1B3083DC0042A6FC26EB3F8C0C007FFFFFFFCF2CADFB3E98469B681F410A9513818000013A6979B81384C18E3E46A4F83FECBFF50800FFFFFFFF9E5C7694775C2BC5F77C3E9E8013C38000019143D9CC15F727874A19A5F01E0B9FB3E000FFFFFFFF9B8E249C116A955B03404CA288FB4380000076BBAFB66C38B5E700086DF013D73FBFF000FFFFFFFF8D88E57B7440AEB671C75A96;
// synopsys translate_on

// Location: M9K_X15_Y36_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 11;
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = 2048'h83A3512CA035CE93C1FA92D641E17000D11FC400000FF9FEEF9FF1868E02B3C700000000000E124203283DD50FE506B6DB687A283ACC9640D27BE810000FFFFE064D75F51C0DD01F00000000006F125F0A32ED8862C01711C155693564C839ED67DBC00004077FFE100035F3251B2D7B0F80000000715344BF97B4EA6A5834EB616942F1DF638FFF2FC0740001000FF943EE24B69539047FF9C0068001F8C7CCBB0635D91FF02BD57A8C7F99A66C7ABF556036410000916007EC0E53B6076617FF011F08816CDF96004A9DC9971E5C6CA98C9C194709DADAF54034300019F4001FCC0695E99C480BDF08E399999202889C250D667FBEEC27793BFE13C7142BA1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = 2048'h4A222698223FF2007FF836CA82141C08FE4F7FFEF99FE23F306C11E313040FE9DC59A8B82209B7D148B4C0BC663FDFA1FF7A391D2F023800FEFFFFFFFFBFAA733E8D3EEABF022D026D52D6A4FC6863B3FE3A90FDFCFF7FC1F765B8C2A6DB7000FFFFFFFFFF95AC0ACA177839DE03A64263DE69ADD5C4E9F0FB8BD1FBFFEFFFD7C203E8702BE24000CFFFFFFFFFB7AA02A0AED93C5B07A66773BD54A1F8760C5EC9C37D8CF7FFB7BF8603F007330D20003FFFFFFFFF9E37CBDDDE212D5086BB19712320DD39CD85BD1D821F10A7FFFFFF400207F049FCA0003FFFFFFFFF295F4B91D92E8E523F7BE7686786FCCFD72BDCEEE73F28870FFFFF038803E198914000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = 2048'hFFFFFFFFFE723E831CD56BA07128D57AF4492AB1C1D141F8BF07FF20C021FFF107FF9B01D1C9C000FFFFFFF7FC81D64AF61D2A0640F337E6B331276FF00BBFFDA883EF10C1C03BFC13F7CE187F8980007FFFFFFFFC635ED5DD7829F8905BD91435C8EF03F937D4653C441AD0A3C02FF063EE48722BBF20007FFFFFFFF8AE26F01FFEB79C306F65727CD2654FE737AC801FFD7D98878C0FF83F005DFC83A660007FFFFFFFFD6570E9C8C43C2C20AAC0346A7C42FF8017CC810FEC5D18AF381BE0385811E6BD2300007FFFFFFFFD58A4C2C6A9DB61A0880665F4F7C9BE0F1D8F4990D0D9825E7207E070580332B518C400FFFFFFFFFD38D4CD89B19F72A1F3E350;
defparam \U1|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = 2048'h548AF0E07FFF89E93F09AD8357E82000F0104859369E8000FFFFFFFFF9B295D2CF73B085D509C5194100ECD0FFBFD4BF3ECCFBF20329A0083003C636405BC000FFFFFCFFE988F1B0680BDC7FEBB61426E86C45C0FE3FDB91EA4D9FDEC0778000B8B8ADD5386F00607FFF3FBFE34E894A00CE40D322E59AB6E5A0F581DE7F3BC0A121AA0EC65B1800B800FD57090980E0FFFE33F8E1EF2B28E5483021DC4ADF78DD184303DFF91560269DD10FC6137A001938E22EC8C20000FFFE13F3C063E320F62BEB900C1EC0BCBC1C0B07A06850DDC1BF5DA3F82D3F01FAFF063EEBEF0800FFFE11BFF242FEBFEF6C53528441D9E771074A0F0000BC684AE82DB3B9D80FFC;
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~0_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a179~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a155~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~0 .lut_mask = 16'hFB3B;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3009w[1]~0_combout  & \U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~0_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3009w[1]~0_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~0_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~1 .lut_mask = 16'hECCC;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~3 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~1_combout ) # ((\U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~2_combout  & 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3009w[0]~1_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~2_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3009w[0]~1_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~1_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~3 .lut_mask = 16'hFF20;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 11;
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .mem_init3 = 2048'h794EDF371FF42AF1007FF6FD661EA58880020000FFFFFD3E94142D40DE103C094096C2020CC2D99C0AAAE4BFFFFBEB70003FA7657DCBBF8100000022CFFF0CAEE7C0E0C3781EB58B88324349431C63EBA066DABDD18DAA60382F21151BC9265408000017FFFF0232C7516636B03F588F900281CB9EFD24AE6D4F7F60C004FA41EBFD03733E7EAC2098800091FFFF82903A6922A0F223BBAFF8014FFBAB200930804791400006EADFFFF012B5784DF23CBA0104DCFFFFE2DF31930B90F41A52EBFA05D7F8DBFB5506D9E530C8000676D77F802E91C0022D2C7E81B4DFFFFBC9F3F82B4A806396E4DBDCC30932E07B4481171C671C0F02149F9E0435612CD83B8C;
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .mem_init2 = 2048'hFFC7270FFFFF0EE3DAD62E9E07D068E9F7DA38621A44321224CACB3FEDE37CB7020035586740CC08FFFC87FFFFFF67BECE90206A884429D953CB0F00369A5E2540789967FFF1B7B002007A883979CD10FFFEBFFFFFFF1EF33E8441EF53E6D1C87FFD3FB7E6EC8CD9DDA0BAFFFFF52AB00000709086FDC61AFFFFFFFFFF1F9AC7260C5F4E30B5D1E84BFB3A1A0BF8F3021FC2FBDF6C79D6B0C0007DD245CCCE0EFFFFFFFFFE778C17D6281D267C2479AA6BFFDB78F50653F1B87107C678A03781C000E2D173E73756FFBFFFFFFE6DBE7C141A1FCFDC02C93EAEB7FDBB75186F8C36B715C8021E53A1BE868C753820108AFFFFFFFFFE2539E412927BD65C6214CF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .mem_init1 = 2048'hFACB1075901C9D77A0BE3F00005FFE21FC86DD3D9231C246FFFFFFFFFF90CF5E4200638020C61957EF87D1C5B0FBABF13FC46700001F7E69FE47DA7F8C7BD9DAEF0FFFDFFF0D2E8B48B7EA75DEC2E98EDB816F34F6938449C029C3000010EEC1FEDFD807BFE625F7E101EFFFFF0B009CC8F77DB3E1E205824DEDFE11287464D523EED2C9C31401E1FFBFD76384E626B700027FDFFF84091504E26FDA36EA378019CD361BBA1374CE0B45B8FCFFC10C43E7FFC8BEDEC7848B00307F1FFFE7AC510BC00ABC1B162C1324330BDD3D6F7F347F527FC0187F3DABEFFF1EFB1A8130E70030020FFFF6B6EF5940072E282F0277F0C5A23BFD3AD7D3E0C5CC8FC700FFF3;
defparam \U1|altsyncram_component|auto_generated|ram_block1a203 .mem_init0 = 2048'hC76C10A73F9A356700000000FEE2DC6D78007CB8E82E0B3DEF0EAF02AA3E86D02270B07BF9FE070F800C3E6686D2497F00000000300274EAF1066128762A5B49E001E450CCE5E5703E8F18727013004363C03DD0A0F06AEF00000000200CE3EEF52F62ABE72D3FA1ED13893416CCCECF03F7A8F07113C0000FA01938DC64846F000000000009484C079FAD86A1FB7CC1C992EE412983E76D19796DE0013340031FF41B4F8829C8AF00000000000DDD29588747D22823EE93D650BC273E308ECC29FDEF680037F807AFFC135CB849F3A70000000000070C871AE059C88713D4A4EDCEE140CE0B74018B7E8CDC0017F127F6FAFCCF02526E830000000000062600;
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \data_g~6 (
// Equation(s):
// \data_g~6_combout  = (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a227 )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a203~portadataout )))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a227 ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.cin(gnd),
	.combout(\data_g~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_g~6 .lut_mask = 16'h5140;
defparam \data_g~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \data_g~7 (
// Equation(s):
// \data_g~7_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~3_combout  & (\always0~2_combout  & ((\data_g~6_combout ) # (!\U1|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|muxlut_result11w~3_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\data_g~6_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\data_g~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_g~7 .lut_mask = 16'hA200;
defparam \data_g~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N3
dffeas \data_g[3] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_g~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|oRequest~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_g[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_g[3] .is_wysiwyg = "true";
defparam \data_g[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1803w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 4095;
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000085FEEB5EB42055559659595AAAAAAAAAAAAAAAAAAAB04FBB106FF33FD9C400AC00056050071D0452CFFFC27AAA5BC3554B71C6B341FE630E81661451555554011FFEABF00000000005556950FAFE3568E6CEEA98B5205969556A9AAAAAAAAAAAAAAAAAAAAAC0F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = 2048'hECC102F06FF2DF455D4003960D80B650461B2FFC27A3A5B1B5A9BEC6ECCCBF88D7B00481146555140173FFFAAFC000055555555AA50FEFE096B46CFEE660910AA5A96A9AAAAAAAAAAAAAAAAAAABEB17AE0D202F91FF2DC45ECC000951440CAA80706CB3D33C6E962F156AC68B356F36F4A00C3C151455400003FF3FAABC00455555555AAA90FFFE09C71BFFAEA399CF565AAA6AAAAAAAAAAAAAAAAAAAAABD9EAB7037FC1FFF3CC0639C000943702D8073401B7027F2FFA51316AC59EFEAB39ECEC004C110515000008C003FEABC10555555555AAA90FFFE04906BFFAEAE94FB5AAAAAAAAAAAAAAAAAAAAAAAAAAABB9FF83437BD0BFF7CC04B00000E0550655B4;
defparam \U1|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = 2048'h740161CFAF4FFE814557692BC0AE6D82B015401050000554900000FEABC015555559AAAAB90FFFA089F6FFFBAA87FF65AAAAAAAAAAAAAAAAAAAAAAAAAAA93B8383445BE47FC88C30EB000020EC58956575451743A7BFFFBD9162926FC2A911CB009500014045554D5005503FAFC1555555AAAAAAA90FBFA09E0B03FFAAA96A25AAAAAAAAAAAAAAAAAAAAAAAAAAAF32D2CC785B373FC88034D00001190CE97A45745501D0A4B03FFD619A4DBC395058EC37090005555500D555555503ABC055996AAAAAAAA90FFFAD626F03FFABE419EAAAAAAAAAAAAAAAAAAAAAAAAAAAAFAF5F0D3D4B45FCC8B024B00151061FA2EE556555054590803FF824A9DDC0E5006F84;
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .mem_init3 = 2048'h5601E09FFFF899F1000018F2FA1F4D6000020000000003CB13BDEA42C1FC99EFB76F8406FBADE7C6741119DFFFFC98F00000467A4C0A58D1000000000000F1DA5366E5C407FEFCAFB7CFE800F1BBE33858098C7DD18E59E00000CE1A2002E5C0000000000000F81A737D65850FC6A12FBFFD4A01F5730620704E70E0C00749C00002EC7C3985F7500000000000007EFA2F7B210D0FFFCF2FDFFCA206D7258C6D603F8EC0000739C0000FE33A07B7E7800000000000001E3625EF020B0E30162BD7FDC4096A7E5FBB18670FC0000791C8807FF0DE4FD633E80000000000043CB6ACD3061B9CFC241BD7F9C0D04BB11976468A1F000003E38061FBF98EFF881CE0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .mem_init2 = 2048'h000000000000FFB4EC52071579215839FFFB78A5347284ED0B763B000003B388FDFFF99F0F10CE0C000000000000F96CEC780902F33A28497BFD7F0AEA3D1BDFB62479180001798FFDFFF30FB8A0652C000000000000FD690C140823A5F1B0885BFFFE24D66637B4151D78000001ED8FFFFFF71E419D7BE80000000000E0796994840A004EBF10A85FFB7BDC70CDC4DCC2B1F8209381C58FFFFFF61F4F4D35A00000000001F87BB9C4780941E02BC8FA7FFADA640B7C59C201F700398758079FFFFFEB1C8A67C6300040000001EE7BD856BA0F60842CD86EBEB7E5725A6F73B3D5AF0237FDE0039FFFFF88BF4BAF35B80000000001E1FED0508200314C4AAD6F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .mem_init1 = 2048'hEAC29AD1C6F4E514A69E00FFFFA0021FFFFFC9BA737F3C1C000000000076C45300201AF2EB1A787FEB89F4DE9DBB4A99022418FFFFE08017FFFFCB7F787F5C0010F0002000FB9DC308F0184278DE629FFF8F1529FF3615842EE03CFFFFEF103FFFFFCB80697FF4341EFE100000F965C489901467D23E2A3FFDE82A43C67C69C998E03DFFFFEBFE1FFFFFC27E78FFF90CFFFD8020007D0D4484A007A5ADBE3E1FEDCAD29F172BC13279027FFCFFFFFFBFE7FFC0DD5FFFFB0CFFCF80E0001E88068CC00484831A1DACCD9F22F4417E96C7772FFFC0187FFFFFEFFF009825FFCF78FFCFFDF0000E008EDC8009EA683B08E81D15C1A31BBD2223183DCC800000FFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a204 .mem_init0 = 2048'hC76C0D3F35FFCE08FFFFFFFF011E5A0CFC804FB9B83A0C0016E63855217853A061F880040600070F800C03781AFFFEF0FFFFFFFFCFFEFA88758658F01E3A5EE01BFC51A6BAE812C0318C200D8FEC00430000001BF4FFFC10FFFFFFFFDFFC7A8871AF5C628F393D801EF92248ACD455000784100F8EEC0000000005D4347F1970FFFFFFFFFFF8F08E0BBFD87D81FB7EB81C62AEF3D9AB64020700941FFECC800000000593283E1270FFFFFFFFFFFCF08B43BFA98D002BFE24388D62461765BF33DF00169FFFC8000000000D93287E24B8FFFFFFFFFFFEF001019FF673A01BFF417694BD941EC3DBFE7B00753FFFE80000010006E8507CAA7CFFFFFFFFFFFEF007;
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N16
cycloneive_lcell_comb \data_g~8 (
// Equation(s):
// \data_g~8_combout  = (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a228~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a204~portadataout )))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.cin(gnd),
	.combout(\data_g~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_g~8 .lut_mask = 16'h5140;
defparam \data_g~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hFFFFFFFFFFFFC1900000030000000076C0007FFFFFFFFF39980000001300EA40002FD4FECFFFFFFFFFFFFFFFFFFFC034000001000000003FC000FFFFFFFFFFFDD80000000007F6C3FC9BFE005FFFFFFFFFFFFFFFFFFFE01800000010000000077001FFFFFFFFFFFFDC8D00000000036F8E8C8003FFFFFFFFFFFFFFFFFFFFF4800000000000000008E001FFFFFFFFFCFEFFCFC0000000003C9F000003FFFFFFFFFFFFFFFFFFFFF7FC0000000000000003F003FFFFFFFFF87FFFFF00000000000078000000FFFFFFFFFFFFFFFFFFFFFFFD00000000000000319C03FFFFFFFFF01FFFFF70000000000070000003FFFFFFFFFFFFFFFFFFFFFFFF000000000000003B;
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFF03FFFFFFFFE07FFFFF5000000000004000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000007FC03FFFFFFFFC03FFFFF5C0000000000C000000FFFFFFFFFFFFFFFFFFFFFFFFF400000000000000FF387FFFFFFFF801DFFFFCF00000000004000001FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000017F8E7FFFFFFFE004DFFFFE400000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000127EFBFFFFFFFE001CFFFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003FFC3FFFFFFFE0005FFFFE200000000000000007FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFDFFFFFFFFE0001FFFFF80000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h004000FFFFFFFFFFFFFFFFFFFFFFFFFA000000000000000FFFFBFFFFFFFE0000FFFFB8000000000000C001FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFC0000FFFD20000000000001E803FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFF00000FFFFE0000000000001E60FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFF00000FFE760000000000007F7FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFF00000FFFE20000000000007FFFDFFFFFFFFFFFFFFFFFFFFF8EDF60000000000000007FFFFFFFFFFF80000FFFE00000000000002FFFFFFFFFFFFFFFFFFFFFFFFF007FE;
defparam \U1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h0000000000000007FFFFFFFFFED80000FFFC20000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF03FF0000000000000007FFFFFFFFFFF80000FFF8600000000000007FFFFFFFFFFFFFFFFFFFFFFFFC02FF000000000000000FFFFFFFFFFFF00000FFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFE000FF000000000000000FFFFFFFFFFFF00000FFFE000000000000001DFFFFFFFFFFFFFFFFFFFFFFF0003F308000000000000FFFFFFFFFFE500000FF9000000000000000017FFFFFFFFFFFFFFFFFFFFFF80000E1C000000000001FFFFFFFFFFF000000FFF00000000000000001DFFF7FFFFFFFFFFFFFFFFFF00000CFC000000000001FFFFFFFFFFF200000;
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h000000000FFFFFFFFF7FFD3895FF1803872FFFE38520201CE1F90670F3FFBFFFD3FF400000000000000000000FFFFFFFFFBFFF3C0FFE1000FF37FFC79F40A7E0C01139C1E77CDFFFC09FC00000000000000000000FFFFFFFFFDFFFF78FFE08FF86EFFFC7BA860184F0D67F03B4EE3FFB023FC00000000000000000000FFFFFFFFFCFFFF3FFFE0683E401FFC7F49FFFFF80AE639E9499FFF801FFC00000000000000000000FFFFFFFFFF7FFF0BFFE5F81CC19FF87F5FFF1FF009A7FC6AFEFFFF8007FE000000000000000000007FFFFFFFFF7FFFFFFFE9C3F9CE5FFCFEB1FC0FE01B3F0CD7FFFFFF8007FF000000000000000000003FFFFFFFFFFF9FFFFFEF58F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h83E7FF8FC6E7C0FF8D76D89C7FFFFFF800FFF800000000000000000001FFFFFCFFFFF0FFFFF9FF87F0FFFF8FD3F7FF37F608AB303FFFFFF800FFFC000000000000000000007FFFFDFFFFD3FFFFF4FE43FCF7FF0FABF03C0ECF9F69F03FFFFFFC003FFE00000000000000000000FFFFFFFFEFFB7FB2F67FE37EF3FF8F2600C387C06E4F783FFFFFFC007FFF00000060000000000000BFFFFEFFEFFE704D6A7FF7B66FFF0F40F4E0CFFF854EEC7FFFFFFC003BFF00000000000000000000BFFFFEFFEFFA37EA1EFFF4CBFAFF0F006D37383F235E2FFFFFFFFF801FFE000000000000000000012DFFFCFFF7FCB3E55EFFF78182FF0660D14F807E6BFF3FFFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'hC4BFFF8000001C00000060E0003FFFF1FFFBFED7C4E7FFF2CF1EFF0C9B5D8001F2AFF5BFFFFFFFFFFCE3BF0000001B00000064C0000FFFF0FFF9FFC1D8FFFFFF6FE0FF08FAEBA003A505AEB3FFFFFFFFFEFFFF000000EF000001E080028FFFF0FFEBFFD400FFFFF567FEFE189AEA0073500F7443FFFFFFFFFF7FFF8000006F800003FFF80087FFFEFFECBFE0017FE0E567FE7805F42CFE4D3F7FFB4BFFFFFFFFFCFFFF8000001FE00001FFFE0117FFF8FF8943E0027D834CCFF0E00DE731A123FFFFF6DBFFFFFFFFF9FFFFE000006BF00001FFFF0107FFFCFF8035FE03B4B57C0FCF3013C386CCFFFFFFFEFFFFFFEFFFE0FFFFF000000CF00001FFFFCDCFFFF3;
defparam \U1|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'hFF8006FF1157F93FFE3638E1FC7A5FFFFFFFDBBFFFFFE03F87FFFFE0000000FC0001FFFFE4DFFFF7FF0000BFC2504C1FF1033FC000E96FFFFFFFFFFFFFFF981FC3FFFF20000001BC8000FFFFE25FFFFEFF80005BE103C00FFD647F0007537FFFFFFFFFFFFFFFC00F800FFF80000001B88000FFFF73CFFFFEFF000034F2F8007B1CD01C0070ACAFFFFFFFFFFFFFFFC04F800CFF80000001F94000FFFFFBFFFFFBFD00000302FE265D4180079E4AE3FFFFFFFFFFFFFFFF80408000FF00000001F3C000FFFFFFFFFFFDFF80000250000F307803E606CF9FFFFFFFFFFFFFFFFF800000000F00000000FAC0007FFFFFFFFF78FC000000B400238100031C38F27FFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N18
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3109w[0]~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3109w[0]~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a12~portadataout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3109w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3109w[0]~1 .lut_mask = 16'hFEBA;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3109w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = 2048'h90DF1543803FF134E9D2AA997C0627FF39003DFFFFF0000110600E28207CB9B8FFFFFFFFFFFEE44D10D29DB30FFFFC159B9690A7F903187FF00411FFFFF00001F9F28E5840F8A4E0FFFFFFFFFFE0E45C3A44A56722D7E004EA06314BE27FD3FEE02439FFFFF88001EFFFCE5D99FC8B84FFFFFFFFFFEAC544ADCBEBC1225FC695956D6307C4F7EBFFE03F89FFFEFFF007FFEFDF27F9FE8D80FFFFFFFFFFF0E5C4ACDD888B7FF7C2BE93967C5F91C46C3E521FC9FEFFFFFE9FFFFFFF9F7BFCF3E8FFFFFFFFFF7BE58E4C89AF0F57D189F90EC0919FD3040C1A023FCBFFFFFFFFFFFFFFFF1CF267EBF4FFFFFFFFFF96219E1C37A8A0BFF107D431BB43153373DC01;
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = 2048'h31FFD9FFFFFFFFFFFFFFCF0994EDD7F7FFFFFFFFFF91C118B04BE720F7CBEE23E37586374AFBC40037FB3FFFFFFFFFFFFF7FF9E338F8AFFFFFFFFFFFFF8BC1189107B081DFC9D54DD7CACB195DFA6C4007FD7FFFFFFFFFFFF765B8FE29F8DFFFFFFFFFFFFFBDC369C438F7539FC80E9F8F0C524B5ACA6E0307FC3FFBFFFFFFFFC203F87011E1DFFFFFFFFFFFFF99C16DEFDD52327FCC3F58281521B9180E6F813FFEBF8CF7FFF7FF8003F00013037FFFFFFFFFFFFF8A4065A90E8488BFCD1132E633C01D003C6A40FFBFFF10A7FFFFFF4002000F64023FFFFFFFFFFFFF1990E1BEBC8259FFD432AB624604F9F0304C207FFFFF08870FFFFF0000001EEB6F9FFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = 2048'hFFFFFFFFFE2F51E1D58A8703BFD84133768A24E07E302E067FFFFF00C001FFF1000018FE8D371FFFFFFFFFF7FC52B1E8797A877A7F1E31416610EBA7FFF8E8026FFBEF10C0003BFC000001FE85371FFFFFFFFFFFFC3B99FE2A0E86B9FFB9FA5CA9802E37FFF09E1BFFFC1A9080002FF00011B7FD17033FFFFFFFFFFFF876A9F244080E27FF8DDFECD743EDFFE7F0811FFFFC7D9880000FF800FFA3FAB11B7FFFFFFFFFFFFCFDADFC5F348D597F4BF6C94C153CDF8010ACFEFFEC7D1880001BE007A7EFFC8D9EFFFFFFFFFFFFFC3779E943912CB27F4FBA1B882A077E0002AF4E78C0F980000007E00FBFFF2445BE3FFFFFFFFFFFFC4769D875812A0DFE3E373F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = 2048'h0552F8E00000AFEEFF01FD83000000000FFFBE6EC5FDBFFFFFFFFFFFF8C709F4DDD3064DAE766E068ABF3AD00040A7FCFEC0FFF2000000080FFFFE27817E7FFFFFFFFCFFE8BD69A3E377CD049C49461B3564D3C001C093FE6E41FFFEC0000000077FFC19C1697FFFFFFF3FBFE0CF214E99767285FC1B2087CBF0E380218053FF6721DBFEC604000007FFFC99F108FFFFFFFE33F8E02E838BD8102315C036931D8BA8C700200639FFE59DEEFFC60C800007FFE1F0F10EFFFFFFFE13F3C02ACE67CB20EB1921650231134FC7005F9778E3C2BFE25FF812C00007FF01DCF101FFFFFFFE11BFF20BC13DD2134795DEFB1CE42425C600FFFF1871C37FC24FB827F000;
// synopsys translate_on

// Location: M9K_X104_Y51_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = 2048'h07FF83F272DDFFFFFFFF009EFE5EC53C41EF030C8BD13CC0506EC703FFFFBC7C7176000FFB07FB0003FF0FF9BAD3FFFFFFF03F9EE41FDE07E59323027682F90FF9778E07FFFFAC3E7FFF401FFE03DE0007F41FE19DCBFFFFFFE03C7FC05FE78FEDFAA822762D0684F5AF1E03FFFFA4FF7FFFFBFFFFC03F820F801CE71DBFFFFFFFF061BFF01F804CCDCEA122615A1F261E9E3E0FFFFFBA7F6FB32FFFFFF07FC2BF013C6703A7FFFFFFE0708FF03F85773D67A093C0B53731ED3E3C1FFFFFDA1E41FF4967FFF03F41BE03F871875FFFFFFFE0031FE05BE8769FB82CDBB7DB7A798E3C7C0FFFFFDB39FCBFF00BEBFC1E437F07F035CFEFFFFFFFE0003FE0BB25D8;
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = 2048'h9FF2B6D0AFB267C71C3C3C1FFFFFCB1C060F6003D3D807E3FE07E075CE1FFFFFFF80063FC09FBC7F1532B690F5E1378E5C78BC1FFFFFCD22E78FE01FA60D0FEFFE3FC06B8CFFFFFFFFC207FFD0B73D38557A37251DD74CFEAC783C1FFFFFE5DFC7970003BC0403F7F8FF806B0BBFFFFFFFD80FFFC0A67DA919FD720A02B7196EF8F13C1FFFFFE5B32AE2000FFC00807FE1FF0028047FFFFFFFFC07CFC0BCDD686FC1916035EC51D1E0C17C1FFFFFF4879806300FF400C07FF07E01200BFFFFFFFFF03F7FF078096423B667003E35AB13C1C3FC1FFFFFF79540D77F1FE00000FFE0FF012CF6FFFFFFFFE07FFFD122AC24279F2B98455EB8050183FC3FFFFFF772;
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = 2048'hDC9F7F3FC002003FF1F80178E9FFFFFFFFE33FFFE049A4A8B343A0B7CC733605C387F03FFFFFF3DBC7047E4C0000007FE1F000C1D3FFFFFFFFF1FFFFE015B2251088E8552EF9151A61C7F03FFFFFE3F26E02F00004EC000F83C000B98BFFFFFFFFFFFFFF44B4CAC73FD4B10000564DEA6387E03FFFFFFFED3D5300009FFFE01F038001F957FFFFFFFFFFFFBF005E730535A77278B2D69620878FE01FFFFFFFA0FFE4C0003FFFC01F830001D1AFFFFFFFFFFFFFFF039E6A6E6E38E664FCF167E9A347C07FFFFFF203A078C007FFFE001E06000191DFFFFFFFFFFFFFFF034C0A5D5BD14CDCEF1E7DCDE74F807FFDFFF3838C008003FFFF9C0E0600F0B03FFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = 2048'hFFFFFFFFE8484E4A06A4D52D796AE1F6E787807FFFFFCCF3DC0800003FFFFC071E01C9BABFFFFFFFFFFFFFFFC6EA079A4589A73A02F9B4C4EF8FE07FFFFFDDE1F80141607F3FE7031E03811BBFFFFFFFFFFFFFFFCAAC26EDC6216ED534E40585CF8F807FFFFF1DE3D703E3F07FDFFF819E03C1FFBFFFFFFFFFFFFFFFCAAE36EAAD23D86B79D65A7D8B0F807FFFFFFEE70087E47C3F8FFF819C07CF9B3FFFFFFFFFFFFFFF9B5CC5812887D2E486F214798F0FC07FFFFF1E4F3D43D80F1F87FFE06C0FE9781FFFFFFFFFFFFFFF9F3CE7814F8F22998D7890558787407FFFFF1E071C7050078FE7FFF0240FE7FF3FFFFFFFFFFFFFFF8B1EF6E5AE9E4C334AB33DB9;
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N14
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~0_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a180~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a156~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~0 .lut_mask = 16'hBF8F;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = 2048'hFFF001FF01FBAB49855CA22F4FFFD06000FE00F3789F002485FA3A3FC73FFEA940670401FFFFFFFFFFF801F8187C929B68CD811FAFFF3100017E0130A9BB37BD0DFE1A032087399701CFA400FFFFFFFFFF9001DE09F7302E71F3A2DFD3FFF620007E801C7872C3D3ADFE0A6004450928E7C7D200FFFFFFFFFF80008319F074347390CABE49FFE04060BF004DC2D066BEFB3E0A40000012F0FF9F1C007FFFFFFFFE0000204C607DA1A7261D61F0DF8D00013E0031A092433755F2226010438D2E1F1E3800FFFFFFFFFE8000000CE75A77A6FE39CA24F8AC80381F8031F27574CBA4FF821B30307C782E386A807FFFFFFFFC00000009E3797E9EE97780C31A9CE0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = 2048'hB01FC00841697001B5ED0413F40CEE3E6130F200FFFFFFFFDC00030001E8C48FDA80F6130001E1C0000FE0085DA2338324A80EAFFC64FF304860F0407FFFFFFFF800000000D06AAEF389E42400C18340001FE00E5A3A1D4300A91BBFCFF4FF0319878D403FFFFFFFF00000E00661C24E6803D82829A12B80401FF00F403B92A898001DC30100BFFF1F1F60801FFFFFFFF00000800469147AC0078A2B7146FB00001FC00F2D1FB1586F0071F0688300F34FF118A01FFFFFFFF80000001443B9B0ACCF06F21FDD6B70601FF80F8BEB231BE955EAE4FFC8EF89782534C00FFFFFFFF80000001EB796A13D5D1C33738F3301801FF80787F9D350A1586F36E777908F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'hD6140A9007FFFFFFE00000001FE5EA3021F5D97FA190F301003FFC01D5F4A4D6E08F239DE03C3F3C018BFDB807FFFFFF600000001D18DAC1FA98EC70F31D0920017FFE01C9FB88AC90C119ED821EF001FD0388000FFFFFFF600000800B4E117CBDFE72BD55B2DE0401FFFF00FDF9C4FA01F55FE000877FF007FF04101BFFFFFFF00000000AC3842CFE205AB0653C7A21017FFF803CD2F1BE897D1F8300001FFF20FF823803FFFFFF6000000029C135B558B6060003560200003FFFC010DCEA748BF20209F0201FFFF000032407FFFFFF000000003B3B9FEC34C222AB4E6CBE3F003FFFE00BDEBC1799E0B49FF21EFFFFFFF201C803FFFFFF000000003112BFCA;
defparam \U1|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'h80360712B75F2F1FE017FFF8006E8A0BC3036CFFF83FFFFFFFFFF98003FFFFFF0000000037657FB1FB8823E1A9C0CF3FF07BFFF80677879FE91B0EFFF83FFFFFFFFFF9E006FFFFFF800000003AFFFFA01018C6761AC50F705C3FFFFF84B215EEA49F03FFFDFFFFFFFFFFF2C00DFFFFFF800000000DBFFA0CAD1E52F2D1F81FF00F41FFFE00F0BCEB35543FFDFFFFFFFFFFFFF100087FFFFF000020003E5FD39751DF1A96BFE30381CE00FFFF823D7A1FFF603FFEFFFFFFFFFFFFE3A0127FFFFF880000003F8FC0ACB15FEEC6F0201F7C83C07F3FC1E9E9E95F61FFFE3FFFFFFFF3FF0660067FFFFF880000006F2F1A5A6EDFE85FB4C10ED451E07F7FE098E943;
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = 2048'hCF0FC07FFFFFDEEF1F3FA4A3CFE1FFF8147FF5F09FFFFFFFFFFFFFFF8DF3F7E06DCA92E626E2DE5B470F803FFFFF9EEFBC1C1DA4EFE9F7F8487FF7FE8FFFFFFFFFFFFDFE0DF3D7A32DE330AC9AA186270F0DD01FBFFFA67FB36F1FF667FFFFE0067FE7E107FFFFFFFFFFFFFE17F58BA3EE00ED1B7AD7013F1F1FE03F07FFA67FCE9B4919B3FFFFF0007FE4CD07FFFFFFFF9FFFFC4FF42C23D66DDA812242A9003E1F807E31FF71BFC020300559FFFFF002FFEA7B87FFFFFFFFFFFFFC6D55BDCBE32B0FA0CD426B207F1FC07CF8FD382FC25E782DC9FFFFFE04FFD203C7FFFFFFEFFFFFFCDED8C40FCBFFAD5C3111C9007E1F603939F8FC93C269FFFC2DFFFFE8;
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = 2048'h02FFE0F3F7FFFFFFEFFFFFFC7CF6D49BFC56EA1C8787C0807C3F80323C687D46C1B7FFA24C7FFF703E7FA117FFFFFFFF007FFFFC7F7A940DF4F98A5D814E2EE03C3F80710405385B5EB2FFC34C3FFFE8AFFFA0E7FFFFFFFF81F9FFF85F7BFBC4BAB8972FC2B8D3482C3F807B82877C7C1EB23FC48C03FC8027FFA781FFFFFFFF01ACFFF86FF167E5939708DFD9B04948603F807FAB801E221C5D9FB02F07B88433BFA743FFFFFFFF00BFFFF01EAF48E18FB4B0C3CD80017CD01F807F95881A105C1C1FF80F80000349BFDA87FFFFFFFF00FFFDE40CA0FA25982FBBC9EF18043CC03F007F1D0F3239181EDE303F00001BF4BFD906FFFFFFFF00FF18E00FA0A662;
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = 2048'h1178671331C0185FC01F003E91130DB7581754C07F0000700E5E0E02FFFFFFFF007E9EF8082698ECFBF8AF84B8359F7E001F003E3D1E3887000F9B04DFF03BE3251EC000FFFFFFFF007F3FF8122F2D19102678B81C078E1C001F007E62F63BF7C403C04DEF81FF0714C66C04FFFFFFFF03E27FF0372E4503FE5641F3BAB38FCD003F003F127F1BF1AF00420CAF437F8C126AA800FFFFFFFF039CFFF8312ECE87BC4D00813F88FF63001F007E1C7717F9A7025C7F5F03A7E19DE11000FFFFFFFF07FF9FFE3CAE138B2E4F792C7974E9A7001F80FE907507FBA580027F7F83F82FE2112000FFFFFFFF07E33F7E6EAED5927308C778FF846E13000F80FF1F7597B9;
defparam \U1|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = 2048'h6181311FFFCFDE928D404000FFFFFFFF1FE3BFFEAAED9975CB9749CB7FB168F7043F01FC3F04AFFBE2810F1E7F0FC344C0D1E000FFFFFFFF3FE71FFF736A9FF30C846B5A7FE54ADA087F01F9307733FAC2081E3F7D9DF385E638B000FFFFFFFFFFF81BFFB3E05CE58DF222F67FE8B786107F01F8C1A151FE2E44043F3FFAE51123AB4000FFFFFFFFFFF007FE4B663BCA7CC4FF4D7FF5000C087E01F09253C9F20EC41D9FFFFDA35880567000FFFFFFFFFFF007FE6E74B5D4594EFE743FF93F49003C00F1836B45F07FC2037FC01F78A600D20000FFFFFFFFFFF003FF007B2F2691055DF73FFF97A000FE01792C236DF6FDE23C7FFD53FFB080196800FFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N0
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3109w[1]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3109w[1]~0_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|altsyncram_component|auto_generated|ram_block1a132~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a108~portadataout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3109w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3109w[1]~0 .lut_mask = 16'hFEBA;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3109w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N8
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~0_combout  & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3109w[1]~0_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~0_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3109w[1]~0_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~1 .lut_mask = 16'hECCC;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'h7673FFFF7FFFFFFFE43FFFA0103FFFFF980000003D0E5A81CC9FA9DBF10C1F8F5CE0100FF0206FB283F1FFFFFFFFFFFEF7ABFEC0103FFFFFD2FF0000763233938F4FEA37E20888A0A230000F91AB35F01711FFFFFFFFFFFD28F0840000FFFFFFFEFF0804EEF3AF5F16DFF24DEF74F7C0719000036CE71FC74D217FFFFFFFFFFE6FF7EB00008FFFFFFFFF8826CF11FF9B1A7FE23E724C43C60A990006547F65E3A251FFFFFFFFFFFD13FBF000248FFFFFFFFFD87D9216FE23A17FF77EB1CA71FC11480001422E9B36A933FFFFFFFFFFFE7FFF00000C0FFFFFFFDDF0332E3FFB730E7FE07DE080EBFE436F0001553724FF7987FFFFFFFFFFA9FFFE00005A1FFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'hFFFDF033AE7FF5CBC0FFC7EE0B8405BFA4CFC0028D9901252997FFFFFFFFFF57FFFC0000711FFFFFFFFCE05FA7FFD4FB58FFE9E6D60C6CCE0BCFE01DB08AC23F8ADFFFFFFFFFFD17FFF80000E07FFFFFFFFEC069407F255C34FFEBE6A819A3C62F0FE6D87D41E4EA1A7FFFFFFFFFE897FFFC0000583FFFFFFFFF80D516FDC7D50AFFE37DDE2271BFDA0FFFFE5A69C6343AFFFFFFFFFF65FFFFFC0000DB4FFFFFFFFF00FF4CE6FBC7E57FF549E3321D7F2037FFEEE9333C4B072FFFFFFFFF4EFFFFFA0000DEDFFFFFFFFC007AFC23EE7E307FF913E9330738899FF9D2F97A7D25F5EFFFFFFFF491FFFFF00000FEDFFFFFFFFC0165DFBBA3B04E7FF90FA93B070E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'h312FE05076B1FA8409EFFFFFFFDF1FFFFFE00000FFFFFFFFFFFC02EFB95300900F7FFBDFF5A3078F03EEE23879B6F20FCB7FFFFFFDABDFFFFFF00000EFFFFFFFFFFC06EFFEC023B017FFF39FF67209E30FFF671FFA30FCCFE8FFFFFFF5A8FFFFFFFA00000FFFFFFFFFF809EFFDF428F2067FF233B7C28E181EFFFFDBF0F178FC2BFFCAFFF8477FFFFFF800000FFFFFFFFFF00AEFFC3802B21F7FF812BF4083AD7FDFFF43F5C77CB8DCFF1E1767EFFFFFFFFE8000EFFFFFFFFFF00FF7FEF1927E027FFE54D70983CDFD3FFF2CF5467CB08FFD73A7CEDFFFFFFFFE00007FFFFFFFFFF09B77E1AAB67E3CFFFF2B98D9869D92FFFF38046E74A059F8C3AA6A3FFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'hFFFE0001FFFFFFFFFFF9DB777806AD7E33DFFFC11DFF8673A9DDC4020804BCAED7E827F279DFFFFFFFFA0000FFFFFFFFFFE1245F58137F7E101FFFF94E27C020D310203AD2DE9D4CB3E037D380BFFFFFFFFB0000FFFFFFFFFFF3CC3FBA004AE6620FFFFF4C8BC218BC0F7029F653BD5D2F731E5303FFFFFFFFFB8000FFFFFFFFFFF6B52DBE0AB6B6690FFFFF8369D01DA40F03A4BE443DD9761B0B5401FFFFFFBFFFA0000FFFFFFFFFF49E1DBF490AB641E7FFFFCE2B740BDFC73012619D9D915DE9155000FFFFFF7FFFA0003FFFFFFFFFA53522FC83E0B607F55FFFCB1C48E08FBDE479E4610B9AB96C2D40003FFFFFFFFFC000FFFFFFFFFFEF754C792354BE;
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'h2CE347FF923CCCEC7CFC1AF00FF91A941A185500001FFFFFFFFFF000FFFFFFFFFFA3D32FF3940C3EC27884FE36483BFFF6B0FE2C1E05D2807E602400001FFFFFFFFFF0003FFFFFFFFEFBE6DFCF278E3E85D8A301F60039FF8027FF833CEAD38837C0C80000FFFFFFF9CF60003FFFFFFFFF749FFFBE78BE7E2C7E215F71469005023FFFBCF9FD89184FC9300000C7FFFFFC07E0003FFFFFFFFF7D990FFD9DB07E7B9AA776AC7293C013FFFF4E77158911DF3AC000030FFFFFF00388003FFFFFFFFEBFB2DBFE79997F92DB82EF056BD3E01FFFFF3BEC020130BE71A000037FFFFFF113F8003FFFFFFFFFDFBC47FCE8EF7F0BDC468BD685F7FFFFFFFA007C035123;
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'h3DE3400001F3FFFFFF1FF0003FFFFFFFFFDDBE57FBEAFFFEDCFD594AF72CF7FFFFFFFF000079D04133D680000003FFFFFE0FF8003FFFFFFFFFADFFA5FF6E51FED07E72B397B05FFFFFFFFF80007C9FC307B50000000F3FFFFC1FFC009FFFFFFFFF3DFF14F3FC57FD604E8552FCE02FFFFFFFFFF8C07C1FCC1E260000000F7FFFFE0FFC009FFFFFFFFFACFF38E3FF669D683FADCBF8CBFFFFFFFFFFFFF8FE1A97F92800600001FFFFFE0FF800FFFFFFFFFF86FF89E3F3119CE08F1DDF131FFFFFFFFFFFFFFFFE1FC8F530008000047FFFFCC5F000FFFFFFFFFFBE7FF543F3BA9FC0C77AFDCF9FFFFFFFFFFFFFFFFF3ED0CD400000000D7BFFFF832000FFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'hFFEF3FF387FC7E988C37C6E7F18FFFFFFFFFFFFFFFFFFF21A58000000002021FFE0000007FFFFFFFFE1FDFF227F4F9C6B8BF3ED3277FFFFFFFFFFFFFFFFF7FC71200000000000306FC2200003FFFFFFFFE3FEFAC6FF3E619B8B33C1A847FFFFFFFFFE3FFFFFF3BDAAC000000000023246000000007FFFFFFFF3F7DDFFFF8C078603334CF367FFFFFFFFF1EFFFFFFF94ABE00000000000000000000000FFFFFFFFEFD6367FFF4E00021E33FE2417FFFFFFFFE617FFFFFFA427D00000000000000000000000FFFFFFFFFFD14DFFFF5B4FCF1979F03467FFFFFFFF0407FFFFFF953FE000000000000000000000037FFFFFFFF7C197FFFB9E87B0CFF9807607FFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'hFFF7602FFFFFF0DFFF00000000000000000000003FFFFFFFFEFC3FFFFFFFDF9277F3C1C6EB7FFFFFFE1FD017FFFFECFFFF80000000000000000000001FFFFFFFFF7C1AFFFFFD91C3F7F3C3863E7FFFFFE177F80BFFFFFFFFFF40000000000000000000001FFFFFFFFFFDD807F9FE60E88703C7C31FFFFFFDB8C77005FFFFEFFFFC02000000000000000000001FFFFFFFFEFDAFDEF5FE67C07E7BFFC319F0C0C256E7CA06FFFFF7FFFF00000000000000000000000FFFFFFFFFFFBA7DE1FF580EDCEBFFE396E7053E38709F1EFFFF8FFFFF00000000000000000000000FFFFFFFFF7FFB21E9FF9FFD0CEBFFE383DE5FC0703E1F3FFFFFFFFFFC0E400000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N28
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~2 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~2_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a84~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~2 .lut_mask = 16'hBF8F;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N30
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~3 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~1_combout ) # ((!\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3109w[0]~1_combout  & \U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~2_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3109w[0]~1_combout ),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~1_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~2_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~3 .lut_mask = 16'hF4F0;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N12
cycloneive_lcell_comb \data_g~9 (
// Equation(s):
// \data_g~9_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~3_combout  & (\always0~2_combout  & ((\data_g~8_combout ) # (!\U1|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\data_g~8_combout ),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result12w~3_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\data_g~9_combout ),
	.cout());
// synopsys translate_off
defparam \data_g~9 .lut_mask = 16'hD000;
defparam \data_g~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N13
dffeas \data_g[4] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_g~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|oRequest~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_g[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_g[4] .is_wysiwyg = "true";
defparam \data_g[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .mem_init3 = 2048'h340000200000F80EFFFFE0FF661FE60FFFFDFFFFFFFFFFC30238EAC4000D827048020804DDA10070E00001000000F80FFFFFF87FC40BF51EFFFFFFFFFFFFFD424262E040000ACB3048012401BA821CE1E00FF0022E70781FFFFFF01FE803E29FFFFFFFFFFFFFFA4242636000802F54B04800A4016904F993404F701F3FF8783FFFFFF07FE807E5DFFFFFFFFFFFFFF9820A712400805C20B008025403C2CBF3060003803FFFF8383FFFFFFC3FD007EAEFFFFFFFFFFFFFF98600C70402817FCDB400012A03A1A7A34C181F003FFFF8103FFFFFFF1FE026355FFFFFFFFFFFFFF80689E70402826F93840004B7077752E498707E00FFFFFC007FFFFFFE0FA0681AA7;
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .mem_init2 = 2048'hFFFFFFFFFFFFFB0489C2050604F2A7A62005038FEEC5CD31DCBE04FFFFFC007FFFFFFE1F50E0CD37FFFFFFFFFFFFFA0C8988031089D0D786A407025E5F53886779FC06FFFFFE007FFFFFFC0F07C0649FFFFFFFFFFFFFFC0949EC031192196FC7A407819CBFBF10C3E2FC07FFFFFE107FFFFFF81EBFDCB29BFFFFFFFFFFFFF80941A40131A55A4FE7A40384A8EB7EE9BF0D7007FFFFFE387FFFFFF81E3F8CD0D3FFFFFFFFFFFFF859011802302BCEB7F584032509D678033C1EF0FFFFFFFFF87FFFFFEC1D7B6760C3FFFFFFFFFFEFF818914A003053CD6771454A1B39EC70C64029A0FFFFFFFFFC7FFFFF8F3DFAEF624BFFFFFFFFFFE1F81095420C60E3895B70;
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .mem_init1 = 2048'h013E4E42F8F78E885681FFFFFFFFFDFFFFFFCE3AF1FFB3EFFFFFFFFFFFF0C09285E00E619789A760007FACB1E1951D60FE1BFFFFFFFFFFFFFFFFCC7AFDFFF3EBFFFFFFFFFFF800028D100EE1284989201078FDE306AA3A02DE1FFFFFFFFFFFFFFFFFCC05F2FFDBDFFFFFFFFFFFF898050C1002C10D09D780121BFBC7024435C0381FFFFFFFFFFFFFFFFFC585EFFFDFD7FFFFFFFFFFFCF085016010C25A49C980122773960F8B680078FFFFFCFFFFFFFFE7FFC0E7F1FFDFDFFFFFFFFFFFFE7185090011C174E9E6A0124DE7EF3E1EC00A70FFFFC0187FFFFFEFFF00E3D3FFDFAFFFFFFFFFFFFE790D5900119457C8F5C002B85BDEE6FD821407FDCC800000FFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a205 .mem_init0 = 2048'hC76C01C423FFDFAFFFFFFFFFFFFE218F790055A2C7C9F2C005734FB3DBFB105F9FF880000000070F800C0384E6FFDF5FFFFFFFFFFFFE010B7006566C61C9A1000ED19E6F7FE60F7FCF8C000000000043000001E70CFFDF5FFFFFFFFFFFFC010B702F5DD4F0CAC0C005863CDFB2C839FFFF84000000000000000001E30C7FBE3FFFFFFFFFFFF8030B023FDBD4FE0880380B0CD1BFE59367FFFF00040000000000000001E0183FBCBFFFFFFFFFFFFC030E423FA6207FD8005C16719EFFFF063FFFFF00060000000000000001E0187F993FFFFFFFFFFFFE0306023F4928FFE802382AE77CF7DE019FFFFB00040000000000000000F0307F937FFFFFFFFFFFFE0306;
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N6
cycloneive_lcell_comb \data_g~10 (
// Equation(s):
// \data_g~10_combout  = (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a229 ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a205~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a229 ),
	.cin(gnd),
	.combout(\data_g~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_g~10 .lut_mask = 16'h5410;
defparam \data_g~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000076C0007FFFFFFFFFFF980000000F00D9FFFFCBFF00000000000000000000000000000000000000003FC000FFFFFFFFFFFFD800000000000DBC00EC000000000000000000000000000000000000000000077001FFFFFFFFFFFFDC8D0000000000DF88F000000000000000000000000000000000000000000008E001FFFFFFFFFFFFFFCFC00000000003980000000000000000000000000000000000000000000003F003FFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000319C03FFFFFFFFFFFFFFFF70000000000000000000000000000000000000000000000000000000003B;
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'hFF03FFFFFFFFFFFFFFFF500000000000000000000000000000000000000000000000000000000007FC03FFFFFFFFFFFFFFFF5C000000000000000000000000000000000000000000000000000000000FF387FFFFFFFFFFFFFFFFCF0000000000000000000000000000000000000000000000000000000017F8E7FFFFFFFFFFFFFFFFE400000000000000000000000000000000000000000000000000000000127EFBFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000003FFC3FFFFFFFFFFFFFFFFE2000000000000000000000000000000000000000000000000000000000FFFDFFFFFFFFFFFFFFFFFF80000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000FFFFBFFFFFFFFFFFFFFFFB80000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFD200000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFE7600000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFE200000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h0000000000000007FFFFFFFFFFFFFFFFFFFC200000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF860000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF9000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h000000000FFFFFFFFF7FFE3C1FFF67FF87C3FFFC03C0001CFFFF060F0FFFC0000000000000000000000000000FFFFFFFFFFFFFC28FFF1FFFFFCBFFF8038007E0C01F003E04FFE0000000000000000000000000000FFFFFFFFFDFFFFA9FFF0F007EFBFFF8070001800F1900FC388BC0000000000000000000000000000FFFFFFFFFDFFFFB1FFF07001C03FFF80F0000007F311C60E76500000000000000000000000000000FFFFFFFFFEFFFFFFFFF9F003C1BFFF80E000E00FF2600073010000000000000000000000000000007FFFFFFFFFFFFFFFFFFEC407CFFFFF01C003F01FEC800F18000000000000000000000000000000003FFFFFFFFEFFFFFFFFFF830;
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h7FFDFFF038E03F0071911F1F8000000000000000000000000000000001FFFFFFFFEFFF5FFFFFFC580FFDFFF03BF0000007E733CFC0000000000000000000000000000000007FFFFFFFEFF81FFFFBFFEC03F5FFF073F03C010F804E0FC000000000000000000000000000000000FFFFFFFFEFF8DFFDE5FFF381F1FFF0F800FF8000009087C000000000000000000060000000000000BFFFFFFFFFF93F483FFFF839EDFFF0FF07FFC0000671138000000000000000000000000000000000BFFFFFFFE7FDC2911FFFFB33FFFFF0FF8F0707C03BA1D000000000000000000000000000000000012DFFFFFFF7FFE01CE1FFF87E03FFF99F1F307F804C00C000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h0000000000001C00000060E0003FFFFFFFF3FFE7C3FFFFFA3FE1FFF304637FFE03300A40000000000000000000001B00000064C0000FFFFFFFFFFFFE27FFFFF71FFFFFF703067FFC39FA514C00000000000000000000EF000001E080028FFFFFFFEAFFFFFFFFFFF31FFFFFE76319FF839FF08BBC000000000000000000006F800003FFF80087FFFFFFEDFFFFFEFFFB771FFFFFFE07E30071C08004B4000000000000000000001FE00001FFFE0117FFFFFF895FFFFD7E5BB83FFF7FFE070E3E3C00000924000000000000000000006BF00001FFFF0107FFFFFF801CFFFD76533FFFF77FFC00788F0000000100000000000000000000000CF00001FFFFCDCFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'hFF80027FEE5788FFFFD97FFE03836000000024400000000000000000000000FC0001FFFFE4DFFFFFFF0000FFFF9FC3FFFE7EFFFFFF0D8000000000000000000000000000000001BC8000FFFFE25FFFFFFF80005FFFFC3FFFF193FFFFF8640000000000000000000000000000000001B88000FFFF73CFFFFFFF000003FFFFFF87E7CFFFFF83300000000000000000000000000000000001F94000FFFFFBFFFFFFFD00000AFFFFFF9C807FF80073000000000000000000000000000000000001F3C000FFFFFFFFFFFFFF800000CFFFFFC007FC07F8F0000000000000000000000000000000000000FAC0007FFFFFFFFFFFFC0000006C001FFEFFFBE03F00000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N24
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3209w[0]~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3209w[0]~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a13~portadataout )))

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3209w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3209w[0]~1 .lut_mask = 16'hFEF2;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3209w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'h56DDAFFFEC7CC0000303FCFFFFFF62783BF866000000000000000000FFFFFFFFFFABEDA7FFFAB76474ED13FFD82C040009CFFFAFFE07A27837E0480000000000000000003FFFFFFFFEEFD82FFFFCB564315D28FE186C06007FFFFFC3FC03A27067C0900000000000000000003FFFFFFFFF7FFA3FFFFD8564B95D29203EEC0FFAFFFFFFC0F801B0E0EFC1A00000000000000000003FFFFFFFFF6FFCFFFFF80364A97D2C002FF80FFFFFFFFFF070E9B0E0DF03600000000000000000003FFFFFFFFEBDFDFFFFFC0364EBDD030C05E80FFFFFFFFFFC03FC38C1FE02C00000000000000000003FFFFFFFFFDDFF3FFFFC636462FE841000820FFFFFFFFFFF83FC38C1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'hBC05800000000000000000003FFFFFFFFFDFFF4FFFFE9365749E6D7A00030FFFFFFFFFFFFFFE3983301B000000000000000000003FFFFFFFFFBFFF48FFF8D36570BF5C39200FAFFFFFFFFFFFFFFF78060026000000000000000000009FFFFFFFFF2FFFA1FFF8D567D09F2067931FFFFFFFFFFFFFFFFFF8060048000000000000000000009FFFFFFFFFBFFFD21FFBC507D0AF34ECBB3FFFFFFFFFFFFFFFFFFD0C01B000600000000000000000FFFFFFFFFF9FFFF2BFFBA406D02FA4E8F8FFFFFFFFFFFFFFFFFFFE1F064000800000000000000000FFFFFFFFFFBFFFF91FFBD606D06FB8E0387FFFFFFFFFFFFFFFFFFF3F098000000000000000000000FFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'hFFBFFFF17FF7EE01D05F80F8127FFFFFFFFFFFFFFFFFFFFE3600000000000000000000007FFFFFFFFE3FFFD8FFE7F039DF57C0DFE0FFFFFFFFFFFFFFFFFFFFF85C00000000000000000000003FFFFFFFFEBFFFD1FFE3F9FFC097C01883FFFFFFFFFFFFFFFFFFFFE330000000000000000000000007FFFFFFFF7EFE2BFFE0FFFFFFF7C80031FFFFFFFFFFE1FFFFFFFF8CC000000000000000000000000FFFFFFFFEFEBC6FFFF8FFFFFFE7C01C78FFFFFFFFFF80FFFFFFFC738000000000000000000000000FFFFFFFFE7EBB3FFFF9B803FF93E0FC7EFFFFFFFFFF803FFFFFF19C00000000000000000000000037FFFFFFFEFFBEFFFFFDF0070FFBE7F87EFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'hFFF8801FFFFFFCE00000000000000000000000003FFFFFFFFFFFB8FFFFFDE06E07F7FFF8FFFFFFFFFFF0200FFFFFE1000000000000000000000000001FFFFFFFFEFF8FFFFFFEEFFF07F7FFF83EFFFFFFFE000007FFFFE6000000000000000000000000001FFFFFFFFE7FAEFFFFFF7FFF8707FFFC1EFFFFFFC0C08003FFFFE8000000000000000000000000001FFFFFFFFEFFFCC1FBFF783FFE07FFFC18FFFFFD87E00A01FFFFB8000000000000000000000000000FFFFFFFFF7FF201CFFF6001DC07FFFC11F8FAC03FF01F003FFFB0000000000000000000000000000FFFFFFFFFFFFDC237FFE0030CFFFFFC01E000007FFE1F001FFFE0000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'hBE0FFFFFFFFFFFFFF0FFFEC0103FFFFF9800000077FFC5DED6FFC3E5CF07E05053E000000F87AF3D7F8FFFFFFFFFFFFF6C57FD80103FFFFFD2FF0000E39C47AC921FFF9FEA07085F99F000000FE627FFE2AFFFFFFFFFFFFFC3095F0000FFFFFFFEFF0805C5163FFA07BFE330F2037F3FAC70000063DE0E3F689FFFFFFFFFFFFC2C001000008FFFFFFFFF8805C8D0BFB60F7FFB7FFC83BE3812790000B3EE54E8C2CFFFFFFFFFFFF8B4000000248FFFFFFFFFD85B9883FF6E9CFFF8FF7E85BA00DF38000151F751D8C08FFFFFFFFFFFFB800000000C0FFFFFFFDDF0123B07FCFE01FFF00618078A012D1F0003CCFBE91840BFFFFFFFFFFFB5000000005A1FFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'hFFFDF014D53FFB8E3FFFF7F7DC03F4404E3FC006047DC5F250BFFFFFFFFFFFD400000000711FFFFFFFFCE0770DFFEF4E5FFFF1E93003F331FE3FE01A767CC410F1BFFFFFFFFFFD9800000000E07FFFFFFFFEC068CBFFD3EA41FFF399F827BC3BD4FFE6D23B3DE704E1BFFFFFFFFFFFE800000000583FFFFFFFFF801AA3FE0FE84DFFFB422E1E7E4029FFFFF4391DC7EEC1BFFFFFFFFF6A2000000000DB4FFFFFFFFF00B2FFF7DF74E8FFF83E0F0E1FE0A7FFFFF4188D07DDF97FFFFFFFFF8F0000000000DEDFFFFFFFFC0077DFE77E183AFFFDFC4F0F07D187FFFFE408C40699FB7FFFFFFFFB8E0000000000FEDFFFFFFFFC01FFDC19DFEA44FFFDF03F0707F0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'h0FFFFFE40F8605B80F7FFFFFFFE2600000000000FFFFFFFFFFFC03FFDECF9F2A05FFFDE00F9F07F0FFFEFFCC068305B00DFFFFFFFEA8E00000000000EFFFFFFFFFFC06FFDE3F9D2A0D7FFDA0070F099CFFFF7FE8068307B00EFFFFFFF8960000000000000FFFFFFFFFF80BFFFF43542812FFFD2CCFBF8E87FFFFFFEC0C438783CEFFFFFFF1D00000000000000FFFFFFFFFF003FFFE9FFE280AFFFEBDDF3F83A3FFDFFF740C4187871DFFD1FF9C10000000000000EFFFFFFFFFF015FFFFD62AA416FFFF87373F8383FF3FFF370CC1878F0DFF305858000000000000007FFFFFFFFFF0A97FEF85CEA4143FFFAC083F86C39EFFFF23FCED879F9BFD805378000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000001FFFFFFFFFFF997FFEB7954A4183FFFE7641F864E39DDC413F8FDC79F13F000048000000000000000FFFFFFFFFFE16FBFF6FF8EA427FFFFFE75D7C03F8B102033F007E73F37C0001A0000000000000000FFFFFFFFFFF37BDC85F9B7BC31FFFFFF85FBC21FBC0E7031F016C73E27F000640000000000000000FFFFFFFFFFF6DD8E4FF543EC3F0FFFFFEAF9C01F840100388002C73E6FF8039800000000000000000FFFFFFFFFF7B6FECFFACBEC18DFFFFFEAF9E40BC038001C1E63677E4F18166000000000000000003FFFFFFFFFA3E221FFE4ABEC5ECE3FFFFD7CC0008042187E1FFF737C9D9C31800000000000000000FFFFFFFFFFE3EC9FFFCD7FE4;
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N22
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~2 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~2_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a85~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~2 .lut_mask = 16'hEF2F;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = 2048'h823E2BC0FFCC0518551DB95FFC1BC7FFF90004000000000000000030607F82FFFFFFFFFFFFFE0346023A5B80700C0602A22EF7BEF837E07FF00000000000000000000060C0FF86FFFFFFFFFFFFE00356083543205D2C0A0F9057EF7DE127E3FFE0000000000000000000006081FF8DFFFFFFFFFFFFE7224E8DA841405DA40A8321AEDFFBC24FF3FFE0000000000000000010003981FF89FFFFFFFFFFFFF402CE8D90A108400C0F82521907E78C9C703E50000000000000000000001F03FFFBFFFFFFFFFFFF7B028C2DE1A688482C0E04ACF26FEF39FC101A00000000000000000000001C03FFF3FFFFFFFFFFFF91C68C7DE7A2E1600C120D79DEBFF0E6F01001;
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = 2048'h00000000000000000000000867FDE7FFFFFFFFFFFF8E060C51CF29A1683C161B738C7FCF89F81800000000000000000000800600CFF8CFFFFFFFFFFFFF9A060C508C2941603C1FFCE6393DFE5BF9B0000000000000000000089A4701CFF89FFFFFFFFFFFFF88061C0116E871603C0879CCFBBFF017C1B00000000004000000003DFC078FDFE09FFFFFFFFFFFFF8A061821B9C8D080380533BFF2FE46A801B00000000073080008007FFC0FFFDF003FFFFFFFFFFFFF858E1823569C3A803836E75FECFFE36003B000004000EF58000000BFFDFFFF8C017FFFFFFFFFFFFF060E18226C9E6AC0282D43E3D9FB05400FB000000000F778F00000FFFFFFFF08005FFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = 2048'hFFFFFFFFFE1F9E1840789F5AC0247ACF8BB7DF13000FB000000000FF3FFE000EFFFFE7FF02005FFFFFFFFFF7FC331E1145C89F23802240FF116F1C6A00073000100410EF3FFFC403FFFFFFFF02005FFFFFFFFFFFFC103605C4D89F91002911626F7F1128000F18000003E56F7FFFD00FFFFFFFFE00007FFFFFFFFFFFF81726024ED89F9100207385DABC1D90180F3E00000382677FFFF007FFFFFFFC80003FFFFFFFFFFFFC1A360408D49DCB0030BF0B75E8FF007FEF3300001382E77FFFE41FFFFFFFF88C00BFFFFFFFFFFFFCF82618DC519CE980397C17EBD1FE81FFFF30B0073F067FFFFFF81FFFFFFF380400BFFFFFFFFFFFFCC82639CE519E6400127B2F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = 2048'h73A6FE1FFFFF301000FE027CFFFFFFFFFFFFFE7004013FFFFFFFFFFFF8486636DE1396608024F6BE274FC52FFFFF3800013F000DFFFFFFF7FFFFFE3800837FFFFFFFFCFFE872066A6247DD264049657EEE83303FFFFF1C0011BE00013FFFFFFFFFFFFC1E00927FFFFFFF3FBFE03046DA008670850093C67DDC60607FFFFF9C0018DE040139FFFFFFFFFFFC1E00F2FFFFFFFE33F8E01044AFC080300481270EE9B0B7C0FFFFFFDE001862000039FFFFFFFFFFE03F00F4FFFFFFFE13F3C0140147C2A0F800934E39D36167C0FFFFFF9F003C40000007FFFFFFFFFF001F00F5FFFFFFFE11BFF234025BC2805008529D6B24C017C1FFFFFFDF803C00000047FFFFFF;
// synopsys translate_on

// Location: M9K_X104_Y50_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = 2048'hFFFF800381E9FFFFFFFF009EFE2000DE421010187738D34198AEC0FFFFFFDF800E00000004FFFFFFFFFF0001C1EBFFFFFFF03F9EE46005C1FE0030140F71268491DF81FFFFFFCFC00000000001FFFFFFFFF40001E3E3FFFFFFE03C7FC0200AC116793C140CCA4D91C7BF01FFFFFFC70000000000003FFFFFFF800307E3D7FFFFFFF061BFF0603389764D37141C9489231E3E01FFFFFFC380004CD000000FFFFFFF000387FFF7FFFFFFE0708FF060060E266433B419281B297C7E03FFFFFFE3E04000B698000FFFFFFE0007827FAFFFFFFFE0031FE0203FCA86F031BC04413661F8FC03FFFFFFE3C3FC000FF41403FFFFFF000FC63F4FFFFFFFE0003FE0405B80;
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = 2048'hA6F2A0BF00827FC7F1FC03FFFFFFF3EFFE001FFC2C27FFFFFE001F863F5FFFFFFF80063FC0600AC19C03A07F0985AF9FC7F803FFFFFFF1DD1F801FE059F2FFFFFE003F8C7EBFFFFFFFC207FFD04823464C03A0FE010E7FFD8FF803FFFFFFF9A03F80FFFC43FBFFFFF8007F8CFD3FFFFFFFD80FFFC05823065879E17C320F7F723FF003FFFFFFF980DFE1FFF003FF7FFFE000FFCFF97FFFFFFFFC07CFC040F3C7203AA6BC4E1EBF886FC003FFFFFFF8407C01FFF00BFF3FFFF001FEC7F2FFFFFFFFF03F7FF0C003C30C3145783BD97430DFC003FFFFFFF990C0D0FFE01FFFFFFFE000FE0F04FFFFFFFFE07FFFD0C6828314CF89E04BBD64413F8003FFFFFFFA91;
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = 2048'hDED8FFC03FFFFFFFF007FE7F0DFFFFFFFFE33FFFE0858A87403CCBC4663AC904BF800FFFFFFFFE18C003FFB3FFFFFFFFE00FFF7E1BFFFFFFFFF1FFFFE00AA803E87D5782376ACC191FC00FFFFFFFFC302001FFFFFFFFFFFF803FFF3E13FFFFFFFFFFFFFF448350A9E4B8CE0C50D591E01F801FFFFFFFF061D178FFFFFFFFFFFF007FFE3E67FFFFFFFFFFFFBF0011C13BF0878C0034F126087F801FFFFFFFD09F6863FFFFFFFFFFFF80FFFE1ECFFFFFFFFFFFFFFF00419011D2E8D8057DBA20285F403FFFFFFFEC7FCB87FFFFFFFFFFFE01FFFE1E9FFFFFFFFFFFFFFF02F3F0C33117B219E970417C1F407FFFFFFFED7FFBFFFFFFFFFFFFFE01FFFF3EBFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = 2048'hFFFFFFFFEDF7F8DDF53B222B63F4010E1F807FFFFFFFF00FFBFFFFFFFFFFFFFF01FFFE3C3FFFFFFFFFFFFFFFC3F5C88B8CB6401616E0310C1F801FFFFFFFA01FFBFFFE9FFF3FFFFF01FFFE1D3FFFFFFFFFFFFFFFCF77A9998EBE808D25C7DA0C3F807FFFFFFFA01FD4FFFC0FFFDFFFFF81FFFEFD3FFFFFFFFFFFFFFFCF77A99CC47C205B4B97B0047F007FFFFFFF811F007FF803FF8FFFFF83FFF0FD3FFFFFFFFFFFFFFF9F01E9F6413862A4D363E0047F003FFFFFFFA1BF013FE000FF87FFFFE3FFF07D1FFFFFFFFFFFFFFF9BE1C9F66190C159E643680C7F80BFFFFFFFA1FF000F80007FE7FFFFE3FFFBFA3FFFFFFFFFFFFFFF8FA1D99620418AB36CC4D188;
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N20
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~0_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a181~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a157~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~0 .lut_mask = 16'hF7D5;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = 2048'h3F003FFFFFFFA1FF000007603FE1FFFFF3FFF9FA9FFFFFFFFFFFFFFF8B8CD997824117E6FA8D8038BF007FFFFFFFE1FF8300166C1FE9FFFFBBFFF9F48FFFFFFFFFFFFDFE038EF8D7E1203AECC03F39E0FF022FFFFFFFB9FF8067300A1FFFFFFFFDFFF9F507FFFFFFFFFFFFFE0F8CB4D7F0C0F998F0EA6300FF001FFFFFFFB9FFCD3CA6E58FFFFFFFFDFFF8E907FFFFFFFF9FFFFC5ECD92D7EA6DB3A293FCDAFFFE007FFFCFFFBE7FC1BE4FFAC7FFFFFFFFFFF45387FFFFFFFFFFFFFC5FED033FCC236D604DBBEAFFFF003FFF07FEBFFFC19687DF47FFFFFFFBFFE053C7FFFFFFEFFFFFFCFFE84B3BE1E77A9631C7C2FFFE009FFEC7FE7F7FC181002F63FFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = 2048'hFCFFC0A3F7FFFFFFEFFFFFFC7FC25AFBE6564400871E047FFC007FFDC3FD7FB9C249002F43FFFFFFC1FFC1A7FFFFFFFF007FFFFC7F465ABFC8C890800179CD1FFC007FFFE3F83F84C144003EC3FFFFFF00FFC147FFFFFFFF81F9FFF87F473E7FC299C0100357E43FEC007FFFE17A7FB3C143802E83FFFFFEE03FC6C1FFFFFFFF01ACFFF85F4FAA5BC79134F000BFF23FE0007FFFC87A1C01C3A1407400FFFFF9107FC583FFFFFFFF00BFFFF01F512D5909B2C0FC302FF93FD0007FFFCC721C11C3E06048007FFFFA581FEF07FFFFFFFF00FFFDE417595D5F962264B01DB7F87FC000FFFFA4F43C3087E0317000FFFFE2EC3FEA06FFFFFFFF00FF18E00359551C;
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = 2048'h198452E0FDB7FE3FC000FFFF28E41EC0C7E01BC000FFFF81E60FE402FFFFFFFF007E9EF802DF2B90FB0209432DEA7E5E0000FFFFDCE43D08C7F01B00200FC402E3071400FFFFFFFF007F3FF806DFAE8146498606BEFC7F8C0000FFFF9E04380443FC0040007E0006F3C34804FFFFFFFF03E27FF02AD8EC834745040C7FEC7FE40000FFFFCE04140460FF800040BC000EF1EFB000FFFFFFFF039CFFF82ADBC60499D1BD7F7B73FF780000FFFFDC04100060FD9C0080FC0005FC20A000FFFFFFFF07FF9FFE23D84708298ACBD9FFD3E9A000007FFFE0061802627FDE00807C000BFE334000FFFFFFFF07E33F7E67D803165131E303FFD26E0000007FFFE0060802;
defparam \U1|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = 2048'h227EDF000030009F73510000FFFFFFFF1FE3BFFEA79A03718D18A73B7FC448000400FFFFC0072002207EEF0000F000493FD04000FFFFFFFF3FE71FFF779F48F3896A5C90FFFB40240800FFFEC0762C0320FFEE00026000011F984000FFFFFFFFFFF81BFFB79700E5842CDD21FFFF48781000FFFF0FE24E01E0BBF40000041A11DF9B6000FFFFFFFFFFF007FE479087CA0B5C80D27FFEEFF00801FFFF21DADE05E03BF00000027C5AFF362000FFFFFFFFFFF007FE67900F949038615F7FFEC7F10003FFFE2EFA720BF03DFC803FFF873F7FB21000FFFFFFFFFFF003FF07941F2C017A429F3FFE67C00001FFFE12E277C3F21DFF80031C00233FBF0000FFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = 2048'hFFF001FF06148758A4D19C5FFFFF3F800001FFFC565E003F8205FFC038C003487FD88801FFFFFFFFFFF801F816100EA1238FBCBF2FFFFE000001FFFF0F7A303E8A01FFFCDF78C1673FC06000FFFFFFFFFF9001DE079714624437597F87FFF80000017FFFAF3300120A01FFFFFBBAF1F03FC03000FFFFFFFFFF80008317910CC403CFB17F86FFF0000000FFFE15B380034801FFFFFFFFFCFF3F80F8007FFFFFFFFE00002046101C890B1FE3E1F23FED000001FFFE37B3830BC009FFFFEFFFF13FDF01FB00FFFFFFFFFE800000061119160217C5C85C10938038007FFE23D58433E0007FFFFFFF807FCE07E8007FFFFFFFFC00000003167B2CF85F8B8F031583E0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = 2048'hB0003FFF96D98061E012FFFFF7FF103FC10FF180FFFFFFFFDC0003000B14C259407F0A1C002D9FC000001FFF9670C003E156FFFFF9FF0030701FF1007FFFFFFFF80000000B1827B2087E1C3800DF9F4000001FFF8FE8E043E156FBFFCCFB0000017F8C803FFFFFFFF00000E00B100C6761FC3830299F178040000FFF97E8E280F1FFF9E30087400020FF00801FFFFFFFF00000800906802D07F860377F3E070000003FFFC6F4C10061FFF1F00063FF0CFFF0E0E01FFFFFFFF8000000091C105A9330D17BE23D4700600007FFE410400067FBE8E00030FFF7802338E00FFFFFFFF80000000967BD1EC0E2977D887F0F01800007FFEC0C65470FFE6C201888100F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'hF80C0DD007FFFFFFE0000000092718E7C38F1DFC30700F01000003FFEE0A38C90FBF20021FC3C0C0027807D007FFFFFF600000000B1E6C1E077C8FFF10C00700000001FFFA0150936FF100027DE1FFFE010070400FFFFFFF600000801E4CB9C89FFD8EBE9382C604000000FFF2051807FFF1001FFFF8FFFFF800F8601BFFFFFFF00000001E914F947F1F9573830006010000007FF30998057F79007FFFFFFFFFFF007C7003FFFFFF600000001D2BFBE3B3E9FF4040C806000000003FF93D800B7DF005FFFFFFFFFFFFFFFC7807FFFFFF000000001E85FFFF487A1F3000A0A63F0000001FFFE590086FE003FFFDFFFFFFFFFFFE6003FFFFFF0000000014FBFFE5;
defparam \U1|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'hB65BFBA00DC81F1FE0000007FC8592107F0093FFFFFFFFFFFFFFFE4003FFFFFF0000000016E7FFAFF25FDF7FB8EB3F3FF0000007FC8D97A05500F3FFFFFFFFFFFFFFFEC006FFFFFF800000001D0FFF5DA7BF004B9BFBFF7FFC0000007FC987915C80FFFFFFFFFFFFFFFFFDE00DFFFFFF8000000033EFFC9B46BF9C0DD1FFFFFFFF000001FE8BEF90DD0BFFFFFFFFFFFFFFFFFFE0087FFFFF00002000050FFEBC99BFA50F3FE7FFFE3E0000007FCB2D209F1FFFFFFFFFFFFFFFFFFFC0127FFFFF8800000004AFDBFB193FD1DD3FEFFF837FC000003FDDAFB6BF1FFFFFFFFFFFFFE9FFFF40067FFFFF880000001E5E86F777BFD7FB9BCEFF19CFE000001F77AF7C;
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N10
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3209w[1]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3209w[1]~0_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|altsyncram_component|auto_generated|ram_block1a133~portadataout )) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a109~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3209w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3209w[1]~0 .lut_mask = 16'hFBF8;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3209w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N2
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~0_combout  & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3209w[1]~0_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~0_combout ),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3209w[1]~0_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~1 .lut_mask = 16'hF8F0;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N4
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~3 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~1_combout ) # ((!\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3209w[0]~1_combout  & \U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~2_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3209w[0]~1_combout ),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~2_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~1_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~3 .lut_mask = 16'hFF40;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N26
cycloneive_lcell_comb \data_g~11 (
// Equation(s):
// \data_g~11_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~3_combout  & (\always0~2_combout  & ((\data_g~10_combout ) # (!\U1|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\data_g~10_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result13w~3_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\data_g~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_g~11 .lut_mask = 16'hB000;
defparam \data_g~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N27
dffeas \data_g[5] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_g~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|oRequest~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_g[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_g[5] .is_wysiwyg = "true";
defparam \data_g[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1803w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 14;
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 4095;
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A55555A55AA90000000000000000000000000000000550005A401940151696A55556956955AA569564001A800001645555956959555559A56A95AAAAAAAAAAAA90000005555555555555555500005AAA5565556A5AA9000000000000000000000000000000150;
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = 2048'h0115A406900550696A55546956555A9569559001A804001A4555556A56515556695AA56AAAAAAAAAAA940000001555555555555555500006AA95565555AAAA90000000000000000000000000000005400515A406900551696A1555695A556A5569556441A814001A455556AA59555955A5AA556AAAAAAAAAAA400400001555555555555555500006A695555555AAA640000000000000000000000000000015000455901A40055169A915556959556AA45A555955A450001A85556AA555555A5656AA56AAAAAAAAAAA5155400001555555555555555500006A5555555556AA540000000000000000000000000000055001455901A4005516AA95555696955AA95;
defparam \U1|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = 2048'h5A555A51A450001A9555AA956A5555695AA96AAAAAAAAAAA55555500001555555555555555500006A505555555695540000000000000000000000000000194141456901A4016515AA45555A96556AA955A5555A5A4400006955AA95569555565AAA5AAAAAAAAAAA555555540001555555555555555500006A555A9555555554000000000000000000000000000019414114690594016555AA55555A5A6569A555A55556AA5454006956AA556955556569A96AAAAAAAAAA5555555554001555555555555555500001A955A9555555550000000000000000000000000000019050514690690116455A955555A5AA5A5A555A55556AA555400696AA656A5555556A;
// synopsys translate_on

// Location: M9K_X15_Y37_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 14;
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .mem_init3 = 2048'h1C00003FFFFF07FFFFFFFF00FE1FE7F0000000000000017CFE4916BC7FFC68CFCFFE3FFAC1A1FFF0300001FFFFFF07FFFFFFFF803C0BF1E0000000000000037DBE131CBC7FF9198FCFFF3FFF8383FFE0600FFFFFFFFF87FFFFFFFFE01803E0E0000000000000067DBE129CFCFFE0718FCFFF8FFF0F07FF80404F8FFFFFFF87FFFFFFFF801807E46000000000000004FDF612DCFCFFC0638FCFFFC7FE1E0FFF0000027FFFFFFFC7FFFFFFFFC03007E23000000000000004F9FCA4FCFEFF06478FC7FDE3F8383FFF001804FFFFFFFFEFFFFFFFFFE02006311000000000000004F974A4FCFEFE0A07AFC7FCF1F07073FC007009FFFFFFFFFFFFFFFFFFF060081888;
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .mem_init2 = 2048'h00000000000007FB7485FDFA7C360F8FE7FC78E1E0C7FC01C011FFFFFFFFFFFFFFFFFFE0C000CC0800000000000007F374CFF9FEF8761FAFE7FC7E43C31FF8070023FFFFFFFFFFFFFFFFFFF08000640800000000000003F6F4CBF9FFF0F73FAFE7FCFF87863FF0000043FFFFFFFFFFFFFFFFFFE1801C320C00000000000007F6FC8BF9FFE1F51F8FE7F8FF8E087F2000008FFFFFFFFFFFFFFFFFFFE1000C100400000000000007E6FC17F9FFE3E59F9FE7F8FF0C107FC000010FFFFFFFFFFFFFFFFFEFE30467000400000000001007E7EC15F9FFC7E7CF1FE7F8FF38607FC000025FFFFFFFFFFFFFFFFF8FC304EF000C00000000001E07EFEC1DF9FFCFE3CF1F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .mem_init1 = 2048'hE3F8CE70C0F78000017FFFFFFFFFFFFFFFFFCFC60DFF800800000000000F3FEDFC3FFBFF9FE3E71FE3F98CF18187000011FFFFFFFFFFFFFFFFFFCF8601FFC00C000000000007FFFDF42FFBFF38A3E35FF3F81DE3064E000021FFFFFFFFFFFFFFFFFFCFFC03FFC018000000000007FFFBF42FF3FF01E3F35FF3F83BC7019C01C047FFFFFFFFFFFFFFFFFFC7FC0FFFC018000000000003FFFBFC5FF3FE03E3F95FF3E0739F003B000087FFFFFCFFFFFFFFE7FFC0FC1FFFC010000000000001FFFBF47FF3FC07E3FC7FF3C1E3FF007E00038FFFFFC0187FFFFFEFFF00F81FFFC030000000000001FFF3A47FF3FC1FE3FC3FF381C3FE00FC0207FFFDCC800000FFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a206 .mem_init0 = 2048'hC76C01FC3FFFC030000000000001FFF3847FB7B99FE3FE3FF7030FF005F8101FFFF880000000070F800C03FCFEFFC060000000000001FFF78C79B6391FE3FF3FFE101FE003E0007FFF8C000000000043000001FFFCFFC060000000000003FFF78C50BC339FE3FF9FFC303FC046C001FFFF84000000000000000001FFFC7F8040000000000007FFF7FE4038779FE3FF97F860FF800D8367FFFF00040000000000000001FFF83F80C0000000000003FFF7BE4060E71FE3FFCBF0C1FE001F063FFFFF00060000000000000001FFF87F81C0000000000001FFFFFE40C0EF9FE3FFE7E387FC081E001FFFFB00040000000000000000FFF07F8380000000000001FFFF;
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N30
cycloneive_lcell_comb \data_g~12 (
// Equation(s):
// \data_g~12_combout  = (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a230~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a206~portadataout )))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.cin(gnd),
	.combout(\data_g~12_combout ),
	.cout());
// synopsys translate_off
defparam \data_g~12 .lut_mask = 16'h5140;
defparam \data_g~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 14;
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = 2048'h00FFFFFFFFFFBFFF000007E0001E00000FFFFE03600000000000000077B9CEF7EE7FEE1962701FF800FFFFFFFFFFBFFF8000181C0016000007FFFE077000000000000201FBB9CFF7EC3FC913C1C03FE000FFFFFFFFFFFFFF806720060000000003FFFE06F800000000000001F7BB8FF7FD3F1A66F7007F0000FFFFFFFFFFFFFFCC3FC0038000000003FFFF0EF800000000600003AF7B8FF7FDD2745D8C00E60001FFFFFFFFFFBFFFC0398001C000000001FFFF9C7800000000000003BFFB8EFFFF5CE09C3203F60000FFFFFFFFFF3FFFC0190000C000000001FFFF9C38000000100000033DFECEFFDB18E129CE07CE0001FFFFFFFFFF7FFFC00E0010E0000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = 2048'h01FFFF3C0800000010000003BDF4DE3FFFB9D37F781E060003FFFFFFFFFE7FFFC00E0030C000000000FFFE3800000000FF800003BD74DE3BFF37A67FFE780F0003FFFFFFFFFE3FFFC0070031C0000000007FFE78000000007E060007BD75FE7BFD67ACFFFC70070013FFFFFFFFFC7FCFC003001280000000E07FF8FE00000000FE530007BD75EE7BB86F493FFEB003001FFFFFFFF7FC1FFFC001800C00000001F03FF9FC00000000FF40000FED756C7B724E1B3FFE2001002FFFFFFFE3FC1FEFC000403800000003B83FF3F800000000FF00021BFD757C7D61DE927FFE3000003FFFFFFFC3F83FCF800020F0000000031C1FF3F900000000FF00E71FF775347F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = 2048'hE1FDA47FCE3000003FFFFFFFC7F81F0FC0001FC0000000011E1FF7FD00000000FF816107F67378FF0DF964FFDE380041FFFFFFFFE3F83E07C0001B00000000031F0FE7FF00000000FF80C007FE737CFEB3FA49FF7F1C0003FFFFFFFFE1F83C03C0000040000000070FC78FFB00000000FC1D800FDE743CFD3972DBFFFF0C0003FFFFFFFFE1F81803E00000000000000F0FEB3FFF00000000FC630007DE743EFBE476D3FFFF800087FFFFFFFFE3F81803E0001C000000000603E33FFF00000000F8006001DA77BFF4D865B7F2FF88165FFFFFFFFFFFF81001E0001E000000000C01F07FFF00000000F81CC0819677BFEFB06F3EF4FFED91FFFFFFFFFFFFF81001;
defparam \U1|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = 2048'hE0001F000000009C00B07FFF00000000E01C40015E77BF8E4ACF7EE7FFFE37FFFBFFFFFFFFF83001E0000F000000004E00307FFF00000000C018E0008E77FF0C86DFFFEAFFFE7FFFF7FFFFFFFF883001E0000E000000000600787FFF000000000007E4004E7FF31B9A9FFFDFFFFFDFFFEFFFFFFFF01C5003E000040000000012007B7FFF00000000000FF801BE7F7036353F9FB77FFFBFFFF7FFFFFFC024D003E00000000000005B00F63FFF00000000000FF8019E7F746C6DFD5FAF7FFFCFFEFFFFFFFFCE047807F00000000000003F80721FFF00000000000FFC00FE7F70DDFDFA3F7F7FFFFFFFFFFFFFFFDE1C783FF000000000E0003FC07F0FFF00000000;
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = 2048'h000FFE00FE7FE0BB7AE47FDFDFFFFFFFFFFFFFFF9E20003F80000000000003F7803F8FFE000000000007FE07EE7FE976DBCC7FFF3FFFFFFFFFFFFFFFCF04303F88000000000001F8C03FE7FF00000000006FFE21FFF8EBEDBDB0FFFF8FFFFFFFFFFFFFFFCF0C001388000000000001FFC03FF3FF00000000007FFF7CEFFEF3DBF7C1FF7FFDFFFFFFFFFFFFFFE78C0003C8000000000000FFC07FF9FF8000000001FFFFDFBE7EE3B6FF03FEE1F1FFF2FFFFFFFFFFC78C0303C00000000000013FE0FFF9FF00000000017FFFFFFE7FE769EE0FFFC87C07007FC7FFFFFFC3CA0403E00000000000007FF1FFE8FF8000000003FFFFFFFB7D87D3583FFF8FFCEC801F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = 2048'h4FFFFFFFE7C60001E00000000800003FFEFFF0FF0000000023FFFCFFFB7B3FA681FFFA1FFFDD803FFFFFFFFFE7EF0003E0000000060000307FFFF07F8000000007FFFFFFFB77FD4D87FFF43FFF3F80BFFFFFFFFFEFE70043E0000400330000001EFF8C7FC00000000FFFFF1FFB7FFB999FFFE83FD67F007FBFFFFFFFE7E70280F000061CFFF800003FFF003FE00000000FFFFF7FF97FF793FFFFC03880FE00FFFFFFFFFFF7F3010060000E0FFFFC00007FF0007FE000000007FFFFFFF97FFF277FFF807C01FD40FF9FFFFFFFF7F780006000171FFFFF00000020C05FF000000007FFFFFFF9386A67FFFF08BE07FF00FE7FFFFFFFF7FB8140000193DFFFFFEFF0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'h0003F07FF80000001FFFFFFFF938D64FFFFE163FCFF000FEFFFFFFFFF7F9C0C00040DFFFFFFFFFFFFC07F87FF80000009FFFFFFFF9E5F4CFFFFF0B7FEFC000FFFFFFFFFFF3F8E080000EFFFFFFFFFFFFFEFFFFFFF00000009FFFFF7FF9B3EC9F7FFE713FEF82C1FBFFFFFFFFFBFCE000000EFFFFFFFFFFFFFFFFFFFFE40000000FFFFFFFF95E79FBFFFFEFB3FF0001FEFFFFFFFFFBF860000086FFFFFFFFFFFFFFFFFFEFFC0000009FFFFFFFF8BBDFFFFE9FFF807FC001FFFFFFFFFFFDFC7000000FFFFFFFFFFFFFFFFFFFEFF8000000FFFFFFFFFBFCFFFFB63DFFC07F60A1C0FFFFFFFFFDFC6000001FFFFFFFFFFFFFFFFFFFEFFC000000FFFFFFFFF1F5FFDF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'h6C3C07C0FE3800E01FFFFFFFFEFC620000FFFFFFFFFFFFFFFFFFFFDFFC000000FFFFFFFFF3DFFFDE4C3FE7817A1800C00FFFFFFFFEFC678002FFFFFFFFFFFFFFFFFFFFDFF90000007FFFFFFFFF77FFBED87FFFBD5BF8008003FFFFFFFEF86780037FFFFFFFFFFFFFFFFFFFBFF20000007FFFFFFFFEAFFF7DB07FE3FF51F8000000FFFFFFFFF84F8002FFFFFFFFFFFFFFFFFFFFBFF7800000FFFFDFFFFF2FFE7B767FC3FD3FE0000001FFFFFFFF78CF0000FFFFFFFFFFFFFFFFFFFFFFED80000077FFFFFFF65FD876F6FFE03FBFE00000003FFFFFFF7A4F8000FFFFFFFFFFFFFFF7FFFFBFF980000077FFFFFFEBAFF1ED907FE007DFC0001FC01FFFFFFFB04F00;
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N14
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3309w[1]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3309w[1]~0_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|altsyncram_component|auto_generated|ram_block1a134~portadataout )) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a110~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3309w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3309w[1]~0 .lut_mask = 16'hFFB8;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3309w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 14;
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = 2048'h7E410CCF9FE7FDF3C71FB8207C0007FFF9000400000000000000003FE07F8300000000000001FFBFFE46149F1FE7FCF38E3EF040F800007FF0000000000000000000007FC0FF870000000000001FFFAFF64C6C3F1FE7F8FF9877E081E00003FFE0000000000000000000007F81FF8E0000000000001FFFBF73D8AC7F1FE7F87F31EFC003C00003FFE0000000000000000000003F81FF8E0000000000000CFF3F73F16C771FE7F97E739F00078003803E50000000000000000000001F03FFFC00000000000087FF7FF3E26A771FE7F9FCEFFE000F0003E01A00000000000000000000001C03FFFC0000000000006FFF7FE3E06E5F3FE7F3FDFFE60010000FE001;
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = 2048'h00000000000000000000000807FDF80000000000007FFFFFEFC0EF1F3FE7F3FAFFFC00000407E0000000000000000000000000000FF8F00000000000007BFFFFEF93EF3F3FE7F2FFFFF800004007C0000000000000000000000000000FF8E000000000000079FFFFFF2F2F2F3FE7E27FFFF80000203FC0000000000000000000000000001FE0E00000000000007BFFFFDFBE0F8E3FE7E47FDFF0000047FFC0000000000000000000000000001F00400000000000007FFFFFDF194B963FE7F0FFBFE000009FFFC0000000000000000000000000000C0040000000000000FFFFFFDE3349C67FE7E1F863C000023FFFC00000000000000000000000000008006000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = 2048'h0000000001FFFFFFBC2748CE7FE7C3F80380000CFFFFC000000000000000000000000000000060000000000803F3FFFFBD2748E67FE507FF0B000011FFFFC000000000000000000000000000000060000000000003F3FFFBFF2748707FEF1F7E170000C7FFFFE000000000000000000000000000000040000000000007F7EFFE7D2748707FEC7FFC2E00020FFFFFC000000000000000000000000000800040000000000003FFFFFC7D2B4A387FF8FFF89C00003FFFFFC0000000000000000000000000008C00C0000000000003FFFFF8B92E4B18FFF9FFF03800007FFFFFC0000000000000000000000000C00400C0000000000003CFFFF9312E499CFFF3FCE0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = 2048'hB00101FFFFFFC0000000000000000000000001800401C0000000000007CFFFF6212C419CFFE7F981A00003FFFFFFC0000000000000000000000001C0000380000000030017FFFFEE9D780ADA7FCF7B0160000FFFFFFFE0000000000000000000000003E0000380000000C0401FFFFFD6FFF9A77B3F9FFE02C0001FFFFFFFE0000000000000000000000003E0000300000001CC071FFFFFB73FFFE7FB9F3FFE0780403FFFFFFFE000000000000000000000001FC0000700000001EC0C3FFFFF7F3DDF2FFF9F7FF80D00803FFFFFFFE00000000000000000000000FFE0000600000001EE400DFFFE673DFF87FFDEFEF81803883FFFFFFFE0000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y41_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 14;
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = 2048'h00007FFC000E00000000FF6101FFFCE2BDFFC7FFFFFFF03817113FFFFFFFE00000000000000000000000FFFE000C0000000FC0611BFFFDFF81FFE7F7FFFFE0748E207FFFFFFFF0000000000000000000000BFFFE000C0000001FC3803FFFFBFB4187EBF7FFF7C061B840FFFFFFFFF8000000000000000000007FFFF800180000000F9E400FFFF3FB41B3E0F7FFEF80C2E1C1FFFFFFFFFC00000000000000000000FFFFF800380000001F8F700FFFC7FD019BE477FFDF00C68381FFFFFFFFFC00400000000000000001FFFFFC00300000001FFCE01FFFCFFDA10FE67FFBBF019E0703FFFFFFFFFC03FC0000000000000000FFFFF800700000001FFFC01FFFEF3F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = 2048'hA10D677FFF7E00380E03FFFFFFFFFC0FFE0000000000000001FFFFF800600000007FF9C03FFFAE7E83FC67FFFE7D40603807FFFFFFFFFE1FFF8000000000000001FFFFF000C00000003DF8002FFF877FD3FC67FFFEFE80007007FFFFFFFFFE3FFF8000000000000007FFFFF001C000000027F0003FFFE73FD7FE277FFDFE8081C00FFFFFFFFFFE3FFFE00000000000001FFFFFF0018000000003F8303FFF277FEF83667FF7FD0007903FFFFFFFFFFF7FFC000000000000000FFFFFF803000000000FC0800FFFD77FEF8DA47F83FA000F203FFFFFFFFFFEEFC0D00000000000001FFFFFF007000000001F80002FFF563FF7BDE9FFCFFA003EC07FFFFFFFFFFCEF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = 2048'hDED80000000000000FFFFF800E000000001CC0001FF4563FF37EEBFBFCF400FB007FFFFFFFFFFBE7C0000000000000001FFFFF801C000000000E00001FEB56BFF87E7FFFB1E403E6003FFFFFFFFFF7CFE0000000000000007FFFFFC01C00000000000000BB57F63FFC7F3FFFCDC80E1C007FFFFFFFFFEF9E3178000000000000FFFFFFC07800000000000040FFBFF7BFFC783FFF8BC819F0007FFFFFFFFFFF7F98600000000000007FFFFFE0F000000000000000FF5FB6BFCE00FFFB07801FC800BFFFFFFFFFDFFFF800000000000001FFFFFFE0E000000000000000FEBFB6BF0717FFE417003E7C00BFFFFFFFFFFEFFF800000000000001FFFFFFC0C0000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = 2048'h0000000017FFBEB8033FFFD8970001FE007FFFFFFFFFBFFFF800000000000000FFFFFFC0C0000000000000003B7FBEFC0BBFFFF1EE0031FC007FFFFFFFFFBFFFF800000000C00000FFFFFFE1C000000000000000337F9EFE09BFFF42DC0403FC007FFFFFFFFFBFFFD4000000002000007FFFFF01C000000000000000337F9EFF0BFFFFC4981003FC00FFFFFFFFFFBFFF00000000007000007FFFFF01C0000000000000006359DEF78FFFFD9B106C07FC00FFFFFFFFFFBFFF01000000007800001FFFFF81E0000000000000006379DEF78FFFFF26205C0FFC007FFFFFFFFFBFFF00000000001800001FFFFC03C00000000000000077B9CEF7CE7FF64CE0B81E78;
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N16
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~0_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a182~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a158~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~0 .lut_mask = 16'hB8FF;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N2
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3309w[1]~0_combout  & \U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~0_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3309w[1]~0_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~0_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~1 .lut_mask = 16'hECCC;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'hC60E1FFFF0033FFFFFFFFF000000FDFFFC0787FFFFFFFFFFFFFFFFFF00000000005FFCA3FFFF5C67C61E0FFFE013FFFFFFFFFFD001F87DFFF81F8FFFFFFFFFFFFFFFFFFFC00000000117FD9FFFFE5C67873E27FFE013FFFFFFFFFFFC03FC7DFFF83F1FFFFFFFFFFFFFFFFFFFC0000000009FFDFFFFFE5C678F3E26FFC013FFFFFFFFFFFF07FE7FFFF03E3FFFFFFFFFFFFFFFFFFFC0000000008FFFFFFFFFD8678E3E20FFD007FFFFFFFFFFFF8FFE7FFFE0FC7FFFFFFFFFFFFFFFFFFFC0000000014FFF3FFFFFD8678D3E02F3FA17FFFFFFFFFFFFFFFFFFFFC1FCFFFFFFFFFFFFFFFFFFFFC0000000002FFFFFFFFFB8670DBF05E7FF7FFFFFFFFFFFFFFFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'hC3F9FFFFFFFFFFFFFFFFFFFFC0000000002FFFBFFFFD28671BBF8C85FFFFFFFFFFFFFFFFFFFFFFFFCFE3FFFFFFFFFFFFFFFFFFFFC0000000004FFF9FFFFF68671F9F9DC0FFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF6000000000CFFFC3FFFF6C671FBFC3866FFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF60000000005FFFE1FFFC7C071F9FC30C47FFFFFFFFFFFFFFFFFFFFFFFE3FFF9FFFFFFFFFFFFFFFFF00000000007FFFFA5FFC3C061F9FC30807FFFFFFFFFFFFFFFFFFFFFFF87FFF7FFFFFFFFFFFFFFFFF00000000006FFFF8FFFC1E061FDFC70007FFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFF00000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h005FFFF8FFF80E001FCFFF000FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFF8000000001BFFFF9FFF800001FCFFF201FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFC000000001FFFFB3FFFC0000008FFFE77FFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFF8000000007FFF67FFFF0000000FFFFFCFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFF0000000017FDEDFFFFF0000001FFFFF87FFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFF000000001FFC77FFFFE4000006FFFFF81FFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFC800000001FFC6FFFFFE0000F007FFFF81FFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'hFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FFC1FFFFFE0001F80FFFFF00FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001FFF1FFFFFF0000F80FFFFFC1FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001FFF1FFFFFF800078FFFFFFE1FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000017FF03FFFFF800001FFFFFFE7FFFFFFF81FF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000007FFC03FFFF800023FFFFFFEFFFFFFFC00FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000FFFE01CFFF0000F307FFFFFFFFFFFF8001E0FFFFFFBFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 14;
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'h01FFFFFFFFFFFFFFF47FFFFFEFC0000067FFFFFFD65FC3FB30BFFC03EF000060B01FFFFFFFC04F40007FFFFFFFFFFFFFFFCFFEFFEFC000002D00FFFFA4C50FF7743FF061F2000880480FFFFFFFC04700007FFFFFFFFFFFFF33F821FFFF0000000100F7FB49EE1FEFF07FFCFFFC007E00440FFFFF9FE06E00887FFFFFFFFFFFFEAFFFFFFFFF700000000077FA93B07FFBF8FFFCFFFF003C01E606FFFF0FF024E7023FFFFFFFFFFFFEB7FFFFFFDB700000000027E52781FFF363FFFFFFFF003C012307FFFE4FF821F7007FFFFFFFFFFFFDFFFFFFFFF3F0000000220FAB458FFFD3EFFFFFF83F000C009300FFFDC3FC11F7807FFFFFFFFFFFF9FFFFFFFFA5E00000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'h00020FA60BFFFFA3F7FFF807C000060012003FFB83FE39EF807FFFFFFFFFFFC7FFFFFFFF8EE0000000031FFC93FFFFA3B7FFFE0FF000020006001FE3F1FF380F007FFFFFFFFFFEBFFFFFFFFF1F80000000013FFF37FFFF23C3FFFC20180041000C001923F8FE181F007FFFFFFFFFFFBFFFFFFFFFA7C0000000007FBF7FFFFFA07BFFFC001E01808018000007F8FE381F007FFFFFFFFFD4FFFFFFFFFF24B000000000FFFFFFF83FA91BFFFE801F01E04060000007F87EF83E00FFFFFFFFFF6FFFFFFFFFFF212000000003FF7FFFC0FFC3C9FFFF001F00F81F80000007F83FF87E00FFFFFFFFFFBFFFFFFFFFFF012000000003FE7FFF07FEE3BDFFFF004F00F800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000007FE7FF87FF0FFFFFFFFF2BFFFFFFFFFFF000000000003FC7FFC3FFEE3FCFFFF000F80F8000001000FFE7FF87FF0FFFFFFFFCBFFFFFFFFFFFF100000000003F8FFFDFFFFE3FCFFFF400F00F6000000800FFE7FF87FF1FFFFFFFE5FFFFFFFFFFFFFF00000000007F5FFFD3FBEE3F1FFFEC00F8071000000000FFC3FF87FF1FFFFFFF9DFFFFFFFFFFFFFF0000000000FFFFFFD673CE3F9FFFFE00F007C2000200087FC3FF87FE3FFEFFFF7FFFFFFFFFFFFFF10000000000FFFFFFC2F7CE7F1FFFF7817007C0000C000C7FC3FF87FF3FECFFF8FFFFFFFFFFFFFFF80000000000F7FFFF07E78E7F3FFFFF048007900610000C3FC13F87FE7FE7FFC7FFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'hFFFFFFFE0000000000067E7FE0FEFAE7F7FFFFF704007981C6223BE3F803F87FEFFFFFF8FFFFFFFFFFFFFFFF00000000001EBEFFF1FCF0E7EFFFFFFF84083FC07CEFDFC3F001F8FFCFFFFFE3FFFFFFFFFFFFFFFF00000000000C7DBF63FFE0E7EFFFFFFFF4043DE043F18FC1F011F8FFDF8FFF87FFFFFFFFFFFFFFFF000000000008FB4D87FBE0E7E0FFFFFFF2063FE07BFEFFC08001F8FF9F07FC1FFFFFFFFFFFFFFFFFF0000000000BFB6B1FF7E8E7C00FFFFFF2061BF43FFFFFE00000F8FFBE07E87FFFFFFFFFFFFFFFFFC0000000005DFEDE3FFFC8E7C60FFFFFF1033FFF7FFFFF800000FCFF7E03C1FFFFFFFFFFFFFFFFFF00000000001BFEBDFFFF9CE7;
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N22
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~2 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~2_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~2 .lut_mask = 16'hE2FF;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y61_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'hFFFFFFFFF000000000BFFFC06FFF80007807FFFFFFFFFFE30000F9FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000007FFFFC7FFFE0000007FFFFFFFFF81F3FE0FFFFFBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001FFFFC7FFFF0000107FFFFFFFFFE7FFFE0FFFFC085FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000002FFFFCFFFFF80003FFFFFFFFFFFFFFFFC0FFFF07FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001FFFFFFFFFE00003E7FFFFFFFFFFFFFFC1FFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000001FFFFFFFFFF3800303FFFFFFFFFFFFFF07FF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FFFFFFFFFFFC0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h0003FFFFFF1FFFFFFE0FE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000FFFBFFFFFFFE00003FFFFFC0FFFFFF81FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000FFF7FFFFFFFF0000BFFFFFC0FC3FFF07F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000FFF7FFFFBFFFC000FFFFFFFFF007FFFFF1FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFF400000001FFF9FB0C1FFFFC013FFFFFFF8003FFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400000001FFF8080E1FFFFFC01FFFFFFF0F8FFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED200000007FFC003FFFFFFFFFDFFFFFFE0FFFFFF8FFFFFFFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'hFFFFFFFFFFFFE3FFFFFF9F1FFFC00000000FFFF83FFFFFFDFFFFFFFFFF80FFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFE4FFFFFF9B3FFFF000000007FFFFFFFFFFF8FFFFFFFFFC01FFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFF10FFFFFE1F7FFD7000000017FFFFFFFFFFF8FFFFFFFFFC07FFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFF907FFFFC0007FF78000000137FFFFFFFFCF8FFFFFFFFF81FFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFE0001FEE800000076FFFFFEFFE37FFFFFFFFFF8FFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF940FFFFE0000FEF80000007FF3FFFE7810FFFFF8FFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF30FFFFE000032300000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h007FFEFFFFA787FFFFE0FFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFE00001B20000000FFFFFFFFE03FFFFF81FFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE437FFF00001DA00000007FFFFFFFFFFFFFFE0FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE477FFF00008C30000000FFFFEFFFFFFFFFF83FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE06BFFF00000400000002FFFFF9FFFFFFE3FFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0C3FFF000000000000007FFFFE3FFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF053FFF80000000000003FFFFFFE3FFFFFFFFFC003FFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF893FFF80000000000067FFFFFFFF00C7FFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFF00000000000027FFFFFFFFFFFC7FFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88FFE0000000000002372FFFFFFFFFFC070FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF71FFE00000000000000303FFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFC0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE63FC00000000000000008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4;
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00FC0000000000000000AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FC0000000000000000A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00C78000000000000000030FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8071800000000000000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED8104000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003C00000000000000001DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00020000000000000000007FFFFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00004000000000000000047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000002DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000189FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000001DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFFFFFFFFFF800000000000000000003DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000079FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N28
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3309w[0]~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3309w[0]~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3309w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3309w[0]~1 .lut_mask = 16'hFFB8;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3309w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N20
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~3 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~1_combout ) # ((!\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~2_combout  & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3309w[0]~1_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~1_combout ),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~2_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3309w[0]~1_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~3 .lut_mask = 16'hDCCC;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N8
cycloneive_lcell_comb \data_g~13 (
// Equation(s):
// \data_g~13_combout  = (\always0~2_combout  & (\U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~3_combout  & ((\data_g~12_combout ) # (!\U1|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\data_g~12_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\always0~2_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result14w~3_combout ),
	.cin(gnd),
	.combout(\data_g~13_combout ),
	.cout());
// synopsys translate_off
defparam \data_g~13 .lut_mask = 16'hB000;
defparam \data_g~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N9
dffeas \data_g[6] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_g~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|oRequest~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_g[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_g[6] .is_wysiwyg = "true";
defparam \data_g[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y58_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 15;
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .mem_init3 = 2048'hE3FFFFC0000000000000000001E018000000000000000080018601038003F7303001C0013E5E000FCFFFFE00000000000000000003F40E000000000000000080018C03038007E6703000C0007C7C001F9FF00000000000000000000007FC1F000000000000000180018C0303001F8E7030007000F0F8007FBFB00000000000000000000007F81B800000000000000300018C0303003F9C7030003801E1F000FFFFFC000000000000000000000FF81DC000000000000003000318030100F9B87038021C07C7C000FFE7F8000000000000000000001FF9CEE000000000000003000318030101F1F87038030E0F8F8C03FF8FF0000000000000000000001FF7E770;
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .mem_init2 = 2048'h00000000000000000338020183C9F0701803871E1F3803FE3FE0000000000000000000003FFF33F00000000000000000033006010789E070180381BC3CE007F8FFC0000000000000000000007FFF9BF00000000000000000033006000F08C0701803007879C00FFFFF80000000000000000000007FE3CDF00000000000000000037006001E08E07018070071F7801FFFFF0000000000000000000000FFF3EFF8000000000000000003E006001C186060180700F3EF803FFFFE0000000000000000001000FF98FFF8000000000000000003E00600381830E0180700C79F803FFFFC0000000000000000007000FF10FFF0000000000000000003E00600301C30E0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .mem_init1 = 2048'h1C07318F3F087FFFF80000000000000000003001FE007FF0000000000000000003C00400601C18E01C06730E7E78FFFFE00000000000000000003001FE003FF0000000000000000003C00400C71C1CE00C07E21CF9F1FFFFC00000000000000000003003FC003FE0000000000000000003C00C00FE1C0CE00C07C438FFE3FE3F800000000000000000003803F0003FE0000000000000000003800C01FC1C06E00C1F8C60FFC4FFFF000000030000000018003F03E0003FE0000000000000000003800C03F81C03C00C3E1C00FF81FFFC0000003FE78000001000FF07E0003FC0000000000000000003800C03E01C03C00C7E3C01FF03FDF80002337FFFFF0000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a207 .mem_init0 = 2048'h3893FE03C0003FC0000000000000000003800846601C01C008FCF00FFE07EFE000077FFFFFFFF8F07FF3FC0301003F800000000000000000038009C6E01C00C001EFE01FFC1FFF800073FFFFFFFFFFBCFFFFFE0003003F800000000000000000038003CC601C006003CFC03FF93FFE00007BFFFFFFFFFFFFFFFFFE0003807F80000000000000000001800788601C0060079F007FF27C980000FFFBFFFFFFFFFFFFFFFE0007C07F00000000000000000001801F18E01C00300F3E01FFE0F9C00000FFF9FFFFFFFFFFFFFFFE0007807E00000000000000000001803F10601C00181C7803FFE1FFE00004FFFBFFFFFFFFFFFFFFFF000F807C000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N6
cycloneive_lcell_comb \data_g~14 (
// Equation(s):
// \data_g~14_combout  = (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a231 ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a207~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a231 ),
	.cin(gnd),
	.combout(\data_g~14_combout ),
	.cout());
// synopsys translate_off
defparam \data_g~14 .lut_mask = 16'h5410;
defparam \data_g~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000FF3FFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF802000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000001FFFFFFFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000001FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000001FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000003FFFFFFFFCFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000FFFFFFFEFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h000001FFFFF87FFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFC000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N24
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3409w[0]~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3409w[0]~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a15~portadataout )))

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3409w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3409w[0]~1 .lut_mask = 16'hFFE2;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3409w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'h39FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000007FFDFFFFFE39839FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000FFFFFFFFFE39878FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000FFFFFFFFFE39870FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000001FFFFFFFFFE79871FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFE79870FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000001FFFFFFFFFC798F07FFBFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'hFFFE0000000000000000000000000000001FFFFFFFFFC798E07FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000001FFFFFFFFF8798E07FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000001FFFFFFFFF8398E07FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFF83F8E07FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000FFFFDFFFFC3F9E07FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000001FFFFFFFFFE1F9E03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h003FFFFFFFFFF1FFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFE7FFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000007FFFCFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000FFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000FFF9FFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'hFFFFFFFFFFFFFF000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 15;
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFBFFFF0000000000000000003BEE3FFF0F7FFFFFF0FFFF800FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF83FFF0000000000000000007FEEFFFE0FFFFFFFFDFFF70007FFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFC07FE000000000000000000FFC1FFFC0FFFFFFFFFFF800003FFFFFFFFFFF1FFF7FFFFFFFFFFFFFFD00000000000000000000001FFCFFFFC07FFFFFFFFFFC00081FFFFFFFFFFFB1FFDFFFFFFFFFFFFFF480000000000000000000003FFFFFFFC1FFFFFFFFFFFC00080FFFFFFBFFFFE0FFFFFFFFFFFFFFFFE000000000000000000000047FFFFFFEC1FFFFFFFFFFFF00000FFFFFE3FFFFE0FFFFFFFFFFFFFFFFE0000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'h0000004FFFFFFFDC0FFFFFF83FFFF80001FFFFFC7FFFFE1FFFFFFFFFFFFFFFB800000000000000000000000FFFFFFF9C0FFFFFF00FFFFC0001FFFFFC0FFFFFFFFFFFFFFFFFFFFFC000000000000000000000001FFFFFFF9C3FFFFFC007FFFE0003FFFFFC07FFFFFFFFFFFFFFFFFFFE4000000000000000000000007FFFFFFF1F87FFFF8001FFFF0007FFFFF807FFFFFFFFFFFFFFFFFFBF0000000000000000000000007FFFFFFF1E07FFFF0000FFFF801FFFFFF807FFFFFFFFFFFFFFFFFF90000000000000000000000000FFFFFFFF3C07FFFE0000FFFFE07FFFFFF807FFFFFFFFFFFFFFFFFFC0000000000000000000000000FFFFFFFF1C03FFFE0000FFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'hFFFFFFF801FFFFFFFFFFFFFFFFFDC0000000000000000000000000FFFFFFFF1C03FFFE00007FFFFFFFFFFFF001FFFFFFFFFFFFFFFFF400000000000000000000000001FFFFFFFE1C03FFFE0000FFFFFFFFFFFFF001FFFFFFFFFFFFFFFFE000000000000000000000000003FFFEFFFF1C0FFFFF00007FFFFFFFFFFFF003FFFFFFFFFFFFFFFE2000000000000000000000000007FFFEFFFF1C07FFFF0000FFFFDFFFFFFFF803FFFFFFFFFFFFFFF8000000000000000000000000000FFFFFFFFF180FFFFF8008FFFFFFFFFFFFF803FFFFFFFFFFFFFFF0000000000000000000000000001FFFFFFFFF180FFFFFC037FFFFFFFFFFFFFC03FFFFFFFFFFFFFF80000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'h000000000000000000003FFFF7FFFF180FFFFFF8FBFFFFFFFFFFFFFC07FFFFFFFFFFFFFF00000000000000000000000000007FFF8FFFFF181FFFFFFFFBFFFFFFFFFFFFFC0FFFFFFFFFFFFFFC0000000000000000000000000000FFFF9FFFFF181FFFFFFFFBFFFFFFFFFFFFFE0FEFFFFFFFFFFFF80000000000000000000000000001FFFE7FFFFF181FFFFFFFFDFFFFFFFFFFFFFF7FFFFFFFFFFFFFE00000000000000000000000000001FFC4FFFFF7183FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000003FFC1FFFFF71839FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000007FFC3FFFFE318;
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N26
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~2 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~2_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a87~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~2 .lut_mask = 16'hE2FF;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = 2048'h00000000018F1807FDFBFFE03FFFFFFFFFFFFFFFE1FFFFC07FFFFFFFFFFFFC00000070000000000000000000018F100FFDF3FFC0DFFFFFFFFFFFFFFFF0FFCFC077FFFFFFFFFFFE00000018000000000000000000000F101FFBCFFF807FFFFFFFFFFFFFFFF0FFFFEC77FFFFFFFFFFFE0000000C000000000000000000000F003FF83FFF8003FFFFFFFFFFFFFFF87FFFFC37FFFFFFFFFFFF00000006000000000000000000018F007FF0FFFF1E0FFFFFFFFFFFFFFFF87FFCFC3FFFFFFFFFFFFEC0000006000000000000000000018E00FFF1FFFE3783FFFFFFFFFFFFFFFC3FFBFC1FFFFFFFFFFFFF80000017000000000000000000048E00FFE7FFFC7000037FFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = 2048'hFFFFFFFFF83FFFFE1FFFFFFFFFFFFFC000000F000000000000000000048C01FFFFFFFDE000027FFFFFFFFFFFF81FFFFC1FFFFFFFFFFFFFCF80000F800000000000000000048803FFFFFFFBC000007FFFFFFFFFFFF01FFFBC1FFFFFFFFFFFFFFFE00073800000000000000000048007FFFFFFF7C00000FFFFFFFFFFFFF81FFD7F0FFFFFFFFFFFFFFFC000FFC0000000000000000006800FFFFFFFFFC00001FFFFFFFFFFFFF80FFEFF9FFFFFFFFFFFFFFF800FFFC0000000000000000006800FFFFFFFFF800002BFFFFFFFFFFFF80FFFFF9FFFFFFFFFFFFFFFFFDFFFE0000000000000000006C01FFFFFFFFFC00000FFFFFFFFFFFFF807FEBFFFFFFFFFFFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'hFFFFFFE0000000000000000006C03FFFFFFFEFC0000FFFFFFFFFFFFFF807FF3FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000006003FFFFFFFF780003FFFFFFFFFFFFFFC07FF7FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000006007FFFFFFFFFC0007D3FFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000620FFFFFFFFFFCC00FFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000644FFFFFF7FFFFF803FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000403FFFFFFFFFFFF801F5FFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000E0FFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'hFFFFFFFF0007FFFFFFFFFFFFFF03FDFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000C3FFFFFFFFFFFFE0407FFFFFFFFFFFFFF03F87FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000EFFFFFFFFFFFFE2407FFFFFFFFFFFFFF07F87FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000001DFFFFFFFFFFFFE2E07FFFFFFFFFFFFFF07F07FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000003FFF9FFEFFFFFFEC01FFFFFFFFFFFFFFF87F0FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000FFFE7FFCFFFFFFFC01FFFFFFFFFFFFFFF87F07FFFFFFFFFFFFFFFFFFFFFFFC000000000000000001DFFCFFF8FFFFFFFE03FFFE03FFFFFFFFFCFF0FF;
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 15;
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = 2048'hFFFFFFFFFFFFC000FFFFF81FFFFFFFFFFFFFFFFC000000000000000003C631CFF18001FF9DFFE007FFFFFFFFFFFFC0007FFFE003FFFFFFFFFFFFFFF8000000000000000007C631CFF3C007FF3FFFC01FFFFFFFFFFFFFC0007F98C001FFFFFFFFFFFFFFF800000000000000000FC671CFE3C007FF0FFF80FFFFFFFFFFFFFFC00033C000007FFFFFFFFFFFFFF000000000000000001F8671CFE3800FFE7FFF01FFFFFFFFFFFFFFC0003FC000003FFFFFFFFFFFFFE000000000000000001E0671C7E3801FFFFFFC01FFFFFFFFFFFFFFC0003FE000003FFFFFFFFFFFFFE000000000000000001E0731C7E6001FFFFFF831FFFFFFFFFFFFFF80003FF000001FFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = 2048'hFFFFFFC000000000000000001E0F21C7C0003FFFFFE1F9FFFFFFFFFFFFFF80003FF000103FFFFFFFFFFFFFC000000000000000001E8F21C7C0007FFFFF87F0FFFFFFFFFFFFFFC0003FF800003FFFFFFFFFFFFF8000000000000000001E8E0187C0007FFFFF8FF8FFFFFFFFFFFFFF80003FFC00017FFFFFFF1FFFFF0000000000000000001E8E1187C000FFFFFF4FFCFFFFFFFFFFFFFFE0003FFE0003FFFFFFFE0FFFFE0000000000000000001E8E93878401FFFFFFDFFEFFFFFFFFFFFFFFE0003FFF8007FFFFFFFC07FFFC0000000000000000000E8E83820C01FFFFFFCFFFFFFFFFFFFFFFFFC0007FFFC00FFFFFFFFC03FFFC0000000000000000000C8ECB80;
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = 2048'h0E03FFFFFFCFFFFFFFFFFFFFFFFFE0003FFFE03FFFFFFFFE01FFF80000000000000000000D8CC7000607FFFFFFC7FFBFFFFFFFFFFFFFC0003FFFE4FFFFFFFFFC00FFF80000000000000000000D8CC3000C07FFFFFFE3FFFFFFFFFFFFFFFFC0003FFFFFBFFFFFFFF8003FF00000000000000000000D8FC300808FFFFFFFF3FFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFF00017C00000000000000000000D8FC101038FFFFFFFFFFFFFFFFFFFFFFFFFE0001FFFE3FFFFFFFFF8001FC00000000000000000000D8FC003079FFFFFFFFFFFFFFFFFFFFFFFFFE0001FFFE1FFFFFFFFF0000F80000000000000000000098FC0000F9FFFFFFFFFFFFFFFFFFFFFFFFFE000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = 2048'h1FFFE0FFFFFFFF60000F80000000000000000000018FC000373FFFFCFFFFFFFFFFFFFFFFFFFFC0001FFFF0FFFFFFFFB0000F80000000000000000000018F80007F3FFFFDFFFFBFFFFFFFFFFFFFFFC0001FFFF1FFFFFFFFF8000780000000000000000000018F8C007F7FFFF8FFFFBFFFFFFFFFFFFFFFA0001FFFFBFFFFFFFFEC000480000000000000000000018F8C01FEFFFFF8FFFFDFFFFFFFFFFFFFFF20001FFFFFFFFFFFFFA40009C0000000000000000000018F8803FEFFBFF0FFFFFFFFFFFFFFFFF1FF80000FFFFFFFFFFFFFC0000DE0000000000000000000018F8803FEFDFFE0FFFFFFFFFFFFFFFFE1FF80000FFFFFFFFFFFFFC00000F00000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N4
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3409w[1]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3409w[1]~0_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|altsyncram_component|auto_generated|ram_block1a135~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a111~portadataout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3409w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3409w[1]~0 .lut_mask = 16'hFEBA;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3409w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 15;
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = 2048'hFFFFFFFFFFF0000000000000000003010000380000000FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000002000000180800001FFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000004048000100800003FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000C048000180800007FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003800C00018080000FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003000400018000000FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000030C0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = 2048'h400018000001FFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007180600018000002FFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFF0000000000000000007880200018000001FFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFE00000000000000000018C0200018800001FFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFE0000000000000000001880107C19803803FFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000003880107E1B807C07FFFFFFFFFFFFFFFFFF003F2FFFFFFFFFFFFFFFFFFFFFF800000000000000000039C0087E16003007FFFFFFFFFFFFFFFFFF00;
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = 2048'h2127FFFFFFFFFFFFFFFFFFFFF000000000000000000E39C00CFF1400030FFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFE000000000000000001C39C007FF80004E1FFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFE000000000000000003839C003FFC0003E3FFFFFFFFFFFFFFFFFF0000E87FFFFFFFFFFFFFFFFFFFF8000000000000000006038C003FFC0007C3FFFFFFFFFFFFFFFFFE000079FFFFFFFFFFFFFFFFFFFFF000000000000000000E079C031FF0000F87FFFF7FFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFF000000000000000001C079C0F8E80003F8FFFF83FFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFFFFF00000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = 2048'h00000000038071C7F8C00007F8FFFE01FFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFFFFF0000000000000000078071C7F040000FF1FFCE03FFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFFFFE0000000000000000078071C7F040003FE3FBFC03FFFFFFFFFFFFC0002BFFFFFFFFFFFFFFFFFFFFFE0000000000000000078071C7F000003FE7EFFC03FFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFE000000000000000007A631CFF000007FEF9FF803FFFFFFFFFFFFC000FEFFFFFFFFFFFFFFFFFFFFFE0000000000000000078631CFF00000FFDFBFF003FFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFC000000000000000003C631CFF18001FF9F7FE007;
// synopsys translate_on

// Location: M9K_X15_Y53_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 15;
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = 2048'h0180F3306018020C38E047FF83FFF80006FFFBFFFFFFFFFFFFFFFFC01F807C0000000000000000000181E360E018030C71C10FFF07FFFF800FFFFFFFFFFFFFFFFFFFFF803F0078000000000000000000018393C0E018070067881FFE1FFFFC001FFFFFFFFFFFFFFFFFFFFF807E007000000000000000000000071380E0180700CE103FFC3FFFFC001FFFFFFFFFFFFFFFFFFFFFC07E0070000000000000030000000E1380E01806018C60FFF87FFFFFC1AFFFFFFFFFFFFFFFFFFFFFE0FC0000000000000000000000001C1180E01806031001FFF0FFFFFFE5FFFFFFFFFFFFFFFFFFFFFFE3FC000000000000000000000000181180C0180C020001FFEFFFFFFFFE;
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFF7F80200000000000000000000003010C0C0180C040003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00700000000000000040000006010C0C0180C000007FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0070000000000000006000000C010C0C0181D800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01F0000000000000004000000403061C0181B80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FF8000000000000000000000E03061C0180F00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FF8000000000000000000001C0303180181E079C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF8000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = 2048'h000000000000000003C0303180183C07FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000C000002C030198018F800FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000C000000C0300F8010E081F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000008100180C0300F80138003F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF8000000000000000000380C0300780070007E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF73FF0000000000000000000700C030070006000FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF0000000000000030000600C03003000C001F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = 2048'hCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFE0000000000000030000900C038030018007FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000001100803001803080FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000002100001800C06001FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000400000180060C001FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000008000001000608007FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000018000003800210007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N12
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~0_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a183~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a159~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~0 .lut_mask = 16'hE2FF;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N10
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3409w[1]~0_combout  & \U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~0_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3409w[1]~0_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~0_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~1 .lut_mask = 16'hECCC;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N0
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~3 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~1_combout ) # ((!\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3409w[0]~1_combout  & \U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~2_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs3409w[0]~1_combout ),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~2_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~1_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~3 .lut_mask = 16'hFF40;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N18
cycloneive_lcell_comb \data_g~15 (
// Equation(s):
// \data_g~15_combout  = (\always0~2_combout  & (\U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~3_combout  & ((\data_g~14_combout ) # (!\U1|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\data_g~14_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\always0~2_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result15w~3_combout ),
	.cin(gnd),
	.combout(\data_g~15_combout ),
	.cout());
// synopsys translate_off
defparam \data_g~15 .lut_mask = 16'hB000;
defparam \data_g~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N19
dffeas \data_g[7] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_g~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|oRequest~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_g[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_g[7] .is_wysiwyg = "true";
defparam \data_g[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y45_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = 2048'h2AEED9C939068A2EAADAF61032390C9D7D71D6524ED062004C87D3AF47B54B19036B6297A3ABFEDB5D9ED40654FE3CEFC3852375CD389DDA51D2CA1D1167869607D24B152734BEE2F42E2E43AD9E258CFB9FA6F1D181D11C8F60650D76B2B13C33EBBC689B958987A35F4073E3844CFA63DE24DEE3C7AAA5F625EB6EAB7B69B22FCF429CDA076C41EC36ED6EA5F317F0808C2052572DE657A401B9ACE4A66BEB008EE11322EA38C59730F3EA63775BBC45FE30ABBBA377F3556CCB05B2186B4D3FDE8441B0E568E9691473B702B9117C72FFAC3C954539859B50006FEC8AB18B342CA69355B94D18712404AC146233D367A2CA8E147B4BDB8A66A6769CCED639;
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = 2048'hC23AC8FEBD73B713E4565F9ACEE8C87976571B629EED7A0DB863A74FB5A195EF540C3A6AADA2BCBDF323726F6598B49D0F2F0C668C4010F0AAB04BAE636B8F06220A7A98DD0C02D70C381F28D5A35A879DFFC4DBFE5B346A239B8D64D508B746534C2C86244039CA48288A1ADB7E5D6F60205C4859CD90B8E0772C01A14D91D578E0B791012976EC0CD3F5261E210C67060DD08FA05125B33098C3EAB88002D2EEDDF575F98E548A7C09CAD88C0D24BE6DF5C563F6F95E3B4D0F22C021A6D06038FF1329F1E6BDF5809518AB8DF9B73DE52B8343AA461B15E77D1AD7229BF96DD86721689C03B3FA1334F175F24618057F9AB2B5676D1DF1EFE7237F9067E3EB;
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = 2048'h0718DEFDD174C35F4BD2E2C472B104144AE961AB13F04AC79FC298F5433E310767F7E0171F29B4E9A5D96BFD62B42127232F92575E172C2E4CB9AD9EAC6612798F0DEF137467A440D5C45F3FF033EF06E5DFB2D0EB19964B3BB67A141DADD0EEE540DA09323B112FA1086EBA29255CE982538D299A71522BABE75D4DC2EB3111D1B281635C6E830AF36D91598B97E9EFF51271DBE3A39D9327DF029CC482CBB15E6CEC3D7670544781085853AA172255DAD7A682F8B809A10CF87F1E24BAA4C23946BD8F7761714B2582CAC585687D7EA46E5C417E5E89666D93612FEDBEC28E0AAD9ACC0B0E747D106BEDD2F30202A0F8FE1C759DF915CD593285C786F0E2D6;
defparam \U1|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = 2048'h31E0CD4FB0C196C5814E59D001AE989A8BBEFC62027B3B33B214E0AF8F8A8B322CB72C308299A400903BFAD6B3BC9575BCB6B9A3B404DE6B3932079FAB60786CCE6D11350DF028AE7F792617514F12D36F94664890E8BCBB88817BAA8A90197DB5039B20F9BC0DE3E401B65FB60CABFE8C30BD784177C9F6364C1F3922FA3EE01FC200044FFACBB8BB3B5936F28C83A1814962417CB7178886752545C39CABBFC883F8A174D33239F3F97C07738543980D0554FDEFBA461DCE7C54B814D8757335957287C972FF20AB30538C5FC41AE0617AFDA161AB1C0199F2B6900369541161EF94A690B3C46125AD15B2C9FC45080592EE639FD7B6EC6FA05F7F38DD74D2;
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1803w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 4095;
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002EB9EAA312BA41E1CA09141A7F296E0F1CE9FE726C0B4D14F209D7B03655659ECA922F19A5F21DCE61C7CBAA413B193951BD49DFD351EE099DA3C58E6B8EE4647A11E8D68B335F19A4E682CCB2E9E11756C5D1B1E1AAC8F9517ED4F914EB6AAC68B10019F872B;
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = 2048'h83B589F3D60EDCDC8EF5506447ACA1999A7859837BF33117C916AA8E719E15B01B147D62EC92D8C20B71F2020F159265597A54244E71909C7CD85365AB4AE153A5651B9B07061AF3D41DD1E62E37B41345E68C99539C0316422536EC22CA30D06DD943C9FAE6C15A8C979688135D4D2185597894D195F6949F4406CB90121C6EEB6C4E8237DB02F9CC78D1350A0642EF74DA6664666106F7FCDCC3A6B75815823767EBB056BE4784320D228993FC90B37EAD2A0422326F72425F78B07601B31EFF013F7C388156AB4B8F2C9250EA36CEB4A89E5A5B130532850ABEE04B94771F8902CF6EDAE6EEBEBEFC74A95647CB1381B3C06CF2CD75652D252769E2B6B7B8;
defparam \U1|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = 2048'hFC414D285FC1F4AFD583A568DF24BEEB9470FAC1ABAD7F7295323BFA3111C9E611223D75D95B5020C33765BB074083FF86EB4B42C2E80A377AE39309F0906A30EBB2F058923F8990E29F1926E1DC8C9669E007699033268B3272BFBC436BB91BD00EF686709F4A21705A2A91AF7BE86D0796F4DA926691D99A8900718DC5C210FAA50233EAD9ABB06D76FB31DE0FBC9E55D108C9471A3F5D57DD2EA6E9AB4A5821E26578B5AE1D598A4D0631832E4DF720160A83EC5F2E5D421F3494A36E2AEEA5051C18DB72BC31730A78F597A923390AAA6B0D13C977184E315124AA563FA75B39C95C449036C47EFF7EAE620D2EFDA41E8B21A9FD7651D1C631E02F03880B;
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N26
cycloneive_lcell_comb \data_b~0 (
// Equation(s):
// \data_b~0_combout  = (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a216~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a192~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.cin(gnd),
	.combout(\data_b~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_b~0 .lut_mask = 16'h5410;
defparam \data_b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'h7D4010D523D1C2FACDEFAC02CB3FA8246DA3E301781D1C11C199E7E1EC4313B8D68F7F199C78CB39CBA96C36C831D3C8FBCBAD9367CE626118F33084F015EAEB9AE6E8F00C735121876DA9EB1C324039C0D5A8628F640293A421C3B97B5612B0495BA922FF7A3DC9310EF72A18F704F606F7E89154EC831CB92AAC623A64EC458036ACAD924D9261E9E709542F06FFF57D9AF9756FD3D63663EB4064978E7C146103B6849E379BA6A87C1383AE085F17C6AAC75501ED0ED783F40CE177D0D2EF536C7393FC6CFD2A2FE8646BD1CE596B56B13DCF2ACF154E3725946948A3E0D56E5DB984122FECA856C78FCB3D6A1192C32E32C0E8295983FAD9B9116D8EC1A2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'h8FA4D77B022DDE38C411A6079C03330A56EE5AD25DC58D6D1A433243235A575BDC160E1D519C6B618AD6E746098FA901EDDC3B25FB7F4886C687C80239EFA5E7FA7897D479DB8057DC91CD8AE972E78E81612E5A72B6A7993BD697157D4B4F7F27EAD334FB75441C788C02694331FE173616C25BD8723C2F939950F5E57461C104E669756ADA4087674E1584EBCA19A8CE61AC10085C5326E3CB610C79C35FB3E1C4729DC0AD963D8926D1DAC47A87B6120FD9546BC9198D6AD089E2E436ECEC20FF772FAD7E5EC24E915269A17DBB313349F2D9D8D5A57E5D33394A5F4D25774F4D6D192DFF5A6BA9DF96BBC6923DA87E986A0984DF4C09B687AA2DA3DA43C4;
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h591ABD543A1960D4DB6FF923C8C000031F3F5694CDD1A1F0B074FB86414AE1DA5DA30341C906409FAF919423C54F90EC108E4FE2B363007EF398765272267354A14C9F0004894C041FA53271AC6FA86AD7352A2C27950EC10DEF948E6682033FEE616966C1102048E6716A738ABA1CA7874132F3B171804632FCFB3773B524E46237530AC49803FFFAA3FF5D1589AFE1FB27CD5C8B04F2D82E7CD513719B2DBC752826B9D72A376CFE0CDEB94D6C033F2CC7D8981822E55C028C555B3DAE05850E206B12319DCD1CF1EBDC691BD0B063AB4D0EDB3FE2037C60C255321E2BE94E004C4FA01B51EC12B65C4E814F88A9EAAA4B99F1CD3CF1449288B58DF10F0066;
defparam \U1|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h41536B7E5E290D2A4A54924FED6DC51E57CFE0199A8E92CCE9D32C745661F70523D3C14D826900002F8423D82FC1A54A04DB05F03FA6CD3E040F4A6A8A1E7F573AAD800DC3E331CA45AFF8A44A7D4B88FD9FE93C0E9A56DB50ED6C10B84923EEBCD609384118B70FBBFE498B75EAE508CB6F39A07667181E010CD398DDB3F913FB93EB8B5220DEEFCD200D7CED33841AE768DC11B1D3CFEFD5AD144F34D52E03B78A2386F56E92CC1D1657936E23687CFD94A49372908553DE238E9A9192194DC3DFC10359CBFB6CA2EC20921F32AE93CB802EF0CA11806E70CAEE341F28A5A5FBF201AE3A65A8384254085103BD8F2DB6273BD6E4CAACEBA362FE84B060B62F;
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'hB1C05BC13F07F0908758DB47D082E172A0E0920DA045B4AF7FDF7AE3D193C396AD272DB26A6D9CF170974D71E83F8ECB2D602543957AFE4E6D1D8075B7CCF8934972AEACB54D1134B6006F8DFC4185CA2D416EF881FF8F62EBA94C6864EE465A81C19BCC384F46895A2BE69BB7CFEC66C679B266BAC7139E0FF51DBA03CCFFB165325B0301A5C0E05E8E5B924A0A8C1DFE463271D5B4C50CF5773C38625D0DD967145470FFCEFF2FA2185D1624BEE0B7AEDC2E599C1DDCA81A33DA2AF4BA900E9DD5F1AF3E904E9A84E59AC67EFEFF644F60D4EF8C2E7B700AEE7853B6FA3AC146CB1C51ABD4094E0F9582949E9FCF2EE624FFDEC1FFFF0C0D05E6A8C8179812;
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'hCFC618663FDD2EAA095CC34A97013FF52530A9BEC9176A8E672A1E00317E7B0DA592EE997057070E7E9F235C0EA66319A2E2EBE9D584F5D248A711EB40DEBE097E33F6E04FF79D3EAF071718F447B88662AF59EECCCBE1E5B41680D8E1795DA44DFDE624D9D315E5AE3CE6638FFD5FDFA14E67B66446CB020E8EDC9193B727F532BC18CB9BF5DB6A28D54CAA21A26ED0162FFE0227EFCF80A0DC6F4EE4B45566BB10964025B1F3E1C9AECB76BC0E732546DF33A5D50ECCD7A9C4FA814715E5C3FC5511C662AE8DAEE02316ECC5165876C2EA0E0EE8127D2E4BEBF4CB332D1EBC86E0FA9FEC24454C1E82F372C1A68D429C62712652EF95BE836F329C46CE8AAC;
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'h583E50B95FE7737CD752F9FFF11D2D50A0BCDF3C98006D8F297982CFF543ABFDD18F2C26065ED470BDFAF8E2C0FACE4BD2B0989F86AD2681CC63FB50E191E47719B8DA3337B1A3FDBDDB862CE9C377ED8344797325123CB118668A7D774BB005CD31D63BF6B34B793B5844633A8A9B76649EA8FE86FD4D4407C3A6CD95BD4D921548EBF86C72B59DB3C5E00737F6E0EB966DC16180BC27F646625516CF6E616F2CE8E4242CA7CE2BFB25CD72D92B65CBBCC6D4BC10A14466CD0661E80CEE7488A65B14952751EFA79392FE1610C86952CB6D5EC367BBF2C62EE65158809B1DF1C0C63766A7F82988C5E766E0E56A01A9FC1CC73EE6308E897CF8643A40BFF77E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'h42E6E501865B21F1EF82605CB0D50F64591CC87FBB7CB5DA0C17EAA809E47F650C429B9D23C79E67B925E519C1416E28C7E00C59F02AE4CCEAFEBDD0B43046BD7E945AC602CAC826286C0A3975A3BDFD8A74BC4A5CE5A450421661D053C1F847F97CF7798EC7F768DC936AA40C17C8D550A360F5E6CF2C50EAC52E74DFA6F23D2B4ECEE5DCFA14D6AB4E46A6A990CB8586EC8D50A887E6093BDFFD02217693917E663B56F3F06C113EB4781FE7D79D48BC0D98C8B0808B6981D7F1F4D2335A1BCFFC19EA6513ABC1FC89C550CDE4D9B4F6A641ACF0BBCD289582CA19B75B9A1611A67EC6DE8315C50F8EE27A7B0488810DB1AF13BC4A4662E64759E0EB11B47C;
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N2
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~2 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a72~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~2 .lut_mask = 16'hFD75;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h98462ECA1146FD924533D0D02386A5933A72D8AC40EC9DC367046CC71B3D6591685DAB070A8A2EAF76C447327BF784344484FA32430E664A1CEFA8344D76DD05279063F1C6EC2C6027103E675E2CE0628E30D220E6756566283985156F6134045A5DFD3F8477636EEB75270C886086D4B4E97113D7DB4F18766511654D2B54B0AA8D372367407928A9997B40E484C7E8F9F34E4298B86F80C8998D733CFB3F9976A48FB5901D74CCD8DD8BF42C4640E23CBA834E8EA74B78074386E68FBB71A936764F68670B44DD2EFF7F72D83A89A13BD1089203E9D5647C87EAB89338B01FF83FF3CCFF6086B00848D303D23E2022B9A4CC48D99B63157FC56A123FF04BBB;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h831D5638EBF7E07E0432D2B6764488F6DE759E1084518F01530EF7FD196071641EAA21D2E4E8CF81039F37296B89E0BEEA33DD923A29FA5F3822E3B8ECCE223619453820FDAD9CCE48EA25ADE711F329CC792778ADB13C1D4B734F675334B6D78FC6BD49AEC008F646377162C5D6B3D953EEC43524B0279127042FE0AD519B4DF628AC1C35F32CE4B72CA5EF7C1C8DF504E2F2708FF892CB86CCB703014E2E705184B77793F0717C30D93CB1DF1020906712ADF4334A237B1439A1640679AD9492A7447201CF9FD329BC82021BDE8CC18A8D622E1F3CA08EEF71FFCB24B71C551726CD28E93606B67058D06DF214EC5DBC200C056F328F398844C84CD9000006;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h2DE64132F9957393F103B207485C60EAC65811783C034E9B1F841B0F1EAA8B1C69E408D541D53F55D678EB3230E585C9E863EC9B779D3061A99997F02F3A6B4E851BD830FE0CF72D888A21F64A333761FB530B73E070BA4C0A0F810EAE8137B1830D13685E7A692AB2CE2D611F817927138182E0FFFBA3F93278A342297B0CB2BED5BD169C5DCCA0A51AF3779CFBCD4E8F9872A97F811FADB67A3D4D3CE2EF9E92C8BD49A7FCAB8E53DAAAF2BA265870749D017681FB5F58BF4F6DAB80992AA0B18EE7CE82AF5F66C5A158E9223DF3A7C86D3DA6B507E91719B5BBCBCAE7909FEC0C560EBE3E0ED9CA0110F5B953E5F4E925D1E837231A288F3BF7D1CFBF0703;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h005C17FF3F1F47EB5A83DC4A2D1C999689EAA14CE7FCA2589F1F4DD9BE13A8579B8C6E733D836A976439DF14D402446011799077082B734E12EC6FB08D9C7F57D1064BD8B61FC978716FBBE984967ABF5C9DDF25D6D23E8C45E543C3FF16AE0714EA0EBCEFEDE95FEE262B605A1EF86E7F2EBCB9600BC8F94E481F7535F63A2BF93C67E07604194C478EF6E1805DD00282BAD5BEDC5C3CCC80C5373758D30E393673BDED8CCF306E23C657C1A790B3D450E8ED7680E45C46A647A620BEBD21751AE9AB0EA0D8D070E3E828CF3EEF5E3E788A9BDB5CEF2192CC8E929B14C584B00C1FD842315092EBF6047AC9DE346346CFA49AFB7057D913E369AEB9DCEBF02A;
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h8B3D1A31FFCB06E61061CC0E30B2D47592D90FA60C807E578612E8DF818FC5BAAD407B7D3E7C429C4086CFA29478B62D187D24DEBAEE5589A6CA3AE72C8BB5821B7652BB6F376B4E0AC1255DFD941C8CB06C33A1F7C7F6FEA68D5AC349248791799119CC0F3274D6B3FA90D0667DD5C444636B319405D4AF3E8F6FEC276FD1553186900B4241C40A8773E654AAA5359855AF3AC4F6B714B6D514189E4D487D861B2FF53EFB59D1D0F8EF6EA320833EEF536742835FD632636DC9292A40BFC50495069DFD2420D420B029F7AEEBFF9E2C50AFD8FF72C2D825977A4D542E8F6AC2FC0AB6E49C4D3B72642EDE85A65A2BEF73A10237A089DE1AE33F440497523423;
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'hC9436AFBB6EB02CB64B14187EFF2E28BAAF28BB5BE4CC19620C60A91D27D0CD8A6B1CED1A0D7367CA95626EE6013F236F55C02D5A81E12FE8DB0C776FFC9F86107545072F383EB196C5DA110B5FE2E2B7A65B442F263373289F8F15CA3F34562E58E39B074CE9E635677E3009F038F2274C55D39EC0A383591A5CCFBE3EB406C028FE7956C94B63A2054D20BCBEF044F49B7C64D8B40E9D39802AFFFB5CB6A39C03EFC44AD19CFA09E90B21C693D7FDBDA3FB4E8D06700B12FB33FDDF7408C7334550E1972D464D10401F9D1665E0D953DFF818649844F91B15849C8D64898C9D978F4EAF8F36FCF45C8F604F53E5A9FC13CB8A00B27E732973B26699D7BFD84;
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'hD5A4467BCC164DF73E08941241CDFC6112F360CA70FAFFDBEC23F1C6867C371429E13FD8C4E27C261D62F47548E67B047EB09B35F1FCB2CEEF77D591FB268CB2D41B53E3812E47450D9D4B0D7ECB63A2DB5DD2E44F662B4B62825F7DF57463B1FFE9D794948B0888FF2A536A8EE61756746B847EECCCCAB974DD0C7FEEE8AFBF0F29A107E77876CF0C779C88A497A167E996CB3634F6ACA74068C434680D47B8CB616D7702A0F4E147C64F9D9AE98F9B1F5BA6FB49449E3042489EF6C2B97DE081599DEC7ED7DF9D764D6FCC00EA9B91A4D6CF2A87F9DD857153CE040DE9F3E16BF8CF1FD9570463CC6C163D9CDE10E017C08FFE25A06C92F6DCFA8D32751792;
defparam \U1|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h8AB550DA5983F1F0180A00D7BA937DD2B870E44364963A5FFCC88C6FDB13BEEF1F1114C3FB6D62B33309F78CC48E2104E4216B183750A94A7FEE320905925CF37F734F52B8A0B99FB373420395AF9B1E839850691DFC8D1A24EAC53FB7979AC6566F042B15147095E0C4187D47B6518285C9A1FC4E392A36C700CD8C7BC92D5C0254590E82B1A05150DE8A5C743460E79E0B19F1848EDDC06DC508874456024B25096E8D8CD2B1478A3AEB3BB94DF08B31A255C92D3E81C87D78E377D388C3FDF9B5012422E6EE7533984A61E44CB4E10E4D71B1AC1ED9108756E063CD35BD97811C0E935397CEB7F1B095992961AD62B2324200013D5A0DAE069BE7D46D6B56;
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N8
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs1909w[0]~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs1909w[0]~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a0~portadataout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs1909w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs1909w[0]~1 .lut_mask = 16'hFEBA;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs1909w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = 2048'hAAEC2DB6AD24684BC26D53E82986FCC5A33D26C0532384DC9CFDD53992656A055C4FCD39082756766980B0C8C6DF10685377D37519A4F366935CCB860E6F807715D888F6A7F5E50E9330B2DE04B267D95768066E71532EB80E0B90F1375699F635087978FBF9C7CDACA679722CA1B1AAA906B418A7CF61623361077F54B9051DB1678571C1469B3F7784FEC6733343146E1BC5D51E05E2AABD70A9B1A14647C935F91E5EEE39D440246AE4EE78DAB097ECD6797308A7E343F358227F07B60D4C6E6EE98F5185E74AA5E06FEC4A765EDEA3E064E776C1835496C7E38DE2BADAED32986A3A2B61A0EBD5A6F610AEDC1716030C7A8EE8F61D046CAF5EB5FAD46DB4;
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = 2048'h9EE317B6C7986A82B5A48349CEF4C52BCDFDA870A9837C753A711BC07FBABC9B8A18D246830D6548E03764B37A6A064F79E7D229DC2FB3DEDDFDD22A6FB33BE8753FE2076343E67FE0A541FD5D98E3A11428F2DB3999F93BCF8778373D67CE75FACE7FC1089478210D72AAE6EEA2D0FB91844CB34A594F8921ADDC19AAC2578B1319477A265EDEF6D87EF09605676B77B865E8BECEAC66ED98A34A31579F7CF5981267A8EF656C8BFF596B00F0CEF63025A63D175627D17731BD9EBC3882732E04EF810E3E95787EF0E9A6BB16DFC08AE7701CB61EE57481DCBA96B21B110D899734FF3629A7C95F3869C64D0FA3532FC7D3F2827A1FA857909009ECF811DCD0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'hF773B8C92514B6D01E0B9BB2BF2A8C7F3AD03B802764F0E71BC3BB9B9313E008CA1F8575B32A5033079BF3CE947CD8F586A198AE1FE28CDA9A376DBFF1B0094F2327B742B15C89B3F88869C03E4D5FD701F0EEF246BA9BC59CBF6FAA35D4231162CCC6EEE6591F2FB149E4D0E91CE452C425D8F9098EBC9E6ABD615B980AF0A6CCDBC5078657F511E7FD4822D95B6E19BC47882730B172B90CE2EDD527514F837B67261AC03540E25CDB1BE509774236D1F0A37744DC6FAB6ED46B8DBDEAEF8E49258EAB1C7D62EAB1E447952C04C2E3A64230B1EF124B86C6C6264FE592D0B1100F47F3E81CAA3ECADD4A4C506615334CC27335EECB1B666D3969163FE48843;
defparam \U1|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'h7125E58A522ED8DA189621BB120EDB750C6E79008FAD8EEE50380F535BCD0CDF0AB66596CD755F9C912A05D350D4D7630D3D737A2A22351E285434B93F7525CBAE60D8B78F8F812223647B8FB5471F0E36B8FE6FCC9322AB9C6659A0532228C7530F4019EE4384369A8794A17C69B01C28AF4510804D1BCD880D54E2C91FD91D5ACA1C86A904DEB7C6FD318D55F625F006E8C5B36B3A63F1E29D73F12920DFFEA629EB4509769E99F068DAF26CBDA0C19F592E01394E19F34DEEBEC1582760600BBEC35810D0969C49A7EC1FEB3CEE2DE50D10963258D10FC99005B73A31D0AFE98366E18A53F0E198C0D02DDA76B5741ADACEC271359D684860D2B50AC05D8D;
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = 2048'hA4089A673B0682DD0E38862BC2E8328F1024BB5B8B7F6F58F3D5A34ECD82604387BA5F6876E7DE4E4EAE63D181F89553EB895196FC34EB2F87D42114C63FAE5C8CDA23FB602292FA8D3E3CCDBF1F8B26A2B993DE538597F1BED0B7CD1B2262C1641F51F8360D89DB72B3E5A9486D00DF75F131B9068CCBE9C83DE7B0481C188D9C10C9B566CB95345FE9FAFB4BAC19FEB676D1BA1E1185FCE2F1044299E702357D4687B47149BB57E83C5379FEDB1749A3AE47804BAF8EFBC10E97765A9906BB678A13479917CA31D3BDC70D11E9C259087FC2C4D0D519DCF4BF54FED796B83421939266A71183FB4C35219A53E5C2A9107B7DD08573A9B9E6EFA414E9481F23;
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = 2048'h1FFBDD846E68EF97E8032424DE75E5CFF83C443AEBD5B25552F4AFAED90FECD5B0F069CA86E0E36CB5F638E633722007416867EF17B7D310BB9929A28A01F137D355A38BB2C16B760C650371F921B575B54A3A1D78D2D4075CCE51642A2E51E710873FCC0BD0A7556E9A1F05165C316A7FAC3946DB57A214D3E52A94728BDC09BCB30F88086C5D137AF74527AE8EBFE4FD680A9B94C5039C1C2448E2304BE9547C950D7E2244A4723892E5D199B7149708B38625D67C459731F34B6131B38CF9AFEE8E53F6E28EB67D7DD4A66E39F4366423A2253C059064F0A1ECF673458A8A19A38585666C7E56864E4329E9FC650934E86EB7F73BBFEED891E762D1B0203D;
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = 2048'h303A893C91EA884A0CCA25F86D43105FCEE62887B2CE97D9E6BA0ADA39C8FF57E9816179400A2E5AA1356CE245D8EBB222F2625229A9DC5E41A9E4185222925B005817783D4C93ED1B8A047A55F0B2A701D09C5D8A9CDB89F79F560AC65BA1125C0787A69F6B33EE36A45E2175A4FA76849D68B14F716731479EB3F8E3E6A603491F42A097C16A2FFACA4A6CFBC53E5F2F31C38E7F9523EB516AA31BE2E8F01913A1E827EF3D69A5DFA871D7FF7ED8F015D7773130E65B98563D19CFD22D74AC0F81EC1E8AA3AD37B4EBBA40028A0A39B3A7CC4C19000B7AE7F974B8B81CED98FB4F9CF8C4BBB4B389D7C2FCEFCE003B28DF1CEBF2E7160B2FDB3FB18268ECF1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = 2048'hA007A934FD2B220C26E1FD0584E3EE4AA657C73974AAD8EF4676526299E6F16A83D2BE42EE1E7B0C28431C84981C2516F3D23BA5EF674E659F3B2118F0A9AAC818B6E90C9F89C9A968784FE352A7FECBA6F95DA4203337ED4E4B13BF94E5DD62232CA62228C146441113797BDA48D6DBE2AADA3EEC34528D93D8CF7EB915820FA4D8680E135854F006C1786756CA65B150DA40E6AD1F77DB4A659F66945D69FE04DD93E894B3408EB50436E5124257F64B34E87B72A679962C08B49076614074A4D5D743C14E2CC49AC3AEE8EFA57E9F78DCD4F5D7709EDEB2F41E46A58398CA191B9A513C351178860270933322B5467C88445870625FE569CB3F37DED39D01;
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N30
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs1909w[1]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs1909w[1]~0_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|altsyncram_component|auto_generated|ram_block1a120~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a96~portadataout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs1909w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs1909w[1]~0 .lut_mask = 16'hFEBA;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs1909w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y44_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = 2048'h6E5B5477E72E83A23D0DC69D4C7DBDDA4A8A20BBAF3709A330C409C3920BFB1D836E59762475D1DBB63E69A12EA48ADC93B5CCC4C3F6A6155983D25D1397CE936EB6110F632AB4EDCB828E2203506981D7E23C0C913866F0EA675D07625FCF31706A52E9AD1B7E2B99E2C874D22541859F7FA82926F8A835311C16813D5979D6688E3F08128745024375B23DF726E3ABFDC7B3A35AC57C0009CE74FECA5F5996B07ED9D17E79825935306089C8D2DAECDED063FF98715C3400F3421D693261EC3CFF5988926B985C26030FBCA16A21C60A78FACF64F71FFFEE12D407F32ED177AF41691FFF0446974F0AE21965D6D826AE0C85648BC7D9249BA360BE39196F20;
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = 2048'hE7266FE7469C406924F9244D91407FB6528256CECDAA204BAC14F054B92AB6DE240826155B71EC02C7A184D09F9A9E3282798B175C096A0D50330E3999B631C4CD6C3E12CAF03D94DCE28247DED99B33A35D638376F9B5F9E07BEE7E6315E6F44A51D3E37229E200D46F2F6AB4A8112963CA217FDCA10ACDD7EB0576048788678A0BC70269F49A014F2FEB5DF1DE4E9971E428E3D117043F8FD8C985687D7257D896DECF9A1480012DDEDAF04E4744050B660DD603F6A94313DDD21DFCEE3DE73F5D02C0065C0A10945871080CD9DD66AEC940C310B682E4F2D789DC3B26EC4DF53E98516526F3E6B802D6354D028611A6EE6BF8DF285437C1526A9C9D5BA7B8;
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = 2048'hFB3C4D78FBEE00D8DF7989135B6D7FF4E463CC139046B7843D770457A798427467D2C9A7D6205E40FBDCDD311A9228CEC540C860FE3A4BF833A54E4005B454CA7370E0909D4F9484817B3ED462CA5BA072C77A1F0176E5E2CA496CBF445B72DD36A9B91BD6892899805DD19F62C7B2ED72D3C90C03FE41D3D17E0D07367C7CF6C25FCAB51A50345276F2ADE46556296D536F7B6C31986C7CE9B6733A65BE5E6D776235C5AB950E965420C94C23B2FD411D9862253E8167FC5F659D987F200FE2A03ABCE3A0215AB476C07227F9C27596439537137C18ECF92815054D3417B2B24E5223AB4517F9BF453D2DB680BA3DF55E2E53197E2CACED6CAD88B4322C6C53;
defparam \U1|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = 2048'h850E9696B4BE4D604B63E84054A5A21AD787268BED83A5C4770D90503F1CC38F334142909A48B862490185C37BDDDED57FEB388F4DA5A7D02C42862A7BE2D567A324F173F2903C1B40793ED709B3E6EBCE5D292A85E1600DE98DBA9D45CFDB7590EAC28A8D6416633938905E74C9EEF651FE36E26FBDB94DB4DB716A2505414E95D0CD5A35012A1FF7B2179EB2F39EEC4B29DCB7DE66B19ABF40281B282DC4B426206D3DA45D056E14B8A8DF49CD9DBF50FA502DE490F3CF41CFE83CB6D241A0329C094082FBC2A9EE7A9EFAD5965D15262DA59682A0E3BC8D80B735AA08F13CC83DCAC02D62AA3689EBD13BFA5C72FAF206198473F125617566C2E3C1D32538;
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = 2048'h66D476593C2EE0849F6079613101B2483FE7DCF65E7E9E19BB63C50E829C25970F1A6090F49EC3C25F3D683069BB44637C2F4161E5F40D19901B0341991A1804B6BAF05F874712A9A142F77ABB627C5357FBF3D472E882AF27BFC18003DF0AA640991F9FC7064E6DA35FF3EEE3C7D27A90B70084C3CE0F9509649B56C378AC72A97418410B0A468A28125B08DDF8C45CF4C92FDE06A0EE1C11E5D949B6A675EDF15990DAD7DE8AFFA6120F7EE4250D6142D42419F71C9E8964B657785BBA60FCE07CF8C8F321E6B0BCFDD1E30A6182D316EA7CEFF4BE26CAA8310921C523A7CAEA55209A32B7C15B29582A94ECD43C90198275A56EFDBB74EFA9FFD63ECC243C;
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = 2048'h89F06C04CFFC26806BF6A3D19EC5BF9F28172367222C3D4E55B141ABDFCD39BAA2CBF9C2F66DCE6150CA17D9E015AB7C2F55D7578E3C88047B76A0E948B5856B10C5D99781B923AD3F8CFBA5BA2D46DEDF668D003F31D1BE77D67CC08AB2BA278DDF5FC41D839A0D0B22E272B67B7CDF7FBCF0E9BD5FEF977395A74D151501000C2F28CE0B1B04798D6C2129C89440B2BE370D265B9B2AEE2087F87D3162FEB7795AE928EFAC77B3426B0E5534C49288BBA21DC0F65FA9A0C558E264DEB0EBCF08CFFE94899706AA1102BD347E64400356FCD8FAF5CEACE04452A9F41DA258F366239060DD7849EFE893801EA5A86A587A8EC23AF5EB9C32CFFA19AE1A826972;
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = 2048'hBA85FF0FC7AD9970F7365A5DAC9ABCFE45904CDF59CC6A4B867547A4A1E84CF9317DAD40679E1C610915AB7E161937159212D63301D5E2E649EAE31B7FE56236B2FF4D801A54DE20D90E9E846FF40936A1625488447142EC8EA1D3CCA593E5DDE8F1FF18A0C3D981B4CF668D8E85788628E51CDE55A8FF46A0A213B7AA5ED535335A63F52AC89F875F78944886FA0CF63A8ECF68E2D66428C3CB448EDCEF41E5DAEF1297E9180AEA92CEA78B778191CD017CE471DB822E6BD3F6C0AB80C78F54C0EF0662A8B12AB05B2EDD8CEEC53B46AE213318332F1128C1E5E2F54AB43DCB3E0D42F1B5A2469CE89EE944DB93CABBBB1D90636710DAB886C3C1AA8E800984;
defparam \U1|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = 2048'hBDF8358AC053C1E0A27C24731E8055CBB27F468C808E4A9B0A1AF7A4B863108A6743DFDB54441307D27826049A3362F5D11B2759AB7D111CF4AD54C9E064B171BECC783571846BEC255D06B594033D1E8379A0B561FFBBCBFB0F829C4AE1E05CDEE66E00459406D4388E2AD3C4806EC065AFE9F810731BEDD7D250A18E3365D00627B671EC81541BD51481B41245F576C9BF712FC82D803A27C60130578AD5E4775997B1715D182000F9DEC464AC9F73C530AAA2AB00F062B3F30CD8031C070C2113998BFBE51F7D2D64147C4147C38CB0DBE95D303AEA5D81BEAA162FAC173CD0D139A753DC6512358A5C190AF70809BB9503A4176AAC2D4842622305D8450F;
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N12
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a168~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a144~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~0 .lut_mask = 16'hF7D5;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N10
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs1909w[1]~0_combout  & \U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs1909w[1]~0_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~1 .lut_mask = 16'hECCC;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N24
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~3 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout ) # ((!\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout  & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs1909w[0]~1_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~2_combout ),
	.datac(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs1909w[0]~1_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~1_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~3 .lut_mask = 16'hFF40;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N18
cycloneive_lcell_comb \data_b~1 (
// Equation(s):
// \data_b~1_combout  = (\always0~2_combout  & (\U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout  & ((\data_b~0_combout ) # (!\U1|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\data_b~0_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\always0~2_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result0w~3_combout ),
	.cin(gnd),
	.combout(\data_b~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_b~1 .lut_mask = 16'hB000;
defparam \data_b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y42_N19
dffeas \data_b[0] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_b~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|oRequest~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_b[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_b[0] .is_wysiwyg = "true";
defparam \data_b[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h06FDE1484BE8C7BFF8C0F7F0DC8EF9EDF80559A63F6ACDDDBC00F873F840AF3D90E69C4DC4C7C27174334836C3E9FFB7FC840C829C0EE47DDC84C92E36F90D1FDC6E98F6164BDFD271FFCF81096CC4A309F5F8A3A5FF878392E09AFC8B5AAA3BA73D8E9BBBD9636E900118F31F8EEE028C54B90035D844F9FDCFFF2F64EA6099D0CC48D88E5BA237673D8F42DBF9748969FFC0B13F801BF66B80400808F804DF7CFE9762617963A9E6CD87F7CE06D13CFC3FCFEE03FA4CF8E7FD80053E983E9F2ED181070088071A7AFCFC126088EF7C2581079DCC09F9BEFC7BAC789AC63FFE1FC110243F907F3C183B701F0D80A127FCA5F64CAA857BEE407A051DC1007D3C;
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h7FE184F807017FFE0AC1216636BF74279649FDE8ACCE4181C205FF3CC296EEE7207087DD02087607FF5FC4B8652C5F7E52FC2C6613B470A3CF1C60889C21401803C75FFB603783D6163063F201BD3DAF30FE205BE01E83FFF2CE3F06375911FE7FF902281E31C0F980345EF5CA1C18BE9C10B0FA013DDDB000FB2844796980FFF224EC23568E20C9771B04107CD13CED1CE9A459093B198D3532F1FC0106B0E28F00437BB9C17F5C7700FC0F3E2F201CC60D241436C1FEF70CFB681E00FA3519A35B428C010190D0C000527FFAEFF33B4572E20E5E03A0817C9C2F4846B462180FC4F6DD092C3F2480643C81F011EE1EA400D77A05DAF007A734780E583F0007;
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h267C209F829218146E05893D8F20FFF8067C6C803C034CDCFF80C210E2CAF03F17D5B8CFFFFF3F5C0BFF09130EC2988324FD5E7D87EFC7F049FD6C182F020F8D00E41823028E00DF7FA820EEBC0C37B8956C97120C40CC8F1EC77E31CEEF604263F1FC2C80024DCD1A000F43E00F86C1B03FE1FCDE04A3F814639CC1C89F70249ECCDDF3D39EA8431BF2FC3B03FC8F8D0C0004D28606E00F95BF61D18C81EF9C32C26ECE771B94A8532BCF83153930D38BF17C3B03FC1E9AC28C0AD2660A4E279070BC184682A0FEBF7959BFC29B0CC86B03B76F5E68FAF9011E7D7506FF191C03743FF04C1981E37AFE5DEA774084F096D9D57F86E764C82D37FDFE32F0FEE5;
defparam \U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h017BF77100FF816C817F3FB2CD1AD6A47818E8CFE1DBC14080C7C7FE0F77765D3D82EC5CC1039668415F3F7943E789A604400378EE0E80F0F01AE07FCBC383C480FFF73E45EF318FBF605BD0FD15874020E6BE59C2FFC3CE01D84FFC0F3816F0F51D016123D2073392DF961E21CFFF89BCE155C19C9407F931773CC903FFA38C218067FE8728C10CBD7E091E0FDA0E001E1DC111808D3F1F30445A85631C01F939BFBE411CCF238C001F67FEC79AC3DCAF98C3908F6F8C4022B90313E2433E77291FC2CCDC1C2F973DCE4B6108EF7DDD18F71F0094F28F9F3D1891970C4DECF08FADF3302B8F9CFAED179D8D21B90C113FC74064F1F6BADD621D374014D69F51;
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'hDA3507DE1FAB07066E6B51396FAC9A689D780C2CE2037CDDC6E0DD60C317DBCF0D40E25EC02A46FF5130CCFC078001315739E183C49EB94D58D9EDC7CFADE9DDF146965D3E375388CFA3377F826D93FFAD802CFD47F80110CFBB6A109E0ACF9ABB7CF1510B425AC4609E1A62D49BB28805A77320FBFD537C23D77DE757712165F0896DB7C143B9DFC691788E9ACCD70A9C0EC6E03BD7263827107C0371BF7BFFDF8FE3CF4C7E00E108424FB0F07F6B46BB2230892E680673473778D553C42E392686982138DF2B5FF3C9C04735FFD84B0891993EC32C0D9C174F06F60ECF9575E7AF103F427A8A4BBFAFA95939E5E710B0BF80577CFFD45B9FCA2B3ECD57C683;
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h24D816BAAF14248EE1174F6189DDE23B37F10C59B9304F807F7808932C7FF2FA9E8996FFDD7FD259E8D31B76C76E61C6FC5B41AA0F8763B873B30488C830771EF89F40753C035CFA143B023B4511E91C50C2B846FF6957B7E978F3D1E6DA01BCFD7E390E6711001CA97CE2FC30033DBB1C4FF77C67C129B0A68538C37505ECFB816E9311CDFAB5BC3C5470F673108300A0F8FC87940065E978DD27069A23B3D8F19B1AB2BD520A5B301B9EC507C03E041E7D6BF37391F1B040D9C00FCC00214DEEEF51C5535E798082DA1429E98F8687BD4C95480283BEA16A57B1F31BE81335C40F0BFDC1E171731F9E9B8E330F75912F2E7A763895200787846D5E05C00266;
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h53E0B8720B205D03327F0BED41CDF1700E731299A880FDC8E4132AFB4D1F879E53B6086D8606043807FE5AFA8F447B03FECF00F7F1CCD4211765A6047D5FFAC9E2204097174164465E5A635E8D0F183D1B1C38FB9704EF44FFCC40FE37C4541E3B6C5A2C1F30CE71EACD35005877DAF6EC0299807709007A30A3F47333E0EF80F2CD1EFC27C0480EC6EA2ECDC996CB0D7294996F921B365F7B6A7F81098907BB801CF27B7FC2FFE03B08500343C19B1DC7021194CA890549093165F8AEA3C4E9538509455F7BDF7FE582F0137D077BF01B08302146C16906EDD588695E8BF91A1145D4F28A296AADBCA20B30FB63EF8378C3F0130DF4ECF0C98204403F855B1E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h9F73049A576FFF6470C1752F69626DC878EBC2B54EC7FBC463C1F71718A77FD3048F015A2ECA4C8617FF3AADD9CF9584CDA43E67CDA5C5D0DD237FDF4FC399F64074B8DF38B89DA3800C037EC788D402BF98D179565098ECBA74CE1307A4E572D53041C81AD74C7480F1007E88B961BE820602824289B41F3FD0DFCCEACC720F5EF09993D2B80D323D6268C17BC06F571E7800FE188961FF620E0280205FA4179DD0015C3A99E00210301F3FB14E90418620A0D12B34F6417F04E0B83C8F7DCEF0470233827F402F1E40DBE560451F40FED911D96D87E2D130D0806EEB39CA1BFE02CF63FC9F38CFF04717B0AE56C1FDBD85DCFDFD36E5833E7C1B7D8E70C155;
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N0
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2009w[0]~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2009w[0]~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a1~portadataout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2009w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2009w[0]~1 .lut_mask = 16'hFEDC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2009w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y50_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = 2048'h4D666E88F6909EF8BF1FB97F31EC4069B233DE58D12C998A539A7C9D79A549D48E376704BA487C618B2EC11BBADBBFFC3F1F71FE1A533DD34D6B6F07625A05A6978D6460617B6EBEE57FBC6E7BB3B0166408CB9C2C74FB707F1FE3FCFF569C8A4EA2DB6CEE98785CE66D98AE439CFCE0958D9F9AA7C1733764A47FB5195DDF83B80479F13F4DD90DDE8EBBD0138598CF8FA3BE73039F19876353F5F01F622AD9E6AD88F064E265C298707FFFF67D0E3A2E4182D97D119CB36316EBEDE3FB645B660210887B19CE2064F951648D59856A0F007FFFFEA0E7D043269EF6623EF790A4851551C5734136FA64724016963EF85AA7C76E0D53A7088249FFEE67D360EA;
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = 2048'h0457A6D01007A9A6564752AE694B2452AF7AF87785D510BB3EE4815FB2C33F42844BFFE6CE1F161A7614B201E1775421F6B152EE6D8A64B8BE829ACBCF2AA0D471875D7C81E74D00064EFC429DA7EF53B20DF9B7947F44EBC870DDB7540EF2084E344C97F4DCE9BA1B987945EE4557201E64FF16995AB46FC62F0AED51061F69EDEB8D24D687E3881771A40FF3DA4480450A5AAEDE1F86303884FFB19486598211DE0AC51934F83E39D2E575DDDCCD01D9AB7E2AD89622BDAA2892139ABE1C10C83FF1CB93FE94E9AC93385350CF2ED37D9B6F330DBE7E881D5CB5A7020F94A89C07E9EF06056CE2F873FFE10BC356719B0C380E86E9B59D3A9F8BC1E07E8C8F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = 2048'hDBE74E4343CF6041B05DD77E1AE747F0FD737F207B89892A4DFADD28C8CA3B0AC5AC654DF77E4E1DA2E062B4BFC34634ED86955DF0E9D7F8F91B1CE438D7EA94933706ED7E98F18B60E01811FB0FBA8BDA1320EF82083175AD69AA725B6892E0D80E00E168CBBF70BC7CCD29149A762565392EA1FF8A1C9E251FC4E7F65FAA07B988B30A2B3062C3FC0703F1EA3131CF7F70E3947DB30CB395F390EDE151ABE0CC9938810499DBA0384ACF8EC5FE68017C001B80E315F6328F2B553898711F76E5A4F10D5C286C11856C01AB1C168D0ED24EA7AF5B1E2DC03C010140DE6BC5FAB6E0C820D3A1238800B1CAB875BF9992AB92F099C5359735E829CFFA2FBFA447;
defparam \U1|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = 2048'hBA111B0147021386BE11F6167557CD7452BD5643072735A778778FD76861E5E5B0381869C7FB603BF1E139847B6BB36CC77548264CD090330F155EBF507D145E247F28BBFCB07C06C0359608C5FC41A0BFF9380491C0E936CB020A77D2167F8992EACD479CA6ED25F36187A28D55BE4E4463B4C59A8C8D15AF5810000A702C31994A14F28E355B20DBF6B4A320C409A758A6C1840B7AEA6FA2DE07C5B8F5899F8FD990306AE750CA5DD33D526662FAE325F4E52948BED27CFD137E4DC741BA61722820841CB3F823DC78133D70A23A288496B046584156DFC211BFD86C112F05600FB16B11B4198FBD0BB8854C7FE8F678501845EDF90AEC01B867FE3A9D0EC4;
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = 2048'hFFCCF715EA16ABD08C9430548A071D3D9FE1A2E56D41160211DDBAD6A37A93B03C0E1F19591BD90E3813CEABCA8F0868B8D52D166755D08627C06AA717BE85D2A05610EA29106449BC005E4D7D9BC114514F3BC77A99F93381D5F3DFD65D0BC48CD2DE10CCF45837F1ECC0747EA255FDFF2078EF7F15FC2F7F1B3066D75C7E1998ACD6D59C4642344C99752FF190A75069F3E1B27ED2307C0E3E32EE4947055DB83835B4941362B3068FC1088F6C87DDEE3C38DF038ECD3EB473E5970C143BF83C9E86C206998F1BEE6009DB94110F59662633BD0756B2789B049B31E5831A7B11115F4D8AC77C8023F2C14098B80E00AA7F8A5554FDBF1D185561DA711C0C87;
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = 2048'h4998C6CD149AA6B8B1B11ABDA3EFE0A293B1E930387FD254C8BD4E7D1DF1F03AA63F65B64A12321EAC3D8646269003126EEF50EEBBB5F5030D233DF67F906AD8F99446C8102DAE00D16D434B02FB23E97FBCACE879D8264067BD2B7A0C9CB183463D33FFFE2F93E0592815BD97AA1C1B154B8D05E49D6A59759B6F1ED23B7016C27681128A413D867BBF247EF8AF55EBACFC318132B6A15E71AAC8A85C17308288073EB646B98B237B3B2F999345B3C6C3FEC00B0C2676D3713BC374F86A050E9817B62322A592EAEF25CE7358AEF4A12BED0F339A689EC5F1BF40011CE0CD75028728A2FFD9C46DC3B33FFFFE02CF9CBC4CE486E3912F768B5507386CA4E1A1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = 2048'hEF0702A1FC95BC211353EBF99128F5DCCDD0500A73D6830EA8A29D4141413D449F2BDAFB941C3A23EF03031718C79CBB78E6BC3550D163633E1900C71ECA5C7FF3255EE602B15CE2DD72C4D270FA8141F6E507E0068CD9DDC1671BB21B3CF3B2C949335E2D30AD1DAF852838EF88D7B696CF736299719E07D3E4728004E72A337392024F39B576A1226FB9DE7B71FE152633DE7314D3D412199888CC133EA795F7E6045815562D9D02378650DB694A3CEDCEA6230343C2300E20F93F69F697158B3FCCD53CAF13E1FFC6009809BBA2CA5BE98A82CCE3BF2E2D0F68B0CF7C5BC7E715B926F38E497F1181E3BAA6FB29E13C0E21867CD8BD05433183A662014330;
defparam \U1|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = 2048'h9B08B3A33D1B8DF1756241811AD3DABF60FD8BF8DE727EF8100C036F3B1399FB20F1285F25F0C89A742556166A1138FA00FD092EAAA3D8120F78661F85C1BAD98CFC0D8F1E715F7FE4AFC20811EE800A15B09B6A8424363CC6D8C9A5ED098634472AAC0E0A867F00A7F8EFE0960F6BD4DAD5BA5BF5A7A44D982F639104BCCD834C32F92E9B4F0FA144CD8F5A39D17F1357E7EFCF29D5886A683DBBB7C17952F8DECDC2880478AA16E39B50E875A7DCD33D9C5C34F679CFF0DF3E3B0F6CCC36E211B97490DC662B944CC8DEA9B70CA33719E634C7205C531243B16EE6D03ED7F8DEFC3BBF20A2A68ECECF00345F482308E889111B0F57F8A4B052096D173ACF02;
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N24
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a169~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a145~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~0 .lut_mask = 16'hFB73;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = 2048'hA1590C3946FD593332612B4E45577C5C61CAC1D2EC8E88B6F07018C1B3060A9A8911EE56D5E2B7EF8A0835794EF7EC0B7AFCC744DE1F5C9639DE721DA5C608B02625D1D513BC6D0BA6E9C685F2D3CB257FA6B7C151D530AA92B4892F00A4A702325C9527EFF80904B1A41BC78BF4C19D78F0B2FF82DCAECA9AD35B63F1EA6A8FF39A05A465C4D792ADC811AC3168D701B5812C866CA4E0C60B3AFA20DE8CE30C09CD3501636441315F004498EE0A4783F88317B6E668340227D16C0E1B0D712ADE41FABB9FF2AED83DEC6ADF7DAFE6C97629AFAD74C50C6066A7A1535AF8BD48EF0C6D1EBBAA34F4AF56AD89AB626F46311A764B9D8AF4893DD885BBD77ABB4E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = 2048'h945DE1C980E8FC28EF3CE31FC04318953AD9399E930786E5852A282E37F9D772D38705EA982E5FB5FAFD3B2BB2E13E18415CFD1773279613D11415D5005BC0F0F9A483E7499F7201B92D48FD9A8F35D475BDB36739941A0840F8E9DB03D8DC17114342D3BE966FE94B71B1B8A15538F3089022BBBE4C9645D7AB55301EE8DD071BA0812AC43EB142D9C016A33544F452960EAE31F04376B83BB42A41F62B235663430BEC3CCCC0FF9BBF2AF339481229DB4E652FF5930722D3063D1D8788B580579C82073FACAE73583835A871F9E0BE37DFC12756389A36C58B773B7D87D7019C3B072F98B1A56260C0907BF5AB8615D772573877FA7C7E13E0F866DAC5BB58;
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = 2048'h8B84BDAB0EE01C524099FF9737AE707511F3F0535D79425E508F6B1D2449FCF682E0FC7C00403A6A38C09CFC9719DE28B07750BB40627B0AF91CEBFCD816F239028D28BF00CD9C6E60EA3CFFC8978D4AFC4FE3080D9F9DBA1F2E71E83CC570F5EDCAD1BA0C76DC11BC3F280E62E3FC7E6B9F5876A5D41BB45DCF7A5C3F7C5ECDC9DA6719BC5957540AD2D0F73B2C0F792831B2A7683ABD7A2E16F3EF440E5FA795F86A09339FBF5B5A12415BF5C9F09CA966E0F72608D60BBBBE98B70281385E377FC16F7F13C608C465BDBA94BCF7184616217E105EBF999251956CD496DE857B1D2E43E7964522B737CD0F27F403C52F9E250891E3C8C72CD414DAEB161C2B;
defparam \U1|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = 2048'hA0651CE46C50A1A422444E7887C04C8FB937804E761B2471E9AA3C768E7FFB2712810699CF1C2CC488C3D5B8BB21184F7848BC383E48C8BFA0DFC6662D8B833E5579902C60255F4F026C0319FA2DC4412BC544AB9D47A555BE5596211CC2C1FDDCDBC3466DDDFD1A22721990E525C9B0688CEEA50977C3AEE29E4BB19BE0CE78924B7DB09F56C87F612F82123B8183F15E5B23D3E7A0816CFA0036F5C710188D476182BFA3D7174BD9098D39B440383B29FF12169EC54884E3EBB24812B561F9FA8878829F19CAC53861CE6782FD15AAC1DC3D29E470A01BD13FE27E720ACDF6E8EFB186C08050E570C1B0D1EBDFDE4B1046701EB0BCC99C223CB9EB1CC026E2;
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = 2048'hADDB01F8556E4826E9080820D73E32D02E1CC4D1DC54E386D510918833B7312EA09311CE8FFFEFA07CBB86FB556E680EDA186C37D3BDA39F68E83A343DC4C96F904C22B290E6FF5C4398AF9987FE582D1779F8CE8FFD23DE3717E555DE955AB8E1584D6E9D28B812DF82356947DD9BCB1774ACDD84CF5848126118830B3CEE257D02EC96893EB5158F6DF849678FF06477E2D22D78A9C8C422BAC96D72C3F8C99423010147AE77B13F779C9D02C21CEEEAFA5731461A516A7D6489AC3AF03FEE49E57A196A87FCE2A28AF013DB5FC763F8EF58F746C32195BDEFC01B96176D4B445F273EDF6308F76C7D93223B1E6CEA0F660571FB545DC34C65DE0B266B58F9;
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = 2048'h505B94A301666BC2BE9A3A4227304EF840CE6E26D983818986660F3FD995E6399BB57FD9AAD73CB8C7BB0003C0068BC67EC57046892E1B03EAB0B8C25B03C0809313C35314769BF75C324A54F704414A222B824198F6EDC2718F745F4BB1EB169C8445E1B7378641860C8B7E21BEF18693090509ADD57A4BC20156B12A5AD5A9DABD30EF703B18EC55E15BF1DDB7F007441BCEBD253DF3DD00C20CF994855B1BB352787DA3E1C6B2B70E9DC59B15D1757D343EDB98F7E0070983C6795D20D28AB27B8E1F3C6DD2D47E84856B14E3D5204C22BA0FAAEB623F402518B46A118DE96300FFF902DD799753CFF5284CE802C2EFF4B669DA917DA7D274C64FD473DAD0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'h2A122E2D401500A0E0379BCE2854691F32AE44AB7F77DCCBCDC780FCEA53BE7538CC49BCCA1E921E36E5D88122F62081196A0007FBEDE721B14C76FCA28DB5A5A38903112A27FE6C820143823209516FA9A28C7F687CE3811EBE938358B4BE1C8BAABDF238AFADA6011FD27F4AD2C74D8B2FCE4CCBE6E834586CB0FA3DDC809627C3070BB9C80E5ED952139BE06C713ED040EDF72A5E65E3B7ECF0551AB4B6301A73009263B2708363C303085796031B6A22E120DBC8ED54A5C1536BE46A25BCD8D15A457CE5E73CF78FC5B07787B0821F0081C49C552466E69E57FDAC595ACBED01CF2E16BB2B261BBA4409526170A4C2663761F393818615A5C9FCB8D58FC6;
defparam \U1|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'h81C67F6415E9958B7E8A23E62EBC815EC20891CD30058167F0C62889E387B09F366FC10CE3199141D49562384B51094A328715ED328EA0BB1E1C53CCA976DB3FBD79F39DF7853003FFC0001846A7AD3C85138E51985957E63A4ED97D79A5C1B5010CAB6B0AA301F1D74A46968D6B0001F68F38FF00AC17EFA543595261C7A1338ADC4C4A678E959ACAC72155239CA4F0F63B431589BA9E119F9D2E0F7E0C0DEF406EB328474983ADFFF691C0971EE50F3A3847981A25C6F4EE34258292BEBF881DBEE09E96FD8CEFE272269369B453D4F56C9D12497150F885C1E449ACF0CFEEA25788B08E6F1097CDFC1DFA112B8B909451B83B309F2F138BC4048DDC8ED5C8;
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N10
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2009w[1]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2009w[1]~0_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|altsyncram_component|auto_generated|ram_block1a121~portadataout )) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a97~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2009w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2009w[1]~0 .lut_mask = 16'hFDEC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2009w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N22
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout  & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2009w[1]~0_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout ),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2009w[1]~0_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~1 .lut_mask = 16'hF8F0;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'h481734D479000FBC4FE8ECE290FE19951A1C00E59E3BD8505B46F44E4872C4ED6E5499B2D527431A01E9708EEC007E93279B26B0900FC41075FEE051C319854065518F44F4AEE8416438B39685669C8635FDDA4F08008F5FE9662970406B1C10B1FE680AD6056C7093A43816541AEA33643A8D5C94465B84317994D1E033FF9F65B7857101151F02AC9D2052A1DAB023F069BA7AE796387F5B9EA961C15BA50DA171FB8800CEFF525FCE32C125F49F540AD308604D9B25505317D77F817582F2E34EB59CDBFA4BA5D1FF60F000FEF0B94A74F89F8DC48DD823C346B2D1BC8CC151D1349B1CD8F13D41F88A76896EFE8FE518C0E03EFFE06C46421024DB15E411;
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'hF30C0E3CD2B9739DD1ABC259B908C4B20DE4BE7658576046422F01FFEF66BFC079EC701FF3643FF2833C17E9F7F4CF43122E97C9A33ABB7CBE3C08FD82451B18A608091FB3FD97398C381DFF7784397F675E37E8928C85F4BC486868DFC83871F44A6F53ADFCA8FF2091199C7F670BEC621C7D5773860A7F517EFB0289F14D50AE5A0C0C1C922E8BC8AFA1382CA9AB43D8AB01FCC66709E9041CBD9FC00BC69A1CF0371B19B449AA7D5902084191DC723135F74C618D1B11C4B7057EB393C21B199ADD97C3434EDE3BE0A469E89C209598A87A27BB05E2994568C9AF8982991A156705600C325AF9FD103C93C140CE7EA7E2BB6E410E17162F4E019ACDC88B56;
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'hFD83443C07CD18AE452F04009367C767A02C02AFD9C04EFB10F9E3A7A6F7CD6A82C9123ADB5A01401B4FC9FD4DCA58B645B904FFFF7625F110BC03E3C831068B380A051297950A8707934CC06F821318EB31D1ED1EDBA3ED57B2975C237B8C041F1A1A21C0FCEC7A34BE7E75908A57AD322D3E777CA43AB9F08074FB3E702616BAEFB43B078129E02BC21415C4EEE79391E3D9477AFF673D725CC9C6C3F4F686D9163DF81D9A8C37F240361A76106063240784D700A06716CDEABD3BBB320D5A39C8E92E9756A8EB903807E41A45D79F01AAD1B2F223F5461787950000C37E81C20AFE9638C6E422176BEED09B0B93665FB810C2C21C52DF5AE766863782EA4F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'h3B8705B90083EE818006A32F34E8FD10C14ED0A14050D5EB3D7C28F621D5FD6FE090F81F8DD08642C10A06A20181EF504F78BB638A75BE957D5D8E76A43685576EFF9C7A00F3BF1DA583AFEE07C45A83AE08060EFC85A778C73D807EE6FED110368A99B231BE1E975A1004A3A3FF3AD5E410BDCDC31BE2A44E099610FFA7B50100EDCC04F6A2FBACD066CDF8704C56FFCC88ED5B161DC45A51754DB0D9B44BF9A1666619831E6A81135DF122F99D5F2A105997B5D23915549A32B82C777C45F4A3FD596A1C14878530E7A5190F0332080A3A5339C776A77646870F74636181DBCFCC0E6E888E576EBCE9BF62C7240745FECCCE59DF3DB38902891ECB026A6192;
// synopsys translate_on

// Location: M9K_X78_Y63_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h5AA55BA539EF60A5CC6546126DACA3CD9E627C61E605C311FE64345FCF3ACFD0C2748F72202DF8C0065D0483E1E22601DAE0B366946E185A208E653CEE0D215D61DABC5F277B07D91A9CAA5111F068B561A903856ACD07D2FA3C57ED2A6340083DA220E6CF86BC41C9C166AD20370BF81E6D856A15D4E3F63144FCE778DE3A0AD8EE1C83B18411CBB9A526381CC1FF484097E1A7B4839DFB7FF8E100DA84B6718594EB5B9A6AF9E86006D58225EC880ECF2EFC0B1B20276C118A7923A04093F60EEBC2B490A33032B4D5ED673FAFE81293F5C42D552CCC9A73BBDCE4278328227103B216C588A3BC0E3FFA3AC48F41E47924F14D88BE47E0AA2549EE127DFAD2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'h5A852FF60D0E36037F0FB794D38821CC0ED11D3A10445FAC203EFE34E35FB10C596CE331E21BCE30385DA57304C06701EFCFE1B6BB7F98483EFDC6388B9F80C55789F3EC5176339BB3902E34541112856F6C8DEE366F8998CDCDFD96393190701E78B099EA985A28A1BC848FB28CB407201136B44F22538DF2323B0FB4EF0FC186ED7D9108919C089EB36ABF9759F2DABEF9CC0A501E3D582004C885550AF175BACE75015DB3E8FC0E2DE19CC0035B480E956D1DA7A75AE5096D95DCE7E62190200003024595296059AD7C077DFE01940484009D6084D9B8C390A7E39854D4304B2B096860B99EB403C0DF58A1C85554D668F9C7613C45BFF90088BA389ECF4B;
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h6BD94F38A492164E9E3617BAF29AFF00FCEA29DCDA8276183574BC811657227BA600129B269F4310EE41B3F39F25AC2AF3B452758A0DFF00F02D21F034CB9CEE0384DC878AD6CDFEE002739927AE8F6C69F2C1EDB94ECC58AC36C634AF1C0000F70408CF12DA92390C41818401E7E28D67417398287EC74463803D3A6F2D91EF62CDC0AA94C50000FE1D7B1616AAAED55E010682646300DC8F6FDF9861FD8F1E67A8A170403B0A2519A74B8D18E90000DD710A791ED5434BB5A09D8012E105FBCFFFF49DA1FE2F5F67390F4758B0D449CD69B16F24820000C1E537C98E2CFD001E780C2038300E2B7523B01EC7F7226D82AD5F0A0E115CAF6DB4A10FAFE80000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'hEBB9701D78EA7632F7781C801C1C31DE17F090061BB093EB465C47080E2E5FDBA3736638629E0000F0A5D495BE17C05BA671C68F429ECADE1BF2127F2B0073F81AB3A2063295457B4EB75079E12D545361A29C15CE5BAC6867B20E90C61E23FD3D46088B63DF3772908A58BBE3C2A8861CFA4B192F5C111FB58172C67945AEA314AE0AE54DEBFFFCFC603E888FDF8715C5C1B97CB9EE0B622DDD70AF0BB3FBE6CFA7DD08271D490F18F787E5819CFBECF4B75F1B625C86934E1276F138BAD31DF9421DC15EC3D28216C1297F1C65C3E3FCE7D686850C73FCB07A17D81FCCA6C769CDE5D60459B980425D2FD9C264E9E205F6B49E04FCA3EFDB63607F4ECE0FFC;
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N6
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~2 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a73~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~2 .lut_mask = 16'hF7B3;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N20
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~3 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout ) # ((!\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2009w[0]~1_combout  & \U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2009w[0]~1_combout ),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~1_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~2_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~3 .lut_mask = 16'hF4F0;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y64_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = 2048'h95DAF38AC4F5ADCB027254357DE04F90BDC0DF0FCE0DAE1FEAD9965ED8F719CDF8F96937FBCE1F0AA10F26757E2FB8176C210BA89B97E0A341F7CB2A39D89F82FC46D227D2872D883EE7142274E988B1245D6B1B1D1DB4C07843C5DEB4BC50C6F51D8F0F8380FA3FFE60CE2B45E627FD045AF1354845206FA5E28264D202112B57A7F727E40B93A467481A698037BA02FBA4D6E64A7BEDF784B20A5B43B1148254A217B617F9F5A296B5FA497BAA5E59C48DFBA38E2C7BBFE6E93F3E8E964620F968C4B45EB3DE04830904A6401C01503730DA795B63412AA06F3BD4DC3806B52581068F907A9EBBDB272CCAF1655EF93880064CBD72F4E8D8853E225BEAE856;
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = 2048'h3CC8DBF3073E1BF86DA9D99CDF295805BBD94C88D88CDE6A9787AF70E31C90589009EE0BA3F186C61C236A079A671A159FD3277FE16E589D429CDD056319DD2988C24023D3BB4061B36A8E4374BD5AEA003E4E0700D981BCD7B6F9978EF71FF00CFDC33FEAE1BB4B0F419D822B8BD1F941E5F7C132E58E4107A8CFFD7B6D3DD61AA9B21059471FFDA0B6DBA3D06E9FD256AD20C173510411EF960E62FBAC566E76E8111525236A49A7636BE2546DCD908EC7F44E02F69067F91995ADEF5BC729DE9F7E8E4FD2E89480A8E008452DF48C4B5E580926391C1FBF9D4E5DD69E558C6C9C74662EE4F1036CB6BA06BD53E9D560FD6C8906E9037290703F25393D1A61;
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = 2048'h129649E110598B211D559252C1BFC06F830A1A39231D85AA00C37EEE7F762773E9D5DAC54288807D4DCD3BC3C92B4A6F6EE74C0B2CDA74AB9E6041DD31D6BA81CCED1E5DDF21B3443D75239192B4F1A4F40F9557DB4BDA9D2AB215E6E6C303488DF0923FC2E2CC96C200AEFCEFFAE90D01C8FDE692050C67F7E30D140717EB1605F0A9BD4FC64578274BF13469D4A2C8020A7FDFDF61A3660281C5BC55122EC35704D623F71869F0C4B9CB5ADB61926C0E6BD4BDB6EE0428F3017F1E3D8836035130A789A66F68A518FF02A852828D8BDB021C0754F9A505C8235E8CF06B384AF5C002080B09B184B9A2CDD531EFFD68D148A5DB5BF50F984DA62CA6F53DA9CA;
defparam \U1|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = 2048'h6C9325B4EE0629437E800000004620E54CD0FE2AA6C39BACC3D878400A4C1F01C79D855120619721FEDAA1A701D8AA157E084350CC0F0C3D30689BBD0ADCD948E0AFE5ACC85BDB745ABC91A0A2AFB6A705E51AE8039DECB24E0EC751DD62FA2B5C10E15A3E9E2122108B3E626B238CD8E2F56B233581FCFA3C8069F42ABAC05DE0000F0BFF93331500EBB199B9FFE2AED0413670DDA2C45B13804E685BD62C8F96A7250D9EA56C10FCF50C0FF257FE44BCFADEA051BA8D632ECD3045C4EFFE0311F2CA72FA3172DF7C22280AF5DB3DFC0178854DE06F0BA75482F088C130AA4D81F7E185E671B6FD37C89A7498DBF25508DDC433A21A82BD302027EF41FFC983;
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N26
cycloneive_lcell_comb \data_b~2 (
// Equation(s):
// \data_b~2_combout  = (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a217 )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a193~portadataout )))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|ram_block1a217 ),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.cin(gnd),
	.combout(\data_b~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_b~2 .lut_mask = 16'h0D08;
defparam \data_b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N14
cycloneive_lcell_comb \data_b~3 (
// Equation(s):
// \data_b~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout  & (\always0~2_combout  & ((\data_b~2_combout ) # (!\U1|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\U1|altsyncram_component|auto_generated|mux2|muxlut_result1w~3_combout ),
	.datac(\data_b~2_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\data_b~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_b~3 .lut_mask = 16'hC400;
defparam \data_b~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N15
dffeas \data_b[1] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_b~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|oRequest~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_b[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_b[1] .is_wysiwyg = "true";
defparam \data_b[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'h80770FDC170000101AE4233D103EF9EF4403FFE0BFC4057BF25C4787C745BEE6D9F6545E98EDAC87C4326FF4E4000110A3DE55DF108F3FEF8901FFDBC7E8B91BE1ADCC113F4569FB4368A35B1F6A1098F35CC533F80070871C34513F408FFFEF4D01F77C1AA9736C2A199968D58437162D498654FD4DAF4D0AD6232FE000006E05860D7E01E5FFFF0060FF634D9929710714C6AD3360645AC0486555060E33407DE9BFF800310009E85039F82404FFEF0420F723D33059B0DB8075460F39C87995A87281A0B63284FDC6E0E0000100B0DC7F85E18C04FEEB2C30BF517A8CACFFC7CEAD0A6B6993A815D4CC76FC007834949EC0C1000000297DC74DD0D815FF6F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'h0033FED15BA0573222E62283B7DEA9EE72FBE23DBB0A178E845000000081BDD701FF80E07087FFFD0003FFA256E4314D95670D076665C42A38351E4E9AE2056E2EDF00000002BEB88C3FE1E07407F9FC6001FFC27277DD0B0FC981407607BE5E84F6698E2E6C4345DE3A00000018FF00E01F81E87007CBFC40017F592D7E5F37FCD3F72355D9A6DCBB8CAF06A5C0A5FE838400001818E644E01F01E0C003C7FD000FB68030032CC5101AC8B8D548C0CCD31CDE8B1822108481B100000343BC8BF81F21E8C3C3CFF9041F81EEABE611AECA9BD51C60560DFF6A1036E815A3F84021C500000F3B0D7FFC1F00ECC1C0CF79801DF5BB9796262952FBECB3CCA933D9;
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'h666847F0250AD33B4D7300009F85E267A03302C0C1C04FF00006EAF4E0E06BEEBCBDECD22BE9489EFC8DBFDA4BCEF2AB289B00FFFCE9B801003F038CD1F107F0387F4C0F64347276D2D25B506D736B954A71CB8F67464D2721FE21C506CA0004071FE2DDC1FFEF84303F1FF94B3C6FBAB73953374CF6635A1D03991E0C993E255867678A97BFA1E023C7F87904FEE7FC901F00E5EFCEC5D225F867110D6DCF68B40191420849F6B8F47FA0FE00EF60632407F8E000A06779CD1E616B498680B90748715E89B6989BDEE327400ECCB852D8B0A42BB3CFF0460787E96700C37FFEC03EE812E456BFD1071EEF7AD2725CD67BE80A020A863A5C947077532B7AE24F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h0387F9460003EFFE807DCC392B3AE2C7A23EC0570F5AFC4689B55B3DD168EB3435942E66A3F80643C10FF8C40101EF7FC0196EBC0E6601F6FC958CD8339726BE18FDDAADDF79F5BB0BEFD71C78BC18826E0FF8F2FC85A77FC04F0A723C4D18A8C86D9F7D01EED866D31B3C6019823095ECB5B289B8E70287AE0EF8F8FFA7B73E00FAB381640AD9C2A6BBD1E8919FF4E3B7384BF37EAAF93147900FD800CC031DFF667860831036FE106C3E4C6D57578360E722FEE4E45C23EAF01BC1207DCEF20E3E751200EC8305FFE7FA600F003EFF018F9C3C9D5D3C0A83FAF1CE5D85539A1F3B9F9ACDEF0068E86DD602C0FC8005FFFFF0601F7C3FFF01E9917409A8A952;
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h47E2D3D88261F5333DD9639963B83E36A59749E1E1FDC011FFFFF8600F7A1FEF01E8310D21CDE756CD81F1F4CE586FFA0C95AA5721C0BFF6C9E8479CE1FDE0FDFF3D7060C77B07FE0174F872A9A37AB5B4513133004D15C242432231B47DD0E28BCA4BE6C07FBCC1FF3FF830C0370FFF0167D1A3DCE083661364857F65F8A296F41DEBD887CF09942F1151FC003FFFC17F6FFE3804039DFC61CBE2A62BB721858C38795CFAF1A4375601D825FE43B4CE1B6C10FF001F27C71E7E7E3C000093F8010F14B57AEBFE630FFEA5D13E68CD39160E7E340956CE3F2BAB831CE07FF8037FFFBC1800082FBF01C7F1B6EAAFB7B019697548504C479F55FE83321AA61338;
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'hE503A00FC0F2EE037FFFB8181008BFCF01C2BA516B98BF00BB798AE56EC95C2CD77F6569EC0375B70FBC588DC033FF01EE3FFE383A7C17FF019D2EF3E8E3935BB43D831AB81F3C200F9067CF9DECD8E6666BF001F2007F98CE3FFE1838301F8F0156DED14CE05D95CCC7B92A0A04C9F9D01051AD450D06627DD9C4007400FFC1871F7E1E08901FFF01E2F8B04DE66124684C23D4D57194FEA000B33D950690256D578800DC40FEFC0FDFFE1F00001CFF01F8DF195734CE9B6E44F626AF96227C2000456203697897096E8000FC01FFEC07FFFF1E80021FFFC0572FFB19D5F101D924F8944458E5FC00C0F0F0709F2754053A0400FC03BBC7FFFF773FC0180F4F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h645BCBDC18DFBED1EF98CA6DADA9FF00FC82FA9298A1D3593DCB4000F740DF87FFFFEC1C9000839FE1FA8FCFA3947FFBA5A73024B57BFF0000A06FF9B0DEFF827BFB20007FC03303FFFF8C1ED8104FEF606BCF9577831353236A34D801BA00000787D3D80CCE62DEB07E7C007FE00182F8BE8C1FDC8007476F7C368E1CB50D3C2FB4245368440000FE8C2C6008605CCC103EF8001F6000DB7080201F9E010F1F6A9F75B43BF488376D577C9A04A40000C2328D80F3CCF53B58BFE2000FE005F83000001FDE000F5F69E186662615B742EEA87A31F59200003E2B611B0014E8C4F07FF02007F00E3A0800001FB8002F6F9CBF075E1B89F44EAC0955BD02810000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h0BD9BD070710FEFD107FE00003FC001E0800001FE4409FEF5DA75E75E0AE7D04B3A4713622230000D585B0F987F84255487FF800017E081E0002027FF4E07FFF0D8B3C74CAAD71BFF20E142EB49F9FDB81BBF23DB1C0E20878BFF010C1E623FCBC46080B7C23377D8ECABAC015A327159DB78BFEAEB5E6B010975858ECE79243E8BFF4014017FFFCFC603E0FF023871FDB47FB9C229FE3233952732FE83707EE96E4C030FB02490FE0F7F8018003FBFCF4B7FF1C9D2087EC42CA5E2831DC02B5D682C80A6BFA9BE0E4C651CA9E840BE300E7F9008003F3FC30FAFFFFE030A7F8644BDF397C1EF37CAE25402A76AD6FFB25BF3A75BC15ABEF0363FF8000C1FFFC;
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~2 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a74~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~2 .lut_mask = 16'hF7B3;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h1BFDFFFFE01307F9603B68FB3175CF842582080291F502206FB8B4F2983E63F70D40FB800005BEFC51FF3FFFF800013E70165A7976FA26E98BF4E93749481EF95D4AC08A26C7ABF70FE3378000026FFCBDFFDFFE7800011FE02CF59004A62271DF0302EBF1182B61FFEB7DE8FF09A9F305E773DF00022FFCBFF89EFF7880017AF09C91F13EC4E01ABF1292B87D54F9E0693B9A04818947C0E710FFFC81000F7FDFF01FFFBF80007EF811205FE19C66A0FD8E9E3AA43221808C242B71B9B497C1E7869FDEC0001FFFF3F63FFFFE001874F848697A7565A1C10073AA712DEDCD72C8E6A26CE0800B83FFAF8FFEC00018FFF3BE7FEFFF0020647F16D81BE60CABA8;
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h03F7AED3C31F3113BA877AAD7000E2C3FFF30FFE4000307FFFFFF76FFF8000C47EBFB4FE94DCC07F6D78EF9B97E2A9F06BE8CEF1D06063C0FFB307FF300000FFFFE0BF8FFFFC00C4FCAD7BF3F7DA04EC088CECA49E73D95903D89DDED10401C0FDFE39FF980000FFFF801D8CFFFC01C4FCEFEFC382AF16AE7A5D6FA138578B484E1DD9119800B7C03C5470FF8C00E0FFFF0003FF7FFF1185F89060AA8327682B41404DE34EEEB52BA75A34EEB0003FF81E7C60FF8C01F04FFF0007FF3FFF5101FEA5441391715E301B7FD378CF2895FB5D5A69107F63FFBD635001FFE00890023F80001FFE1E8183FFD6193D6A1B6CE705D37F79DC8C616F14071103FA03FFF8;
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h53E0007FF0C05C00CD80001F7E320180FE3F6492206004D355BC22A0AFF6B6A5A84E01A1F905FBC007FE40FFF0847B000100000FCE3307F0FFC0E941E44877852DC3B706BC37B35337181303F00CFFC01B1C00FFE084EF4000004003C83B87E0FB1ACD9C1EB732BE1809ABF6E56957B791808103800EFFC4B080047FC000EF8000010003D83F8FF0C60BA872040FC9B29EB878F612B5881E7568E301F60EF8440003007F8002FFE000004000FC3E6CE1C74372A6F5888360FCB5619EBFB2F2DA4AC1C14FA07C20000400001F82077BF000000020F83E8EF8E1AC1D736E5D6D539F5E9EE446C72FB81D63C23F007C008018C0001FF234ECF0C0000000C03A9CE1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h980F4AC788D7B90F56F707056E9AD6C007FB0237B818384460C01C1FE7C7FFFF04000224D0378F601007C2A026177F0E101D86A4FC67FEC002DFFF7FB11C1CF6407008DFC7C09DBF8000000038771FE08067314D72CA4DD2C4346E485AB7BFF20AFFFD77E1188CF480F0007FFFC001BE80000080BD763FE000FF38DC7D30A1A37F530BF4AB64FDF202BDF7BF83078FF71EF800FFFFF001FF600000801F203FE002FEFFCC7E79BEFFD6C69CADD4F0F0C300DFFFBFD33707C17FFCE0FFFFF001FFF00900309D007FC081FFE48F368EF7103E107CB62678FED1002FFF11113E0F83FFFECFFCFFE000FFF00814B090A8FE0043FFE34E692F005E6FA739AD73FFFFD4;
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00BF1FB7B5EF0783FFFFF7FFFFF101FFF80858A60010F22043FF840B328F073A8D8C8DEA3FFEFEE170FFBFC93DEE0789FBFBFF85FF71187FDC80C8260001F2E0E3FFFFF7F637BA3C0E05FF00FF6CC7E3080B075F5B06079BFFFFBFFBF4BC1C3FE0C28F9B80019C9167FEFFFFFFFEE3465CE03607F7D847F97C330093B9138081FFF3FFFFF1BC1C3FE1C20F42C001987686003FFFFF8003D791FB030708F807DF7D0360CDFD818091FFF27FF7F1F82E3FFCC00FEE8003B00718007FFBFF9800D7AD3000030088071F790300EDFEF0F0003EFEFF9FFFF6013FFC802CF89407C0010000EFFBFFF0003FA0FF700700802127FB5B01B3FFF97C007FFFFF1FFFFF813F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFF0004F8000680010000FFF9F6FC00E469BEFC18A4C00181C1FB00C3FFF8FF803FFF7FDFFEF78007FF1F04B8600F8001C200F3F9F3BC000310FF60789C000018003B8007DFD99FA11FFFFFFFFFC3C02FF0FF205BE01FC000C300F0F9F718011E1FE000E81E0000F801CB800FFFF81FE11FFFFFFFFFC3E0B0E0FF2847F97E6000F22313FFF480200F370003F07CD0C2EC03160847F724197107FF0EFFFEF940F2FF00037F79FE8040F00303FFFE00201C060023F436C000FF03049001FFE43DE183FCBFFFFEFE60D3E000027FFAF00004C0001DFEDE00A080000020C806B4001F001B0000F6C03FC4007FFFFE0FEE111FA400077FFDE50000608407FED8000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hD8801F808090001760DA44C1F080FF08067FFFFFC3FCB31FFF80031FFEF50000F005473FFFC03F53FC80370C00C08003200001E1180FFF0009FEFFFFD0FDF00FFF00183FFEF10000F848DF1EFE0037077E837F0C0040800F1E2000C0110F9F0003FEFFEFFFFDB20FE5000F7FFFF0003CB0C01F1CDE00A307F787703C080000209E020210201F17003FFDFFFCFFFF300FF30007FFF9F0007094019E3D8C80EF637306E030070040A853021000613F87103FFEFFFCFFFFA01BFF0C0FFFF9E80E58B00F9FF7C6810001FFC75440021800E06B004010E00F0519011FFF7FFEFFE61FFF643FFFF3C000007A003FFFF741040FFFE5DE80060000E82F300000C0FF0101;
defparam \U1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h017FF77FFFFFFE6FFFFF3FFDF2C0104478001FDFE7D800BFFFFFC0000E10005D3F81118001FC0100417FFF7FBFE7FE27FFBF037FF1D00000F0001FFFCFC0003BFFFFC0000400010F3F6004003DE8000000FFFE7F3EFFFC0FFE3F4FFFF0C00600F400FFFFEFC000FFFDFF80000000000F3FE002003CE00006007F3C7FFFFFBC0FDE7F67FFF8D0010CFC01FFFF8FD80100FDFFC1018003C01F33C400457BE00006003FBC7FFCCF3C0FFFFF67FFF84003DCF867FFEF8FE00340DD7E8303E200C0773B001C0CFFE000080008087FF8EF601EE7FFFFFFEB200F9FFAE78F6F0CC203F0F070F303E30060FAFF08000DFFC100080000187FF1F7E41EDC7DFFFFEB001FFF;
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2109w[0]~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2109w[0]~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2109w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2109w[0]~1 .lut_mask = 16'hFDEC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2109w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = 2048'h9E65F426A5A8FEFFBE00C6003024EE82D49B30022E7A98B9DF55E84BFFBDDDFC82D6A8DDB64BB597B47FA4F14827FFFF3C008100FE89A3DD874ED96BE5278ED37D723DD4E77FD60D3ECD9C01D260B9BFD6B1C83994E7FBFF3C000300FEA3529E06EE788A67F77579CD4E0A85C3FCE0AD27C74A2FF212AC803A576B8D3CF7FFFCB80B860120EE12415647E9C07EA10BC02CF3308903FC67660B47434EC629671978245CE9BCF6FFFC980F800FE8C9130CDC3D9A54E6184EC1056ACE1B03F84055B6804FB2D515075A1BB0CD0334BD9FFC061F800FEFDF13EC7EC79753060C3AA16790F10A07F0557D4D7E4BC02D33088D1DD75778B79FBFFF8216000E709F4750;
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = 2048'h8C77C0DEA05D3F0970059D1A0CC00B4C5AF8D12AEC509FFDA0942136EACF3FFD80340006DEE42F73BF192AD7595293217EFC309A08814C6C2D7303BA15034CE207D481CC1A9F7FFF06310000806256F6861C10AC91EBD61B8C638AD218816FAA9C285A32AC23A01F8BB75CCC4D376FFF1E030000803C192765260F6CE12C7246CD22CE221A802D6BD78DF5EE115371B5577A3C6D14BFBFFF38840002891593DFFAE65743687739E71C9506F318C312D2C4B0772C4C1DAFA90427BC50B85FE7FFC80000008C82AA4F17E23E02CA55E22490CE78A60A81956D4DE5F77550724FA1FB70B254EE7D7FEFF80C0000051B7784316AE761608422069DA61D140301D5F5;
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = 2048'hBCBE32A36C238EE41A57A353DEFFFFFFFD0C8000B6182B4EAE7696C362D33CF48086CE9C07014E8F939A6F3DB1C0E383BA0E888899FDFFFFF9040000B0024E42207C79D24F379F5E4B312ACC0F00B8DAF21DEDCC4285D8BD085873FB96FFFFFFF800000062D0F3359DB4E61CFFB2544948DA5B9C0789914E07847F44AD81948B53F878CD4BFFFEFCFC000000E16B5AD83935081DDDA87A2D1F4FF13C01C081A1FB8FEE279F7E69F24F09749C85FFFCFEFC000000E1D0A7ECCB87C8936C5F7BE48AC567DC9427BE2985E665487E3C087192D3BC299BFFFDFFFC010040CDDF874773A09CF560AD08EF8F5380DD988067F88B9D498802F17EE48C87CD467F7FECF8;
defparam \U1|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = 2048'hB88000006AB0D688C734D15D9B825F620C08A8500760B46D9989AC7B59D39469DA07755947FF7EFCF060200436F453364D1266905D7201883B65C8E8707CFAB40C02097BCF9BE5EF330DCD2245FF7FFF7F782004602D9E0485D3C7E4D189DC079270D9501C8657C771E0AC2AAC270DB9E41FDB95DFFFFFFA7F5808007A8F568184E5B99202D2A05C888709F0C0C5A5456531649A72035720603E32519FFFFF78FFD9883094F84598B5FF391DB743FF10AB8559788801CC8CB179B2FC73A770F26ED82E361FFFFFFCFC78083CDA169BD901EF4EBA236FFB634CDE59486C00CC9F022E29DDF3858B57EBF82B398FBFEFFFF8100004C87BCB4992AB286BCD8640F7;
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = 2048'hE99B077BE6DEE33FD50B8B5BFBA65B18108198E6E666E11FF5CB9CCAFCB89900FFF1E0E080F7117FB2BC84247F8599E8550E7AC81E2EAE1E5B14D6160BBFFF30E6DBDECDEF8F2089FFFFE1F080A6406A6506A0ADC1B65DA4BBE277F689F5F636B68DE80111FFFBFAF7DFE332C8DDFF01FF5FC7F081BE9A6F8A18814F6D5E5553C0AD57D8FAA61A9A0277C427FAAA17F6610A8D9ED959F1800FC1CFF1B651A7AF2B716861F5E19E08755917377FBCDF4B335C6D9E93AAAA55F9839A42C00D31003CE1FFFDFF44BC5C7BAE05611807E7BF2589C085098F8B4ACC34C906D2875B47777CD133E7BABA60E3FDFF7FFE06FE1F95436C0E1042E3855CCE4A28E690038E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = 2048'h0356C05521B8A40395116C5869B38041F3BFFF7FFF3BCEAA96F28F159715BB1FF190255EDE489745150F4EB060A9E8A90D5695EBC37A36F07D3F3FFFFF3967176374B110123C67A5F1205463BF9411A881A3D47D8D2757001127ED823D126E787E3D33FFFE05DE328F940771D1AC4C5CF998EAC4A6D03A98139AEA18F4A48F887B193E1399EB66787FBF207FFFB43AFE4AC3752A44AA256AE8000D3E3016F429249C7EC4353FDDB58917D1DD449F4E38C3FE00030F9913C8C70FE7BDAA5B286A206E2A9459E868876DBF600C000D406FFE3F5F4B05296D3AF0FF00011FB99A85F41DE3D10BFF1B5D63D75BC57028D32ED51BBF7480E371ED5D2B837C5EEA5E7E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = 2048'hFF000020FD5059221B8636029720CCE2300B949C8D16201783E5CFD92C31BB43EE24E3894CCD27FCFF0000881A2BD9BD496D40F8A5077E6D701125998784FC0C2BD1D80E09DF97BD5CB93B711DBEFEFEF6E50000026FBA396E4620E19E890A0299C6575328FA6FBFEB462D510ACD03E907C6FF4CA68ADFF8D3E4000003B59A96049322213525701BA9E1ED8BDDA215FFEDDDC879141602F557485FA6883DDFFAF7E604400327F48B291E1127E7F8C7D1083441459C13EF30B10FABB9412FD04C48EA9B6F26D4CBFEFFC600000BC2F9BF068EA00AE83199A2A5BE788B607112B02C22F739B21D8A2AACE666816960F9FEFF0E01608A3E546C718A5A0397565184;
defparam \U1|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = 2048'h916B6D2F83E71B1ECD806FFE586BDCC93DACD9FBF38ABFFFF70C0080C67D6FEA00133B1702D7C15A3CE8A683061574B4AD723EB5D7799FC935CC74C5CD1EBBFEBFFC020302F031C5FFC40D9867705A0B8A8979217A3D352D830212DF2E499ABAEECEC00895967FFFBFF800000CED1D240FFB88C0168CF9E642842157843DF946D7869E89450DB328FF7098C48E7A7FFF5FE000801885AC661E026602A90E931FD1C9CBE4847AA4DDCE87E5E86600640AC67F68B2240EFFFFDF01C4001F728A584454A506F3E7A49102187FE088030DBEC83368DE022A9B0B2DB3CB9D4D03F7FFDE03E48020BD75AB655F3B891CEC3DB2AECD6849FF8E8C9786F85AFDAF1B98D6;
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a170~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a146~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~0 .lut_mask = 16'hFB73;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = 2048'h46AE79697EFCA8709DFD715C6EB9299710F908448FFFEFFFF0100000C30FF3A2E139F84E93CEC88D82BE5129C0F0D999AE14808A2D351D40F5D1B37DB7FFEFFF3D0001D0027B1C35DE1D0014E2548F11881CBA7E93A4652C556725A65A48D5E4134E048379FF0EFF308001C0DA35390CAB10676B89FD09EEB337ADB36FF99758D0ED6842DC89141D0F514E97F7EFDEFF348000816B74448F565D7DCE4D58CB02EC0266D5842245F5F3B9E4AF9F31AF68DE7FB44C36EFFFFD00C0000102EFA00FE86521CA767E2F489A1433444665CE96EEF21843C4E8859AE3BF534422FF5FFF10800001C7A22C3F579734AB5977183A3CEF660AF2CE3230916FE73A7CB60361;
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = 2048'h0DDC5D3A00EF1FFF100020004659838CC3C87A47DF6FA84C2EB6AD6333E73593369CC7FAAC5004EDE68C471032E7DFFFBE807C0043E2EAE8531962DABD60099062B3ADA2D0D0CBA47D227F11A0CB64EB07168AD838F7DFFF3E00780044D41240BCE85363DF53BE76D7A05E234D00CCCD2D7981AA5537ECBC6BB7488E3EEFDEFF7D400E95489AAF75448820ED2B91F9D35EE6642E0270913D7E65B43D97B19596973604303FCCFFFF7C402FCCC4C6B5D225E930D772843EE6A48A0BAE2314D4A52D05AD5CFECC881A0756E1907FF9FFBFD80001187D6CA135089541F037F68DC42F3212B92AB6807E495568A980EF4871E0C9F34077FBFFFFEC1F0019A2AFE158;
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = 2048'hCE4CF2F843DEFEE68729D2AD707430A39F08B112968600FC3F9BC4E020C9FFF77C1F0002DA04C7F24015CAF4C11A861183058AAEC15D9E2E4264F6506F20D977081B7AC000CD9FEFFC15C400B9F414999E88333B6A69AB1D1B2EC6A5E2A312A001F4C229021EC3F64DA0D4C060E7FFFFF06080088AFE759821836A15B2B6CF6EB0B3F7AF6D5E95BC432A3A1AB096CDFA3F49E74068FFBEFBE0E10303703B830362873B58EA46D81F3D64E18FA31D6363EEC7DABBD27179F22E975A0002FEFFFFF900020047002DCFD960A87CE1484E3579D7F13C2760CA9A68AD25A2C525F8A2129E9F8007AF7BDF790800004256144895CD98B89AAF24AAE202E55C8CD7AD77;
defparam \U1|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = 2048'hC172E36EDD9C768CF0EC9F8087FF72F740080000597795EC71D9924187D1FEACAB56F7B962233370A39E9CE24D43D2B7E3E76FC0FE7FF6FF40000000532BA2F4D62B19BD2A949B2784CD52B171875DA0C3E0C79CD46389865CA717C1FCFFFFFF00000000538F1C344C8F1568E3103D8BC221539934F0D1FB470DBBA5B43455438C99BFC0FF6FFFFF80000100F2A1A6824AF908F585C284823E799B49BAFABF3071A957F801FD7908B905DFC1F67FFFFF8800010074975EDBB102257CB033D5C4C15962CF8A5502DDF644F8F76DA4D7DD231BB5C1E74F7FE710000100734EF9E43AC59159CE2570193EAB06072ACB5357FE5E93AD9A29897B8FB579C31FFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = 2048'hBCF802071F0B4D291033FCA615E3AADABDF5E829D643845F063A07040161712F7D7D69F00FFFFFFF7CB880070538A8BA8184666206B688E6F637E28048FDFEB8177332AA5583B86707E0BDE007FE7FF21778000114E348F5FD416E22E1266E9EEB27A43E99E3FF715FA4D451B2607259324542E007CF7F771260E000CAE4D9811E3D32130FC147D554B4509D597E241B3BE2E47C97155287D297DFC073C3FFF61420E0809D0F07E24EB08604A3D7584D478581A929EC86F29A949EE49D4CEB1B371E83E07B87FFFDA605008005D7D9D99B647CEAD778C2A0035E8FBCBBDCF56B30392BDC245A5B1CA69D9A393B1E7FFD0F8100802CF80FC053E46D3C383554AB;
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = 2048'h27E98090A4DB5C0D19C224EA012FB67291FDC2F9F983FFFE1E8100C008F8F5131EEA93ABC07198A64689379C1861948399450C018BC1710A9F63B64D7F03FFFF101000603A218F1AD4B2948946660B877F7C9AD5F07BEB39D5419F7E2937D1DA09A49C4E3FF7FFFE01034881969D949A7E150C687DF62483BFA4772653771C15E0399C248A245FA3C96920FE1FF7FFF883000943476E09DDC938B68ADAA31639E739EE4B13F20565D8684124FA1AF29EDB5D211E1EF7FFF8C680010716347B49144F6A15437B8762AE91D9B1411727671764E8283459CC10AC3A59778A11F2760003000FACC2EF33061CD593089B24A5AC01B22DD3327AE9038220604F32E6B1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'h1B50CFFC8015FF7F0100643DFDA9BD7B74EB139893839BA413CD0D5E1765E485506BD44DFDE320D6D8A4CC67C0F7FF7E00157FF8FB62DCB052C63BF3F991943D92B8BC211AF4E11C4E1F548618057C24160D178D88FFFC7E1D417C7C9CD8985FC8572B6266B58BA023A4F8DE6DF6EF53EE1A963DDE99BE8CBA88AD96D8FFFF79C53CF8FC310FF49C6D5FF7D403B4239229C084A16DFBCADBA4CD02A249D25E86A6B0506083B3BFFD813CFCFFF65D5E9191DF86C8A87DD20B3CDDC902A65CAD6AB5BFB0E87E2D1122D10C6EBB8787FFFDE0FF7EFFF4222F1BA28FEFB0A78A7BD39C3FCB8A8EFF0DD6787B969A906EF085DE2BA5960383FEF9E24236FFC84F1087;
defparam \U1|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'h4AFDF9916C67F1E01150E4D6EEBBCC6FAB258F7A283580279E5BE33E0387FF60C1003EFF1B839357CC3CC98374F2AF7DD5BC3DA3BE912E01299EC43A1E3000FFFCDD79EA0787FFFC003FFFFFB64CAEC6DD552CA4006B0FEC552D28E8941EB7B859C40AD616E4FB080E3334310D6BFFFE0070FFFF7DA36A07375C9A046AD51BE38C7D269DCAD8F3815F92CDC59A83A40FFEB306E8093AFFEE0062DFFF5A57A4765019A2A176202831103DEBAC235DC6BF11147413801B80F0FC97306F123EFFF706411FAD676466A8D92394194AA5A7AB303C71B7B912725C6D82DF7801F0C0202FC99D7F4E7FF0FF8603E3F0CAD27F8A26769E53456B714452A9675871B14B1D;
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2109w[1]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2109w[1]~0_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|altsyncram_component|auto_generated|ram_block1a122~portadataout )) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a98~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2109w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2109w[1]~0 .lut_mask = 16'hFDEC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2109w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout  & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2109w[1]~0_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2109w[1]~0_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~1 .lut_mask = 16'hEAAA;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~3 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout ) # ((\U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout  & 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2109w[0]~1_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~2_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2109w[0]~1_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~1_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~3 .lut_mask = 16'hFF20;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = 2048'hCADCB640C30DC0E39D063B9222FE48CEC20D20E0F1FFFD47A8A550A3F852540DB5B6FCD2A5A3E083EC53106C23F3A38F5F97C71F821E7974BE00B4E0CEFE6DEEE88941FA87BF80F821218B084FA304C86F353A8E5D8B7EBC3F4E1FBDBEF61AA5080270F07C7C7826637E047CB9E962FA89F5ABF174CF7BC46C85D9BC5E064AAAEB1B9F518601EEF7988304907FCF8673A64BCC2156183BC485604DC47E9171019171C58A16E9D7B994532BDF02735471BA03045C7DDFF5085C4C8C5C4603BA9A0C4028437C326D78C32D803C011E0322B0F2FC7FDCE35B267E81841F3FFB83D22544A23B21AB552922D5277D091292F0E96BD5D0839235FE68E7DAC58092DF52;
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = 2048'hFF07240CFFFD7A3F2F0EA816410A99372CA913035D5533CFA127ABDC0EE71CD06E0BE60D7A1B9043FFDC85FCFFFF04C1B95CD181AE49A1E79906CC7EDA61EE124CC856E42CB21D6EFD0ED1E2801F1B01FFC0B9FCFFD9228A2D7959204B9D9E56BF57A3D4AABCE2E2613C3D13E91634675F923DA8D6675F5BFFDF30FEDF0D1B978B41978DE2396CFBAB99AA1E828039C719AFC3E363D8972B3F03CEE7CD8F21B0FEFFEEEADC8B99C9FF4B68DC79587DB7A16FF83EE8AAA6C6D5F27B9460017B9EBE9AB2E427E7FD9E80BFFFF7FCAB36DED3B701B6A423960A6DAFAEBDB7FF399E39C0E1D1C106DB9E901504DFF351884B60FFFF7EFE75F6AEB5C107D287777ADD;
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = 2048'hC58571F0D4F0465DFDD8BF0F0C1735DDCC31FA3BB87372BF00C3FF3FFF4CDAD4CCD3D139E0E2D1E1068749A3A1A02487D6D047F6013837019F5A7E197937F9780CEDFEDDDF031AB745F90AF00FB0BE0BCEBA4537070C42D961D4140BD560FC068D37FD32E14EE1970000EEFCEF14B7D4F52C9C0DED183C00A76076B46DEDDC140765D4CA73E442F620D7D91ADD4A686100027FDFFF17B8B5E20507ADA463E66B55924B66114A4E16413EF79208B6885CEC26798469F8511A00007F1E3D82F8CBC98203E54E77EE19C3863E218FB37F4321B3D9B1EAA69F544FE165C8E83FB167000002080B02F00108352619863EFB84DAE6E94CFBD05043E54BC78E8C2A642D;
defparam \U1|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = 2048'hE8CA431B5A073070000000000006D705B93B3C989E2575FA5339C8114527927B8EE1016532475B0D32EA7FE2850987E200000300FCFFB9111C3A8420DFA058E5EA5B4114583E42CCCE63AD2D09FCBE258CDC7F3AF56C4EC430000700FCF4BBF0D3729B537221C533865F3C2B6FB314CBF46EFF2C8CA320F49B53FF9BC8224721000000007E73B4668FF7DAA167B860F5411A7903A77FCBDEE4CCC33739A5207421AFC0815307EE800002030072310554836FAF55985761C9CC403375E46E260D3FF5148D200581F40BE72AC5D606F410FE870202601ADCF9DE03F6816F64D15AFE179956501EE52097C8612BF0EE01D40CF214C0E1E6C3F0FFDF8000800BF05C;
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1803w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 4095;
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DC4C553BA19B40000000000040400050511500440022D2031A8AEF5C35BA6DDA013CAB9B91B5EF372ACB7956A444424A8DEBAAD3E13B9A709C7F517D7044E4BCDB43ABB5AAEF0F000BC5C9ED698D207F14A84D2E38EC0000000000005100000155055555008D9;
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = 2048'h5B2FAD88F3F057AF43371212C4AD5173310C4FB960464409C72DB54871F2F59E949FFDFE6923C0AAFFC6583FAA2FBEB15146C1A1ADCCACD9C66F214306F369C800400000005050000150155551A92E118674D64AB7FD9BAF4690021CB53EFABC6270D08B2564A520606ED24B35C0C7232A6658FF00B914CE060568CFAB1FFFF115ABC185E588F0DD6741807E3885AC240000004100005000011054055456E7C01855C267DFF24F7E469143AB99BEB7B067DDC69CD991E63B2662FE76E5ECA99056BB9642DDB639AFFCD659F3AFC8F3D55BFCC1C5F9D8F0D2A365533B23AC57141054100010001000015045055553625874BFF263C38B7B2D1E15842790C9781D;
defparam \U1|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = 2048'h197A7162107BD706D7046B86A422D33E6F0CC8ED7B200B7D8BDFF23EAF1CD029AF330706DE8BF09E3912D47852823CA41410501414015045455454555A54F72059A232B7E2B03FDA954581DF8AC0EA16068E16142A172B61BE5F53E334A53D42E8C89E236F475201015355936E08055AFF000B161FBBBF64B8D288B69BA21C84000450441000000550054045519894AC649756C8CD101FFFF765949117B6E85E843E41C0D583FD92084B2E48A64AE653DADE5DFAD469FC71555695E49E1805AFB055AB16C5BBACA5CF20B28AAF795154500540115410000151455555555DCAEC165C36F600E510F38455A6EC6536152E62BE58444E0230CB485E6C74674315F8;
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \data_b~4 (
// Equation(s):
// \data_b~4_combout  = (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a218~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a194~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a194~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.cin(gnd),
	.combout(\data_b~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_b~4 .lut_mask = 16'h3210;
defparam \data_b~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \data_b~5 (
// Equation(s):
// \data_b~5_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout  & (\always0~2_combout  & ((\data_b~4_combout ) # (!\U1|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\U1|altsyncram_component|auto_generated|mux2|muxlut_result2w~3_combout ),
	.datac(\data_b~4_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\data_b~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_b~5 .lut_mask = 16'hC400;
defparam \data_b~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N11
dffeas \data_b[2] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_b~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|oRequest~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_b[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_b[2] .is_wysiwyg = "true";
defparam \data_b[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = 2048'h96172E773FF6A61B80F1351F8DEE680800000000000003A048F957C3A7F3E5756D62141318AFE5B1D0DD14FFFFFB477F407014525A238A68000000000001F29838D3C5C6FF8DB480E5D9D2CAF0DA9F5C971A283FDD8DD27C00B908D21405C458000000000003F5BC1BCF06C7FDBEC360D58AB8A26979FEEDB3CFB49CDE04366A00F88A9E0945FE780000000000007E58EB7906055FD6FA48D99D379B84A6DEF6A6B3B6BA16EAC2606BF08E16DD71689E0000000000000D57D8124507DC44352C49BF288D2756B9E97D957074001F06E9CFF1B1FE060E872100000000000477B3EAA248557EB02CED67F412DC131ED3608CAA30C080131061F6E48A56F9715401;
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = 2048'h000000000000EF88C29A05E1D6B049D4023C9A8D20B52B2CB1D264C00106284FFE089C5FC72C049C0000000000009EAF16440CFF32523124061899D00F33C6E03CA0CF98034332DFFF09E2726BAA25D0000000000026E361AEDC054B7AD0DF75265D41F71933B6DB734F856C16E33EDF5F81494809A726540000000000F2F6F83AD04F71D3395FDC029B8765664F0F15B98E383C9FA1429B3F81774CD028A37101000000038CF074C6AE91719CB43784024A925708AF73F542F7F87B9FF9C49E3E99560D42A760DD7F4000000392F44B334AF9389FD72C240A0F8989967E56950D71E23FFFF880BE00132A19CFD0410C9F00000001D0C6E013A0F429F8F3F057;
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = 2048'h26207D87F4A4872D4BEF80FFFFE0CB3C3007EDFC2389DDB8FF3C000000D5386D63D83ADA465D3AF73E2E07947C330715B69C38FFFFE749686006EF978F5A14C6F312012220ECF2FC6776FD74C71DC8F0D40E590E0BBF8AE12ED628FFFBFFFEC1720F6DAF8767DC60FFFF110310F7CEA3E5E770C60FB558E181A1A6CCA661E71D5011B8FE7FFA43E1DF3F62AEA0E7774AFFFD802000F3C78360FE69EBB07FFBE2770A07AB68B7245C82BAB8D108368443EFE6E51AAAC66955FFFF80E1C278E2F94C1D4AC9BAB7FD8EF7282EE2E863B838A88F5D8F870080AB4FE0305FDA41FD59FFFFFDF7F4F988C94FD80EDDB7E7643B263DE001A3DCFD90F938B4FEFCDF1FF3;
defparam \U1|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = 2048'h10C93072E97BFDDFFFFFFFFFFFFCE0CA4EC0078A2EFD60F12EF37557BC666BE7517A4AF13441FF0D7D092F520875AACFFFFFFCFF03FDF6D7460122F951FCA62210CBA8874F6770EA890B4AA00600BE198CE32F0A0E7405DFFFFFF8FF03F20E73E90136D2527B14A5FF756B51E38AE7FBF776A820024D200FF05FC804473A605EFFFFFFFF81F6E47FBDEC34FAFC7802D0975D61F924AC2BD8E24A51280648A00CEF4CC4837716205FFFFFFFFF8DF27419BF6D8EB2DBFE00DA23F150EB31A9AF32C9F700181FC8000C07C400B9CF360B5FFFFFFFFF9FF8ACBEB1029410EB7509A96481907871774BDE6349001C0F00002CF4E727BEE15C1FFFFFFFFFFFFFF96A9E;
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N18
cycloneive_lcell_comb \data_b~6 (
// Equation(s):
// \data_b~6_combout  = (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a219 )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a195~portadataout )))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|ram_block1a219 ),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\data_b~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_b~6 .lut_mask = 16'h4450;
defparam \data_b~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h0000000001EFF87C00000800000001FFF80058A60000FFFF0000039C1D8E87547E3F710FFFFEFEE17000000001EFF87E000000780080007FDC80C8260001FFFF0000000809FFE7260A45FFFFFF6CC7E3080000000007F87C000040000000003FE0008F9B8001FFFF0000000000011EE39877CFFFF7D847F97C0000000203FF7E000000000000003FE1000F42C001FFFF00000000007FFC321207FFFF08F807DF7C0000000201FF7E000000080000003FFC000FEE8003FFFF000000000067FFE0080FFFFF0088071F780000000100FFFFC00000600000013FFC002CF89007FFFF00000000000FFFC08F008FFF00802127F800000000017FFF800000E00000013F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFF0004F80007FFFF000000000903FF18F00003F8A4C00181C00000000000FFFFC000002001000007FF1F04B8600FFFFFC20000000C43FFFCE0009FF89C0000180000000000019FFFE00000000000002FF0FF205BE01FFFFFC300000008E7FEE1E01FFFE81E0000F80000000000001FFFE0000000000000B0E0FF2847F97FFFFFF22000000B7FDFF0C8FFFFF07CD000EC0000004000C019FEF8000000000000F2FF00037FF9FFFFBFF000000001FFDFE3F9FFDFF436C000FF0000000000003DFE7C000000000000D3E000027FFAFFFFFFC000000121FF5F7FFFFFDFC806B4001F0000000000003FFBFF8000000000001FA400077FFDFFFFFFE004000127FFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFF8080900017600000010000FFF7F98000000000001FFF80031FFEFFFFFFF0050000003FC0AFFFFFFF0000C0800320000001000FFFFFF60000000000000FFF00183FFEFFFFFFF808000101FFC8FFFFFFFF000040800F1E000000000FFFFFFC0000100000000FFF000F7FFFFFFFFFB000000321FF5CFFF7FFF000080000209E000010001FFFFFC00000000000000FFF0007FFFFFFFFFF94000002737F10FFF3FEE000070000A853020000013FFFEFC00000000000001BFF0C0FFFFFF7F1FFB0008000397FFFFFFFFF5000021800E06B000000000FFFE6FEE000800100001FFF643FFFFFFFFFFF7A00000008BFFBFFFFFDD000060000E82F30000000FFFFFE;
defparam \U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFE8008800000006FFFFF3FFFFFFFEFFB780000201827FFFFFFFFC0000E10005D3F80000001FFFFFFBE80008000180027FFFF037FFFFFFFFFF0000000303FFFFFFFFFC0000400010F3F6000003DFFFFFFFF0001800100000FFFFF4FFFFFFFF9FFF4000000103FFFFFFFFF80000000000F3FE000003CFFFFFFFF80C3800000400FFFFF67FFFFFFFEF3FC0000007027FF00FFFFC1018000001F33C400057BFFFFFFFFC043800330C00FFFFF67FFFFFFFC23F8000000701FFF40FFFF8303E20000773B00000CFFFFFFFFFFF7F7800710801FFFFFFFFFFFDFF060F8006000F33FFFF0FFFFF303E30000FAFF00000DFFFEFFFFFFFFE7800E08001FFF7DFFFFFFFFE000;
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'hE4020000000307FF60720C11B8FD13FC7985A6C6FE58D358FDFEF5BC0F3FC3FFF2BF040000000103AE0000000000013F70BB2555B3FAE509B39FBB66522E1D8E3037F95ACBCFABFFF01CC80000000003420000008000011FE0F580294E220390B84BE2D0147A7FD6163CFF125582A9FFFA188C0000000003400000008000017FF094F8E2DE43E8246A1F8228314D29E6837CFD067F6B87FF18EF000001000000200000000000007FF82216F6509FA83FEBFD822CD91771F164D3D3A7F01507FE18796000000000000C0000000000187FF82B6F309785223EF3EC92679241A271A934B43800000BFC00507000000000000C4000000000007FFF3D89CC661B835C;
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h009A92E2FABFEEFF4D9FC4898000E2FC000CF0000000000000000000000000FFFEACCDEFF4D5B9601E7C93E1535DD9395CF31DC9C00063FF004CF8000000000000000000000000FFFCAC29AB974E1D38C0E090FA9F4E64CB99685A28C00001FF0201C6000000000000000003000001FFFCECA0A72C378EEBC10513FF2CB6ADD3AFEF6EE9E800B7FFC3AB8F000000E00000000000000001FEF8AB552EC03FDB6CA80633FE4894B1B0C0E62F13C0003FFFE1839F000001F000000000000000017EFEA5665234BABFF7EDC6097CE69613E85DC17EFF8003FFBE9CAFFE000008900000000000000001FCFFC763B6276C9CF57A76A6762921D7DF56DCFEFC0003FFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'hAC1FFF8000005C0000000000800001FFFE713AE80C01FCDA1986E66D7CB42186B071FE5E0007FFFFF801BF0000047B0000000000000007FFFF4F11EE28BEFF89E4576A5D01F69B5A0F67FCFC000FFFFFE4E3FF000004EF4000004000000007FFFB0E40C10174F942A5C32D6819FBF4DDF7FF7EFC000FFFFFCF7FFB800000EF800001000000000FFFC601188DF8DD0E5A1D5FA2C2DA593E8AB0971CFE000FFFFFFFFFFF800002FFE00000400000000FFEC70FDE7BD416106874510DFCF21CBDAC443E3EB0007FFFFFFBFFFFE000077BF00000002000000FFFE1A903105E85E0928F5AF4676BDC1B38021C3DC0007FFF7FE73FFFE00034ECF0C000000000001FFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h980081AF39C196C09553342C65D4A7C000043DC8001FC7BB9F3FE3E00007FFFF0400000000000FFF100002D7D3D8BAB01586B97A035A7FC000000080011FE309BF8FF72000009DBF8000000000001FFF80000E63666CC40EEC38800263797FF200000280011FF30B7F0FFF80000001BE8000008000003FFF00000753F000DE00C172DF092A17FDF2000000000307F008E107FF00000001FF6000008000003FFF000000A041068078090EE620B37FF0C3000000000337F83E80031F00000001FFF001003080007FFF000000EB8208BF28D4DAA90577FFFED100000080013FF07C00013000000000FFF00014B08000FFFF000000803F36CB6AE62335367FFFFFD4;
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N24
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2209w[0]~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2209w[0]~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a3~portadataout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2209w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2209w[0]~1 .lut_mask = 16'hFEDC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2209w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = 2048'h8C1E23FE4DE32FAC9C0DA080DA2364E73E618118199800FEF5D06E507144AD7FFFFFFFFFFFF17FB459569953826219D3011CF1FBC6516BB97690C1F8FC4000F1E61FC60CF2FA36F6FFFFFFFFFF912FB8BCF7120F8C72708658C0FCAEBDDB7E340EA8C5FEFE0884F9F000D6D3EA24D6FEFF7FFFFFFF9F97A7044E8499A88E64A224F6F842028A2490D2404FD81C5DF8F21D0C96E2CB0200FF0FFFFFFFFE451E2F55BAA955543BE8F247CBE438121E528989C3A0607C5DEF7388DFB7BEB94261FF3CFFFFFFFE1A998ED40A8356507160832E88BB9975B1F765C48B00F80F675B40D0A035B960FCAFFFE3FFFF7FFE6C1DD4CC345690B0311EF45BE3AEBE09F38C0C;
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = 2048'hB62319BAFD78A407F2211481AD74D3FFF3BFFF7FFF76D9C1A08FE3E3577B668411AFB35C23395087A0F439F7FF79E006E0784A2633F217FF7D3F3FFFFF59B0AD7C77FE8ED27F7E8C662B3B26B0EC2248067ABBFFFEFFC805E8D993F596086FFF7E3D33FFFE7420F06D8C531E33EF54A5EE081E51E340832A13E6D11AF7BF8005C50D8A573D05DFFF7FBF207FFFC3A0D81D22515DC6EDB0E8CD52A4B92B0068A01AA24084373FC00C811B34E2DD0EDFFFC3FE00030FE23D32D2F5401B0C0D83941669FFA6FF3DEF411F825E20000C401CE630C581ED3CDFFFF0FF00011FDB24F28BE0C30DAD900D4AF660677A792D3402EDE71F208000801CC48085404D043FFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = 2048'hFF000020FC84064F21A3833A3B74C34E590A2700FE21A601CF1FCF0613EE38B0E5DF7DFECB367FFFFF00000019E6E6F6276DC1969B9938568CE8B807874BB00E6C89C86137E0105CC7C7CA77CDC4BFFFF6E5000001894C3706719214B995D277A2C4076310CFAB852CFC087636F200188DC6448B19C67FFFD3E400000159545E8A268606FA81C311ACD219D83E17EB609FDC581E6CEC010CCB37A5C978639FFFF7E604400170647440F49E4FB8190C3C45F659C28016604E4F1C595E31F8101CDC05655C7C5E5BFFFFC600000966B445B05E0B99B33612B8E63A7C081F8DF2061418D1465392081A94279D18BDC039FFFF0E010008CAE09919446B1CE87B686B;
defparam \U1|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = 2048'h3964866C7FFFE7063D14B980F87C2138146F39692D607FFFF70C000000F2A251D20D81498CA738D63C5A3BCEFE1DEBF46CCCFCB03FFFE038143C7292AD843BFFBFFC0003001C91B4DB4464C779773095B80E6918FE3DA050D644B2F010CAD949D4ADC50EBEFCFFFFBFF8000002BBF8D2140276138B4289C160912130843D957881308BF83801C0DBD41F855C4B767FFF5FE0008007BBDA91440447B0B21300F49E96656384786EE3269DCE18B91B7BF9D53F5A0D0FCDFFFFDF000000000214FCD56BD51EA3DF6C3E5066F9678000CE1DC1BFC20EFE101CF91670260F3F20F7FFDE0000802046F4FAD96F7D386FF473A85B0DEEC7000083214A6F982D43246FF1;
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = 2048'h35A02DD1D472FEFFBE00000030E2A1B112E4791273059C6CA8997EC700422464A3243C0DB1C7C5F095E053D85CF3FFFF3C000100FEF5AF821455680FF91BC359C1E956CC18803B319FB2589FF1EFC1F13D8FA7CC30B3FBFF3C000300FE5BDD4C55E85AAC86D4F7FFCAA0A09C3C0321DE77C731FFF1C0F00CE93727C1F6E7FFFFB80000012012F31087BFD1EC4C687AB5B116AAB8FC03C778070B937EC618F8052AE3C4A0A74EFFFF9800000FE001C1862615B0FCFA80BFBEE2479AB8FC07F89C0F80B622C10D7806DAB43D5955CD9FFF0600000FE0167AD747A53223D903514AADCD44B9F80FD95CBBBE4FA0100FF084BB8F3756480FBFFF8200000E6FD6E6D6;
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = 2048'hE5BFF46E5E42D083931D74B9F03F8A4A7D092EC2002C6004928C6157F6CF3FFF80000006C1F5EF39A51282E964CA3DB4BECADDB9F07FB786968306CA04FF3FF1D2B441B3F65F7FFF0600000080819146C5F40DBE088D354D79D465B1E07FAB0444B4A7AABFFF9F1BA170C0ABA5777FFF1E0000008080B780D2673C4439B4B363CB916561E27FD52CEE08F6FFF0DFCFB312C5007939BFBFFF38840000804BAD5FD17CAD32D740ADE109BBAD30E03FF8E0F3A5C7CFC31F67ABA29F835E817FFFFFC8000000810548E33120781F04C7AEDBF5AB2561F07FE156FF5C89AB4FE3C398560F8247037D7FEFF80000000012E860D60F2AA78EF8097C75FA4443FCFFE499;
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = 2048'h01F61CBF5FE1C1DC872F823932FFFFFFFD00000032370DFEAA58F7D05B4E0A2F9BD95D43F8FF6FD84D051E3C7FC1E18D957E81F141FDFFFFF90000003177EA8AE2EC20640623398619539943F0FFBCA7739A0833C2019BF766380373A3FFFFFFF80000006159EBEE1275DEFDD42862925A4739C3F877B0F50CA3E0FBE0006585FA7802E9F3FFFEFFFC000000E0C322840B6F0D1763B90339EBDFB363FE3F87FCA6B731BFC0000868DAC806FFF5FFFCFFFC000000E3CEEF939B934F5A78BCA940DAC82343E3DF6C5ADAE2B2F001E0082AB7C046FA7BFFFDFFFC010040CAFB8FF3699DDE8EE52C206E9AFAC643E07FB789219F66781FCE010EA580360CFFFFECFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = 2048'hB80000004E8C3607B57EEF1C23E5339812BB7ACFF81FB01C0003B00F45FC7B1C69008BC707FF7EFFF06020041EEFB384D0C0564AE0A572F216B33A678F83218DF202316783A4031EA902025F85FF7FFFFF7820040AADC3D87FAB9718D6444206BFB63BCFE3796B9D0EE08BE593F803054E001AA61FFFFFFFFF580000006C43F7C4F8C85C7CFCFEBCA5D27B6FFF3B9B12C4700E66C5F47FA54A01CA8D9FFFFFFFFFD980300BB8DA96BD45C172E22BEB7E94503BE7F7FFB17194A815FB2C780F019A07C5589FFFFFFFFC78003C4FD526AC998809530F0CDB0EB52A3BC793FFDAE45187A538BC7A05272307C1A70FFFEFFFF81000045C5CAF4B1D332523B6DBB45D;
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N4
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~0_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a171~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a147~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~0 .lut_mask = 16'hF7B3;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = 2048'h2E9A3BE68103ED908F09D91CD1FEA0276207FCCD8FFFEFFFF010000054D18F843D0468D9AC8E6EC0AB9A33E63F0F4CE51148FB416B3E9A37CE2FCCE187FFEFFF3C0001D08CD821CF153C31ABF92617ECDA1449202C7BEC7D662B524ED1FF1C07EE3FE8730FFF0FFF308001C00091F67A141483E11839D9D1B61F1B6C60077EF403408115E87E141FEB39AF6D07EFDFFF34800080595172A4FB5104AC069C2750452E124B2C1F5039B9C895A4D4CC037732FFD62406EFFFFF00C0000054A40BF4553864575672716FE52C16C7921ACC4C32D62BEA160081E714BFBFF002FFFFFF00800000602626544CE621EA4F0F373F6A2692CDCA37B25C43BE264A96308380;
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = 2048'h095CEE3000EFFFFF0000200045BF0882759E280DD72A22FD426E5BEF950487227FCCBE12A670070D14CCD20032E7FFFF00007C004D5D182357C5578B8A9502D01E6F9B699DFA8D853F75B7DDF5FB3B02BB460D5038F7DFFF00007800FBC1C343DED8B0D91B02CD182F6FCA604F3B875C4D4C0EDBDA4FF107E447C8D03EEFDFFF01000F80611DD7872A3B6DD3AB4C5F1F80E142606484E4CA2E1B477CAB47F91CC8C6ED803FCCFFFF00002FC0164814D93C78CA81E5F9C8540FF9A7600FEEE46DE7254FD48AB3701357E696407FF9FFBF00000100AC4DE2BC487582A7034E33C52FC94E6102DAC3EFC7067119AC10306F18E3808077FBFFFF000000001E835D53;
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = 2048'h6CED2033B4061C14F7C34E60CF8E2AC85F04615C5A0000951CA1870020C9FFF700000000378A73AE4FA408F544CBA0E2638F46631F7BD50D5914628BFC30EBA2DE09030000CD9FEF0000040045D63920018BA99FEAC767620C25326117D9407289F82FEBEE1FFEE62B15F70060E7FFFF000000004E9864285897E3EFC72F8BC42D76D26130DB69F6E8C95725AE07B36A902A4C0068FFBFFB00000303254B97289BD3D15566D50636AA12D4422560E2E86826F44CF28BD891728A140002FFFFFF010000000537ACC0573DDDE8C322BE4D69C254E02F9FFB6021FE5D6EFC478F9666B3000007BF7FFF010000001A4427D7E2A30201179B7544C7CA50C07B2F2189;
defparam \U1|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = 2048'hEFF25A1DFC2DA9AE108AA00087FF7EFF00000000105D397D13B2C5CCC7C2FE9AC4CA52838B48C78B44D8109F7987C9F61C875000FE7FFEFF0000000010CC3B636C762A9140DD215858D8F68782ABA51AE523CFFF5E061A5C06398801FCFFFFFF0000000010898DDF5FF00501016EB0DAAA94F68AD04FD8197EB7D6777C32FA90C3B3F000FF7FFFFF000000001F24974A9B7C905A45733F9C5114B6CBDFBF2CB09457CD1715FDE170C0C8E001F67FFFFF080000001E2D954DC745466DD23E630D0F34D6485DE49B03A4D8E01B2E5D30EA1CDE4A01E77FFFFF100000001CB52C895D1EBB23228549EA3E679240FAF3E4C342C2C62D85258D71107BD6031FFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = 2048'hBCF8000007F878573CC4C671F1E2EE58BFF0DAF78C00724E21BA09C034B1070E8270DA000FFFFFFF7CB880000FE312A4F05D4123C8B6532CFE15D87AEA787CE7D9F63CA5F17A48671830960007FE7FFF177800000FEDBA53003F99DBE407BEEDF7159F1D63C1C47FFF732B1F06BE92A00CBDB10007CF7F7F1260000008E237A87B81C66B1840383A0210CABDC7C8BBADAF33BA3CCAA23798BC72590073C3FFFF142000000AA9FE9953B3A5E9464F4613B0B24B9E02A54AB161F98A83B4ECBF06F0F1BD007B87FFFFA60000000E7413CA4284FCEE462937FB23DAA5838DE311A103147A01C74A914E397AB6C03B1E7FFF0F0000002A7772230FE9DA5E3C42C9F3;
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = 2048'hCFDFB58DAC0EEBE28B3FCB15531AFA5B143CDB40F983FFFF1E0000000F30134A3581379D917B6966B678128E1B0C00A12B49E97D5E9B8E4FE5E06F307F03FFFF101000800B0D4263EA5E0802B4E305CF7F18380E689848ED53C673E11CC1C2258E138CF03FF7FFFF000008000F91988B57B6502F6577CEB3FF9CCD6F7830E87E0CB079608289EC8FF1567AA01FF7FFFF000008008D11C221F300182B71F74CFDFF08E527CDF13C726283012013420C1E36EA40F01EF7FFFF008000008993A2D2FA32DE8AF0AAB408DE73F4971E02A6DE7C4D06C3468A0CE3A00B1A580A11FFFF0000000002CF5F91D5E09E20845DAEBA6CF3C6FB880DACDF41652BCEE789F613;
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'h2E458CFA0015FFFF000000004104D8D1162AFBA705C43576C03CFB35FA6F0AA2722C7F4FA817ABAAC789B68000F7FFFF000000005120D3D570254BA73E04E8968D787D14A368C09EACC92CFFBC48866B4446F73008FFFFFF1C000000B0A485E74B4826C55A2296B71F80BDCAC37DFAC982B3FBD00DEF1805BBCAEE7318FFFFFF04000000C10C4413F1C9FEC0A8EDC81F07C09C6CF8B97221E25B08944A6FCED391C4877903B3FFFF000000004457E57081939AB4B28F7EC303DFC726938E4EC31634B5218B4D0F347B086DDC0787FFFF00000000F690378B69DEFE841D45AE2C83FF3899DD0CF1B349E7CC05E7F00F860F13D4600383FFFF000000001F5D8A48;
defparam \U1|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'hB3AE56FD9E6543BCF7FFE34E7B30BB0788A96787F60A7FE7A6C36F100387FFFF00000000A006F7ECA352958AC4DBDB7033BBFC674C4869F78304B4C7F70FFFFFC8C1E8900787FFFF00000000B7242CA3C523D5E24E7237F00CECF81B5E8883B8B2128DE9FA1FFF000BFC3D980D6BFFFF0000000097ACC762C05DB49FB8A104C386E3FDE535CE29309059B3D8FC7FA400073CC570093AFFFF000000003BE14A8298E6D5DB990C61483203F83907C4A788AD6C3A1D7FFF80F0ECD8ADC2123EFFFF00000040003EC3D0004CB46B81BCE0377CE3F17153E7004506D43F7E9FF0C020A315ABA00E7FF0FF8000000685F8E32DE3E377D1CBBAF04E2660E73BDF259734;
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N6
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2209w[1]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2209w[1]~0_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|altsyncram_component|auto_generated|ram_block1a123~portadataout )) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a99~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2209w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2209w[1]~0 .lut_mask = 16'hFDEC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2209w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N22
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~0_combout  & 
// (\U1|altsyncram_component|auto_generated|address_reg_a [2] & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2209w[1]~0_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~0_combout ),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2209w[1]~0_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~1 .lut_mask = 16'hEAAA;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = 2048'hE3C0FFDF0F000010B03A7080103EF9FF0000001E91CF03A01D9F5A8B380E6FF8CB36FEC9E908CADF06C09FFF1C00001114480AA0100FFFFF01000025935E68A787815548B603900DDCD85DC83A1D95DD32EC3FFFF8000005CD69C640400FFFFF0100002AA46D3661559CEA9D4D89634A3EB8784C81E411A8BBEA7FFFE000000EA60016800105FFFF0000006C9517D04E6B47C011521170DD3AE8194F432A17E722347FF80000000D189C3F002404FFFF000000AF4DE994551D879099E6CF05FCA7680B838545555B130DE0E0000000B8BC7FFE018C04FFFB20000057064D6A27CF0EE3501E85AEAFE0DFB3712DEE26D88ADAC0C0000000750FC77E00D815FF7F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000179AE8A9F60C1659BA0BD3370BEB65463CA2297FF9A9027000000003FE001FFFF007007FFFF0000004E00E0B761AD65DE905D39329E5B12FF9DE89C2A0BCA07000000004CF48C3FFE007407F9FF60000099C2857945B243C99E4C8C7F97361190062B9EF509F9C600000000B3B0E01FFE007007CBFF40000143B4008645F1D3C25B3A38D190ADBC4F166385031A4632000000013D50E01FFE00C003C7FF000049CCF2AFAFCDCD5BE937CB4ACE60EC1C01FA05F70C19A2A300000303690BF81FFE00C3C3CFFF00007EBA5E6225F2A45BEB17E6CF0B08A9A0260C01C57C248C6300000F3E897FFC1FFF00C1C0CF7F80000F2770EE4658671BF0EF60963512;
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'h118761F80044A2D5309700009C90C067A03FFD00C1C04FFF00001E21EB2A687EDD59F1FDE7957E91FBE76E4420EAB346A45100FFF09E2001003FFC00C1F107FF3800A2A56301DE869C136927F3CFD49ED8C9E6BE05CFF2F7042E069F12994004071FFD01C0FFEFFF3000AC7CC11C13CEECF96864A4705197708D3F950490D4930E06448D62ABA1E023C7FF8104FEE7FF9000678E572CA58E9EB8707211A0F271BC61313002DF22914DA2AB6A088F60632407FF0000A0677FCD01B6F2AC68918607087AEA9DB974555DC2C17E01BDB16FBEF0BB134FEFF0460787FE8000C37FFFC0014897B3DAAB8E396EEC803FFDC924F908FC080EB76B0D1DF28CD31FFAE24F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'h0387FE800003EFFF80028E5021D19C8A2BBEC04A383203C0FC668B1E0C469978A75518F347F80643C10FFF000101EF7FC0078A466E7ABC8A11BD8CD1EEC6AFF7A598B78E0B95D94D87F7CE7B7FFC1883EE0FFF02FC85A77FC0039E369BE7CC7E51519F7D3E9BC23D1A8E84F50AF4326710EF99AD7FFF0287EE0FFF00FFA7B73F0083D3BE4DDD50FF7C3DC1EF698099A6AB7E797C3CEE2543B093611BFFFC031DFF667F8083103EFF10052BE786719C3E46AA93FFD2603DDF9F47A7C0EFC6E0F57D95870DFFFC8305FFE7FF800F003EFF00420507B48C80BE2F69E3FFAAE60E8FCE58AAA469AF600A1E20D63D3FFC8005FFFFFF801F7C3FFF00013013C05D68AE;
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h85B75B6E4FF1FD56A04482EB9062893DC3B4389E1FFDC011FFFFFF800F7A1FFF000E911FF0714BAEEAD2CB1295BD619FBFF35E1CE3D73AF8DBEF7A631FFDE0FDFFFFFF80077B07FF00176F9988B1754BB996D4903001D29B45D8FEC5836BA41716CBB4193FFFBCC1FFFFFFC000370FFF003D190216E7E488414861690370BB21BC03F02AF2D56A01C3293803FFFFFFC17FFFFFC004039DFF60A1D73ECDDA55EA080C9AC4D8D8BA1AC5FFDACAAAA6C0D2CB089000FFFF27C71FFE7FC0000093FF003636F8D17CE27CA8B77E27167A1ADB09FFE821A13FD626B2E500031FFFF8037FFFBFE000082FBF001E1EED088CDCEF74CB1A9C778CA0600FFF1A65449F825B;
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h9B9A00003FFEFE037FFFBFE010083FCF0019F4BEDA21F47E8FCF9CC96C965BF32F7FB2F252449933882800003FFFFF01EFFFFFC03A7C1FFF00622EE06656E42E1B83C0B648B36BFFFF904A70CC585340793F00000DFFFF98CFFFFFE038301FFF00ACFF7251202E6D9251820E0D1CABFFF01065706B58193419A600000BFFFFC187FF7FE008901FFF000B5EECF03FED6C100636C8C2B013FEA000398F1BA6CD4CECF0000023FFFEFC0FFFFFE000001FFF00186FB313F7FCEF10774328DC49DFFC2000842E0F2381ECE790000003FFFFFC07FFFFE000001FFFC062AAA1599B0EEC627628CCFB47FFFC00C0F206FFBD6E51C904000003FFFFFFFFFFFFC000180F4F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h6023F59A753A02AE606388968307FF00FC82B9E9E79DFE029480000008BFFFFFFFFFFFE00000039FE0D3C94600C894DCF9BC06CE9A07FF0000A033A2303C23F566000000003FFFFFFFFFFFE000000FEF60C145E128F7050A7AB8C8202346000007069270FFC3D54837800000001FFF7FFFFFFFE00000074763C0B151F550D898D4319871F7240000FE0FD9F7001DB4C03FC00000009FFF27FFFFFFE000010F1F6260585E6104D3E70F21CC42999C0000C070A1250C39DF769F400000001FFA07FFFFFFE000000F5F634A3BBE073ECEA17965E7FC0D3200000069DC11FFF9B77F1F800020000FF1C5FFFFFFE000002F6F838D1D516618721C0FAE5C213EA10000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h0C5F33FE7FFD74501F8000000003FFE1FFFFFFE000009FEF4380D4529F6DBD03FF706974F7A30000E4EE99DD3FFDA4110F8000000001F7E1FFFDFD8000007FFF032E537BD74FD739A70E65DA8BBB7EDA374C1326DFD3FA087F400010C001DC0343B9F7F48003377F82AE149ED6790EE820F46439DDAE35C3F3C68B4C4EF75603FF40000140000003039FC1F00003871FC324DB354C5624E3732E431B02045A57E7A6204A34F1550FFF080001800004030B4800E0000087FF43CBF5F65254ED73A212BFD0FF7A56599E7A539B78014BE3FF18000080000C03CF0500000000A7FF61F1258B15D43BF271E05BEF9C31A7A13D5E526979564FEFFC9C000000C00003;
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N10
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~2 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~2_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a75~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a51~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~2 .lut_mask = 16'hF7B3;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N28
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~3 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~1_combout ) # ((!\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2209w[0]~1_combout  & \U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~2_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2209w[0]~1_combout ),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~1_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~2_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~3 .lut_mask = 16'hF4F0;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N26
cycloneive_lcell_comb \data_b~7 (
// Equation(s):
// \data_b~7_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~3_combout  & (\always0~2_combout  & ((\data_b~6_combout ) # (!\U1|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\data_b~6_combout ),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result3w~3_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\data_b~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_b~7 .lut_mask = 16'hD000;
defparam \data_b~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N27
dffeas \data_b[3] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_b~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|oRequest~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_b[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_b[3] .is_wysiwyg = "true";
defparam \data_b[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1803w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 4095;
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002B10023723D90000000000000000000000000000000550005F402E015907C3185544104C1BF402D1FC100C000003B5AAA6E1BD6E01E92EFE6BD1C04B056A553D205400055555A5AAAABFC0FA4010A4164B100C7250DA000000000000000000000000000000150;
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = 2048'h0011F007D006907C444454811C81B1046E57F001C008003B5AEAA9BC9F806A4B826AA06CC3056A54FC4455400055555AAAAABFF00FA5010B4D55B5030C1E4DA0000000000000000000000000000006800412F00BC002907C9715548D1341A0542E068C11CC18002C8AAAAAC2AE16A96E35AA83AC4C05550F009555100055555AAAAABFC003A5050B76C5853F3CA4489000000000000000000000000000002E000452F00F8006907DD515548C3202B2A42E117212C860001FCAFEAB39A95623AC9A9A0FC0FC143FFF091555040016596AAAABBFC003A5050F2296C43F3F543A500000000000000000000000000000C2000442E01F4416807E1C5555CC4116FF21;
defparam \U1|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = 2048'h6F555CC20880001FDAFBFF96AB99287D6ABD3FCFFF3FFF00E555594000566AAAAAEEFF0013A4050B6D0B153C3F3196C000000000000000000000000000034C14104B102F040B803E185555C8D86BFFD56F65563304C4400F16AFFD1AAE5501F5AB01FB3F3FFF0052AAA9AA540056AAAAAAFFFF005394000B721C6530FFF3018000000000000000000000000000008410114B103F105B802E045555C93B9BD0556F55558FC494010F2683E46BA9501B9AADC7FFAFC000012AAAAAAA550056AAAAAFFFFF0013940107DAA15900FC25B3400000000000000000000000000000C0505148007D151B8522315555F2F69C94555F5555700095450BE70E75AF94006E6F;
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = 2048'h23EEC1A000071E047FF0D9E0AFF0C6A0000000000000003486822DBADFF8C9ADDDFC47EB23FD03FA4FBCF66000039F00BFF0E660563D9D70000000000000023D96A83FBF3FB7E4E8D5FEA9FC45BE7F5BB8E1538022718E03FFF8EEE01435332000000000000005D9B59EFEBFBDF6D908F5FD93D402F4FCA23C320F8321F84E15FFF86CE03885362000000000000000FD358EFEF71F8FAA28F5FCAFFC38AA7A6D78767785E914EE1FFFF073600084B410000000000000037906B9FDF19EBE506875FEB1F86A48F4DD808CF00BFFE01E1FFFF07EA049D9FF280000000000000A79760DF9F13CD026695FF718F4B0EB89193DB9F03F7FEC1C1FFEE44C983F8FCF00;
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = 2048'h00000000000000737635F8691B505E701E3E5C59C0BF89FE5371E03FFFF80C3FFE084890AF5FCD2800000000000067F22613F86277EB36301E195EF002AC93DA8AE7C07FFFFC063FFF084B7D88EEC41C0000000000001FF616CBF9C624C290A03E5843B008150DB67A9382FFFFFC063F5F80C676A73BDA540000000000000F66928FFBD79F25B0283A9C8270191A18C9C4B207FFFFFE3A7B3F80CC7328D3D93800000000007009E6DE65FDD7C42510603A4C92E91E1459C6A30E07FFFFFE387E3E98C330753EC10400000000007C0DE44BF5F9978C25D9E0320DA64DBB9123A3DA901FFFFFFF7C7E001094A77607830C0000000000313FCD4BDFF7979843E1B1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = 2048'h3A03C41DC52B671EE8207FFFFFFFFCFC0000D543AF4F9E54000000000032FB491B8FF186411440112202A80F0E74CE9DC143FFFFFFFF7EE80001D2EC875EE7F400000000001B01C81BAFF02C489476D0EA043A380AD01F0461C9FFFFFFFFFFC00000D23B93FF8BC400000000000DF5D89A9FF93EDF74BC71AF2C30B1DDB1E9090F0E7FFE7FFE43E00000D824B4FF27B400000000000E95D89ADFEB1E553633537B18E1409683D1A13E477FD0083680401019D63A9FFE21980000000000069492B47FE85D6632191FFFA2E6374F0216C9D87FDD8000008000B01F117B347F91E000000000000716B0B6BFED3CB0320E3FFF594265969F2028FAF8848103000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = 2048'hFF3712A8427F911000000000000266B0B6BFE0753130059FF897F48CF9E0D8A043F8300ECFBE00F2FFF71D6C5C7DE3F00000000000035AA1BE7FF7CAD031069FF4324911C26A88910708305FFFFF41FE8CFF1DD0747C460000000000000E52853F7FE239D234876EFACDBC23299066040F0510DFFFFEDFFFF05FDA32A83A456000000000000E38857B93AC1D703403E7FC3EDF4C31889C271E31B8DFFFFFDFFCE00FD1D1A0170A2000000000000EB8A3791277275432005BF94E3139F97F9FFFFF08F9FFFFFFFFFC000715D1103714E00000000000063001795CF15544B00A47D45922DB60532FFFF336F9FFFFFFFFFC0307112B4E7F09800000000000077421;
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \data_b~8 (
// Equation(s):
// \data_b~8_combout  = (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a220~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a196~portadataout )))))

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.cin(gnd),
	.combout(\data_b~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_b~8 .lut_mask = 16'h0B08;
defparam \data_b~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'hFFFFFFFFFFFCF8009F8403EDA203A3FC01ECA09914F89FE17CFE7B90ECC0C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC08F4001D77205B60983EAA5A9AFF6141FF35940C4F1592BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE01F0C0031A1DCF6EF78409C3FE0FA71CFB091BF0C9E1549FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800F7800FF31BD7C4019E2FC8F8BC219E1A211C007542D07FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF8007D406ECAF618700180EFC8FA68F11F0D9ED43C6A00407FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE78007D46F250879DD5FF070FCC74D5A9F8F93E6B84E80000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000C80FFB99E38D30;
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00E2FC4274EB1F00F40568CE0000E2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001580CC00B238198007AFD40BFABF9F895274906000063FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000358A0FC08A700A73F1EFE418C587C382D37CC07000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00030829D86A16809B7F077D40E10734C8CF1ED0060800B7FFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFE00074C86743659C408B0F47D416910A368FF84800000003FFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFE800153836482A2000FF5CC7DC5A0D298A79D9580000003FFBFFFFFFFFFFFF76FFFFFFFFFFFFFFFFE00002C00AC7C4B0308DD725BCCD996473F974800000003FFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'hFFFFFFFFFFFFA3FFFFFFFFFFFFFFFE00018C03C41998032691345B59E164E7873D2000000007FFFFFFFFFFFFFFFB84FFFFFFFFFFFFFFF80000B201F5E48100674C74437704B3C35C55800000000FFFFFFFFFFFFFFFFB10BFFFFFBFFFFFFFF80004F340FE0188030A94030E6EEB6D371958000000000FFFFFFFFFFFFFFFFF107FFFFEFFFFFFFFF00039FC38FE03A11CB3B41FACD9F7243F2CB0000000000FFFFFFFFFFFFFFFFD001FFFFFBFFFFFFFF00038FCB1FC142390D72C19D9AD2A50213040000000007FFFFFFFFFFFFFFFF8840FFFFFFFDFFFFFF0001E5FC21F9D529AB07F71D0AD8EC6AC3800000000007FFFFFFFFFFFFFFFCB130F3FFFFFFFFFFFE000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h67FFFA0FD9760560165260369C1A47C000000000001FFFFFFFFFFFFFFFF80000FBFFFFFFFFFFF000EFFFFDC7E0B0699018A0204300697FC000000000011FFFFFFFFFFFFFFFFF62407FFFFFFFFFFFE0007FFFFFFF798F3CF6FDA1A0838355FFF200000000011FFFFFFFFFFFFFFFFFFE417FFFFF7FFFFFC000FFFFFF9DFFFF00A16EE63DFE30A7FDF2000000000307FFFFFFFFFFFFFFFFFE009FFFFF7FFFFFC000FFFFFF773FFF7F085F5EFBDEDA7FF0C3000000000337FFFFFFFFFFFFFFFFFE000FFEFFCF7FFF8000FFFFFF74D1F08F900DDCCE0647FFFED100000000013FFFFFFFFFFFFFFFFFFF000FFFEB4F7FFF0000FFFFFFFF4B38678C1E30DE387FFFFFD4;
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h0000000001EFFFFFFFFFFFFFFFFFFE0007FFA759FFFF0000FFFFFFFFF4708DE7FF23FE0FFFFEFEE17000000001EFFFFFFFFFFFFFFFFFFF80237F37D9FFFE0000FFFFFFFFFFFFEA240C91FFFFFF6CC7E3080000000007FFFFFFFFFFFFFFFFFFC01FFF70647FFE0000FFFFFFFFFFFFFE739687FFFFF7D847F97C0000000003FFFFFFFFFFFFFFFFFFC01EFFF0BD3FFE0000FFFFFFFFFFFFFFF19BFFFFFF08F807DF7C0000000001FFFFFFFFFFFFFFFFFFC003FFF0117FFC0000FFFFFFFFFFFFFFFF8FFFFFFF0088071F780000000000FFFFFFFFFFFFFFFFFEC003FFD3076FF80000FFFFFFFFFFFFFFFF8FFFFFFF00802127F800000000017FFFFFFFFFFFFFFFFEC0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00FFFB07FFF80000FFFFFFFFFFFFFFFFFFFFFFF8A4C00181C00000000000FFFFFFFFFFFFFFFFFFF800E0FB479FF000003DFFFFFFFFFFFFFFFFFFFFF89C0000180000000000019FFFFFFFFFFFFFFFFFD00F00DFA41FE000003CFFFFFFFFFFFFFFFFFFFFE81E0000F80000000000001FFFFFFFFFFFFFFFFF4F1F00D7B8068000000DDFFFFFFFFFFFFFFFFFFFF07CD000EC00000040000019FFFFFFFFFFFFFFFF0D00FFFC80060000000FFFFFFFFFFFFFFFFFFFFFF436C000FF0000000000003DFFFFFFFFFFFFFFFF2C1FFFFD80050000003FFFFFFFFFFFFFFFFFFFFFC806B4001F0000000000003FFFFFFFFFFFFFFFFFE05BFFF880020000001FFBFFFFFFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFF8080900017600000010000FFFFFFFFFFFFFFFFFFE0007FFCE0010000000FFAFFFFFFFFFFFFFFFFFF0000C0800320000001000FFFFFFFFFFFFFFFFFFFF000FFE7C00100000007F7FFFFFFFFFFFFFFFFFF000040800F1E000000000FFFFFFFFFFFFFFFFFFFF000FFF080000000004FFFFFFFFFFFFFFFF7FFF000080000209E000010001FFFFFFFFFFFFFFFFFFFF000FFF800000000006BFFFFFFFFFFFFFFF3FEE000070000A853020000013FFFFFFFFFFFFFFFFFFFE400F3F000000000004FFF7FFFFFFFFFFFFFFF5000021800E06B000000000FFFFFFFFFFFFFFFFFFFE0009BC0000000000085FFFFFFFFFFFFFFFFFDD000060000E82F30000000FFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFF900000C0000000000087FFFFFFFFFFFFFFFFFFC0000E10005D3F80000001FFFFFFFFFFFFFFFFFFFFD80000FC80000000000FFFFFFFFFFFFFFFFFFFC0000400010F3F6000003DFFFFFFFFFFFFFFFFFFFFF00000B000000000000BFFFFFFFFFFFFFFFFFF80000000000F3FE000003CFFFFFFFFFFFFFFFFFFFFF0000098000000000003FFFFFFFFFFFF00FFFFC1018000001F33C400057BFFFFFFFFFFFFFFFFFFFFF0000098000000000007FFFFFFFFFFFF40FFFF8303E20000773B00000CFFFFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFF0FFFFF303E30000FAFF00000DFFFFFFFFFFFFFFFFFFFFFFE00082000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2309w[0]~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2309w[0]~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|altsyncram_component|auto_generated|ram_block1a28~portadataout )) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2309w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2309w[0]~1 .lut_mask = 16'hFBEA;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2309w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y10_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'h19B0002000FFFFEFDA1C6D5FEFC10600FFFFFFFF2924B8B4BFD03826AEF70FE008F600C7135A839FB530000003FFFFEF506DF93FEFF00000FEFFFFFECB497B4B649171FB7507E79E0C3801C75D6A2F8E78FC000007FFFFFB656C837FBFF00000FEFFFFF68CA5BBD7F3603FED066B393D2798004360CA57805A1E00001FFFFFF35C00F4FFFEFA0000FFFFFFFB01A173F1FAF813419153CC21F0580141DD940D2C552C0007FFFFFFF3741C3FFFDBFB0000FFFFFFBEA870058BD43818818EF88E00EB58038306527301E11C1F1FFFFFFF429C7FFFFE73FB0004DFFFFFCDEF9E0B05DDB127D9F6BBB251BA4F83769DA52903DC393F3FFFFFFF710FC77FFF27EA0080;
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'hFFFFFFE2B9A812C27D1825A5B9B9C8414FCFE3F4CC372C4F9EE0FFFFFFFFC05001FFFFFF8FF80000FFFFFFCB4F663BB382180767A63BA171E90FFFEE43D1C6145440FFFFFFFFF2A88C3FFFFF8BF806009FFFFF485C1D46148C3C1A51B4AA213BCA0FFFE26D293583C5C1FFFFFFFF1728E01FFFFF8FF83400BFFFFF360F1CBA95FEAC10460BC51E8F1443F0D4026B51EB3C01FFFFFFFE4000E01FFFFF3FFC3800FFFFFF679F61570E3024060E0C452EA01BE3E0281353B15E63C0FFFFFCFC330BF81FFFFF3C3C3000FFFFFFD162168C9F76A40AF806C2F3C167DFC6240322167C81C0FFFFF0D5867FFC1FFFFF3E3F30807FFFFEDDE90E3B7DF2A404705642C9E3;
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'hCFFF86D40C6E94500D10FFFF603FE067A03FFFFF3E3FB000FFFFFC507CBB073B68A606600D4380E007FF8F9407EA8E585096FF0002740001003FFFFF3E0EF800C7FFFDD09FD8C1D3F1AC8EB8074020803BFE80D8033596350621F820EE730004071FFFFE3F001000CFFFF7101CA7CADBF0068F29CC4B20F0F18EC0300089D3E2E899DF880BF9A1E023C7FFFEFB0118006FFFF1E0AE88EADBEE0785DD515B8253BC01CEAC05F8970B851D6D16A81F60632407FFFFFF5F988032FFCF9CEE2188DBECF78273214F8033DF02FEAC05C400D7028DF9A793EFF0460787FFFFFF3C80003FFF9079434246DBEAD1105C30DFB0621508FFC807FC132AEE07AD7D5FFAE24F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'h0387FFFFFFFC10007FFF0A6A83B8F5DBF1613FA25A12784C5D04CBC404C2D139DCE62A0E87F80643C10FFFFFFEFE10803FFE9835662BADDBD3D2732590FA68291C6330D407089173E44FE2667FFC1883EE0FFFFD037A58803FFC170C335DED5BE6C6608154140DD87990B36E07F7AA7BEBEC1F25FFFF0287EE0FFFFF005848C0FF7DBB1EBC7B95DBCBB83E108B694F45CF01EBCA0369A809CEF899B3FFFC031DFF667FFF7CEFC100EFF81968BE81631BFE638C00EE0B6BE35FC48B551FC0DD8DE10415AFFFFC8305FFE7FFFFF0FFC100FFFA193285D3B31BB17F8800291C459CBE18EA6499936377A174E4BFFFFC8005FFFFFFFFE083C000FFFBA3A7031C5B1B;
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h9165870075DCC91B6343E4E5F01F4BAFFC9C52FFFFFDC011FFFFFFFFF085E000FFF41C0E1991491B9BBE4A9333D0A26C81CF0330E03612B67EB82BFFFFFDE0FDFFFFFFFFF884F800FFF9722513C6FB1ACAA6026C4600CC933FD801928163C9562C6497FFFFFFBCC1FFFFFFFFFFC8F000FFDE5B30F7F3EB1B6BA05DBFF297CBC87C0000C90E399D95045FEFFFFFFFFFC17FFFFFFFFBFC62009F4924A386D5FB1B254040E3B4B1C82DC400233DD9E44E0D6DADBFFFFFFF27C71FFE7FFFFFFF6C00FFDCEC3C1E6BDE9B041249A7E72CE81B00000FAAC4FA53EF5F6B5FFFFFFFF8037FFFBFFFFFF7D040FFEC4C040CCC4C1B9747AD89FEB7E000000013DE9D858FDE;
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h9A96BFFFFFFEFE037FFFBFFFEFF7C030FFE8C17066556C9ADF072A0678D3580000803B58613A0D3342257FFFFFFFFF01EFFFFFFFC583E000FFD810229E92BC9A4F52017C6F0F8800006F8CA0133D81889465FFFFFFFFFF98CFFFFFFFC7CFE000FFD0003ABCA232984F5027B533FCF8000FEF86478FC24768096BFFFFFFFFFFC187FF7FFFF76FE000FFCD8168102B3399CF71BD05EFF010015FFFC237E09B420FEE27FFFFFFFFFEFC0FFFFFFFFFFFE000FFE50070DB2FD51ACF19A2912FC00003DFFFF9CC0F1D82DF0B5FFFFFFFFFFFFC07FFFFFFFFFFE0003FF54439B1075619AF287491D3C00003FF3F0CFB007E03A51BBFFFFFFFFFFFFFFFFFFFFFFFE7F0B0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h9FA00009AC12FA182FB028AF4A8000FF037D46FDFF8100D30EFFFFFFFFFFFFFFFFFFFFFFFFFFFC601FF0605B381B103E21802D530F0000FFFF5FC03C3000C026EBFFFFFFFFFFFFFFFFFFFFFFFFFFF0109F611C9D783366C2BC04FCCEEF01FFFFF8F8009F003CE4D267FFFFFFFFFFFFFFFFFFFFFFFFFFF8B89C0033F3F421198007E17BE76D03FFFF01F17707FFFEA1155FFFFFFFFFFFFFFFFFFFFFFFFFFEF0E09D83A330601AE3E70F16B5DB2483FFFF3F8156D9FFFE81AB1FFFFFFFFFFFFFFFFFFFFFFFFFFFF0A09D01A070000B941F0F1A73B7188DFFFFFF8D232DFFFEC3681FFFFFDFFFFFFFFFFFFFFFFFFFFFD0907CC5C1600007E40287A37CB78D1EFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'hF04B1FA07FFE4F601FFFFFFFFFFFFFFFFFFFFFFFFFFF6010BC48A52000225EFE8BDCF3C4041CFFFF06C6F1D23FFE1B910FFFFFFFFFFFFFFFFFFFFFFFFFFF8000FC40CC184003913873F69FA968408124068A1B2D1FDCA0087FFFFFEF3FFFFFFFFFFFFFFFFFFCC8807C41FE7EC205B00088F88465EBCA340518B213C48FF83203FFFFFFFEBFFFFFFFFFFFFFFFFFFC78E03C4BBCFC0C2137E300F4B79F7152DFB1E672CFC787FFE90FFFFFFFFE7FFFFFFFFFFFFFFFFFFF7800BCA77F595C22480F811844A472555A11C6296044A0FCB3E3FFFFFFFF7FFFFFFFFFFFFFFFFFFF58009E252036B6227C0E007EF8B80A261A1C3D31E1DE266D23EFFFFFFFFFFF3FFFFF;
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~2 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~2_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a76~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a52~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~2 .lut_mask = 16'hF7D5;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = 2048'h6140E3C740322B63FC2F44C0F9D457FFF81E79FFFFFFFFFE0A20188BAE7F348000000000000F6509F541A53F02321E3DDBCD6999C1B24C3F706F39FFFFFFFFF019E030A75CFD8200000000000070750DF1C90F5F002A77727748D6248316AA37817739FFFFFFFFF80FFF30BAACE75D000080000000748512D3D6BBBF2016777EFFD7BC4606465490CDBFB9FFFFFFFFF1FD0F70D44DC37500F000000001B52512C24B763D343BF279C8ED78FE0E357408063FDFFFFFFFEF70781C70298DC30A00C300000001E0A533C21DD9BEB073599835C5AA1F9E343480337FFFFFFFE75B40303FF22F0B78B4001C00008001FB253B82590BBE9073EFF069616DBADE37C7F0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = 2048'h79FFFFFFFDF8A400703EF31046F2E4000C40008000E2E12BAEB0DC5F9773E540DED1F16F86FC5BF87FFBFFF7FFF9E001E07FC7C9D4F7580082C0C00000DFC9674F2298FE927746C52DE7F2640879B3F7FFFD7FFFFFFFC003E00187C7C904300081C2CC0001DFC96A5F6937CEB3E73F224301CC1B74CDB3F7EFFD3F1AF7BF8003C0F1866BF31C20008040DF80005BC9465E68350EE6E7E1A4944B8DB910F1D0DFFEBFBE84373FC00386E30CFCB0FDA0003C01FFFCF0684086961823F66E47D9D5015F3E4790E3DFFCFFBFBE00000C4003E1C03C02A73A60000F00FFFEE045C9828C1320842FD7E7E715A67C7A46FFC7FC7DFFFF0080000003C3FF7C81E802A000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = 2048'h00FFFFDF03A9690A0E0760AC3F7706FBC148300C7FEF57FE4FFFCF200000380FE3FF84027B02A00000FFFFFFE7B6A1BAAFA52251FFDCB11EEE18EDB187C777F3EFF9C80000001003C3FFF98B79C22000091AFFFFFFB5893B3F297060FFD2E8BF9684C6FB00C77A7BEFFC08100100000783C643F0FBC260002C1BFFFFFF2889119D6F606CFFDDEC6F71438556000F1D9FFFDC581803000003C70003F73563E0000819FBBFFFE0B91B512B72327FD509C4961D3DA67FEF107FFF0C79180E001003C400036D0F43A4000039FFFFF7A57903112F633EFFFE524941EE7A88FFFD0207FC00F1000C6008058C1803354E5E060000F1FEFFF6FD7907352F219B7FAC4C00;
defparam \U1|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = 2048'h93CB76EDFFFF1707FD08F980078000070C10075DCE9DC00008F3FFFFFEEF1B4A2C3E689F7F5C5193098C33C1FE1D13F7ECC0FCB0000000070C038E34CEFA44004003FFFCFEA509D11DA382595E80A205D3783307FE3D687E4640F2F000371807CC903CDBC4FD80004007FFFFFE7E21B5E765A378BC61C0C8F6E0FB0F843D497F4730FBF800FE0007CC007C89707E8000A01FFF7FFF8E2340276783790CC199E7F15DDB1F847898FFE59DFFF800FC8007CC00B9E9B403000020FFFFFFFFCBAEA7371F11F9FE422BCFB0AFCB1F8000B823C2BFFFFE01FFE0070C0FE1D5ACC1080021FFFF7FDFCFC8213F2F95DF2486A73D31ADDA3F0000F438C3FFE7DD00FFF00F;
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = 2048'h0C1FE3E5A7DF010041FFFFFFCF8FD461ACD095F519C93058677BDA3F0000767863FFC3FDB03FFA0F8C1FCFE2D0C00000C3FFFEFF019ED167A00C85E4789296BF865F323C0000743E7FFFE3FFF01FFE0F0C7F9FEE9FFC0400C3FFFCFF01DCADE74095136764E55C280DBE667C00006AFFF7C73FFFF03FFFFC18F71FE95F80000047FFFFFEDFBDBF6680B29837FD4AAA63BF2E66780000527FFF03037EC607FFFD19E03CCAC1F9000067FFFFF01FBE8A74C0B9DC37D8D506487D1E46780000551E01800022C102FFFE39B3FD680F026000F9FFFFF01F8995B5A113DE63B1A8142FDB7CCC780000747BF8FE40000000FF7C7880F76EDBF040007DFFFFF19F894077;
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = 2048'h63091D6EAF10804FFEBCCC780000275D84FBE1020003FFFC7183E16950D0C0007FFFFFF93FAB6838C3DC5BE99661F9AD51B9CC7800002D310E73010A0400FFF0318BC1D1B2208000F9FFFFFF7FB716513386553BDEDA81FCA733DC70000039A03C5C0042BC007F18670FC0D964C88000E1FFFFFF7FB726D6631251E7B0F7D2723F77DCE0020013AC1B14080FF0203FB0CE3F005AFBC04000C77BFFFF7F3C26080C7A56C57BF5ADA8E4779CF0000016B8945C380FC0E01FA89E7F83737480000037FFFFFF7F39A718E0DD85984C6AC6E04C671CE000000D6E40647E3F401C3F87CEFF83520982801007FFFFFFFF2E075BFB8FD2383BBD1B820C663CC00000090C;
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = 2048'h9AD6FF3F401E3FC38EFF83222700000002FFFFFFCD067ED971CEE1FAE11CBF2AB8443CC000008A84C7FCFC3C003E1F838CFE811E6A02000006FFFFFFCF970D38D51B6995C93E0C15B8C878C00000408FE3E6F0003DFE67F31DF8039CD400000007FFFFFF9F3D2424DB1EDF0E689E0CF339C8F840000040160E2B00001FFFFB8309F8036EAC00010003FFFFFF1FC7C52EC4404E78989E958778C870E00000416306A4C0403FFFF7E639C807CE5A00030003FFFFFF1FC231C196444A6000F168BD79DBE0C000008187DD61C007FFFFF7E671C007AA2400020003FEFFBF372721B026EB51C61B4CDD2379C941C00000CA87D0608007FFFFFFE26380072EC0001300;
defparam \U1|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = 2048'h47FFFFFFB1F4C867CB24F584EB72E1F6F198F9C000004303F3FC4000BDFFFFFB27000223F80081000F9FDFFBE4F7A4B96B406718D5F1A7C6F190F9E000004383F5FDC1607FBFFFFD670002A37A0080000087DFFBF475CD56C0C3EC7DE9D45FF27191F8C00000C383021F73E07FFFFFFC22001ACB6000000000A7FFFFF7124C1F93435EBB60D1917863B1F8E00000800E3B0FF7FE3FFFBFDC26000C8AE000000000267FCFF78005796A861CD69B3E04FA7333F8E00000418C7687D8071FFFFFFF56000F08E00000000387FFC3B40F15534FEE3699B14B8CFA7379F8C0000069FCB38011078FFFFEF8B70009DEF000100007EFFFFBB3272C174EDDD436B2544E34;
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~0_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a172~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a148~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~0 .lut_mask = 16'hF7D5;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = 2048'h4307FFFFFE9682ABD4E9B10F6E1CCE8CBF0C39FA7284F077BBBA3E00083105D6C0375BFFF000000083477FFFFF12C97F646F29DC1F48C2C8FE0C39FC1D548B4213F61F400E020E88C00F2BFFF8018000E887FFFFFF9849C464FF7EFCF7F80B10FF0C7CFE848CFFACD5F21EE0F90064F700025DFFF8308080ED9FFFFFFA9870A2284DC2BCBF3FD8201E0C397F7C8F3813C7F20FC3FDDFFA90800DCBFF8C3C0000EBDFFFFFFA5261C4270B9A61DEE0FFE03E8E387D5BA97D962BF4677FAFFCCD2C000F8FFF8478000059FFFFFFFA88E757063F31E8323894803FC69C7D0C717B2AA314C7FCCB4B1D762007887FC4E18000F0FFFFFFDE8B86AFA04F4B103FD53C63;
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = 2048'hFFC78C7EEE6E77E32B00FBFC0333FC646A03CB7F067C0000E1FFFFFFFFC12EE242F69991FF5D67E6F6070E7F46431C220A17E57C229AFC7FA81FED3F80FC0000EFEFFFFFFF48FF7943BD5C13FABD23CF7F07863F015A8BAE526E8960F7313C7CF07F803FC0080000FFFFF7FFFD73AE2C72CAC83F9C492A83FF83C31FFBD3315790B98CBF834CF08F2EBF073FE0080000FFFFF7FFFFE9FFDBC337A3398C8E5A01FF07E31FB21784EA1F0077D06C771F1337FEFE0FE1080000FF7FFFFFFF53C3FD8B3E6094021822F0FE0FF38F54154525FD97E3E4C6BB6CB928391C0FF5EE0000FFFFFFFFE7F02F313D1552FD042D6243EC0FF1E7C806AEEFA1DAB377D8035920;
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'hDC4C77DFFFEA0000FFFFFFFFA679E20C449E9B3C27BBB307C003F8F3C86FAAA6E11C9B9D9FDDEC2DC67B80E7FF080000FFFFFFFFB69DFC74AB95EA782E570A678007FCF3AC6061D08137E6F07E6D17B2C2827E5FF7000000E3FFFFFFF710C69231C387A6E992B647007F7C39CA7163C3BC39620DCFF080D4F0F6690DE7000000FBFFFFFFE6028999A61EBA6339D3C6E3003F7C1CFD33FB2E9442E7744BFFC11B03074703FC4C0000FFFFFFFFA605B7027D8B62E07E5E820300203F1E7B2FE5AEA00DF7E00FCD00C7840F615BF8780000FFFFFFFF25F68A5492B1028A3D2E3E3F80000787BB295299AE1F4A0005E000788903F617FC7C0000FFFFFFFFCBE9E1E8;
defparam \U1|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'h446954B25585AFBFF0001FC1DCB5A4C454AC93000700001839C3EA1FFC780000FFFFFFFFE38089E1D87405CF2804C77FF04003E0DE851970F685F800070000000F3E0D9FF8780000FFFFFFFFED0D512C62E52A415845CFFFFC1307F8CC45FB99AB898C00020000FFF3FFD53FF2940000FFFFFFFFCB923D0708C1579178F2FFFC7E00FCFCEE85C21CBB8F802000005BFFF83F16FFF6C50000FFFFFFFFE5B6E5DC1920593A7F6C9F860E0007C4EE4EC5747A1C01E100007F0F031F05CDEDC10000FFFFFFFFFA83C335DDA0090210631F3C03E00E0F378D165CA0B00080800F3FDF42E6D09FF1800F007FFFFFFFE9B71DD84DEC4C8C70840E6821E01807CB3ED71C;
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = 2048'hE279F8E000008B107FF9A2C3CFFFDFF8C6000B31700010000FEFFFFFBF293DDD5D3A80A6629B9F5BE679F0E000006B017CBF1428E73FE7F82E000B0E78001000C3FFFE2FFD63BF11CE23C010A1580623C6F3F8E0000023003ABB300237FFE3F810000B12F000F000CF7FFE3FFCE82F101FEB0EDA6120553F8EF0F8E060002180322426E1DBFFEBE01F060922F8102000CB7FFF7FAD292E0C2F824FCA5DA624203CE1F1C1DC001E8186508BDA4DFFFC8008001A9FF9100000FF3FFFFF9DB8E6143ECEAF28A00A76307CE3F1C60E028FE01F7097D14DFF7E000F402EF7FD000000FF7FFFFF9DB3DB1016102477BD52C000F9E1F1CD0604B3CC3C2F1809CDCF7C00;
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = 2048'h042350CFFF100000FFFFDFFF88A6EF861E31090E5888E0C2C1E1F8EAD30107E50C95003F9D8FF80DF233430FCD180000FFFF83FF882ABF6174030C7BD53B2E4FC1E078EFFBFA0FDE9C3100248C04C00308396F3FC7082000FFFF87FF9926E7069D06C5625C2E1F4FD0E039E06CF907B3EC11B02226800007CCB82C5FC1102000FEFFF07F8FACEBC7B167AFE8B8FC1574BFE021E0527B05D9CD9D98BF7F0001181A195CBFC0330000FFFFD03FFDFAC09AE004A952CC58088D7FF860E0457501FC84C6C0637E800019AD19397F80060040FFFFFEFFCBFF9CB8218DC9E74ADE04FBEFF8C1E1DC6B0DD6A0E770066C00007715FC36FF88040000FFFFFFFFE8B58FDA;
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = 2048'h876F254E55060189C7F8C1E11567DB84B8ECC727DE0000E40A0DC5FFDF360008FFFFFFFFEA34FB6D84E39D3860779E8E03FCC1E3B2121400FEE48263DE30FBC235547FFFFF326010FFFFFBFFFE6C816EB8182E69F4571EE5EFDCF1E1AB5280043A00F01B9E1FFF0614B883FF9F180000FFFFFFFFED6D637598F86DAB100A7B6ECE0E31E1A293800058146FD7FE077F890EFE57FF97004004FFFFFCFCC7FA6872E60F64CA571300D2CC0E33C39BB10110501A53EF3203A7E680A97FFFFD000000FEFFFFFFE793D6B387D3615D3CC5D1E58DCE33E067B1100259803CEE7C07F065815F1FFFF8408000FEFFFFFFF6FD9CA23A1D07156ABC6BCC0BC633C0ACB1D202;
defparam \U1|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = 2048'h9D880AFCFC0DDE800135FFFF78008100FFFFFFFFE0ED4C86266B178678578A6817C631822CD680031DA0607FF907E76E00339FFF01800100FFFFFFFFE87D030C0CAFF3987F1B66256FC431852B8702033C18247FDC059787006B2FFE03000000FFFFFFFFE8776608D82A92C8FE84F85FCD8C318CA8076600AF0429F7FC33C012007B9FFF00800000FFFFFFFFEA5C68355BE5CE21BA806F949F0C71CDB1C71247E544377F05FD3DDB00DF4FFE09800000F7FFFFFFEA5920620FD4CA7A2DC6701E0F0C31CDA2BD380BA4C11C7F11FDB0B7004D3FFE18800000EFFFFFFFEB57125247B7E916DD79BA543E1F71C5B87F7E7300C3342D82898EBE4060A7FCE0000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2309w[1]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2309w[1]~0_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a100~portadataout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2309w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2309w[1]~0 .lut_mask = 16'hFEBA;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2309w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~0_combout  & 
// (\U1|altsyncram_component|auto_generated|address_reg_a [2] & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2309w[1]~0_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~0_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2309w[1]~0_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~1 .lut_mask = 16'hECCC;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~3 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~1_combout ) # ((\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2309w[0]~1_combout  & 
// (\U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~2_combout  & !\U1|altsyncram_component|auto_generated|address_reg_a [2])))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2309w[0]~1_combout ),
	.datab(\U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~2_combout ),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~1_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~3 .lut_mask = 16'hFF08;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \data_b~9 (
// Equation(s):
// \data_b~9_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~3_combout  & (\always0~2_combout  & ((\data_b~8_combout ) # (!\U1|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\data_b~8_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result4w~3_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\data_b~9_combout ),
	.cout());
// synopsys translate_off
defparam \data_b~9 .lut_mask = 16'hB000;
defparam \data_b~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N15
dffeas \data_b[4] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_b~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|oRequest~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_b[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_b[4] .is_wysiwyg = "true";
defparam \data_b[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = 2048'hC78FFFFFFFFFFFFFE53F9F600000000000000000665F7E3B09CFA23FFE0FF040A7F600C008E84CE0778FFFFFFFFFFFFE73EBFF4000000000000000004DCAF81416EE95A8C0FF0080CBF801C0748848000443FFFFFFFFFFFC799AA38000000000000000019303D0B2085FD34FE5F7B80084780040940029E01D41FFFFFFFFFFFFC7FFFB0000000000000000016D5FCC4A01BFE4BE6D6FBE01E43801414B783B1C7063FFFFFFFFFFFB37E3C0000000000000000000DDF8FBEA217FE07EB047C80033380382ED2C1609F043FFFFFFFFFFF8E38000000000000000000060A4C3F056237FC8DDE7C7C400923F837578922208FD47FFFFFFFFFFC3F038800000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000042EBD7EA53FCFFC84991C7F200123FE3FA7A8E2A38FD5FFFFFFFFFFF2BFE000000000000000000006BC019EB9266FFE817EFC7BC0000FFFFF4394823F0BD7FFFFFFFFFFFCF73C0000000000000000000558662713630FFEC4013763F0009FFFFF4146011ED3CFFFFFFFFFFEB3F1FE000000000000000000087A8E17934487FE480183C1F8013FFFFE01EA035E9FD3FFFFFFFFF95DF1FE00000000000000000009D930608A1097FF5801CBC0E8047FFFFCC0F7075CDE13FFFFFFFFF41F407E0000000000000000000A8BE7F03440CFFF000563E03EF1FFFF9C80F5BF3D883BFFFFFFFE47F8003E0000000000000000000E09E62907E0FFFFA00663E01FC;
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'h3FFFF81802CDF3F8036FFFFFFFDD7F985FC00000000000000000006F9990019C05FFFA000F3F00FFFFFFF0180144FBF00E6FFFFFFCC33FFEFFC00000000000000000006FF8BCE3340DFFF2400F3F00FFFBFFFF10004C7384FBDFFFFFF53AFFFBF8E0000000000000000002EFFFEF2B3C127FF3C00C3F008FF18FFFD803C8F381F4FF9477FD965E1FDC3800000000000000000F7FDEB32D3C1C7FF880813F820FBC01FFC803BAB387FEFE73012BF09F9CDBF800000000000000001867DE3E993C1DBFFC9C013F804FDF02FFC803BEB5CFFB7D88A7B4100FB9F87800000000000000003B26E755FB3C197FFF00403F805E1C08FFEC01803718F9FE3CF998051DB0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'hFC78000000000000000070B777CC553C175FFFDAE1F2007D9A04CBE803C25516F7EF99F4F807F9BC3EF000000000000000002F5B7EEDD53C384FFFF93AF2103F780030E800FB352DEBAFC18B8003E77C11F00000000000000000DD7B198FBDBC2DCFFFFE6A10301F18613048000C062DEFDC00360000FD7811F0000000000000000020EE36D17D3C20A7FFFF1D063007B0FE086C001584DDD60801DC0003FCE200998000000000000000C0E220B8FFFC26347FFF150610033FC77366003D6459CD0C163000037CFA0018000000000000000734C0597A9FFC672AA7FFC28338607E18EFC7067E78DBB86CF8C000037FFA0000000000000000000454D97A3E17FC;
// synopsys translate_on

// Location: M9K_X78_Y59_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h4734D8FF96433EECE0401A0E0FFED097928C630000023FEE0000000000000000000BD33DEA0517FC4D86AE6C2643E3FF8000FCC71FF6C18664984C0000021F020000000000000000000AA49ED4C127FC4DAEF5806793C0930027FF6B7F631326F820D8000000433E0000000000000000001886DF098A37FCCC988AFFC383E40003FFFF55FE01136448C1B0000000003E80000000000000000014BDAC7A4EA7FC8B388B3FC085E7C03BFFFC2EF8184AED909120000000D838E001800000000000001B9683E003A6FC89CA81F3F814E7E4FFFFF02B03FC42CCE1126000000007FC8000400000000000000BB043F067A4FC98B8C295FF7CEFFFFFFFE3E0E386129B;
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'hA664C000000101FC8000400000000000000D3E2781EE44FD90DB30F168D057FFFFFFC3987F0390B479C98000000000FE1000000000000000001DFFA5016FC4FD10EDA2FB480007FFFFFFF0C01F019C03F3B60000000000673000000000000000000DFF18035F46FF10FE7DC4900307FFFFFFF8780F3C1CAC064C00000000003E78008000000000000014FF5E13D047FF10CE7C077C0FEFFFFFFFFC38007C1B9210B8000000000103F0000000000000000016FFA570D463FD10D6FE87143FFFFFFFFFFE0FF0FE5D27F260000000000003F800000000000000003E7FCBB2F499FF30FF7CAFC83FFFFFFFFFFF03FFFFDDD5EDC00000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h006F3FEE63EE6DFE306F0899D87FFFFFFFFFFF01FF81DF23D7000000000000000000000000000000002F9FB787FB67FE3E6301FFB8FFFFFFFFFFFFC03000DFC74C000000000000000000000000000000009EE34D07CB07C23FEFC1BF98FFFFFFFFFFE1E00000DB9CB8000000000000000000000000000000003E4C1C0BD6198007EEC314E4FFFFFFFFFE61F8000098666000000000000000000000000000000000FD72579FEB03E70F08443CDA7FFFFFFFFE9EBE0000BA33E000000000000000000000000000000000FD5F2FFFF667FF0F00C078857FFFFFFFFDBF5E0000B58FE000000000000000000000000000000001F93FBFFFF807FE77A023B8027FFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'hFFA0DF8F8000347FE0000000000000000000000000000000017C3CFFFFDF1FFE73F33F7B0A7FFFFFF8C561C7C0007DEEF0000000000000000000000000000000017C0BE7BFFC1138FBF15C36067FFFFFDE89E327E02059F78000000000000000000000000000000001FC680139FFC00070F743BE0671CBF85F71E3C1F000C5FC00000000000000000000000000000000007C1CDAF5FE47E3000F4FDC89E61F345E110FC17800CEF000000000000000000000000000000000007C8BC0A1FF0FFF80EB7CC78898E0D206187FC05F03FC1C0000000000000000000000000000000000BEDB3C01FF3FFE007778CFFB87BFA03D0FFFC00F83BC100000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N18
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~2 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~2_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a77~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~2 .lut_mask = 16'hF7B3;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = 2048'h1301EA30DFD5D6107930FCC087F067FFF800000000000001FFFFF8EC607F790000000000000082060303B0E09DD5E50AD3E399993FF0703F700000000000000FFFFFF0C8C0FF7B0000000000000F8206038752E09FDD8D0DE79F36277FD832378000000000000007FFFFF0DD90E7260000000000000C620C218E12C0BFF98D01CF387C45FF919890C00000000000000FFD0FF0E631C3060000000000000EC20C219A1202ABDC09079E70F839FD139808000000000000108FF81FF03071C30C00000000000004420C21FC3301AF94886798F3BA10FA73D800000000000018A4BFF03FF030F3F8B800000000000007C20C61B83141AF941C0D31876CA5D48FE800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = 2048'h0000000002075BFFF03FF01FF7F0F800000000000013061C41703140A894123E630FF17FF3047C000000000800061FFFE07FC00FE7F06000000000000034061880E13181AD909078C61FF267E2041C000000000000003FFFE0018007EF034000000000000034061D80C638A18C0095598CF9CC1FC43C1C00000000E508407FFFC0018183DF034000000000000036063981DC3A81D90004931BBB8DB947F05F000140017BC8C03FFF80030300DC03400000000000001B8E7909A0284151A039223FBF3E062FE05000004001FFFFF3BFFFE00003FCCCC6C00000000000003E1E7913A028435030260476667C787FE05800020000FF7FFFFFFFC00003FE8BFE8000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = 2048'h0000000000618EF193A028634090440042C83001FFE05800300030FFFFFFC7FFE00003FC87FE800000000000006B0E41128228338038B8E1E598E18187C05800100637FFFFFFEFFFC00007FD853E800000000000006A26C0C00638168039F1C18184C61700C04C001003F7EFFFFFFFFF8039BFFD073EC0000000000000E106E3C400281E803193870343825E00005E000023A7E7FFFFFFFFC0FFFFFA039F40000000000000E736E70C00380E8025B60C0217018600005F8000F386E7FFFFEFFFC3FFFF760DBF400000000000009026FF88002806000F2C184C2E784800025DF803FF0EFFFFFFF7FF83FFFF260DBF40000000000001B826FE00002807001E3020;
defparam \U1|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = 2048'h084804EC000058F802FF067FFFFFFFFF03FFFF6E0DFE80000000000001B864BD010028038038E052DA8035C001E25C08133F034FFFFFFFFF03FFFE270DFC800000000000018A663B00D828030079C184B518170001C24F8039BF0D0FFFFFE7FFC37FFC1305F900000000000001F046631898080180F307CA2A9F67007BC26E8038CF0407FFFFFFFFC3FFFC11817B000000000000007044E718982800A1E60FF0471CC7007B872F0018620007FFFFFFFFC3FFF831C50A000000000000003441C708803A00618C17E29E39C7007FFF2FC03C400001FFFFFFFF03FFE019CD0A0000000000000030024700903A00F3184FE32463C600FFFF27C03C000002FFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = 2048'h03FFE006C514000000000000007000C3013F3A08E630CCC64847C600FFFFA7801C0000024FFFFFFF83FFC0036214000000000000006004C181B32A1806613F8B68270E03FFFFA7C0000000000FFFFFFF03FF800F2228000000000000002006C50103B81818022F06304E1E03FFFFB3000838C0000FFFFFFC07F7000E622800000000000000600C89C101380800845C1D40DE1E07FFFF9B8000FCFC8139FFFFFD07E0030CFC5000000000000000600C0DC10238080108EA1883BE3E07FFFF99E0007FFFDD3EFFFFFE07B0028DFC5000000000000000602848C008381C0211DC10063C3C07FFFF9983F801BFFFFFFFFFFC0780088B38A000000000000000601988;
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = 2048'hC0003A11002318300C7C3C07FFFFCBAFFC041FFDFFFFFFFC0F801E8A30600000000000000040598660203C160806A94238783C07FFFFC9DFFE0CFFF5FBFFFFF00F803E1A73400000000000000048096E60783AC40005310070F03C0FFFFFCDFFFC03FFFD43FFFF181F003F12E6800000000000000048792F30843B1800087281C0F03C1FFDFFE593FF03FFF00FFFFFB03E00FF93FD0000000000000000C029A732BB3BB83408EC2793F07C0FFFFFE4477403FFF03FFFFFA87E007C9BF90000000000000000C019A71E0F1E6077944EDF23E0FC1FFFFFF701C043FFC0BFFFFF803E007C5BF20000000000000000C639A70CA098C071039BBCC3E1FC3FFFFFF4E3;
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = 2048'h9AD1FFC0BFFFFFC07E007C43C40000000000000000CE39A7CC825A010529BED107C3FC3FFFFFFF63C003FFC3FFFFFF807C017E5F8C0000000000000000000966EF42160278533BE287C7F83FFFFFEF402C01FFFFFFFFFFF0FC07FC5F1800000000000000000A496AC7C7600022626F0F07C7F83FFFFFEF882028FFFFFFFFFF80F807FC4F30000000000000000010697AC3B870004046D87707C7F01FFFFFCE1F9123FFFFFFFFFFE1F837F8EF60000000000000000041297FB95070010545D7DC07C7E03FFFFFDE7FEB9FFFFFFFFFFFE1F03FF8CB40000000000000000280598EE987A202009DBE5E07C7C03FFFFF9C7FF7FFFFFFFFFFFFE1E07FF84F80000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = 2048'h0000000005C34017F03B020C1803FE0E0F87F83FFFFFBCFFF7FFFFFFFDFFFFF8E0FFFC4280000000000000000080504988FF80392317CE0E0F8FF81FFFFFFC7FF3FFFE9FFFBFFFFCE0FFFCC28000000000000000060258E8887C003A06187C0E0F8FF83FFFFF3C7F01FFFC1FFFFFFFFCE1FFE40280000000000000000627D9AEE83C2074AD69FC041F8FF81FFFFF7FFE00FFF801FFFFFFFCE1FFF002000000000000000006A1E9A9413860C92853F8060F0FF81FFFFF3FFC087FE000FFFFFFFF31FFF782000000000000000003A6D9A96190C1A615B370060F07F83FFFFF37FC0C7FC1007FFFFFFF90FFF20500000000000000000546F1A98040834C5B67F00C;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N8
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~0_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a173~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a149~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~0 .lut_mask = 16'hF7B3;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = 2048'h1E07F81FFFFF7710000603C03FFFFFFFD1FFF20400000000000000000380E12A6281061905EDE0381E07F01FFFFFF701030018181F3FFFFFE5FFF20A00000000000000000180E0AA22E00D331E9EF9E03E0FF81FFFFFFF00012320060FFFFFFFF5FFF21800000000000000000B02E0ABF0C01CA70E3DA3007E0FF81F9FFFFF8001A7C003C7FFFFFFFAFFF23400000000000000001642E03FD200395431BFC2FFFC1FF03E03FF5F8181990001C3FFFFFFFBFFE32800000000000000003D4361EFE3005217807DE2FFFC1FF03801FC8FC00199000CC3FFFFFFFCFFCF5800000000000000002C4D702FC608CC6A0179CAFFF81FF03101F933CC03C0002443FFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = 2048'hFDFF9F5000000000000000001E4D7179C610F9F820F6243FC01FF81210FB07E7036A003003FFFFF20E7F9C5000000000000000001EC96158A830ED5DE2C8CD3FC01FF81018010FFF83C6000383FFFFFC07FFB1A000000000000000002EC1397E202139A26051E83FC01FF81F8C0007CFD3E1001601FFFFF923BFB16000000000000000002ECD31FA8000E340DEF3E637801FE01F9E060627D3E1800400FFFEE139BF96C000000000000000001C8FBAE086032F3B2077F0470007E01FA30206039BF84030017FFFE21CDFD58000000000000000001E8ADAC60803F930F171F8431007C01E5A080E099FF8A08013FFFF860C1FD300000000000000000007C29BA4;
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = 2048'h0F93DBD115B1FE403807C01E530C1B0F87F3070021FFFF05066E1E00000000000000000001438F90091DB00499A87F21FC03C01C21181607C7FB020421CF04030336540000000000000000000703ED900A604118BCBCFF93F003F01E2ED8040387FF000461E00007038A240000000000000000001F050F8121CC22E37A7DFB7AF001F01E1E580803C7FF800841F8000A01E0180000000000000000001100078082535D0E79FB0016F001F03C1F7A0803C7FD9010CDFC0004016720000000000000000000194A03000F1E5985792C001DF1C1F01FB77A1001C67FDC1183F800000032A00000000000000000000C0583061FA106FFFD15902CF3C1F03F307A1001;
defparam \U1|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = 2048'h427FEA0303F2008C0012400000000000000000000E0E43007A3FCDC6FF9B35E8E7C1F07C303B1001C27FE00006F800680011A000000000000000000006094C00F64C26BA7FE097018FC3F079339A1001E2FFF40023F860000018B000000000000000000006028C01BA3A3BDFFFF8D0230F83F070CFDA5003E0FBF00803CC3F10000B2000000000000000000004050803D0401E067FFC70671F03F03120421003EABBF880FA02FE5A003F1000000000000000000004060407364C1EF73FF877E80F03F0312E703007AB3FFF80FFFDCF3F803F10000000000000000000050F000F2B11195FBFFF9F983E00F039162279BF0F3DF7D27E4E7023801F880000000000;
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = 2048'h00000000018E90174913A09FEFFFD110BF03F8035E410F9F4645FFFFFFCEF9E10008CC000000000000000000008D080ED6F3407F07FF3CF0FE03F800AF3107836609FFFFFFFDF0F000006400000000000000000000001035A987407F9BFFF3E0FF03FC00D7A103C1A20DFFFFFFFFF8F8C000320000000000000000000500006BBBBCBB7FC7FFEFC01E03F80197A3C7FDB00DFFFFFFFFFC9F40003C00000000000000000005810057B8FF75E1C3DF90003E81F80193818074140BFFFFBFFCF13FC0007B000000000000000000058300C841E5E9E871EF7B803FC17C01D1D180EC1CEBFFFCCF4BE179C0007B800000000000000000058401831F9FFB1FC02F03E3;
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = 2048'hFFC07C00C7D8807C14FFFBFC0B33007FC00039000000000000000000048801227F1FF39E008D1FE6F600FE006BD6E3DC15FEE17C049B007FD0001DC00000000000000000041020D8704FC41C011F1FCF7F007E0051CFF4104DEF85600306007CE0007D400000000000000000068041F8D73FF830023F1683FF803F0053C740280EB986207D77008FC000FE40000000000000000006860BD2F4DFE030007EA601FF001F002BFB441D8E000E0FFF1BE0134801FE000000000000000000068C12E9482C911801F80E00FE000F808FFBC41B8C041F1FC68C73382FC71E4000000000000000001EA010D1B7DF9D7E03FD1E03EC000FE01BF588D7F001DF9FC0039FC0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'h0FBC06B000000000000000001F20197E98B219BFC8704F07C00007F01B9AF296F0C3FFFD801C30303BF879A800000000000000000F046D28FEAE8AFFC1C80607800003F0439AD1BC80CEE6F0018CE7C3C401F92000000000000000000C031BC0333FFAA787828E07000003F83F8DD33981CAE20230007F1B0301EF1000000000000000001C5007B8D8C0D2C3C7C03E03000003FC0DC8F21A89BBE00BB4003FE3FBF8C72C00000000000000001EAFA22A2723C44041C00603000000FE05EEE59E89FDF01FF032FFF8F80F613C00000000000000001E0C11FB81C438D04260263F8000007F8034B38F81FF49FFF81FFFFF0FFC08C8000000000000000032113F9D;
defparam \U1|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'h6EB5AF60AE121FBFF000003FC3CC17DB83AC00FFF8FFFFFFC0C3EC6000000000000000001E617FFE63283E8D3A0B3F7FF000001FC3FC9ECFA38403FFF8FFFFFFF0000E6000000000000000001873FF8EC159C7A5187BFFFFFC000007C07C0C07A78073FFFDFFFFFFFC001BE0000000000000000030E7FB32077E5F9378F7FFFFFE000303E17CCC83A7807FFFFFFFFFFFFFC01B60000000000000000005AFD7B9309F27F57F64FFFFFE000003E07DC8C36703FFFEFFFFFFFFFFE03F700000000000000000008FFF5A349FF326BFEFFFC3FFE00000F03A19E3FF8FFFFF7FFFFFFFE7F8F6200000000000000000168F0D979B5FB3879F8FFF8E1FE000003830D8E3;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N10
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2409w[1]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2409w[1]~0_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|altsyncram_component|auto_generated|ram_block1a125~portadataout )) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a101~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2409w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2409w[1]~0 .lut_mask = 16'hFDEC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2409w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N30
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~0_combout  & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2409w[1]~0_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~0_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2409w[1]~0_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~1 .lut_mask = 16'hEAAA;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFFFFFFE10000000000000000000000000000000000000000000000C00A307FFCBFFF00001011E8FFFFFFFFE100000000000000000000000000000000000000000000000001967F0E600000093381CF7FFFFFFFFF800000000000000000000000000000000000000000000000001D398F800000827B80683FFFFFFFFFC000000000000000000000000000000000000000000000000000F9C000000F707F82083FFFFFFFFFE000000000000000000000000000000000000000000000000000070000000FF77F8E087FFFFFFFFFF000000000000000000000000000000000000000000000000000070000000FF7FDED807FFFFFFFFFE80000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000075B3FFE7E3FFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000763FFFFE7FFFFFFFFFFFE600000000000000000000000000000000000000000000000000000000017E1FFFF07FFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000F832FFF13FFFFFFBFFFFFE6000000000000000000000000000000000000000000000000000000000BC93FFF00FFFFFFFFFFFFC20000000000000000000000000000000000000000000000000000000037F94BFFE0FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h0000007F7F6FFFE89FFFFFFEFFFF0000000000000000000000000000000000000000000000000000000000FFFF3F7FFCDFFFFFFEFFF00000000000000000000000000000000000000000000000000000000000FFFFBF7FF0E1FFFFFFFFF0000000000000000000000000000000000000000000000000000008000FFFF7FFFFDF61FFFFEFFFE000000000000000000000000000000000000000000000000000000C011FFFF8FFFF57ACFDFFFFFEC000000000000000000000000000000000000000000000000000000000AFFFFDE7FF1F94FFFFFFFFF0000000000000000000000000000000000000000000000000000000022FFFF9FFFF17D0CFFFFFFF000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000003FFFF1EFFFA2C07FFFFFFE00000000000000000000000000000000000000000000000000000000003FFFFBFFFEF0C09FFFFFC200000000000000000000000000000000000000000000000000000000007FFFFFFFFFF0C01FFFFFC30000000000000000000000000000000000000000000000000000FF00003EFE7FFFFFE0CC3BFFFA840000000000000000000000000000000000000000000000000000BF00007CFC1DFFFF88C4FFFFF30000000000000000000000000000000000000000000000000000000F00000CFC1CFFFF0500FFFFF20000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y60_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h0000000000000000003FFD42D5FE43FC01FB20EFF12760007C01FF8F1BFF7C0000000000000000000000000000000000005FFE686DFE380983F921CFE4C1E4000F60C03F033D340000000000000000000000000000000000001BFFC78FFE04FFF84100DFEA05803F8F2080FF1865F600000000000000000000000000000000000007FF0DEFFF617FF80700CF8CBFF9E063A0BFF867F5F800000000000000000000000000000000000007F90A1FFEC0BFF80B00CF92FF0E0FC1433C073FFBF80000000000000000000000000000000000001790C3FFFE13DFF07B008725B87FFF82AD4070FFFFF400000000000000000000000000000000000007F007FFFC7760;
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00F900822318FFFFF9138F0FFFFF1D00000000000000000000000000000000000007F47FFFF87D30007901804C180607E60F91FFFFFF9C00000000000000000000000000000000000007D71FFFFAFE580001008027B87C07CEEF6FFFFFFFFE00000000000000000000000000000000000007D7FF92C87F6380F881808E07C3C70F009FFFF7FF4800000000000000000000000000000000000017FEA402233FFF3FF9818009E740E700073FFFFFFFC00000000000000000000000000000000000000EFA4286BEFFF7F9CA818320E59F9FE219FFFFFFFC0040000000000000000000000000000000000003FC2C6216FFF7C18A838279D938FFE86FFFFFFFFC0000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h000000000000000000000000000000000003FC17FB67FFF24E3683849E456787C1BFFFFFFFF80000000000000000000000000000000000000007FE061C7FFFFF2388838CF931435F99FFFFFFFFF00000000000000000000000000000000000000003BF00017FFCE873FCCF98F264F7E19FFFFFFFFFF00000000000000000000000000000000000000001070002FEEB1573E04F35E413C030CFFFFFFFFFF000000000000000000000000000000000000000001000177DBB04E3E1AE61CDCF3E3FBFFFFFFFFF80000000000000000000000000000000000000000029E01F6A59CC009BE7960E38CFC7FFFFFFFFFF80000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h000006F019578CDFE87A58C703E3783FFFFFFFFFFFE0000000000000000000000000000000000000000000F800DFE78FE1C29F83FF8D803FFFFFFFFFFEE000000000000000000000000000000000000000000040800FFCF1092B9F03FC66000DFFFFFFFFFEE000000000000000000000000000000000000000000024000000C4742E01FFC338020DFFFFFFFFFCF800000000000000000000000000000000000000000009000000559F3EFC00E3800F3CFFFFFFFFFCC800000000000000000000000000000000000000000002B000802003DF0FF87800012EFFFFFFFFFEC000000000000000000000000000000000000000000000D8C0200FFE3BE03F8000002B;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N28
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2409w[0]~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2409w[0]~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|altsyncram_component|auto_generated|ram_block1a29~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a5~portadataout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2409w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2409w[0]~1 .lut_mask = 16'hFEDC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2409w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N20
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~3 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~1_combout ) # ((\U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~2_combout  & 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2409w[0]~1_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~2_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~1_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2409w[0]~1_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~3 .lut_mask = 16'hF2F0;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = 2048'h97FE003FFFF801FFFFF01E00D400DB700000000000000008128A0307800E254232024801E25E004B2FFC089FFFFC00FFFFF0078029C18B800000000000000080028A0303804C2D473A01A401C67C00BE5FFF7C7FFFFE01FFFFF80F0003C909400000000000000040038C020302108AC73A0014090DF8016CFFFF007FFFFF81FFFFF80F0017F91B000000000000000600039C020BA04399C73A02680222B181F9FFF2087FFFFF01FFFFF003802FF816800000000000000700229C010B218037C7BA035204466703F1FF840FFFFFFFE1FFFFF000C01FD00A60000000000000058002A8050B829A6BC6B80BE90CC09C6761C5A80FFFFFFFE3FFFEE430E05F9025B8;
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = 2048'h000000000000048002B80513A72A57DFF9C2A4B82178C7CF33501FFFFFFFF3FFFE0830E02F1030C80000000000000300429805118E192F9FF9E4A2B240B30F9D8EA03FFFFFFFF9FFFF083380C8319A400000000000000000421004319C31AF9FD9A4BC748E2E1F3E7B407FFFFFFFF9FF5F80378100814CC80000000000000000465006203AD0AF97DD647CF9147C3E41F001FFFFFFFFFDFB3F80378187412BAC000000000000060002F0042037D08F9FDDB46DF328F83CC7E001FFFFFFFFFFFE3E983BC20EA69908000000000000020087E000606BD0579FDDF559F5D3E0F9BFD80FFFFFFFFFFFFE001078C20D47290000000000000E000087E00E6057942F8E;
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = 2048'hDDF92BCD05DCF37FE81FFFFFFFFFFFFC000039855FCFEC1000000000000F048087E00A61DF97A78EDDFB87FE8FE1E69BD03FFFFFFFFF7FE800003B0678DE9410000000000007FC0187C00AC3FF17958F1DFE07FD0D93CFFD003FFFFFFFFFFFC000003BC266FF9010000000000003F80107C00AC1FE17CB2E5CDC0F7BFC264AFF00FFFFFE7FFE43E000003C3957FF38280000000000019801068018C1F6D5CA2C8CF89EF6F0CC97FD01FFFFD008368040000037DD41FE3E30000000000001990100001983E9D5E5600C631DCCCF9D3FFA07FFDD80000080000000F19C327FAE50000000000000990302801D812FD5F2400CCE259B9F227FEF07F8848000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = 2048'h0000F33C967FAE40000000000001F903028015E4AFD7FB800D9CFB3CF81CE7BFBFF80000000000000000FE7B647DBCA0000000000000E102020011A2CFD7F9800A2C7671C09BF8FFFF080000000000007300FE188C7C18A0000000000001E10203001E08CDD7F8A0064DC0E32873E7FFFF040000000000000FA03BDF183A19C0000000000001C30203801C4CEFD7FC500C1F80CC326FFFFFFE000000000000031FF0311E10175340000000000001C30603003F10CFD5FE00190F8F39E6F03FFFFF00000000000003FFF8F11E30374680000000000001C3060300763ADFD7F620369E7E734F6C4FFFF300000000000003FFF8F1CC207F4D000000000000008306;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N22
cycloneive_lcell_comb \data_b~10 (
// Equation(s):
// \data_b~10_combout  = (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a221 )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a197~portadataout )))))

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a221 ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.cin(gnd),
	.combout(\data_b~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_b~10 .lut_mask = 16'h2320;
defparam \data_b~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N2
cycloneive_lcell_comb \data_b~11 (
// Equation(s):
// \data_b~11_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~3_combout  & (\always0~2_combout  & ((\data_b~10_combout ) # (!\U1|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\U1|altsyncram_component|auto_generated|mux2|muxlut_result5w~3_combout ),
	.datac(\data_b~10_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\data_b~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_b~11 .lut_mask = 16'hC400;
defparam \data_b~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N3
dffeas \data_b[5] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_b~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|oRequest~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_b[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_b[5] .is_wysiwyg = "true";
defparam \data_b[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'hC07FFFFFFFFFFFFFFB7FFE80000000000000000039AE05E4067FC23DD1FFFF801FF600C007B7907FF47FFFFFFFFFFFFFEC27FD800000000000000000726E0FA80F5FE589E7FFFF0007F801C073D790FFFC3FFFFFFFFFFFFF4E0682000000000000000000E4002F58073FE330F9FFC60043F80040F3EF901FE73FFFFFFFFFFFFD780000000000000000000001C940BFD4077FF87FFE7FC00003F80141B8EF90038F1FFFFFFFFFFFFDC800000000000000000000439505FEA41CFFFFFF7F7FF00100F803831CF7D8060F3FFFFFFFFFFFFD0000000000000000000000063EB7FCC810FFF021D8FFF80001FF8376047BEC07033FFFFFFFFFFFBA0000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'h0000000DDEBFF1CC0BFFF00E71FFFC0001FFE3FC067BEC07033FFFFFFFFFFFEC0000000000000000000000172DFFC40C11FFF0181FFFBE0007FFFFF8073DE40F033FFFFFFFFFFC50000000000000000000000028CDFF83087DFFF0600FFE3E0007FFFFF8031DF61E03BFFFFFFFFFFC800000000000000000000000588BFE378B85FFF88007FC1F000FFFFFF8019DF61A037FFFFFFFFF41200000000000000000000000326CF7DF1E04FFF90003FC0EC03FFFFFF000CDF63E1F7FFFFFFFFF1E00000000000000000000000077DDA17E38027FFD0009FE03F0FFFFFFF000C5F43F7F7FFFFFFFFBC0000000000000000000000000FFDC9FCE80017FFD0009FE01FF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'hFFFFFFE001CAF43FFFFFFFFFFFEF400000000000000000000000007FDE779F00037FFD0000FF00FFFFFFFFE000CBFC3FFEFFFFFFFF9CC0000000000000000000000001FFDF835C08037FFD0000FF00FFFBFFFFE000CF747BFEFFFFFFF92400000000000000000000000003FFFE6C56000EFFFD0003FF00FFF18FFFE0004B747FFDFFEBFFF66000000000000000000000000002FFFE78D20002FFFE200EFF827FBC01FFF00079347FFDFFB0FFDC0000000000000000000000000005FFFFF82200037FFF801EFF807FDF02FFF0007D363FF9FFB8583800000000000000000000000000097FE4D18400073FFFA03FFF807E1C08FFF0007DB4F8FBFBBC01E0000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'h0000000000000000000016FFF08102000F3FFFEDFFF2007C1804CBF0003F96F0F3F79807000000000000000000000000000025BF80130A00083FFFFE3EF2003F000030F00006D6E1E7CFC00C0000000000000000000000000000EADC043612001C3FFFFF8E10001F180030700002C5E1E77C00380000000000000000000000000001D9BE4B2402001FAFFFFFEF00000780000870000347C1CFF801E00000000000000000000000000003B288CF4A200019DFFFFFE700000300380378000307C1DFFC17C00000000000000000000000000003E301FE9C200018D49FFFF380000001E713F8000103C39D9CFF000000000000000000000000000007ED42FDD16000;
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h38D937FFE7C000001FBFFCF00001A387BB7C7C000000000000000000000000000003EFC7F7FBE000306B19FFC7C01C007FFFFF780009A38637787000000000000000000000000000000FDA6FEF3CC000307B0C7F87803F6CFFFFFFBC009CA3066FE0E0000000000000000000000000000007FA3FFE7FC000305D078003801FFFFFFFFF9E01FEA304EFC1C000000000000000000000000000001FD85FFDBAC00071DD048000821FFFFFFFFFCF07FFF20CDF81C000000000000000000000000000001DF9BFFFFFC10070DF008000031FFFFFFFFFD3FFFFFA0DBF038000000000000000000000000000000DFF3FFFFBC300605D019A00031FFFFFFFFC00FF87BA19;
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'h3E070000000000000000000000000000000FFF6FFFFB8300601DC1F0972FAFFFFFFFFC187F03B833780E0000000000000000000000000000001FFF48FFFB0300E03EC1FEB7FFFFFFFFFFFF001F01B806F0380000000000000000000000000000001FFFA5FFFB8100E02F43FA6FFFFFFFFFFFFF800F00382600700000000000000000000000000000000FFF920FFB8000E02F43FB03FFFFFFFFFFFFC000003C0C00C00000000000000000000000000000000FFFC0EFFF8000E03F417F03FFFFFFFFFFFFF000003E1803800000000000000000000000000000001FFFF4AFFFE000C017C37FC7FFFFFFFFFFFFFC00003E3A0E000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h003FFFF91FF5F001C017B77FC7FFFFFFFFFFFFFE007E3FFC18000000000000000000000000000000005FFFC17FECF801C017BE3F87FFFFFFFFFFFFFFCFFF3FF870000000000000000000000000000000003FFFC0FFECF83DC01B7E7F87FFFFFFFFFFFFFFFFFF3FE0C000000000000000000000000000000000FFFE8BFFE7E67FF81B7CF7E3FFFFFFFFFF80FFFFFF7F878000000000000000000000000000000000FEAD3FFFF3FC18F0FB7BFFF9FFFFFFFFFF1E7FFFFF7C3C00000000000000000000000000000000007EB89FFFFBF800F0FB7FFFFCFFFFFFFFF23F3FFFFF79F000000000000000000000000000000000007EB87FFFFDF801F85BBFBFFEFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'hFFF01F9FFFFFFF800000000000000000000000000000000000FFBAFFFFFDE001FC0BBF7FFEFFFFFFFF3401CFFFFFE2000000000000000000000000000000000000FF8EFFFFFEEEC7FC0B9C3FFEFFFFFFE0880323FFFFF60000000000000000000000000000000000007F8EFFFFFEFFFFFF0B803FFEFFFFFF9FF003C3FFFFE80000000000000000000000000000000000007FEFC1FBFF781CFFFB801FF8F9E0C879F00FC0FFFFB0000000000000000000000000000000000000FFF23DCFFF70007FFF8307F9E00013F9F87FC03FFF800000000000000000000000000000000000007FFDC23FFF4001FF8B870FF9C7BFBFC2FFFFC01FFF80000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~2 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~2_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a78~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a54~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~2 .lut_mask = 16'hD8FF;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = 2048'hFE0007FFFFFFC0EFFFFFFC3FFFFFFFFFCFFFFC06000000000000000001C611C791C001FF98700007FE000FFFFFFFC0FEFFFFE007FF3FFFFFE3FFFC0C000000000000000007C610C7F0C003FF01E1001FFE0007FFFFFF80FFFFDCC001FFFFFFFFF3FFFC1C00000000000000000FC610C7E2C0037E07C200FFFE0007FFFFFF807FFFD800003FFFFFFFF9FFFC3800000000000000001E0610C3E24006FE0E4001FFFC000FFFFFFFE07E7FE000003FFFFFFFF9FFFC3000000000000000000E061103C0800D7C7F8001FFFC000FFFFFFFF03FFFE000003FFFFFFFFDFFF06000000000000000001C060103C1001ABDFE8031FFF8000FFEFFFECC33FFF000103FFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = 2048'hFCFFE06000000000000000003E0600C3E000157FFF01D9FFC00007FDEFFDF818FFF000207FFFFFFFFEFFE06000000000000000003E020083C00034FFFF07F0FFC00007FFE7FDF0007FF800307FFFFFFFFF7FC1C000000000000000001E0A0085C0006AE27F8FF0FFC00007FFF3FDF8003FFE0001FFFFFFFE1FFFC18000000000000000001E06000580005590FF0FF8F780001FFFE1FBF8003FFE0003FFFFFFFE07BFE70000000000000000001C0401058400CBC3E18FFFC700001FFFC0FBF8007FFF800FFFFFFFFC03FFE6000000000000000000060401030800A487ED8FFFC300003FFF99F3F0007FFFC07FFFFFFFF803DFE4000000000000000000080C4000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = 2048'h0801D29F39CFFFC000003FFF90F7E4007FFFF8FFFFFFFFFA01FFE8000000000000000000088C400006030B3CEDC7FFE000003FFFC0E3E8003FFFFDFFFFFFFFFC00FF98000000000000000000008C42000405B7795EE3FFF000000FFFCE23F8007FFFFFFFFFFFFFF8007F38000000000000000000008EC000800506E33F73FB7900000FFFDE23F0003FFFFFFFFFFFFFF4001B60000000000000000000088BC000018BEC313B7F001100000FFFDF03F0003FFFEFFFFFFFFFF8001C40000000000000000000048BC003008ACA09FFA4000201C00FFFC703E0003FFFE3FFFFFFFFF8000EC0000000000000000000098DC000011021F7FFD0001303C00FFFC003E000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = 2048'h3FFFF5FFFFFFFF70000E80000000000000000000018400000710A0DD7FE5801707C00FFFC003E0003FFFFFFFFFFFFF90000FC0000000000000000000018200000F225BADFFFEC8FE0FC00FFEC383E0001FFFFBFFFFFFFFF80007C0000000000000000000018880001F64C3F87FFF2FFC0F800FFF0FC3A0001FFFFFFFFFFFFFEC0004C0000000000000000000018D84001ADCFE68FFFFCFF81F000FFE3FC3E0001FFFFFFFFFFFFFA40000E0000000000000000000018F8800B43ABEB0FFFFBFF00F000FFE31F1C0005FFFFFFFFFFDFFC00000E0000000000000000000008F88016C6C79C03FFE67E03E000FFE21E38000FFFFF7FFFE0FFFC00000700000000000;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = 2048'h00000000000E0803DDD861A03FFF3FE0BF0007FC61C1FFE0FFFFFFFFFFFFFE00000030000000000000000000000F1007F180C340EFFFFF00FE0007FF30F1FFFCFFFFFFFFFFFFFF00000018000000000000000000000F1007EA40060077FFFC00FF0003FF1861FFFE7FFFFFFFFFFFFF0000000C000000000000000000000F000FB0020E8002FFF0001E0007FE1863FFFE7FFFFFFFFFFFFF60000006000000000000000000000E001F30041D1E3E3FE0003E8007FE1C61FFF7FFFFFFFFBFFCFEC0000006000000000000000000000E005E501238178FE87F803FC003FE1E31FFEFFFFFFFFCCF4BFE80000007000000000000000000000E00AFA04078E00003FFE3;
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = 2048'hFFC003FF0838FFFFFFFFFBFC0333FF80000007800000000000000000000C017B4100F4600002FFE6F60001FF8C30FFFFFFFFE17C009BFF80000003800000000000000000008802EB0801CBE00000FFCF7F0001FF9E38FFFFBFEF81600007FF83000003000000000000000000000005DEB603D7C00000FE83FF8000FF9C307FFFFEB980200087FF70000001400000000000000000000003BEF007BFC00001FE01FF0000FFCC087BFFFE00000000E3FFEC80000160000000000000000000000235C80E7FE00007FE00FE00007FE8087BFFFC04000039707FC7D000E140000000000000000000401549371CF7400002FE03EC00001FEC0C373FF00000003FFC1FFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'hF003F9C0000000000000000000C028A81D34ED80000FFF07C000000FEC063D76F00000027FE3C03FFC07FFD0000000000000000000000A10F898F180003FFE078000000FF4061E7C8000190FFFF3F803C7FFFF4000000000000000000200316BECFD8ED8007D7E0700000007F4031CF980041DFFFFFFFFE003FFEF6000000000000000000220CE0FBF3F157C003FFE0300000003F6079DFA80041FFFFFFFFFFC03FFC7600000000000000000004079E9959C3F7F803FFE0300000001FA118A7E80020FFFFFFFFFFF000F617000000000000000000002FFE4C9B8071F801FDE3F800000007DC39C7F8000B7FFFFFFFFFFF000007000000000000000000408FFF8;
defparam \U1|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'hDB99FBBF000FFFBFF00000003D03983F8053FFFFFFFFFFFFFF3C10E000000000000000000427FFD1B31FDB0E0407FF7FF00000003D03903FA07BFFFFFFFFFFFFFFFFF0E000000000000000000087FF63673E00182787FFFFFC0000003E83907FA07FFFFFFFFFFFFFFFFFE0800000000000000000015FFDE84F3F9C6C070FFFFFFE0000001E83907FA07FFFFFFFFFFFFFFFFFE1C00000000000000000007FF844887FBC0C809CFFFFFE0000001F03903F60FFFFFFFFFFFFFFFFFFC38000000000000000000DAFE0A90C7FDF1D401FFFFFFFE000000F47403FE07FFFFFFFFFFFFFF1FF0F0000000000000000001CDE8372073FDF83A07FFFF1FFE00000078F807F;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N2
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2509w[1]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2509w[1]~0_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|altsyncram_component|auto_generated|ram_block1a126~portadataout )) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a102~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2509w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2509w[1]~0 .lut_mask = 16'hEFEC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2509w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = 2048'h008011002008000C00C0033F000C780007FFFFFFFFFFFFFFFFFFF8F01F80FE00000000000000000000804300600802042000066600087FC08FFFFFFFFFFFFFFFFFFFF0F03F00FC0000000000000000000000810060000200000009D800283DC87FFFFFFFFFFFFFFFFFFFF0E07F18F80000000000000300000001010040000200000003B800701F6F3FFFFFFFFFFFFFFFFD0FF0F9FE3CF80000000000000300000004018040000600000007C000F01FF7FFFFFFFFFFFFFFFFF81FF03FFE3CF00000000000000300000000008040080600000045E001F01FFFFFFFFFFFFFFFFFFFF03FF03FFC074000000000000000000000000080400800020000934023800FFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFF03FF01FF80F000000000000000C00000000008040080C0000000E800D039FFFFFFFFFFFFFFFFFFFE07FC00FF80F800000000000000E00000000004040080C0000000D981E03DFFFFFFFFFFFFFFFFFFFE0018007F0FF800000000000000E00000000004040180880000633E03C03DFFFFFFFFFFFFFFFFFFFC0018003E0FF800000000000000C00000000006000181B0000047246F00F9FFFFFFFFFFFFFFFFFFF80030000E3FF8000000000000004000000401020801806000000C1F9E01F9FFFFFFFFFFFFFFFFFFFE0000000F3FE80000000000000000000004010308008180388198387C01F9FFFFFFFFFFFFFFFFFFFC0000000F7FEC000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = 2048'h00000000001E10000040101080083807BC37CFFF001F9FFFFFFFFFFFFFFFFFFFE0000000FFFEC00000000000001C1000004010080000400018671E7C783F9FFFFFFFFFFFFFFFFFFFC0000001FDFEC00000000000001C100000C0000900000000787B39E8FF3F8FFFFFFFFFFFFFFFFFFF80000001FFFE800000000000001E300000C0100100020000F0BC7FB1FFFF9FFFFFFFFFFFFFFFFFFFC0000003FFFF8000000000000018000080C0000100020003E1E8FE59FFFF9FFFFFFFFFFFFFFFFFFFC0000087F3FF8000000000000078000000C010010000000783D187B7FFFF9FFFFFFFFFFFFFFFFFFF800000C7F3FF8000000000000070000000C010000000001F;
defparam \U1|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = 2048'hC7B7FA13FFFF9FFFFFFFFFFFFFFFFFFF0000008FF3FF0000000000000070000000C010000000002D877FCC3FFFFF9FFFFFFFFFFFFFFFFFFF000001C7F3FF00000000000000700000000010008000007B0EE7F0FFFFFF8FFFFFFFFFFFFFFFFFFFC00003E3FBFE0000000000000000000000001000400000371D60E0FFFFFF8FFFFFFFFFFFFFFFFFFFC00003E1FF7C00000000000000000000000010004000000E38E3C0FFFFFFCFFFFFFFFFFFFFFFFFFFC00007C1FB0C00000000000000000000000000000000001C61C7C0FFFFFFCFFFFFFFFFFFFFFFFFFF00001FE1F30C00000000000000000180000000000000001CC39FC1FFFFFFC7FFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X104_Y41_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = 2048'h00001FF8FB1800000000000000000300000000000000033987BFC1FFFFFFC7FFFFFFFFFFFFFFFFFF80003FFC7E180000000000000000020000001000000000701FFF01FFFFFFC7FFFFFFFFFFFFFFFFFF00007FF03E300000000000000000000080000000000000F07FFE01FFFFFFC3FFFFFFFFFFFFFFFFFC0008FFF07E300000000000000000000400000000000001E0FFFE01FFFFFFE3FFFFFFFFFFFFFFFFFD001FFFF0FC600000000000000000300000000000000011E7FFFE01FFFFFFE1FFFFFFFFFFFFFFFFFE004FFFF1FC600000000000000000300000000000000023FFFFFC03FFFFFFE1FC07FFFFFFFFFFFFFC007FFFF3F8C0000000000000000010C0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = 2048'h00000000000067FFFFFC03FFFFFFF3F003FFFFFFFFFFFFFC007FFFF3F080000000000000000010C000000000000046FFFFF803FFFFFFF1E001FFFFFFFFFFFFF0007FFFE3F38000000000000000005880000000000000CEFFFFF003FFFFFFF1C003FFFFFFFFFFFF1800FFFFE3E700000000000000000018C00078008000018DFFFFF003FFFFFFF9C000FFFFFFFFFFFFB001FFFFE3FE00000000000000000008C0007C0180380313DFFFF003FFFFFFF8800BFFFFFFFFFFFFA801FFFFE3FE00000000000000000028C0004202803803313FFFE003FFFFFFF9803FBFFFFFFFFFFF8001FFFFA3FC00000000000000000028C0001D07000006647FFFE003FFFFFFF900;
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = 2048'h652FFFFFFFFFFFC001FFFF83F800000000000000000828C0003C8400020641FFFFC003FFFFFFF4003FFFFFFFFFFFFF8003FFFF9FF000000000000000001C184100BC4000060CC7FF7FC007FFFFFFF8001FFFFFFFFFFFFFF003FFFF9FE0000000000000000020184120B840001C1D9FFCFFC007FFFFFFE0001FD7FFFFFFFFFF8007FFFF8FC00000000000000000401841308040003C393FF8FFC00FFFFFFFF0000FDFFFFFFFFFFFE007FFFF0F800000000000000000A0584070D78000F83A3FE3FFC01FFFFFFFC00007FFFFFFFFFFFFE00FFFFF0B800000000000000001007801E8780001F8727F81FFC03FFFFFFFE0000FFFFFFFFFFFFFE01FFFFF8F00000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = 2048'h000000000000798FF8C00003F0FC0001FF8007FFFFFF80000FFFFFFFFDFFFFF81FFFFF83000000000000000007804981F0000007F0E80001FF8007FFFFFFC0000FFFFFFFFFBFFFFC1FFFFF03000000000000000007800180F0000007E1E38001FF8007FFFFFFC000FFFFFFFFFFFFFFFC1FFFFF030000000000000000078001C0F000000FC3860003FF8007FFFFFFC001FFFFFFFFFFFFFFFC1FFFFF030000000000000000070621C67000003FC78C0001FF0007FFFFFFC003FFFFFFFFFFFFFFFF0FFFF8030000000000000000078031C67000007FCE1C0001FF0007FFFFFFC003FFFFFEFFFFFFFFFF8FFFFC060000000000000000038011C6118000FF8C380003;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~0_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a174~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a150~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~0 .lut_mask = 16'hF7B3;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2509w[1]~0_combout  & 
// (\U1|altsyncram_component|auto_generated|address_reg_a [2] & \U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~0_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2509w[1]~0_combout ),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~0_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~1 .lut_mask = 16'hEAAA;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000003FF60F8000C000000000000000000000000000000000000000000000000000000000000000000000000071800F800000000000000000000000000000000000000000000000000000000000000000000000000339F0000000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y40_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h0000000000000000003FFE7C7FFF7C03FE03DF0FF3BFFFFF83FFFF8007FF000000000000000000000000000000000000003FFF82EFFF3FF67C03DE0FE37FFBFFFF7FC00000FFC00000000000000000000000000000000000003FFFFA9FFF070007BBFF1FE77FFFFF803F80001FF0000000000000000000000000000000000000001FFFF71FFE618007FDFF0F86FFF9E01C3F80007802000000000000000000000000000000000000000FFFF1FFFF00C007F5FF0F8CFF00003E7F0007C000000000000000000000000000000000000000000FFFFFFFFFE0600F85FF0719F800007CDC007F0000000000000000000000000000000000000000001FFFFFFFFFF8BF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'hFF05FF021BF8000001F00FF00000000000000000000000000000000000000000001FFB5FFFFFFEDFFF85FE0037F8000007E01E000000000000000000000000000000000000000000001FF89FFFF1FFEFFFFDFF0077F87C000FE070000000000000000000000000000000000000000000001FF89FFDEDFFF3FFFDFE007007FFC00F00E0000000000000000000000000000000000000000000000FF97B053EFFF03FFDFE00F607FFE00007C00000000000000000000000000000000000000000000007FDFF79BFFFF801CFFE00DF079F80001E00000000000000000000000000000000000000000000000FFFF39EE1FFF83E03FC01861F00000070000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h000000000000000000000000000000000003FFE7F8FFFFFA3FC9FC03007B187801C0000000000000000000000000000000000000000000000001FFF803FFFFF71FFFFC0301CF3CA01E00000000000000000000000000000000000000000000000000FFFFFEFFFFFE0FFFF007039C0801E0000000000000000000000000000000000000000000000000007FFFFC7FF3670FFFF00E07F0003F00000000000000000000000000000000000000000000000000004FFFE97E5CB81FFE701E0FC03FC0000000000000000000000000000000000000000000000000000018FFE1B3E7BFFFE3B8780E00F000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h0000017FE6587C3FFF9D3FF8000380000000000000000000000000000000000000000000000000000000003FFF1FE07FFEFE7FFC000E00000000000000000000000000000000000000000000000000000000001FFFF0030FF1D87FFC0078000000000000000000000000000000000000000000000000000000000013FFFFFF0387E1FE0003C0000000000000000000000000000000000000000000000000000000000004FFFFFF9C1F010000FC000000000000000000000000000000000000000000000000000000000000018FFF7FC000200FFF800000000000000000000000000000000000000000000000000000000000000038001FF001C3FFC000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2509w[0]~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2509w[0]~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a6~portadataout )))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2509w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2509w[0]~1 .lut_mask = 16'hFEDC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2509w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~3 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~1_combout ) # ((\U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~2_combout  & 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2509w[0]~1_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~2_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~1_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2509w[0]~1_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~3 .lut_mask = 16'hF2F0;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = 2048'h6001FFC000000000000FE00063FF3C000000000000000140010400000001F230000180001C000004C003FF0000000000000FF80007FE7A0000000000000001C0010400000003C230000040003800000180008000000000000007F0000FFEF980000000000000038000000100000F043000006000F000001300000000000000000007F0000FFEFE40000000000000028000000100003C043000001001C1400006000C000000000000000FFC001FFFF6200000000000000380010002000079883000000C038180000E0078000000000000000FFF003FDFFB3000000000000003000110020001619030000006030F00009E0250000000000000011BFF003F9FFD90;
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = 2048'h00000000000003000100020000C1A020000103061E0000300CA000000000000001F7FF006F1FFCC00000000000000000012002000180C0600003010C3C400060714000000000000000F7FC00483FFE48000000000000000001200200030840600003000871C000C18480000000000000A07FF800803F7E480000000000000000012000000408406000030000E38001BE0F00000000000004C07FF800807F3B280000000000000000010002000808606000030000C70003381E00000000000001C167FC0100D9990800000000000000000000060010082060000200020C0006402400000000000001FFEFFF0101B8890800000000000000000000000020081060;
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = 2048'h000610023A000C801000000000000003FFFFFE0302304C180000000000000000000004002008186000047000701819602000000000008017FFFFFC0202214418000000000000000000000400000808600001E000F0603002C00000000000003FFFFFFC0604004018000000000000000000000400000804C00003C00003C03400800000018001BC1FFFFFFFC41800E030000000000000600001000400080804C0000700000F0068020000002FF7C97FBFFFFFF7E41001E020000000000000600003800400100802C0001C00003000C0040000227FFFFF7FFFFFFFF1E421806060000000000000600001000002400801C0003018006001801000077B7FFFFFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = 2048'hFFFFF3C4E18060600000000000000000010008024008004000600003060300400007FFFFFFFFFFFFFFFFFF87838260C00000000000000000018008442008004001C1800E3C04070000F7FFFFFFFFFFFFFFFFFFE70383C0C00000000000000000008001C4200800400182001CD00C180000FBFFFFFFFFFFFFFFFFFBE007C5C1800000000000000000000003800008002003800033C010000001FFFFFFFFFFFFFFFFFFF1E00FE8C38000000000000000000080000820080030063000C60001C00000FFFFFFFFFFFFFFFFFFF1E00FC8C700000000000000000000800900200800180860018C808270000CFFFFFFFFFFFFFFFFFFF1F01F80CE000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1803w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 4095;
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 12;
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 2;
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009055559459640000000000000000000000000000000000000000000000000050000140100005000000000140000000000000000000000000000015505555554140000000000000000000150000001AA9505551595A64000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = 2048'h0000000000000000150000140100054000000000140000000000000100000000140000011455555501500000000000000000000550000001A690055451A5A64000000000000000000000000000000000000000000000000014000010040005000000100010000001000000140000000040000001515555505500000000000000000000155400000195501540416AA64000000000000000000000000000000000000000000000000014000010040004000000040010000000000000400000040100000015015540005000000000000000000000155400000194001540406A95400000000000000000000000000000140000000000000000005000001014000040;
defparam \U1|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = 2048'h00000100500000000000000000000000000000100040005500000000000000000000005554000001900055414059550000000000000000000000000000005000000040000000000050000010100000000000004050000000400000000000000000500040400055540000000000000000000000555400000194015545000455000000000000000000000000000001500000004000000000005000001040000500000000101000000040140000000000000100000015555540000000000000000000000055540000006405555501400400000000000000000000000000000150000001400000000004400000000501050000000005500000000050000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
cycloneive_lcell_comb \data_b~12 (
// Equation(s):
// \data_b~12_combout  = (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a222~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a198~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.cin(gnd),
	.combout(\data_b~12_combout ),
	.cout());
// synopsys translate_off
defparam \data_b~12 .lut_mask = 16'h3210;
defparam \data_b~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneive_lcell_comb \data_b~13 (
// Equation(s):
// \data_b~13_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~3_combout  & (\always0~2_combout  & ((\data_b~12_combout ) # (!\U1|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\U1|altsyncram_component|auto_generated|mux2|muxlut_result6w~3_combout ),
	.datac(\data_b~12_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\data_b~13_combout ),
	.cout());
// synopsys translate_off
defparam \data_b~13 .lut_mask = 16'hC400;
defparam \data_b~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N27
dffeas \data_b[6] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_b~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|oRequest~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_b[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_b[6] .is_wysiwyg = "true";
defparam \data_b[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1742w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = 2048'h3FFFFFFFFFFFFFFFF0FFFF000000000000000000124E03DB003FFDC3E00000000009FF3FFFC060000BFFFFFFFFFFFFFFF81FFE000000000000000000248407F6003FFA77F80000000007FE3F8FE0600003FFFFFFFFFFFFFFB0017C00000000000000000049C01FEC00FFFCFFFE0000000007FFBF0FF0600000FFFFFFFFFFFFFE80000000000000000000000092807FB800FFFFFFFF8000008007FEBE07F0600000FFFFFFFFFFFFFE0000000000000000000000012283FF7003FFFFFFFF8000008007FC7C03F8200000FFFFFFFFFFFFFE000000000000000000000003410FFFE00FFFFFFE3F00000000007C8803FC100000FFFFFFFFFFFFFC0000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = 2048'h00000006017FFF8007FFFFF00E00000000001C0001FC100000FFFFFFFFFFFF9000000000000000000000000C93FFFF800FFFFFE0000040000000000000FE180000FFFFFFFFFFFF8000000000000000000000001F33FFFF8003FFFF800001C0000000000000FE0800007FFFFFFFFFFE4000000000000000000000003F77FFCF0003FFFF000003E00000000000007E080400FFFFFFFFFFBE0000000000000000000000007FFFF83F0003FFFE000003F10000000000003E080000FFFFFFFFFF800000000000000000000000007FFFC0FF0001FFFE000001FC0000000000003E080000FFFFFFFFFF800000000000000000000000007FFF01FF0000FFFE000001FE00;
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'h000000000037080000FFFFFFFFF080000000000000000000000000FFFC0FFE0000FFFE000000FF00000000000037000001FFFFFFFFE000000000000000000000000000FFFC7FBE0000FFFE000000FF00040000000033880001FFFFFFFEC000000000000000000000000001FFFC13BC0001FFFE000000FF000E7000000037880003FFFFFFF80000000000000000000000000007FFFC073C0001FFFF0000007D8043FE00000007C80003FFCFFFF0000000000000000000000000000FFFFC077C0000FFFF0000007F8020FD00000003C80007FE47FFC0000000000000000000000000001FFFF82E780000FFFFC000007F81E3F700000003C80707FC43FE00000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'h000000000000000000003F7FE07EF80000FFFFF0000DFF83E7FB34000001E80F0FF867F800000000000000000000000000007EFF81FCF00007FFFFFFC10DFFC0FFFFCF000001E81E1FF03FF000000000000000000000000000007DBF83F9E00003FFFFFFF1EFFFE0E7FFCF800001F81E1F83FFC00000000000000000000000000000FF4C07FBE000005FFFFFF0FFFFF87FFFF7800000F83E3F07FE000000000000000000000000000001FF441FF7C000000FFFFFF8FFFFFCFFFFFC800000F83E3E03E8000000000000000000000000000001FEC03FE7C000000F7FFFFC7FFFFFFFFFFC000000FC3C7E0300000000000000000000000000000003FE81FFEF8000;
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1732w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h000E0FFFF83FFFFFFFFFFF0000007C787C0380000000000000000000000000000007FC83FFFE0000001C07FFF83FFFFFFFFFFF8000007C79F80780000000000000000000000000000007FD9FFFFE0000001C03FFF87FFFFFFFFFFFC000007CF9F01F0000000000000000000000000000000FFDFFFFFC0000003E007FFC7FFFFFFFFFFFE000007CFBF03E0000000000000000000000000000000FFFFFFFFD0000003E007FFF7FFFFFFFFFFFF000003DF3E07E0000000000000000000000000000000FFF7FFFFC0000003C007FFFFFFFFFFFFFFFFC00003DF3C0FC0000000000000000000000000000001FFFFFFFFC0000003E0067FFFFFFFFFFFFFFFF00787DE7;
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'hC1F80000000000000000000000000000001FFF9FFFFC0000003E000FFFFFFFFFFFFFFFE780FC7FCF87F00000000000000000000000000000000FFF9FFFFC0000001F0001FFFFFFFFFFFFFFFFE0FE7FFF0FC00000000000000000000000000000000FFFC3FFFC0000001F8001FFFFFFFFFFFFFFFFF0FFFFDFFF800000000000000000000000000000000FFFE1FFFC0000001F8000FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000FFFF81FF80000000F8000FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000FFFF85FF80000000F80003FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h001FFFF0FFF80000000FC0003FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000003FFFE0FFF00000000FC0007FFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000007FFF83FFF00000000780007FFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000007FFF07FFF80000000780081FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000007FDE0FFFFC00000007800007FFFFFFFFFFE1FFFFFFFFC00000000000000000000000000000000000FFC07FFFFC00000007800003FFFFFFFFFFC0FFFFFFFE000000000000000000000000000000000000FFC0FFFFFE00000007C04001FFFFFF;
defparam \U1|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'hFFFFE07FFFFFF8000000000000000000000000000000000000FFC1FFFFFE00000007C08001FFFFFFFFFBFE3FFFFFFC000000000000000000000000000000000000FFF1FFFFFF00000007E3C001FFFFFFFF77FCDFFFFFE0000000000000000000000000000000000000FFF1FFFFFF00000007FFC001FFFFFFE00FFC3FFFFFF0000000000000000000000000000000000000FFF03FFFFF80000007FFE007FFFFFF800FF03FFFFFC00000000000000000000000000000000000007FFC03FFFF80000007FFF807FFFFEC0007803FFFFFC00000000000000000000000000000000000007FFE01CFFF80000007FFF007F840400000003FFFFFC0000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~2 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~2_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a79~portadataout )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~2 .lut_mask = 16'hF7B3;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1772w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = 2048'hFFFFFFFF00E000000000000000000000000000000000000000003FFFFFFFF80000000000000000007FFFFFFF81E00000000000000000000000000000000000000000FFFFFFFFF8000000000000000000FFFFFFFFC1C00000000000000000000000000000000000000001FFFFFFFFFC000000000000000003FFFFFFFF81C00000000000000000000000000000000000000001FFFFFFFFFC000000000000000002FFFFFFFF03800000000000000000000000000000000000000001FFFFFFFFFE000000000000000001FFFFFFFE03800000000000000000000000000000000000000003FFFFFFFFFE000000000000000003FFFFFFFC070000000000000000002000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = 2048'h00000000000000000003FFFFFFFFFC000000000000000003FFFFFFFC0F000000000000000000200000000000000000000007FFFFFFFFFE00000000000000000FFFFFFFFC0C00000000000000000020000000000000000000000FFFFFFFFFFE0000000000000000E7FFFFFFFC1800000000000000000000000000000000000000000FFFFFFFFFFE00000000000000004FFFFFFFFC0000000000000000000010000000000000000000000FFFFFFFFFFF000000000000000057FFFFFFFC000000000000000000001000003C010000000000001FFFFFFFFFFE00000000000000007FFFFFFFFC000000000000000000001000007E000000000000001FFFFFFFFFFE00;
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = 2048'h000000000000003FFFFFFFFC000000000000000000041000007F000000000000003FFFFFFFFFF800000000000000007FFFFFFFE0000000000000000000083080007F800000000000003FFFFFFFFFF000000000000000000FFFFFFFE0000000000000000000103080007F800000000000003FFFFFFFFFF000000000000000007FFFFFFFF0000000000000000000203080007F800000000000003FFFFFFFFFE000000000000000001FFFFFFFF00000000000000000004030800028000000000000003FFFFFFFFFE000000000000000001FFFFFFFF4000000000000000000C030C01000000000000000003FFFFFFFFFC000000000000000001FFFFFFFF000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = 2048'h00000000038030C00000000000000000007FFFFFFFFFC0000000000002000007FFFFFFFC0000000000000000030030C60000000000000000007FFFFFFFFF80000000000000400003FFFFFFFC0000000000000000030030C70000000000000000007FFFFFFFFF80000000000000000003FFFFFFFC0000000000000000030030C70000000000000000007FFFFFFFFF80000000000000000003FFFFFFFC0000000000000000030010C7800000000000000000FFFFFFFFFF80000000000000000000FFFFFFFC0000000000000000030000C7800000000000000000FFFFFFFFFF800000000000000000007FFFFFF80000000000000000038000C7E000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1782w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = 2048'h0000000000000000000000000003800000000000000000000000070000000000000000000000000000000000000000000000000000078000000000000000000000000F000000000000000000000000000000000000000000000000000007C000000000000000000000000F00000000000000000000000000000000000000000000000000000FE000000000000000000002F00F00000000000000000000000000000000000000000000000000000FE000000000000000000007E00FC0000000000000000000000000000000000000000000000000000FE00000000000000000000FC00FC0000000000000000000000000000000000000000000000000007FF000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = 2048'h00000000000000000FC00FE000000000000000000000000000000000000000000000000000FFE00000000000000000001F803FF000000000000000000000000000000000000000000000000001FFE00000000000000000001FFE7FF800000000000000000000000000000000000000000000000003FFE00000000000000000003FFE7FFC0000000000000000000000000000000000000000000000000FFFE00000000000000000007FFCFFFF0000000000000000000000000000000000000000000000001FFFE00000000000000000001FFFFFFF0001000000000000000000000000000000000000000000003FFFE00000000000000000003FFFFFFF00010000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = 2048'h0000000000000000000000000000000000000000FFFFE00000000000000000001FFFFFFF000100000000000000000000000000000000000000000003FFFFE00000000000000000003FFFFFFE020100000000000000000000000000000000000000000007FFFFF00000000000000000007FFFFFFE00010000000000000000000000000000000000000000000FFFFFE00000000000000000003FFFFFFC00000000000000000000000000000000000000000000003FFFFFE00000000000000000003FFFFFF800000000000000000000000000000000000000000000007FFFFFE00000000000000000007FFFFFF80000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = 2048'h000001FFFFFFE0000000000000000000FFFFFFF00000000000000000000000000000000000000000000003FFFFFFE0000000000000000000FFFFFFF8000000000000000000000000000000000000000000000FFFFFFFF00000000000000000003FFFFFFC000000000000000000000000000000000000000000001FFFFFFFF00000000000000000003FFFFFFE008000000000000000000000000000000000000000003FFFFFFFF00000000000000000003FFFFFFE00F000000000000000000000000000000000000000003FFFFFFFF0000000000000000000FFFFFFFE00F000000000000000000000000000000000000000003FFFFFFFF8000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout  = ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a175~portadataout ))) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a151~portadataout ))) # (!\U1|altsyncram_component|auto_generated|address_reg_a [1])

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~0 .lut_mask = 16'hFB73;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1762w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = 2048'h01FFFFFFFFFF800000000000000000003FFFFFF80000000000000000038000C7E00000000000000001FFFFFFFFFF80000000000000C000001FFFFFF00000000000000000038001C7E10000000000000001FFFFFFFFFFC00000000000000000000FFFFFE00000000000000000078001C7E10000000000000001FFFFFFFFFFC000000000000000000007FFFFC000000000000000000F8001C7E18000000000000003FFFFFFFFFF8000000000000000000007FFFFC000000000000000001E0000C7E30000800000000003FFFFFFFFFF0000000000000000000003FFFF8000000000000000001E0000C7E20001000000000007FFFFFFFFFF00000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = 2048'h03FFFF8000000000000000001C000007C0000200000000003FFFFFFFFFFE0000000000100000000001FFFF8000000000000000001C040007C0000200000000003FFFFFFFFFFE0000000000000000000000FFFE0000000000000000001C040003C000041D800000003FFFFFFFFFFE00000000000000000000007FFE0000000000000000001C000003C000083F000000087FFFFFFFFFFC00000000000000000000007FF80000000000000000000E0000030000103C1E000038FFFFFFFFFFFC00000000000000000000003FF80000000000000000000C000000040012781E00003CFFFFFFFFE7FC00000000000000000000003FF800000000000000000004000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = 2048'h00002460CE00003FFFFFFFFFEFF800000000000000000000001FF000000000000000000004000000000064C31E00001FFFFFFFFFFFFC00000000000000000000000FE00000000000000000000C000000000248863F00000FFFFFFFFFF1FC000000000000000000000007C00000000000000000000C0000000002D91CFF800487FFFFFFFFE1FC000000000000000000000007800000000000000000000C040001000493FFFF80FFEFFFFFFFFFE0FC00000000000000000000000380000000000000000000080400000005B7F2FFDBFFFFFE3FFFFFF8FC0000000000000000000000010000000000000000000000020000000FFE00FFEFFFFFFC3FFFFFFFFC0000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = 2048'h000000000000000000010000000000000000000000038000000F7E20FFFE7FFFF83FFFFFFFFC0000000000000000000000000000000000000000000000078000001FFC40FFFF3FFFF03FFFFFFC7C0000000000000000000000000000000000000000000000070000001FFC00FFFF9FFFF07FFFFFF03C0000000000000000000000000000000000000000000000020000243F81907FFF9FFFE0FFFFFFC03C000000000000000000000000000000000000000000000000000048FD01007FFFCFFFF0FFFFFFC00E000000000000000200000000000000000000000000000000000090F806207FFFFFFFC1FFFFFFC01C00000000080001F000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1752w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = 2048'h000000000001000020E01E401FFFFFFF40FFFFFF803E000000000000000000000000000000000000000000000000000009C03C801FFFFFFF01FFFFFFC00E00000000000000000000000000000000000000000000000000081180F9800FFFFFFF00FFFFFFE01E00000000000000000000000000000000000000000000000000104001F10001FFFFFFE1FFFFFFE01C0000000000000000000000000000000000000000000000000020C003E20001FFFFFFC17FFFFFE01E0008000000004003000000000000000000000000000000000021A00FC6000017807FC03FFFFFE00E00100000000330B4000000000000000000000000000000000050403F84000000001C;
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = 2048'h003FFFFFF007000000000403FCCC00000000000000000000000000000000008480FF08000000001909FFFFFFF00F000000001E83FF6400000000000000000000000000000000010487FE30000000003080FFFFFFE007000000107E9FFFF800000000008000000000000000000000020109FC20000000017C007FFFFFE00F800001467FDFFFF80000000000800000000000000000000004010FF84000000001FE00FFFFFFF007800001FFFFFFFFFC0000000000C0000000000000000000000D0237F18000000001FF01FFFFFFF007800003FBFFFFFFFF8000000000E0000000000000000000000A26C8E30880000001FC13FFFFFFF003C0000FFFFFFFFFFFE000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000060000000000000000000001647E3CF0640000000F83FFFFFFFF001C0090FFFFFFFFFFFFFC0000000600000000000000000000034CF077F0700000001F87FFFFFFFF801E0037FFFFFFFFFFFFFFC380000E0000000000000000000006C9C1FFE7100000001F8FFFFFFFFF800E0067FFFFFFFFFFFFFFFFC0010E00000000000000000000079F07FFFEF80000001FCFFFFFFFFF80060057FFFFFFFFFFFFFFFFC0038F000000000000000000000DFF7FA7FFF80000001FCFFFFFFFFFC0070017FFFFFFFFFFFFFFFFFF09EE000000000000000000001FFFF367FFFE0000001C07FFFFFFFFE0060007FFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFC7;
defparam \U1|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'h247E07C0000000400FFFFFFFFE0060007FFFFFFFFFFFFFFFFFFFFFC00000000000000000001FFF8E4CFFE7F0000000800FFFFFFFFE0060005FFFFFFFFFFFFFFFFFFFFFC00000000000000000006FFF9C98FFFFFE0000000003FFFFFFFF0060005FFFFFFFFFFFFFFFFFFFFFC00000000000000000008FFE1DB0FFE3FE0000000001FFFFFFFF0060005FFFFFFFFFFFFFFFFFFFFF800000000000000000030FF83B67FFC3FE0003000001FFFFFFFF8060009FFFFFFFFFFFFFFFFFFFFF800000000000000000065FC076C3FFE0FF80000000001FFFFFFF80E0001FFFFFFFFFFFFFFFFFFFFFC00000000000000000092FC0ED80FFE07FC0000000001FFFFFFFC06000;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2609w[1]~0 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2609w[1]~0_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|altsyncram_component|auto_generated|ram_block1a127~portadataout )) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a103~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2609w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2609w[1]~0 .lut_mask = 16'hFDF8;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2609w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [3]) # ((\U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout  & 
// (\U1|altsyncram_component|auto_generated|address_reg_a [2] & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2609w[1]~0_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2609w[1]~0_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~1 .lut_mask = 16'hF8F0;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1722w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h0000000000000000007FFF800FFF80000007FFF00FC000000000007FFFFF800000000000000000000000000000000000003FFFFC1FFFC0000007FFF01F80000000803FFFFFFE000000000000000000000000000000000000001FFFFC7FFFF8000007FFE01F8000007FC07FFFE00E000000000000000000000000000000000000000FFFF8FFFF9E000003FFF07F00061FFFC07FFF8000000000000000000000000000000000000000000FFFFFFFFFFF000003FFF07F00FFFFFF80FFF80000000000000000000000000000000000000000000FFFFFFFFFFF800003FFF8FE07FFFFFF03FF800000000000000000000000000000000000000000000FFFFFFFFFFFC0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h0003FFFDFC07FFFFFE0FF0000000000000000000000000000000000000000000000FFFBFFFFFFFE00003FFFFF807FFFFF81FE0000000000000000000000000000000000000000000000FFF3FFFFFFFF00003FFFFF80783FFF01F80000000000000000000000000000000000000000000000FFF3FFFF3FFFC0003FFFFFFF8003FF0FF00000000000000000000000000000000000000000000000FFF9FF8C1FFFFC003FFFFFFF8001FFFF800000000000000000000000000000000000000000000000FFF800041FFFFFE31FFFFFFF8607FFFE0000000000000000000000000000000000000000000000007FFC001FFFFFFFFFDFFFFFFE0FFFFFF80000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h000000000000000000000000000000000007FFF807FFFFFDFFFFFFFFFF80FFFFFE00000000000000000000000000000000000000000000000003FFFFFFFFFFF8FFFFFFFFFE00FFFFE000000000000000000000000000000000000000000000000001FFFFFFFFFFF1FFFFFFFFFC03FFFE0000000000000000000000000000000000000000000000000000FFFFFFFFFCF8FFFFFFFFF80FFFC000000000000000000000000000000000000000000000000000003FFFFEFFE07FFFFFFFFFF03FC000000000000000000000000000000000000000000000000000000007FFFE7C007FFFFC7FFFF1FF0000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h000000FFFFA003FFFFE0FFFFFFFC00000000000000000000000000000000000000000000000000000000007FFFE01FFFFF01FFFFFFF000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFE07FFFFFF8000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF81FFFFFFC00000000000000000000000000000000000000000000000000000000000003FFFFFFE3E0FFFFFF00000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFC000000000000;
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1705w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000001FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000FFFF00000000000000000000000000000000000000000000000000000000000000000000000000000C600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2609w[0]~1 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2609w[0]~1_combout  = (\U1|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2609w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2609w[0]~1 .lut_mask = 16'hFDEC;
defparam \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2609w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~3 (
// Equation(s):
// \U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~3_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~1_combout ) # ((\U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~2_combout  & 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & \U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2609w[0]~1_combout )))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~2_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~1_combout ),
	.datad(\U1|altsyncram_component|auto_generated|mux2|w_mux_outputs2609w[0]~1_combout ),
	.cin(gnd),
	.combout(\U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~3 .lut_mask = 16'hF2F0;
defparam \U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \U1|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U1|altsyncram_component|auto_generated|rden_decode|w_anode1792w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({Address_ram[12],Address_ram[11],Address_ram[10],Address_ram[9],Address_ram[8],Address_ram[7],Address_ram[6],Address_ram[5],Address_ram[4],Address_ram[3],Address_ram[2],Address_ram[1],Address_ram[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .init_file = "IP_RAM_VGA_Data.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "ram1:U1|altsyncram:altsyncram_component|altsyncram_p9j1:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "single_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 76800;
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 24;
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M9K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = 2048'h00000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000010000000000000000000000000000000000000000000000000000000000000009C0000000000000000000000000000000000000000000000000000000000000000000000000002004C000000000000000000000000000000000000000000000000000000000000000000000000000600260;
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000010E0033000000000000000000000000000000000000000000000000000000000000000000000000037C001B00000000000000000000000000000000000000000000000000000000000000000000000007FC081B00000000000000000000000000000000000000000000000000000000000000000000000007F80C4D0000000000000000000000000000000000000000000000000000000000000000000000000FF0066F0000000000000000000000000000000000000000000000000000000000000000000000000FE0076F000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = 2048'h0000000000000000000000000000000000000000FC0033E0000000000000000000000000000000000000000000000000000000000000000000000001FC003BE0000000000000000000000000000000000000000000000000000000000000000000000001F8003FE0000000000000000000000000000000000000000000000000000000000000000000000003E0001FC0000000000000000000000000000000000000000000000000000000000000000000000803E0001FC0000000000000000000000000000000000000000000000000000000000000000000000E03C0001F800000000000000000000000000000000000000000000000000000000000000000;
defparam \U1|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = 2048'h00000C0300001F8000000000000000000000000000000000000000000000000000000000000000000000000000001F0000000000000000000000000000000000000000000000000000000000000000000000000000003F0000000000000000000000000000000000000000000000000000000000000000000000040000003E00000000000000000000000000000000000000000000000000000000000000000000000E0000003C00000000000000000000000000000000000000000000000000000000000000000000000E0000003800000000000000000000000000000000000000000000018000000000000000000000000E00000030000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \data_b~14 (
// Equation(s):
// \data_b~14_combout  = (!\U1|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|altsyncram_component|auto_generated|ram_block1a223 )) # 
// (!\U1|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|altsyncram_component|auto_generated|ram_block1a199~portadataout )))))

	.dataa(\U1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\U1|altsyncram_component|auto_generated|ram_block1a223 ),
	.datad(\U1|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.cin(gnd),
	.combout(\data_b~14_combout ),
	.cout());
// synopsys translate_off
defparam \data_b~14 .lut_mask = 16'h3120;
defparam \data_b~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \data_b~15 (
// Equation(s):
// \data_b~15_combout  = (\U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~3_combout  & (\always0~2_combout  & ((\data_b~14_combout ) # (!\U1|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\U1|altsyncram_component|auto_generated|mux2|muxlut_result7w~3_combout ),
	.datab(\U1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\data_b~14_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\data_b~15_combout ),
	.cout());
// synopsys translate_off
defparam \data_b~15 .lut_mask = 16'hA200;
defparam \data_b~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N19
dffeas \data_b[7] (
	.clk(\u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_b~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|oRequest~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_b[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_b[7] .is_wysiwyg = "true";
defparam \data_b[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N2
cycloneive_lcell_comb \vga|Equal2~0 (
// Equation(s):
// \vga|Equal2~0_combout  = (!\vga|V_Cont [0] & (!\vga|V_Cont [4] & (\vga|V_Cont [3] & !\vga|V_Cont [5])))

	.dataa(\vga|V_Cont [0]),
	.datab(\vga|V_Cont [4]),
	.datac(\vga|V_Cont [3]),
	.datad(\vga|V_Cont [5]),
	.cin(gnd),
	.combout(\vga|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Equal2~0 .lut_mask = 16'h0010;
defparam \vga|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N28
cycloneive_lcell_comb \vga|Equal2~1 (
// Equation(s):
// \vga|Equal2~1_combout  = (!\vga|V_Cont [10] & (\vga|Equal2~0_combout  & \vga|LessThan1~1_combout ))

	.dataa(\vga|V_Cont [10]),
	.datab(gnd),
	.datac(\vga|Equal2~0_combout ),
	.datad(\vga|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\vga|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Equal2~1 .lut_mask = 16'h5000;
defparam \vga|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N16
cycloneive_lcell_comb \vga|oVGA_VS~0 (
// Equation(s):
// \vga|oVGA_VS~0_combout  = (\vga|V_Cont [1] & ((\vga|oVGA_VS~q ) # ((!\vga|V_Cont [2] & \vga|Equal2~1_combout )))) # (!\vga|V_Cont [1] & (\vga|oVGA_VS~q  & ((!\vga|Equal2~1_combout ) # (!\vga|V_Cont [2]))))

	.dataa(\vga|V_Cont [1]),
	.datab(\vga|V_Cont [2]),
	.datac(\vga|oVGA_VS~q ),
	.datad(\vga|Equal2~1_combout ),
	.cin(gnd),
	.combout(\vga|oVGA_VS~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oVGA_VS~0 .lut_mask = 16'hB2F0;
defparam \vga|oVGA_VS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N17
dffeas \vga|oVGA_VS (
	.clk(!\vga|oVGA_HS~clkctrl_outclk ),
	.d(\vga|oVGA_VS~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|oVGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|oVGA_VS .is_wysiwyg = "true";
defparam \vga|oVGA_VS .power_up = "low";
// synopsys translate_on

endmodule
