  top u_DUT();
          |
xmelab: *W,CUVWSP (./testbench/tb.sv,3|10): 1 output port was not connected:
xmelab: (./testcases/nested_interface_3.sv,26): o_a

  top u_DUT();
          |
xmelab: *W,CUVWSI (./testbench/tb.sv,3|10): 2 input ports were not connected:
xmelab: (./testcases/nested_interface_3.sv,24): i_a
xmelab: (./testcases/nested_interface_3.sv,25): i_clk

xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
    u_I.y <= i_a;
        |
xmelab: *E,CUVUNF (./testcases/nested_interface_3.sv,32|8): Hierarchical name component lookup failed for 'y' at 'tb.u_DUT'.
  assign o_a = u_I.z;
                   |
xmelab: *E,CUVUNF (./testcases/nested_interface_3.sv,34|19): Hierarchical name component lookup failed for 'z' at 'tb.u_DUT'.
FAILURE
