// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _batch_align2D_HH_
#define _batch_align2D_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1.h"
#include "batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1.h"
#include "batch_align2D_fdiv_32ns_32ns_32_8_1.h"
#include "batch_align2D_sitofp_32s_32_3_1.h"
#include "batch_align2D_mux_4009_8_1_1.h"
#include "batch_align2D_mux_366_32_1_1.h"
#include "batch_align2D_pyr_data.h"
#include "batch_align2D_ctrl_s_axi.h"
#include "batch_align2D_param_s_axi.h"
#include "batch_align2D_pyr_m_axi.h"
#include "batch_align2D_patches_m_axi.h"
#include "batch_align2D_pos_r_m_axi.h"
#include "batch_align2D_debug_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_PYR_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_PYR_ID_WIDTH = 1,
         unsigned int C_M_AXI_PYR_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_PYR_DATA_WIDTH = 32,
         unsigned int C_M_AXI_PYR_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_PYR_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_PYR_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_PYR_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_PATCHES_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_PATCHES_ID_WIDTH = 1,
         unsigned int C_M_AXI_PATCHES_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_PATCHES_DATA_WIDTH = 32,
         unsigned int C_M_AXI_PATCHES_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_PATCHES_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_PATCHES_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_PATCHES_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_POS_R_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_POS_R_ID_WIDTH = 1,
         unsigned int C_M_AXI_POS_R_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_POS_R_DATA_WIDTH = 32,
         unsigned int C_M_AXI_POS_R_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_POS_R_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_POS_R_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_POS_R_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DEBUG_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_DEBUG_ID_WIDTH = 1,
         unsigned int C_M_AXI_DEBUG_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DEBUG_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DEBUG_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DEBUG_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DEBUG_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DEBUG_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32,
         unsigned int C_S_AXI_PARAM_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_PARAM_DATA_WIDTH = 32>
struct batch_align2D : public sc_module {
    // Port declarations 217
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_pyr_AWVALID;
    sc_in< sc_logic > m_axi_pyr_AWREADY;
    sc_out< sc_uint<C_M_AXI_PYR_ADDR_WIDTH> > m_axi_pyr_AWADDR;
    sc_out< sc_uint<C_M_AXI_PYR_ID_WIDTH> > m_axi_pyr_AWID;
    sc_out< sc_lv<8> > m_axi_pyr_AWLEN;
    sc_out< sc_lv<3> > m_axi_pyr_AWSIZE;
    sc_out< sc_lv<2> > m_axi_pyr_AWBURST;
    sc_out< sc_lv<2> > m_axi_pyr_AWLOCK;
    sc_out< sc_lv<4> > m_axi_pyr_AWCACHE;
    sc_out< sc_lv<3> > m_axi_pyr_AWPROT;
    sc_out< sc_lv<4> > m_axi_pyr_AWQOS;
    sc_out< sc_lv<4> > m_axi_pyr_AWREGION;
    sc_out< sc_uint<C_M_AXI_PYR_AWUSER_WIDTH> > m_axi_pyr_AWUSER;
    sc_out< sc_logic > m_axi_pyr_WVALID;
    sc_in< sc_logic > m_axi_pyr_WREADY;
    sc_out< sc_uint<C_M_AXI_PYR_DATA_WIDTH> > m_axi_pyr_WDATA;
    sc_out< sc_uint<C_M_AXI_PYR_DATA_WIDTH/8> > m_axi_pyr_WSTRB;
    sc_out< sc_logic > m_axi_pyr_WLAST;
    sc_out< sc_uint<C_M_AXI_PYR_ID_WIDTH> > m_axi_pyr_WID;
    sc_out< sc_uint<C_M_AXI_PYR_WUSER_WIDTH> > m_axi_pyr_WUSER;
    sc_out< sc_logic > m_axi_pyr_ARVALID;
    sc_in< sc_logic > m_axi_pyr_ARREADY;
    sc_out< sc_uint<C_M_AXI_PYR_ADDR_WIDTH> > m_axi_pyr_ARADDR;
    sc_out< sc_uint<C_M_AXI_PYR_ID_WIDTH> > m_axi_pyr_ARID;
    sc_out< sc_lv<8> > m_axi_pyr_ARLEN;
    sc_out< sc_lv<3> > m_axi_pyr_ARSIZE;
    sc_out< sc_lv<2> > m_axi_pyr_ARBURST;
    sc_out< sc_lv<2> > m_axi_pyr_ARLOCK;
    sc_out< sc_lv<4> > m_axi_pyr_ARCACHE;
    sc_out< sc_lv<3> > m_axi_pyr_ARPROT;
    sc_out< sc_lv<4> > m_axi_pyr_ARQOS;
    sc_out< sc_lv<4> > m_axi_pyr_ARREGION;
    sc_out< sc_uint<C_M_AXI_PYR_ARUSER_WIDTH> > m_axi_pyr_ARUSER;
    sc_in< sc_logic > m_axi_pyr_RVALID;
    sc_out< sc_logic > m_axi_pyr_RREADY;
    sc_in< sc_uint<C_M_AXI_PYR_DATA_WIDTH> > m_axi_pyr_RDATA;
    sc_in< sc_logic > m_axi_pyr_RLAST;
    sc_in< sc_uint<C_M_AXI_PYR_ID_WIDTH> > m_axi_pyr_RID;
    sc_in< sc_uint<C_M_AXI_PYR_RUSER_WIDTH> > m_axi_pyr_RUSER;
    sc_in< sc_lv<2> > m_axi_pyr_RRESP;
    sc_in< sc_logic > m_axi_pyr_BVALID;
    sc_out< sc_logic > m_axi_pyr_BREADY;
    sc_in< sc_lv<2> > m_axi_pyr_BRESP;
    sc_in< sc_uint<C_M_AXI_PYR_ID_WIDTH> > m_axi_pyr_BID;
    sc_in< sc_uint<C_M_AXI_PYR_BUSER_WIDTH> > m_axi_pyr_BUSER;
    sc_out< sc_logic > m_axi_patches_AWVALID;
    sc_in< sc_logic > m_axi_patches_AWREADY;
    sc_out< sc_uint<C_M_AXI_PATCHES_ADDR_WIDTH> > m_axi_patches_AWADDR;
    sc_out< sc_uint<C_M_AXI_PATCHES_ID_WIDTH> > m_axi_patches_AWID;
    sc_out< sc_lv<8> > m_axi_patches_AWLEN;
    sc_out< sc_lv<3> > m_axi_patches_AWSIZE;
    sc_out< sc_lv<2> > m_axi_patches_AWBURST;
    sc_out< sc_lv<2> > m_axi_patches_AWLOCK;
    sc_out< sc_lv<4> > m_axi_patches_AWCACHE;
    sc_out< sc_lv<3> > m_axi_patches_AWPROT;
    sc_out< sc_lv<4> > m_axi_patches_AWQOS;
    sc_out< sc_lv<4> > m_axi_patches_AWREGION;
    sc_out< sc_uint<C_M_AXI_PATCHES_AWUSER_WIDTH> > m_axi_patches_AWUSER;
    sc_out< sc_logic > m_axi_patches_WVALID;
    sc_in< sc_logic > m_axi_patches_WREADY;
    sc_out< sc_uint<C_M_AXI_PATCHES_DATA_WIDTH> > m_axi_patches_WDATA;
    sc_out< sc_uint<C_M_AXI_PATCHES_DATA_WIDTH/8> > m_axi_patches_WSTRB;
    sc_out< sc_logic > m_axi_patches_WLAST;
    sc_out< sc_uint<C_M_AXI_PATCHES_ID_WIDTH> > m_axi_patches_WID;
    sc_out< sc_uint<C_M_AXI_PATCHES_WUSER_WIDTH> > m_axi_patches_WUSER;
    sc_out< sc_logic > m_axi_patches_ARVALID;
    sc_in< sc_logic > m_axi_patches_ARREADY;
    sc_out< sc_uint<C_M_AXI_PATCHES_ADDR_WIDTH> > m_axi_patches_ARADDR;
    sc_out< sc_uint<C_M_AXI_PATCHES_ID_WIDTH> > m_axi_patches_ARID;
    sc_out< sc_lv<8> > m_axi_patches_ARLEN;
    sc_out< sc_lv<3> > m_axi_patches_ARSIZE;
    sc_out< sc_lv<2> > m_axi_patches_ARBURST;
    sc_out< sc_lv<2> > m_axi_patches_ARLOCK;
    sc_out< sc_lv<4> > m_axi_patches_ARCACHE;
    sc_out< sc_lv<3> > m_axi_patches_ARPROT;
    sc_out< sc_lv<4> > m_axi_patches_ARQOS;
    sc_out< sc_lv<4> > m_axi_patches_ARREGION;
    sc_out< sc_uint<C_M_AXI_PATCHES_ARUSER_WIDTH> > m_axi_patches_ARUSER;
    sc_in< sc_logic > m_axi_patches_RVALID;
    sc_out< sc_logic > m_axi_patches_RREADY;
    sc_in< sc_uint<C_M_AXI_PATCHES_DATA_WIDTH> > m_axi_patches_RDATA;
    sc_in< sc_logic > m_axi_patches_RLAST;
    sc_in< sc_uint<C_M_AXI_PATCHES_ID_WIDTH> > m_axi_patches_RID;
    sc_in< sc_uint<C_M_AXI_PATCHES_RUSER_WIDTH> > m_axi_patches_RUSER;
    sc_in< sc_lv<2> > m_axi_patches_RRESP;
    sc_in< sc_logic > m_axi_patches_BVALID;
    sc_out< sc_logic > m_axi_patches_BREADY;
    sc_in< sc_lv<2> > m_axi_patches_BRESP;
    sc_in< sc_uint<C_M_AXI_PATCHES_ID_WIDTH> > m_axi_patches_BID;
    sc_in< sc_uint<C_M_AXI_PATCHES_BUSER_WIDTH> > m_axi_patches_BUSER;
    sc_out< sc_logic > m_axi_pos_r_AWVALID;
    sc_in< sc_logic > m_axi_pos_r_AWREADY;
    sc_out< sc_uint<C_M_AXI_POS_R_ADDR_WIDTH> > m_axi_pos_r_AWADDR;
    sc_out< sc_uint<C_M_AXI_POS_R_ID_WIDTH> > m_axi_pos_r_AWID;
    sc_out< sc_lv<8> > m_axi_pos_r_AWLEN;
    sc_out< sc_lv<3> > m_axi_pos_r_AWSIZE;
    sc_out< sc_lv<2> > m_axi_pos_r_AWBURST;
    sc_out< sc_lv<2> > m_axi_pos_r_AWLOCK;
    sc_out< sc_lv<4> > m_axi_pos_r_AWCACHE;
    sc_out< sc_lv<3> > m_axi_pos_r_AWPROT;
    sc_out< sc_lv<4> > m_axi_pos_r_AWQOS;
    sc_out< sc_lv<4> > m_axi_pos_r_AWREGION;
    sc_out< sc_uint<C_M_AXI_POS_R_AWUSER_WIDTH> > m_axi_pos_r_AWUSER;
    sc_out< sc_logic > m_axi_pos_r_WVALID;
    sc_in< sc_logic > m_axi_pos_r_WREADY;
    sc_out< sc_uint<C_M_AXI_POS_R_DATA_WIDTH> > m_axi_pos_r_WDATA;
    sc_out< sc_uint<C_M_AXI_POS_R_DATA_WIDTH/8> > m_axi_pos_r_WSTRB;
    sc_out< sc_logic > m_axi_pos_r_WLAST;
    sc_out< sc_uint<C_M_AXI_POS_R_ID_WIDTH> > m_axi_pos_r_WID;
    sc_out< sc_uint<C_M_AXI_POS_R_WUSER_WIDTH> > m_axi_pos_r_WUSER;
    sc_out< sc_logic > m_axi_pos_r_ARVALID;
    sc_in< sc_logic > m_axi_pos_r_ARREADY;
    sc_out< sc_uint<C_M_AXI_POS_R_ADDR_WIDTH> > m_axi_pos_r_ARADDR;
    sc_out< sc_uint<C_M_AXI_POS_R_ID_WIDTH> > m_axi_pos_r_ARID;
    sc_out< sc_lv<8> > m_axi_pos_r_ARLEN;
    sc_out< sc_lv<3> > m_axi_pos_r_ARSIZE;
    sc_out< sc_lv<2> > m_axi_pos_r_ARBURST;
    sc_out< sc_lv<2> > m_axi_pos_r_ARLOCK;
    sc_out< sc_lv<4> > m_axi_pos_r_ARCACHE;
    sc_out< sc_lv<3> > m_axi_pos_r_ARPROT;
    sc_out< sc_lv<4> > m_axi_pos_r_ARQOS;
    sc_out< sc_lv<4> > m_axi_pos_r_ARREGION;
    sc_out< sc_uint<C_M_AXI_POS_R_ARUSER_WIDTH> > m_axi_pos_r_ARUSER;
    sc_in< sc_logic > m_axi_pos_r_RVALID;
    sc_out< sc_logic > m_axi_pos_r_RREADY;
    sc_in< sc_uint<C_M_AXI_POS_R_DATA_WIDTH> > m_axi_pos_r_RDATA;
    sc_in< sc_logic > m_axi_pos_r_RLAST;
    sc_in< sc_uint<C_M_AXI_POS_R_ID_WIDTH> > m_axi_pos_r_RID;
    sc_in< sc_uint<C_M_AXI_POS_R_RUSER_WIDTH> > m_axi_pos_r_RUSER;
    sc_in< sc_lv<2> > m_axi_pos_r_RRESP;
    sc_in< sc_logic > m_axi_pos_r_BVALID;
    sc_out< sc_logic > m_axi_pos_r_BREADY;
    sc_in< sc_lv<2> > m_axi_pos_r_BRESP;
    sc_in< sc_uint<C_M_AXI_POS_R_ID_WIDTH> > m_axi_pos_r_BID;
    sc_in< sc_uint<C_M_AXI_POS_R_BUSER_WIDTH> > m_axi_pos_r_BUSER;
    sc_out< sc_logic > m_axi_debug_AWVALID;
    sc_in< sc_logic > m_axi_debug_AWREADY;
    sc_out< sc_uint<C_M_AXI_DEBUG_ADDR_WIDTH> > m_axi_debug_AWADDR;
    sc_out< sc_uint<C_M_AXI_DEBUG_ID_WIDTH> > m_axi_debug_AWID;
    sc_out< sc_lv<8> > m_axi_debug_AWLEN;
    sc_out< sc_lv<3> > m_axi_debug_AWSIZE;
    sc_out< sc_lv<2> > m_axi_debug_AWBURST;
    sc_out< sc_lv<2> > m_axi_debug_AWLOCK;
    sc_out< sc_lv<4> > m_axi_debug_AWCACHE;
    sc_out< sc_lv<3> > m_axi_debug_AWPROT;
    sc_out< sc_lv<4> > m_axi_debug_AWQOS;
    sc_out< sc_lv<4> > m_axi_debug_AWREGION;
    sc_out< sc_uint<C_M_AXI_DEBUG_AWUSER_WIDTH> > m_axi_debug_AWUSER;
    sc_out< sc_logic > m_axi_debug_WVALID;
    sc_in< sc_logic > m_axi_debug_WREADY;
    sc_out< sc_uint<C_M_AXI_DEBUG_DATA_WIDTH> > m_axi_debug_WDATA;
    sc_out< sc_uint<C_M_AXI_DEBUG_DATA_WIDTH/8> > m_axi_debug_WSTRB;
    sc_out< sc_logic > m_axi_debug_WLAST;
    sc_out< sc_uint<C_M_AXI_DEBUG_ID_WIDTH> > m_axi_debug_WID;
    sc_out< sc_uint<C_M_AXI_DEBUG_WUSER_WIDTH> > m_axi_debug_WUSER;
    sc_out< sc_logic > m_axi_debug_ARVALID;
    sc_in< sc_logic > m_axi_debug_ARREADY;
    sc_out< sc_uint<C_M_AXI_DEBUG_ADDR_WIDTH> > m_axi_debug_ARADDR;
    sc_out< sc_uint<C_M_AXI_DEBUG_ID_WIDTH> > m_axi_debug_ARID;
    sc_out< sc_lv<8> > m_axi_debug_ARLEN;
    sc_out< sc_lv<3> > m_axi_debug_ARSIZE;
    sc_out< sc_lv<2> > m_axi_debug_ARBURST;
    sc_out< sc_lv<2> > m_axi_debug_ARLOCK;
    sc_out< sc_lv<4> > m_axi_debug_ARCACHE;
    sc_out< sc_lv<3> > m_axi_debug_ARPROT;
    sc_out< sc_lv<4> > m_axi_debug_ARQOS;
    sc_out< sc_lv<4> > m_axi_debug_ARREGION;
    sc_out< sc_uint<C_M_AXI_DEBUG_ARUSER_WIDTH> > m_axi_debug_ARUSER;
    sc_in< sc_logic > m_axi_debug_RVALID;
    sc_out< sc_logic > m_axi_debug_RREADY;
    sc_in< sc_uint<C_M_AXI_DEBUG_DATA_WIDTH> > m_axi_debug_RDATA;
    sc_in< sc_logic > m_axi_debug_RLAST;
    sc_in< sc_uint<C_M_AXI_DEBUG_ID_WIDTH> > m_axi_debug_RID;
    sc_in< sc_uint<C_M_AXI_DEBUG_RUSER_WIDTH> > m_axi_debug_RUSER;
    sc_in< sc_lv<2> > m_axi_debug_RRESP;
    sc_in< sc_logic > m_axi_debug_BVALID;
    sc_out< sc_logic > m_axi_debug_BREADY;
    sc_in< sc_lv<2> > m_axi_debug_BRESP;
    sc_in< sc_uint<C_M_AXI_DEBUG_ID_WIDTH> > m_axi_debug_BID;
    sc_in< sc_uint<C_M_AXI_DEBUG_BUSER_WIDTH> > m_axi_debug_BUSER;
    sc_in< sc_logic > s_axi_ctrl_AWVALID;
    sc_out< sc_logic > s_axi_ctrl_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_AWADDR;
    sc_in< sc_logic > s_axi_ctrl_WVALID;
    sc_out< sc_logic > s_axi_ctrl_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_ctrl_WSTRB;
    sc_in< sc_logic > s_axi_ctrl_ARVALID;
    sc_out< sc_logic > s_axi_ctrl_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_ARADDR;
    sc_out< sc_logic > s_axi_ctrl_RVALID;
    sc_in< sc_logic > s_axi_ctrl_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_RDATA;
    sc_out< sc_lv<2> > s_axi_ctrl_RRESP;
    sc_out< sc_logic > s_axi_ctrl_BVALID;
    sc_in< sc_logic > s_axi_ctrl_BREADY;
    sc_out< sc_lv<2> > s_axi_ctrl_BRESP;
    sc_out< sc_logic > interrupt;
    sc_in< sc_logic > s_axi_param_AWVALID;
    sc_out< sc_logic > s_axi_param_AWREADY;
    sc_in< sc_uint<C_S_AXI_PARAM_ADDR_WIDTH> > s_axi_param_AWADDR;
    sc_in< sc_logic > s_axi_param_WVALID;
    sc_out< sc_logic > s_axi_param_WREADY;
    sc_in< sc_uint<C_S_AXI_PARAM_DATA_WIDTH> > s_axi_param_WDATA;
    sc_in< sc_uint<C_S_AXI_PARAM_DATA_WIDTH/8> > s_axi_param_WSTRB;
    sc_in< sc_logic > s_axi_param_ARVALID;
    sc_out< sc_logic > s_axi_param_ARREADY;
    sc_in< sc_uint<C_S_AXI_PARAM_ADDR_WIDTH> > s_axi_param_ARADDR;
    sc_out< sc_logic > s_axi_param_RVALID;
    sc_in< sc_logic > s_axi_param_RREADY;
    sc_out< sc_uint<C_S_AXI_PARAM_DATA_WIDTH> > s_axi_param_RDATA;
    sc_out< sc_lv<2> > s_axi_param_RRESP;
    sc_out< sc_logic > s_axi_param_BVALID;
    sc_in< sc_logic > s_axi_param_BREADY;
    sc_out< sc_lv<2> > s_axi_param_BRESP;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const7;
    sc_signal< sc_lv<32> > ap_var_for_const8;
    sc_signal< sc_lv<8> > ap_var_for_const9;
    sc_signal< sc_lv<32> > ap_var_for_const11;
    sc_signal< sc_lv<1> > ap_var_for_const2;
    sc_signal< sc_lv<32> > ap_var_for_const13;
    sc_signal< sc_lv<4> > ap_var_for_const6;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<32> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<32> > ap_var_for_const10;
    sc_signal< sc_lv<4> > ap_var_for_const12;
    sc_signal< sc_lv<64> > ap_var_for_const1;


    // Module declarations
    batch_align2D(sc_module_name name);
    SC_HAS_PROCESS(batch_align2D);

    ~batch_align2D();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    batch_align2D_pyr_data* pyr_data_U;
    batch_align2D_ctrl_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* batch_align2D_ctrl_s_axi_U;
    batch_align2D_param_s_axi<C_S_AXI_PARAM_ADDR_WIDTH,C_S_AXI_PARAM_DATA_WIDTH>* batch_align2D_param_s_axi_U;
    batch_align2D_pyr_m_axi<0,8,64,5,16,16,16,16,C_M_AXI_PYR_ID_WIDTH,C_M_AXI_PYR_ADDR_WIDTH,C_M_AXI_PYR_DATA_WIDTH,C_M_AXI_PYR_AWUSER_WIDTH,C_M_AXI_PYR_ARUSER_WIDTH,C_M_AXI_PYR_WUSER_WIDTH,C_M_AXI_PYR_RUSER_WIDTH,C_M_AXI_PYR_BUSER_WIDTH,C_M_AXI_PYR_USER_VALUE,C_M_AXI_PYR_PROT_VALUE,C_M_AXI_PYR_CACHE_VALUE>* batch_align2D_pyr_m_axi_U;
    batch_align2D_patches_m_axi<0,8,64,5,16,16,16,16,C_M_AXI_PATCHES_ID_WIDTH,C_M_AXI_PATCHES_ADDR_WIDTH,C_M_AXI_PATCHES_DATA_WIDTH,C_M_AXI_PATCHES_AWUSER_WIDTH,C_M_AXI_PATCHES_ARUSER_WIDTH,C_M_AXI_PATCHES_WUSER_WIDTH,C_M_AXI_PATCHES_RUSER_WIDTH,C_M_AXI_PATCHES_BUSER_WIDTH,C_M_AXI_PATCHES_USER_VALUE,C_M_AXI_PATCHES_PROT_VALUE,C_M_AXI_PATCHES_CACHE_VALUE>* batch_align2D_patches_m_axi_U;
    batch_align2D_pos_r_m_axi<0,32,64,5,16,16,16,16,C_M_AXI_POS_R_ID_WIDTH,C_M_AXI_POS_R_ADDR_WIDTH,C_M_AXI_POS_R_DATA_WIDTH,C_M_AXI_POS_R_AWUSER_WIDTH,C_M_AXI_POS_R_ARUSER_WIDTH,C_M_AXI_POS_R_WUSER_WIDTH,C_M_AXI_POS_R_RUSER_WIDTH,C_M_AXI_POS_R_BUSER_WIDTH,C_M_AXI_POS_R_USER_VALUE,C_M_AXI_POS_R_PROT_VALUE,C_M_AXI_POS_R_CACHE_VALUE>* batch_align2D_pos_r_m_axi_U;
    batch_align2D_debug_m_axi<0,32,64,5,16,16,16,16,C_M_AXI_DEBUG_ID_WIDTH,C_M_AXI_DEBUG_ADDR_WIDTH,C_M_AXI_DEBUG_DATA_WIDTH,C_M_AXI_DEBUG_AWUSER_WIDTH,C_M_AXI_DEBUG_ARUSER_WIDTH,C_M_AXI_DEBUG_WUSER_WIDTH,C_M_AXI_DEBUG_RUSER_WIDTH,C_M_AXI_DEBUG_BUSER_WIDTH,C_M_AXI_DEBUG_USER_VALUE,C_M_AXI_DEBUG_PROT_VALUE,C_M_AXI_DEBUG_CACHE_VALUE>* batch_align2D_debug_m_axi_U;
    batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1<1,4,32,32,32>* batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1;
    batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1<1,4,32,32,32>* batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U2;
    batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U3;
    batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U4;
    batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U5;
    batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U6;
    batch_align2D_fdiv_32ns_32ns_32_8_1<1,8,32,32,32>* batch_align2D_fdiv_32ns_32ns_32_8_1_U7;
    batch_align2D_sitofp_32s_32_3_1<1,3,32,32>* batch_align2D_sitofp_32s_32_3_1_U8;
    batch_align2D_mux_4009_8_1_1<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,9,8>* batch_align2D_mux_4009_8_1_1_U9;
    batch_align2D_mux_4009_8_1_1<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,9,8>* batch_align2D_mux_4009_8_1_1_U10;
    batch_align2D_mux_4009_8_1_1<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,9,8>* batch_align2D_mux_4009_8_1_1_U11;
    batch_align2D_mux_4009_8_1_1<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,9,8>* batch_align2D_mux_4009_8_1_1_U12;
    batch_align2D_mux_366_32_1_1<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,6,32>* batch_align2D_mux_366_32_1_1_U13;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<150> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<64> > pyr_data_ptr;
    sc_signal< sc_lv<16> > img_w;
    sc_signal< sc_lv<16> > img_h;
    sc_signal< sc_lv<64> > ref_patch_with_border_ptr;
    sc_signal< sc_lv<64> > cur_px_estimate_ptr;
    sc_signal< sc_lv<128> > levels;
    sc_signal< sc_logic > converged_ap_vld;
    sc_signal< sc_lv<32> > n_iter;
    sc_signal< sc_lv<1> > transfer_pyr;
    sc_signal< sc_lv<64> > inv_out;
    sc_signal< sc_lv<19> > pyr_data_address0;
    sc_signal< sc_logic > pyr_data_ce0;
    sc_signal< sc_logic > pyr_data_we0;
    sc_signal< sc_lv<8> > pyr_data_q0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_403;
    sc_signal< sc_lv<8> > ref_patch_with_borde_404;
    sc_signal< sc_lv<8> > ref_patch_with_borde_405;
    sc_signal< sc_lv<8> > ref_patch_with_borde_406;
    sc_signal< sc_lv<8> > ref_patch_with_borde_407;
    sc_signal< sc_lv<8> > ref_patch_with_borde_408;
    sc_signal< sc_lv<8> > ref_patch_with_borde_409;
    sc_signal< sc_lv<8> > ref_patch_with_borde_410;
    sc_signal< sc_lv<8> > ref_patch_with_borde_412;
    sc_signal< sc_lv<8> > ref_patch_with_borde_413;
    sc_signal< sc_lv<8> > ref_patch_with_borde_414;
    sc_signal< sc_lv<8> > ref_patch_with_borde_415;
    sc_signal< sc_lv<8> > ref_patch_with_borde_416;
    sc_signal< sc_lv<8> > ref_patch_with_borde_417;
    sc_signal< sc_lv<8> > ref_patch_with_borde_418;
    sc_signal< sc_lv<8> > ref_patch_with_borde_419;
    sc_signal< sc_lv<8> > ref_patch_with_borde_420;
    sc_signal< sc_lv<8> > ref_patch_with_borde_421;
    sc_signal< sc_lv<8> > ref_patch_with_borde_423;
    sc_signal< sc_lv<8> > ref_patch_with_borde_424;
    sc_signal< sc_lv<8> > ref_patch_with_borde_425;
    sc_signal< sc_lv<8> > ref_patch_with_borde_426;
    sc_signal< sc_lv<8> > ref_patch_with_borde_427;
    sc_signal< sc_lv<8> > ref_patch_with_borde_428;
    sc_signal< sc_lv<8> > ref_patch_with_borde_429;
    sc_signal< sc_lv<8> > ref_patch_with_borde_430;
    sc_signal< sc_lv<8> > ref_patch_with_borde_431;
    sc_signal< sc_lv<8> > ref_patch_with_borde_432;
    sc_signal< sc_lv<8> > ref_patch_with_borde_434;
    sc_signal< sc_lv<8> > ref_patch_with_borde_435;
    sc_signal< sc_lv<8> > ref_patch_with_borde_436;
    sc_signal< sc_lv<8> > ref_patch_with_borde_437;
    sc_signal< sc_lv<8> > ref_patch_with_borde_438;
    sc_signal< sc_lv<8> > ref_patch_with_borde_439;
    sc_signal< sc_lv<8> > ref_patch_with_borde_440;
    sc_signal< sc_lv<8> > ref_patch_with_borde_441;
    sc_signal< sc_lv<8> > ref_patch_with_borde_442;
    sc_signal< sc_lv<8> > ref_patch_with_borde_443;
    sc_signal< sc_lv<8> > ref_patch_with_borde_445;
    sc_signal< sc_lv<8> > ref_patch_with_borde_446;
    sc_signal< sc_lv<8> > ref_patch_with_borde_447;
    sc_signal< sc_lv<8> > ref_patch_with_borde_448;
    sc_signal< sc_lv<8> > ref_patch_with_borde_449;
    sc_signal< sc_lv<8> > ref_patch_with_borde_450;
    sc_signal< sc_lv<8> > ref_patch_with_borde_451;
    sc_signal< sc_lv<8> > ref_patch_with_borde_452;
    sc_signal< sc_lv<8> > ref_patch_with_borde_453;
    sc_signal< sc_lv<8> > ref_patch_with_borde_454;
    sc_signal< sc_lv<8> > ref_patch_with_borde_456;
    sc_signal< sc_lv<8> > ref_patch_with_borde_457;
    sc_signal< sc_lv<8> > ref_patch_with_borde_458;
    sc_signal< sc_lv<8> > ref_patch_with_borde_459;
    sc_signal< sc_lv<8> > ref_patch_with_borde_460;
    sc_signal< sc_lv<8> > ref_patch_with_borde_461;
    sc_signal< sc_lv<8> > ref_patch_with_borde_462;
    sc_signal< sc_lv<8> > ref_patch_with_borde_463;
    sc_signal< sc_lv<8> > ref_patch_with_borde_464;
    sc_signal< sc_lv<8> > ref_patch_with_borde_465;
    sc_signal< sc_lv<8> > ref_patch_with_borde_467;
    sc_signal< sc_lv<8> > ref_patch_with_borde_468;
    sc_signal< sc_lv<8> > ref_patch_with_borde_469;
    sc_signal< sc_lv<8> > ref_patch_with_borde_470;
    sc_signal< sc_lv<8> > ref_patch_with_borde_471;
    sc_signal< sc_lv<8> > ref_patch_with_borde_472;
    sc_signal< sc_lv<8> > ref_patch_with_borde_473;
    sc_signal< sc_lv<8> > ref_patch_with_borde_474;
    sc_signal< sc_lv<8> > ref_patch_with_borde_475;
    sc_signal< sc_lv<8> > ref_patch_with_borde_476;
    sc_signal< sc_lv<8> > ref_patch_with_borde_478;
    sc_signal< sc_lv<8> > ref_patch_with_borde_479;
    sc_signal< sc_lv<8> > ref_patch_with_borde_480;
    sc_signal< sc_lv<8> > ref_patch_with_borde_481;
    sc_signal< sc_lv<8> > ref_patch_with_borde_482;
    sc_signal< sc_lv<8> > ref_patch_with_borde_483;
    sc_signal< sc_lv<8> > ref_patch_with_borde_484;
    sc_signal< sc_lv<8> > ref_patch_with_borde_485;
    sc_signal< sc_lv<8> > ref_patch_with_borde_486;
    sc_signal< sc_lv<8> > ref_patch_with_borde_487;
    sc_signal< sc_lv<8> > ref_patch_with_borde_503;
    sc_signal< sc_lv<8> > ref_patch_with_borde_504;
    sc_signal< sc_lv<8> > ref_patch_with_borde_505;
    sc_signal< sc_lv<8> > ref_patch_with_borde_506;
    sc_signal< sc_lv<8> > ref_patch_with_borde_507;
    sc_signal< sc_lv<8> > ref_patch_with_borde_508;
    sc_signal< sc_lv<8> > ref_patch_with_borde_509;
    sc_signal< sc_lv<8> > ref_patch_with_borde_510;
    sc_signal< sc_lv<8> > ref_patch_with_borde_512;
    sc_signal< sc_lv<8> > ref_patch_with_borde_513;
    sc_signal< sc_lv<8> > ref_patch_with_borde_514;
    sc_signal< sc_lv<8> > ref_patch_with_borde_515;
    sc_signal< sc_lv<8> > ref_patch_with_borde_516;
    sc_signal< sc_lv<8> > ref_patch_with_borde_517;
    sc_signal< sc_lv<8> > ref_patch_with_borde_518;
    sc_signal< sc_lv<8> > ref_patch_with_borde_519;
    sc_signal< sc_lv<8> > ref_patch_with_borde_520;
    sc_signal< sc_lv<8> > ref_patch_with_borde_521;
    sc_signal< sc_lv<8> > ref_patch_with_borde_523;
    sc_signal< sc_lv<8> > ref_patch_with_borde_524;
    sc_signal< sc_lv<8> > ref_patch_with_borde_525;
    sc_signal< sc_lv<8> > ref_patch_with_borde_526;
    sc_signal< sc_lv<8> > ref_patch_with_borde_527;
    sc_signal< sc_lv<8> > ref_patch_with_borde_528;
    sc_signal< sc_lv<8> > ref_patch_with_borde_529;
    sc_signal< sc_lv<8> > ref_patch_with_borde_530;
    sc_signal< sc_lv<8> > ref_patch_with_borde_531;
    sc_signal< sc_lv<8> > ref_patch_with_borde_532;
    sc_signal< sc_lv<8> > ref_patch_with_borde_534;
    sc_signal< sc_lv<8> > ref_patch_with_borde_535;
    sc_signal< sc_lv<8> > ref_patch_with_borde_536;
    sc_signal< sc_lv<8> > ref_patch_with_borde_537;
    sc_signal< sc_lv<8> > ref_patch_with_borde_538;
    sc_signal< sc_lv<8> > ref_patch_with_borde_539;
    sc_signal< sc_lv<8> > ref_patch_with_borde_540;
    sc_signal< sc_lv<8> > ref_patch_with_borde_541;
    sc_signal< sc_lv<8> > ref_patch_with_borde_542;
    sc_signal< sc_lv<8> > ref_patch_with_borde_543;
    sc_signal< sc_lv<8> > ref_patch_with_borde_545;
    sc_signal< sc_lv<8> > ref_patch_with_borde_546;
    sc_signal< sc_lv<8> > ref_patch_with_borde_547;
    sc_signal< sc_lv<8> > ref_patch_with_borde_548;
    sc_signal< sc_lv<8> > ref_patch_with_borde_549;
    sc_signal< sc_lv<8> > ref_patch_with_borde_550;
    sc_signal< sc_lv<8> > ref_patch_with_borde_551;
    sc_signal< sc_lv<8> > ref_patch_with_borde_552;
    sc_signal< sc_lv<8> > ref_patch_with_borde_553;
    sc_signal< sc_lv<8> > ref_patch_with_borde_554;
    sc_signal< sc_lv<8> > ref_patch_with_borde_556;
    sc_signal< sc_lv<8> > ref_patch_with_borde_557;
    sc_signal< sc_lv<8> > ref_patch_with_borde_558;
    sc_signal< sc_lv<8> > ref_patch_with_borde_559;
    sc_signal< sc_lv<8> > ref_patch_with_borde_560;
    sc_signal< sc_lv<8> > ref_patch_with_borde_561;
    sc_signal< sc_lv<8> > ref_patch_with_borde_562;
    sc_signal< sc_lv<8> > ref_patch_with_borde_563;
    sc_signal< sc_lv<8> > ref_patch_with_borde_564;
    sc_signal< sc_lv<8> > ref_patch_with_borde_565;
    sc_signal< sc_lv<8> > ref_patch_with_borde_567;
    sc_signal< sc_lv<8> > ref_patch_with_borde_568;
    sc_signal< sc_lv<8> > ref_patch_with_borde_569;
    sc_signal< sc_lv<8> > ref_patch_with_borde_570;
    sc_signal< sc_lv<8> > ref_patch_with_borde_571;
    sc_signal< sc_lv<8> > ref_patch_with_borde_572;
    sc_signal< sc_lv<8> > ref_patch_with_borde_573;
    sc_signal< sc_lv<8> > ref_patch_with_borde_574;
    sc_signal< sc_lv<8> > ref_patch_with_borde_575;
    sc_signal< sc_lv<8> > ref_patch_with_borde_576;
    sc_signal< sc_lv<8> > ref_patch_with_borde_578;
    sc_signal< sc_lv<8> > ref_patch_with_borde_579;
    sc_signal< sc_lv<8> > ref_patch_with_borde_580;
    sc_signal< sc_lv<8> > ref_patch_with_borde_581;
    sc_signal< sc_lv<8> > ref_patch_with_borde_582;
    sc_signal< sc_lv<8> > ref_patch_with_borde_583;
    sc_signal< sc_lv<8> > ref_patch_with_borde_584;
    sc_signal< sc_lv<8> > ref_patch_with_borde_585;
    sc_signal< sc_lv<8> > ref_patch_with_borde_586;
    sc_signal< sc_lv<8> > ref_patch_with_borde_587;
    sc_signal< sc_lv<8> > ref_patch_with_borde_603;
    sc_signal< sc_lv<8> > ref_patch_with_borde_604;
    sc_signal< sc_lv<8> > ref_patch_with_borde_605;
    sc_signal< sc_lv<8> > ref_patch_with_borde_606;
    sc_signal< sc_lv<8> > ref_patch_with_borde_607;
    sc_signal< sc_lv<8> > ref_patch_with_borde_608;
    sc_signal< sc_lv<8> > ref_patch_with_borde_609;
    sc_signal< sc_lv<8> > ref_patch_with_borde_610;
    sc_signal< sc_lv<8> > ref_patch_with_borde_612;
    sc_signal< sc_lv<8> > ref_patch_with_borde_613;
    sc_signal< sc_lv<8> > ref_patch_with_borde_614;
    sc_signal< sc_lv<8> > ref_patch_with_borde_615;
    sc_signal< sc_lv<8> > ref_patch_with_borde_616;
    sc_signal< sc_lv<8> > ref_patch_with_borde_617;
    sc_signal< sc_lv<8> > ref_patch_with_borde_618;
    sc_signal< sc_lv<8> > ref_patch_with_borde_619;
    sc_signal< sc_lv<8> > ref_patch_with_borde_620;
    sc_signal< sc_lv<8> > ref_patch_with_borde_621;
    sc_signal< sc_lv<8> > ref_patch_with_borde_623;
    sc_signal< sc_lv<8> > ref_patch_with_borde_624;
    sc_signal< sc_lv<8> > ref_patch_with_borde_625;
    sc_signal< sc_lv<8> > ref_patch_with_borde_626;
    sc_signal< sc_lv<8> > ref_patch_with_borde_627;
    sc_signal< sc_lv<8> > ref_patch_with_borde_628;
    sc_signal< sc_lv<8> > ref_patch_with_borde_629;
    sc_signal< sc_lv<8> > ref_patch_with_borde_630;
    sc_signal< sc_lv<8> > ref_patch_with_borde_631;
    sc_signal< sc_lv<8> > ref_patch_with_borde_632;
    sc_signal< sc_lv<8> > ref_patch_with_borde_634;
    sc_signal< sc_lv<8> > ref_patch_with_borde_635;
    sc_signal< sc_lv<8> > ref_patch_with_borde_636;
    sc_signal< sc_lv<8> > ref_patch_with_borde_637;
    sc_signal< sc_lv<8> > ref_patch_with_borde_638;
    sc_signal< sc_lv<8> > ref_patch_with_borde_639;
    sc_signal< sc_lv<8> > ref_patch_with_borde_640;
    sc_signal< sc_lv<8> > ref_patch_with_borde_641;
    sc_signal< sc_lv<8> > ref_patch_with_borde_642;
    sc_signal< sc_lv<8> > ref_patch_with_borde_643;
    sc_signal< sc_lv<8> > ref_patch_with_borde_645;
    sc_signal< sc_lv<8> > ref_patch_with_borde_646;
    sc_signal< sc_lv<8> > ref_patch_with_borde_647;
    sc_signal< sc_lv<8> > ref_patch_with_borde_648;
    sc_signal< sc_lv<8> > ref_patch_with_borde_649;
    sc_signal< sc_lv<8> > ref_patch_with_borde_650;
    sc_signal< sc_lv<8> > ref_patch_with_borde_651;
    sc_signal< sc_lv<8> > ref_patch_with_borde_652;
    sc_signal< sc_lv<8> > ref_patch_with_borde_653;
    sc_signal< sc_lv<8> > ref_patch_with_borde_654;
    sc_signal< sc_lv<8> > ref_patch_with_borde_656;
    sc_signal< sc_lv<8> > ref_patch_with_borde_657;
    sc_signal< sc_lv<8> > ref_patch_with_borde_658;
    sc_signal< sc_lv<8> > ref_patch_with_borde_659;
    sc_signal< sc_lv<8> > ref_patch_with_borde_660;
    sc_signal< sc_lv<8> > ref_patch_with_borde_661;
    sc_signal< sc_lv<8> > ref_patch_with_borde_662;
    sc_signal< sc_lv<8> > ref_patch_with_borde_663;
    sc_signal< sc_lv<8> > ref_patch_with_borde_664;
    sc_signal< sc_lv<8> > ref_patch_with_borde_665;
    sc_signal< sc_lv<8> > ref_patch_with_borde_667;
    sc_signal< sc_lv<8> > ref_patch_with_borde_668;
    sc_signal< sc_lv<8> > ref_patch_with_borde_669;
    sc_signal< sc_lv<8> > ref_patch_with_borde_670;
    sc_signal< sc_lv<8> > ref_patch_with_borde_671;
    sc_signal< sc_lv<8> > ref_patch_with_borde_672;
    sc_signal< sc_lv<8> > ref_patch_with_borde_673;
    sc_signal< sc_lv<8> > ref_patch_with_borde_674;
    sc_signal< sc_lv<8> > ref_patch_with_borde_675;
    sc_signal< sc_lv<8> > ref_patch_with_borde_676;
    sc_signal< sc_lv<8> > ref_patch_with_borde_678;
    sc_signal< sc_lv<8> > ref_patch_with_borde_679;
    sc_signal< sc_lv<8> > ref_patch_with_borde_680;
    sc_signal< sc_lv<8> > ref_patch_with_borde_681;
    sc_signal< sc_lv<8> > ref_patch_with_borde_682;
    sc_signal< sc_lv<8> > ref_patch_with_borde_683;
    sc_signal< sc_lv<8> > ref_patch_with_borde_684;
    sc_signal< sc_lv<8> > ref_patch_with_borde_685;
    sc_signal< sc_lv<8> > ref_patch_with_borde_686;
    sc_signal< sc_lv<8> > ref_patch_with_borde_687;
    sc_signal< sc_lv<8> > ref_patch_with_borde_95;
    sc_signal< sc_lv<8> > ref_patch_with_borde_94;
    sc_signal< sc_lv<8> > ref_patch_with_borde_93;
    sc_signal< sc_lv<8> > ref_patch_with_borde_92;
    sc_signal< sc_lv<8> > ref_patch_with_borde_91;
    sc_signal< sc_lv<8> > ref_patch_with_borde_90;
    sc_signal< sc_lv<8> > ref_patch_with_borde_89;
    sc_signal< sc_lv<8> > ref_patch_with_borde_88;
    sc_signal< sc_lv<8> > ref_patch_with_borde_86;
    sc_signal< sc_lv<8> > ref_patch_with_borde_85;
    sc_signal< sc_lv<8> > ref_patch_with_borde_84;
    sc_signal< sc_lv<8> > ref_patch_with_borde_83;
    sc_signal< sc_lv<8> > ref_patch_with_borde_82;
    sc_signal< sc_lv<8> > ref_patch_with_borde_81;
    sc_signal< sc_lv<8> > ref_patch_with_borde_80;
    sc_signal< sc_lv<8> > ref_patch_with_borde_79;
    sc_signal< sc_lv<8> > ref_patch_with_borde_78;
    sc_signal< sc_lv<8> > ref_patch_with_borde_77;
    sc_signal< sc_lv<8> > ref_patch_with_borde_75;
    sc_signal< sc_lv<8> > ref_patch_with_borde_74;
    sc_signal< sc_lv<8> > ref_patch_with_borde_73;
    sc_signal< sc_lv<8> > ref_patch_with_borde_72;
    sc_signal< sc_lv<8> > ref_patch_with_borde_71;
    sc_signal< sc_lv<8> > ref_patch_with_borde_70;
    sc_signal< sc_lv<8> > ref_patch_with_borde_69;
    sc_signal< sc_lv<8> > ref_patch_with_borde_68;
    sc_signal< sc_lv<8> > ref_patch_with_borde_67;
    sc_signal< sc_lv<8> > ref_patch_with_borde_66;
    sc_signal< sc_lv<8> > ref_patch_with_borde_64;
    sc_signal< sc_lv<8> > ref_patch_with_borde_63;
    sc_signal< sc_lv<8> > ref_patch_with_borde_62;
    sc_signal< sc_lv<8> > ref_patch_with_borde_61;
    sc_signal< sc_lv<8> > ref_patch_with_borde_60;
    sc_signal< sc_lv<8> > ref_patch_with_borde_59;
    sc_signal< sc_lv<8> > ref_patch_with_borde_58;
    sc_signal< sc_lv<8> > ref_patch_with_borde_57;
    sc_signal< sc_lv<8> > ref_patch_with_borde_56;
    sc_signal< sc_lv<8> > ref_patch_with_borde_55;
    sc_signal< sc_lv<8> > ref_patch_with_borde_53;
    sc_signal< sc_lv<8> > ref_patch_with_borde_52;
    sc_signal< sc_lv<8> > ref_patch_with_borde_51;
    sc_signal< sc_lv<8> > ref_patch_with_borde_50;
    sc_signal< sc_lv<8> > ref_patch_with_borde_49;
    sc_signal< sc_lv<8> > ref_patch_with_borde_48;
    sc_signal< sc_lv<8> > ref_patch_with_borde_47;
    sc_signal< sc_lv<8> > ref_patch_with_borde_46;
    sc_signal< sc_lv<8> > ref_patch_with_borde_45;
    sc_signal< sc_lv<8> > ref_patch_with_borde_44;
    sc_signal< sc_lv<8> > ref_patch_with_borde_42;
    sc_signal< sc_lv<8> > ref_patch_with_borde_41;
    sc_signal< sc_lv<8> > ref_patch_with_borde_40;
    sc_signal< sc_lv<8> > ref_patch_with_borde_39;
    sc_signal< sc_lv<8> > ref_patch_with_borde_38;
    sc_signal< sc_lv<8> > ref_patch_with_borde_37;
    sc_signal< sc_lv<8> > ref_patch_with_borde_36;
    sc_signal< sc_lv<8> > ref_patch_with_borde_35;
    sc_signal< sc_lv<8> > ref_patch_with_borde_34;
    sc_signal< sc_lv<8> > ref_patch_with_borde_33;
    sc_signal< sc_lv<8> > ref_patch_with_borde_31;
    sc_signal< sc_lv<8> > ref_patch_with_borde_30;
    sc_signal< sc_lv<8> > ref_patch_with_borde_29;
    sc_signal< sc_lv<8> > ref_patch_with_borde_28;
    sc_signal< sc_lv<8> > ref_patch_with_borde_27;
    sc_signal< sc_lv<8> > ref_patch_with_borde_26;
    sc_signal< sc_lv<8> > ref_patch_with_borde_25;
    sc_signal< sc_lv<8> > ref_patch_with_borde_24;
    sc_signal< sc_lv<8> > ref_patch_with_borde_23;
    sc_signal< sc_lv<8> > ref_patch_with_borde_22;
    sc_signal< sc_lv<8> > ref_patch_with_borde_20;
    sc_signal< sc_lv<8> > ref_patch_with_borde_19;
    sc_signal< sc_lv<8> > ref_patch_with_borde_18;
    sc_signal< sc_lv<8> > ref_patch_with_borde_17;
    sc_signal< sc_lv<8> > ref_patch_with_borde_16;
    sc_signal< sc_lv<8> > ref_patch_with_borde_15;
    sc_signal< sc_lv<8> > ref_patch_with_borde_14;
    sc_signal< sc_lv<8> > ref_patch_with_borde_13;
    sc_signal< sc_lv<8> > ref_patch_with_borde_12;
    sc_signal< sc_lv<8> > ref_patch_with_borde_11;
    sc_signal< sc_lv<8> > ref_patch_with_borde_401;
    sc_signal< sc_lv<8> > ref_patch_with_borde_402;
    sc_signal< sc_lv<8> > ref_patch_with_borde_501;
    sc_signal< sc_lv<8> > ref_patch_with_borde_502;
    sc_signal< sc_lv<8> > ref_patch_with_borde_601;
    sc_signal< sc_lv<8> > ref_patch_with_borde_602;
    sc_signal< sc_lv<8> > ref_patch_with_borde_97;
    sc_signal< sc_lv<8> > ref_patch_with_borde_96;
    sc_signal< sc_lv<8> > ref_patch_with_borde_489;
    sc_signal< sc_lv<8> > ref_patch_with_borde_490;
    sc_signal< sc_lv<8> > ref_patch_with_borde_491;
    sc_signal< sc_lv<8> > ref_patch_with_borde_492;
    sc_signal< sc_lv<8> > ref_patch_with_borde_493;
    sc_signal< sc_lv<8> > ref_patch_with_borde_494;
    sc_signal< sc_lv<8> > ref_patch_with_borde_495;
    sc_signal< sc_lv<8> > ref_patch_with_borde_496;
    sc_signal< sc_lv<8> > ref_patch_with_borde_497;
    sc_signal< sc_lv<8> > ref_patch_with_borde_589;
    sc_signal< sc_lv<8> > ref_patch_with_borde_590;
    sc_signal< sc_lv<8> > ref_patch_with_borde_591;
    sc_signal< sc_lv<8> > ref_patch_with_borde_592;
    sc_signal< sc_lv<8> > ref_patch_with_borde_593;
    sc_signal< sc_lv<8> > ref_patch_with_borde_594;
    sc_signal< sc_lv<8> > ref_patch_with_borde_595;
    sc_signal< sc_lv<8> > ref_patch_with_borde_596;
    sc_signal< sc_lv<8> > ref_patch_with_borde_597;
    sc_signal< sc_lv<8> > ref_patch_with_borde_689;
    sc_signal< sc_lv<8> > ref_patch_with_borde_690;
    sc_signal< sc_lv<8> > ref_patch_with_borde_691;
    sc_signal< sc_lv<8> > ref_patch_with_borde_692;
    sc_signal< sc_lv<8> > ref_patch_with_borde_693;
    sc_signal< sc_lv<8> > ref_patch_with_borde_694;
    sc_signal< sc_lv<8> > ref_patch_with_borde_695;
    sc_signal< sc_lv<8> > ref_patch_with_borde_696;
    sc_signal< sc_lv<8> > ref_patch_with_borde_697;
    sc_signal< sc_lv<8> > ref_patch_with_borde_9;
    sc_signal< sc_lv<8> > ref_patch_with_borde_8;
    sc_signal< sc_lv<8> > ref_patch_with_borde_7;
    sc_signal< sc_lv<8> > ref_patch_with_borde_6;
    sc_signal< sc_lv<8> > ref_patch_with_borde_5;
    sc_signal< sc_lv<8> > ref_patch_with_borde_4;
    sc_signal< sc_lv<8> > ref_patch_with_borde_3;
    sc_signal< sc_lv<8> > ref_patch_with_borde_2;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_399;
    sc_signal< sc_lv<8> > ref_patch_with_borde_400;
    sc_signal< sc_lv<8> > ref_patch_with_borde_411;
    sc_signal< sc_lv<8> > ref_patch_with_borde_422;
    sc_signal< sc_lv<8> > ref_patch_with_borde_433;
    sc_signal< sc_lv<8> > ref_patch_with_borde_444;
    sc_signal< sc_lv<8> > ref_patch_with_borde_455;
    sc_signal< sc_lv<8> > ref_patch_with_borde_466;
    sc_signal< sc_lv<8> > ref_patch_with_borde_477;
    sc_signal< sc_lv<8> > ref_patch_with_borde_488;
    sc_signal< sc_lv<8> > ref_patch_with_borde_498;
    sc_signal< sc_lv<8> > ref_patch_with_borde_499;
    sc_signal< sc_lv<8> > ref_patch_with_borde_500;
    sc_signal< sc_lv<8> > ref_patch_with_borde_511;
    sc_signal< sc_lv<8> > ref_patch_with_borde_522;
    sc_signal< sc_lv<8> > ref_patch_with_borde_533;
    sc_signal< sc_lv<8> > ref_patch_with_borde_544;
    sc_signal< sc_lv<8> > ref_patch_with_borde_555;
    sc_signal< sc_lv<8> > ref_patch_with_borde_566;
    sc_signal< sc_lv<8> > ref_patch_with_borde_577;
    sc_signal< sc_lv<8> > ref_patch_with_borde_588;
    sc_signal< sc_lv<8> > ref_patch_with_borde_598;
    sc_signal< sc_lv<8> > ref_patch_with_borde_599;
    sc_signal< sc_lv<8> > ref_patch_with_borde_600;
    sc_signal< sc_lv<8> > ref_patch_with_borde_611;
    sc_signal< sc_lv<8> > ref_patch_with_borde_622;
    sc_signal< sc_lv<8> > ref_patch_with_borde_633;
    sc_signal< sc_lv<8> > ref_patch_with_borde_644;
    sc_signal< sc_lv<8> > ref_patch_with_borde_655;
    sc_signal< sc_lv<8> > ref_patch_with_borde_666;
    sc_signal< sc_lv<8> > ref_patch_with_borde_677;
    sc_signal< sc_lv<8> > ref_patch_with_borde_688;
    sc_signal< sc_lv<8> > ref_patch_with_borde_698;
    sc_signal< sc_lv<8> > ref_patch_with_borde_99;
    sc_signal< sc_lv<8> > ref_patch_with_borde_98;
    sc_signal< sc_lv<8> > ref_patch_with_borde_87;
    sc_signal< sc_lv<8> > ref_patch_with_borde_76;
    sc_signal< sc_lv<8> > ref_patch_with_borde_65;
    sc_signal< sc_lv<8> > ref_patch_with_borde_54;
    sc_signal< sc_lv<8> > ref_patch_with_borde_43;
    sc_signal< sc_lv<8> > ref_patch_with_borde_32;
    sc_signal< sc_lv<8> > ref_patch_with_borde_21;
    sc_signal< sc_lv<8> > ref_patch_with_borde_10;
    sc_signal< sc_lv<8> > ref_patch_with_borde;
    sc_signal< sc_lv<32> > cur_px_estimate_3_1;
    sc_signal< sc_lv<32> > cur_px_estimate_0_0;
    sc_signal< sc_lv<32> > cur_px_estimate_0_1;
    sc_signal< sc_lv<32> > cur_px_estimate_1_0;
    sc_signal< sc_lv<32> > cur_px_estimate_1_1;
    sc_signal< sc_lv<32> > cur_px_estimate_2_0;
    sc_signal< sc_lv<32> > cur_px_estimate_2_1;
    sc_signal< sc_lv<32> > cur_px_estimate_3_0;
    sc_signal< sc_logic > pyr_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > pyr_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond3_reg_10096;
    sc_signal< sc_logic > patches_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > patches_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > exitcond1_reg_10110;
    sc_signal< sc_logic > pos_r_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > pos_r_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_logic > pos_r_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state153;
    sc_signal< sc_logic > pos_r_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_pp5_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter1;
    sc_signal< bool > ap_block_pp5_stage0;
    sc_signal< sc_lv<1> > exitcond5_reg_10556;
    sc_signal< sc_logic > pos_r_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state164;
    sc_signal< sc_logic > ap_CS_fsm_state137;
    sc_signal< sc_logic > ap_CS_fsm_state145;
    sc_signal< sc_logic > ap_CS_fsm_state150;
    sc_signal< sc_logic > debug_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<1> > exitcond_fu_4427_p2;
    sc_signal< sc_logic > debug_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state157;
    sc_signal< sc_logic > debug_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_lv<1> > exitcond4_reg_10542;
    sc_signal< sc_logic > pyr_AWREADY;
    sc_signal< sc_logic > pyr_WREADY;
    sc_signal< sc_logic > pyr_ARVALID;
    sc_signal< sc_logic > pyr_ARREADY;
    sc_signal< sc_logic > pyr_RVALID;
    sc_signal< sc_logic > pyr_RREADY;
    sc_signal< sc_lv<8> > pyr_RDATA;
    sc_signal< sc_logic > pyr_RLAST;
    sc_signal< sc_lv<1> > pyr_RID;
    sc_signal< sc_lv<1> > pyr_RUSER;
    sc_signal< sc_lv<2> > pyr_RRESP;
    sc_signal< sc_logic > pyr_BVALID;
    sc_signal< sc_lv<2> > pyr_BRESP;
    sc_signal< sc_lv<1> > pyr_BID;
    sc_signal< sc_lv<1> > pyr_BUSER;
    sc_signal< sc_logic > patches_AWREADY;
    sc_signal< sc_logic > patches_WREADY;
    sc_signal< sc_logic > patches_ARVALID;
    sc_signal< sc_logic > patches_ARREADY;
    sc_signal< sc_logic > patches_RVALID;
    sc_signal< sc_logic > patches_RREADY;
    sc_signal< sc_lv<8> > patches_RDATA;
    sc_signal< sc_logic > patches_RLAST;
    sc_signal< sc_lv<1> > patches_RID;
    sc_signal< sc_lv<1> > patches_RUSER;
    sc_signal< sc_lv<2> > patches_RRESP;
    sc_signal< sc_logic > patches_BVALID;
    sc_signal< sc_lv<2> > patches_BRESP;
    sc_signal< sc_lv<1> > patches_BID;
    sc_signal< sc_lv<1> > patches_BUSER;
    sc_signal< sc_logic > pos_r_AWVALID;
    sc_signal< sc_logic > pos_r_AWREADY;
    sc_signal< sc_lv<64> > pos_r_AWADDR;
    sc_signal< sc_lv<32> > pos_r_AWLEN;
    sc_signal< sc_logic > pos_r_WVALID;
    sc_signal< sc_logic > pos_r_WREADY;
    sc_signal< sc_lv<32> > pos_r_WDATA;
    sc_signal< sc_logic > pos_r_ARVALID;
    sc_signal< sc_logic > pos_r_ARREADY;
    sc_signal< sc_logic > pos_r_RVALID;
    sc_signal< sc_logic > pos_r_RREADY;
    sc_signal< sc_lv<32> > pos_r_RDATA;
    sc_signal< sc_logic > pos_r_RLAST;
    sc_signal< sc_lv<1> > pos_r_RID;
    sc_signal< sc_lv<1> > pos_r_RUSER;
    sc_signal< sc_lv<2> > pos_r_RRESP;
    sc_signal< sc_logic > pos_r_BVALID;
    sc_signal< sc_logic > pos_r_BREADY;
    sc_signal< sc_lv<2> > pos_r_BRESP;
    sc_signal< sc_lv<1> > pos_r_BID;
    sc_signal< sc_lv<1> > pos_r_BUSER;
    sc_signal< sc_logic > debug_AWVALID;
    sc_signal< sc_logic > debug_AWREADY;
    sc_signal< sc_logic > debug_WVALID;
    sc_signal< sc_logic > debug_WREADY;
    sc_signal< sc_logic > debug_ARREADY;
    sc_signal< sc_logic > debug_RVALID;
    sc_signal< sc_lv<32> > debug_RDATA;
    sc_signal< sc_logic > debug_RLAST;
    sc_signal< sc_lv<1> > debug_RID;
    sc_signal< sc_lv<1> > debug_RUSER;
    sc_signal< sc_lv<2> > debug_RRESP;
    sc_signal< sc_logic > debug_BVALID;
    sc_signal< sc_logic > debug_BREADY;
    sc_signal< sc_lv<2> > debug_BRESP;
    sc_signal< sc_lv<1> > debug_BID;
    sc_signal< sc_lv<1> > debug_BUSER;
    sc_signal< sc_lv<19> > indvar_reg_1547;
    sc_signal< sc_lv<19> > indvar_reg_1547_pp0_iter1_reg;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<9> > indvar1_reg_1559;
    sc_signal< sc_lv<19> > phi_mul_reg_1570;
    sc_signal< sc_lv<9> > phi_urem_reg_1581;
    sc_signal< sc_lv<4> > indvar3_reg_1592;
    sc_signal< sc_lv<32> > tmp_2_reg_1615;
    sc_signal< sc_lv<32> > tmp_s_reg_1627;
    sc_signal< sc_lv<32> > tmp_4_reg_1639;
    sc_signal< sc_lv<32> > tmp_5_reg_1651;
    sc_signal< sc_lv<32> > tmp_10_reg_1663;
    sc_signal< sc_lv<7> > i_0_i_reg_1675;
    sc_signal< sc_lv<6> > indvar6_reg_1686;
    sc_signal< sc_lv<4> > indvar8_reg_1697;
    sc_signal< sc_lv<32> > grp_fu_1752_p1;
    sc_signal< sc_lv<32> > reg_1755;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< bool > ap_block_state35_pp3_stage3_iter0;
    sc_signal< bool > ap_block_state39_pp3_stage3_iter1;
    sc_signal< bool > ap_block_state43_pp3_stage3_iter2;
    sc_signal< bool > ap_block_pp3_stage3_11001;
    sc_signal< sc_lv<1> > exitcond_i_reg_10396;
    sc_signal< sc_logic > ap_CS_fsm_state140;
    sc_signal< sc_lv<32> > grp_fu_1721_p2;
    sc_signal< sc_lv<32> > reg_1763;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< bool > ap_block_state33_pp3_stage1_iter0;
    sc_signal< bool > ap_block_state37_pp3_stage1_iter1;
    sc_signal< bool > ap_block_state41_pp3_stage1_iter2;
    sc_signal< bool > ap_block_pp3_stage1_11001;
    sc_signal< sc_lv<1> > exitcond_i_reg_10396_pp3_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_logic > ap_CS_fsm_state78;
    sc_signal< sc_logic > ap_CS_fsm_state102;
    sc_signal< sc_lv<32> > reg_1771;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage2;
    sc_signal< bool > ap_block_state34_pp3_stage2_iter0;
    sc_signal< bool > ap_block_state38_pp3_stage2_iter1;
    sc_signal< bool > ap_block_state42_pp3_stage2_iter2;
    sc_signal< bool > ap_block_pp3_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_lv<32> > reg_1777;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_lv<32> > grp_fu_1727_p2;
    sc_signal< sc_lv<32> > reg_1783;
    sc_signal< sc_lv<32> > reg_1793;
    sc_signal< sc_logic > ap_CS_fsm_state65;
    sc_signal< sc_lv<32> > grp_fu_1733_p2;
    sc_signal< sc_lv<32> > reg_1801;
    sc_signal< sc_lv<32> > reg_1807;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_logic > ap_CS_fsm_state57;
    sc_signal< sc_logic > ap_CS_fsm_state61;
    sc_signal< sc_lv<32> > grp_fu_1708_p2;
    sc_signal< sc_lv<32> > reg_1812;
    sc_signal< sc_logic > ap_CS_fsm_state69;
    sc_signal< sc_logic > ap_CS_fsm_state144;
    sc_signal< sc_lv<32> > reg_1819;
    sc_signal< sc_logic > ap_CS_fsm_state82;
    sc_signal< sc_logic > ap_CS_fsm_state93;
    sc_signal< sc_logic > ap_CS_fsm_state106;
    sc_signal< sc_logic > ap_CS_fsm_state117;
    sc_signal< sc_logic > ap_CS_fsm_state128;
    sc_signal< sc_lv<32> > grp_fu_1748_p2;
    sc_signal< sc_lv<32> > reg_1824;
    sc_signal< sc_logic > ap_CS_fsm_state90;
    sc_signal< sc_logic > ap_CS_fsm_state101;
    sc_signal< sc_lv<1> > transfer_pyr_read_read_fu_1416_p2;
    sc_signal< sc_lv<64> > debug_addr_reg_10066;
    sc_signal< sc_lv<63> > tmp_6_cast_fu_1862_p1;
    sc_signal< sc_lv<63> > tmp_6_cast_reg_10072;
    sc_signal< sc_lv<64> > pos_addr_reg_10077;
    sc_signal< sc_lv<64> > patches_addr_reg_10084;
    sc_signal< sc_lv<64> > pyr_addr_reg_10090;
    sc_signal< sc_lv<1> > exitcond3_fu_1884_p2;
    sc_signal< sc_lv<1> > exitcond3_reg_10096_pp0_iter1_reg;
    sc_signal< sc_lv<19> > indvar_next_fu_1890_p2;
    sc_signal< sc_lv<19> > indvar_next_reg_10100;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > pyr_addr_read_reg_10105;
    sc_signal< sc_lv<1> > exitcond1_fu_1901_p2;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<9> > indvar_next1_fu_1907_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<19> > next_mul_fu_1913_p2;
    sc_signal< sc_lv<2> > div_t_reg_10124;
    sc_signal< sc_lv<7> > tmp_fu_1929_p1;
    sc_signal< sc_lv<7> > tmp_reg_10128;
    sc_signal< sc_lv<9> > idx_urem_fu_1945_p3;
    sc_signal< sc_lv<1> > exitcond2_fu_4353_p2;
    sc_signal< bool > ap_block_state28_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state29_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<4> > indvar_next2_fu_4359_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<2> > p_t2_reg_10146;
    sc_signal< sc_lv<1> > tmp_61_fu_4375_p1;
    sc_signal< sc_lv<1> > tmp_61_reg_10150;
    sc_signal< sc_logic > ap_sig_ioackin_debug_AWREADY;
    sc_signal< bool > ap_block_state31_io;
    sc_signal< sc_lv<3> > k_1_fu_4433_p2;
    sc_signal< sc_lv<3> > k_1_reg_10374;
    sc_signal< sc_lv<64> > tmp_7_fu_4439_p1;
    sc_signal< sc_lv<64> > tmp_7_reg_10379;
    sc_signal< sc_lv<2> > tmp_80_fu_4443_p1;
    sc_signal< sc_lv<2> > tmp_80_reg_10384;
    sc_signal< sc_lv<9> > tmp_9_fu_4451_p2;
    sc_signal< sc_lv<9> > tmp_9_reg_10388;
    sc_signal< sc_lv<1> > exitcond_i_fu_4457_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< bool > ap_block_state32_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state36_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state40_pp3_stage0_iter2;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_i_reg_10396_pp3_iter2_reg;
    sc_signal< sc_lv<7> > i_fu_4463_p2;
    sc_signal< sc_lv<7> > i_reg_10400;
    sc_signal< sc_lv<9> > tmp_56_fu_7471_p2;
    sc_signal< sc_lv<9> > tmp_56_reg_10405;
    sc_signal< sc_lv<9> > tmp_69_fu_9463_p2;
    sc_signal< sc_lv<9> > tmp_69_reg_10410;
    sc_signal< sc_lv<32> > tmp_84_fu_9469_p1;
    sc_signal< sc_lv<32> > tmp_85_fu_9473_p1;
    sc_signal< sc_lv<32> > tmp_70_reg_10425;
    sc_signal< sc_lv<32> > tmp_75_reg_10432;
    sc_signal< sc_lv<32> > tmp_78_reg_10437;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_lv<32> > tmp_72_reg_10442;
    sc_signal< sc_lv<32> > tmp_74_reg_10447;
    sc_signal< sc_lv<32> > grp_fu_1716_p2;
    sc_signal< sc_lv<32> > tmp_16_reg_10457;
    sc_signal< sc_lv<32> > tmp_21_reg_10466;
    sc_signal< sc_lv<32> > grp_fu_1742_p2;
    sc_signal< sc_lv<32> > tmp_22_reg_10472;
    sc_signal< sc_lv<32> > tmp_17_reg_10477;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_lv<32> > tmp_24_reg_10483;
    sc_signal< sc_logic > ap_CS_fsm_state55;
    sc_signal< sc_lv<32> > tmp_27_reg_10489;
    sc_signal< sc_logic > ap_CS_fsm_state59;
    sc_signal< sc_lv<32> > tmp_30_reg_10495;
    sc_signal< sc_logic > ap_CS_fsm_state63;
    sc_signal< sc_lv<32> > tmp_34_reg_10501;
    sc_signal< sc_lv<32> > H_inv_0_0_reg_10506;
    sc_signal< sc_logic > ap_CS_fsm_state77;
    sc_signal< sc_lv<32> > tmp_44_fu_9507_p1;
    sc_signal< sc_logic > ap_CS_fsm_state83;
    sc_signal< sc_lv<32> > tmp_53_fu_9602_p1;
    sc_signal< sc_logic > ap_CS_fsm_state118;
    sc_signal< sc_logic > ap_CS_fsm_state136;
    sc_signal< sc_lv<64> > pos_addr_1_reg_10526;
    sc_signal< sc_lv<8> > pyr_data_load_reg_10532;
    sc_signal< sc_logic > ap_sig_ioackin_pos_r_AWREADY;
    sc_signal< sc_lv<32> > tmp_57_fu_9714_p1;
    sc_signal< sc_logic > ap_CS_fsm_state138;
    sc_signal< sc_lv<1> > exitcond4_fu_9718_p2;
    sc_signal< bool > ap_block_state151_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state152_pp4_stage0_iter1;
    sc_signal< sc_logic > ap_sig_ioackin_debug_WREADY;
    sc_signal< bool > ap_block_state152_io;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<6> > indvar_next3_fu_9724_p2;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<32> > tmp_11_fu_9838_p38;
    sc_signal< sc_lv<32> > tmp_11_reg_10551;
    sc_signal< sc_lv<1> > exitcond5_fu_9916_p2;
    sc_signal< bool > ap_block_state158_pp5_stage0_iter0;
    sc_signal< bool > ap_block_state159_pp5_stage0_iter1;
    sc_signal< sc_logic > ap_sig_ioackin_pos_r_WREADY;
    sc_signal< bool > ap_block_state159_io;
    sc_signal< bool > ap_block_pp5_stage0_11001;
    sc_signal< sc_lv<4> > indvar_next4_fu_9922_p2;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter0;
    sc_signal< sc_lv<32> > UnifiedRetVal_i_fu_10054_p3;
    sc_signal< sc_lv<32> > UnifiedRetVal_i_reg_10565;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state19;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state28;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state32;
    sc_signal< bool > ap_block_pp3_stage3_subdone;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state151;
    sc_signal< bool > ap_block_pp5_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp5_exit_iter0_state158;
    sc_signal< sc_lv<19> > ap_phi_mux_indvar_phi_fu_1551_p4;
    sc_signal< sc_lv<3> > k_reg_1603;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_2_phi_fu_1619_p4;
    sc_signal< bool > ap_block_pp3_stage1;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_4_phi_fu_1643_p4;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_5_phi_fu_1655_p4;
    sc_signal< bool > ap_block_pp3_stage3;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_10_phi_fu_1667_p4;
    sc_signal< bool > ap_block_pp3_stage2;
    sc_signal< sc_lv<7> > ap_phi_mux_i_0_i_phi_fu_1679_p4;
    sc_signal< sc_lv<64> > indvar4_fu_1896_p1;
    sc_signal< sc_lv<64> > tmp_1_fu_1838_p1;
    sc_signal< sc_lv<64> > tmp_6_fu_1858_p1;
    sc_signal< sc_lv<64> > cur_px_estimate_ptr6_fu_9704_p1;
    sc_signal< sc_logic > ap_reg_ioackin_pyr_ARREADY;
    sc_signal< sc_logic > ap_sig_ioackin_pyr_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_patches_ARREADY;
    sc_signal< sc_logic > ap_sig_ioackin_patches_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_pos_r_ARREADY;
    sc_signal< sc_logic > ap_sig_ioackin_pos_r_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_pos_r_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_debug_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_pos_r_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_debug_WREADY;
    sc_signal< bool > ap_block_pp4_stage0_01001;
    sc_signal< bool > ap_block_pp5_stage0_01001;
    sc_signal< sc_lv<32> > H_inv_3_0_fu_1266;
    sc_signal< sc_lv<32> > H_inv_3_3_fu_1270;
    sc_signal< sc_lv<32> > H_inv_3_6_fu_1274;
    sc_signal< sc_lv<32> > H_inv_3_3_1_fu_1278;
    sc_signal< sc_lv<32> > H_inv_3_4_fu_1282;
    sc_signal< sc_logic > ap_CS_fsm_state114;
    sc_signal< sc_lv<32> > H_inv_3_7_fu_1286;
    sc_signal< sc_logic > ap_CS_fsm_state125;
    sc_signal< sc_lv<32> > H_inv_3_6_1_fu_1290;
    sc_signal< sc_lv<32> > H_inv_3_7_1_fu_1294;
    sc_signal< sc_lv<32> > H_inv_3_8_fu_1298;
    sc_signal< sc_lv<32> > H_inv_3_0_1_fu_1302;
    sc_signal< sc_lv<32> > H_inv_3_3_2_fu_1306;
    sc_signal< sc_lv<32> > H_inv_3_6_2_fu_1310;
    sc_signal< sc_lv<32> > H_inv_3_3_3_fu_1314;
    sc_signal< sc_lv<32> > H_inv_3_4_1_fu_1318;
    sc_signal< sc_lv<32> > H_inv_3_7_2_fu_1322;
    sc_signal< sc_lv<32> > H_inv_3_6_3_fu_1326;
    sc_signal< sc_lv<32> > H_inv_3_7_3_fu_1330;
    sc_signal< sc_lv<32> > H_inv_3_8_1_fu_1334;
    sc_signal< sc_lv<32> > H_inv_3_0_2_fu_1338;
    sc_signal< sc_lv<32> > H_inv_3_3_4_fu_1342;
    sc_signal< sc_lv<32> > H_inv_3_6_4_fu_1346;
    sc_signal< sc_lv<32> > H_inv_3_3_5_fu_1350;
    sc_signal< sc_lv<32> > H_inv_3_4_2_fu_1354;
    sc_signal< sc_lv<32> > H_inv_3_7_4_fu_1358;
    sc_signal< sc_lv<32> > H_inv_3_6_5_fu_1362;
    sc_signal< sc_lv<32> > H_inv_3_7_5_fu_1366;
    sc_signal< sc_lv<32> > H_inv_3_8_2_fu_1370;
    sc_signal< sc_lv<32> > H_inv_3_0_3_fu_1374;
    sc_signal< sc_lv<32> > H_inv_3_3_6_fu_1378;
    sc_signal< sc_lv<32> > H_inv_3_6_6_fu_1382;
    sc_signal< sc_lv<32> > H_inv_3_3_7_fu_1386;
    sc_signal< sc_lv<32> > H_inv_3_4_3_fu_1390;
    sc_signal< sc_lv<32> > H_inv_3_7_6_fu_1394;
    sc_signal< sc_lv<32> > H_inv_3_6_7_fu_1398;
    sc_signal< sc_lv<32> > H_inv_3_7_7_fu_1402;
    sc_signal< sc_lv<32> > H_inv_3_8_3_fu_1406;
    sc_signal< sc_lv<32> > grp_fu_1708_p0;
    sc_signal< sc_lv<32> > grp_fu_1708_p1;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_logic > ap_CS_fsm_state54;
    sc_signal< sc_logic > ap_CS_fsm_state58;
    sc_signal< sc_logic > ap_CS_fsm_state62;
    sc_signal< sc_logic > ap_CS_fsm_state66;
    sc_signal< sc_logic > ap_CS_fsm_state79;
    sc_signal< sc_logic > ap_CS_fsm_state103;
    sc_signal< sc_logic > ap_CS_fsm_state141;
    sc_signal< sc_lv<32> > grp_fu_1716_p0;
    sc_signal< sc_lv<32> > grp_fu_1716_p1;
    sc_signal< sc_lv<32> > grp_fu_1721_p0;
    sc_signal< sc_lv<32> > grp_fu_1721_p1;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_logic > ap_CS_fsm_state56;
    sc_signal< sc_logic > ap_CS_fsm_state60;
    sc_signal< sc_logic > ap_CS_fsm_state64;
    sc_signal< sc_lv<32> > grp_fu_1727_p0;
    sc_signal< sc_lv<32> > grp_fu_1727_p1;
    sc_signal< sc_lv<32> > grp_fu_1733_p0;
    sc_signal< sc_lv<32> > grp_fu_1733_p1;
    sc_signal< sc_lv<32> > grp_fu_1748_p0;
    sc_signal< sc_logic > ap_CS_fsm_state70;
    sc_signal< sc_logic > ap_CS_fsm_state94;
    sc_signal< sc_logic > ap_CS_fsm_state107;
    sc_signal< sc_logic > ap_CS_fsm_state129;
    sc_signal< sc_lv<32> > grp_fu_1752_p0;
    sc_signal< sc_lv<62> > inv_out7_fu_1828_p4;
    sc_signal< sc_lv<62> > cur_px_estimate_ptr5_fu_1848_p4;
    sc_signal< sc_lv<9> > next_urem_fu_1933_p2;
    sc_signal< sc_lv<1> > tmp_82_fu_1939_p2;
    sc_signal< sc_lv<2> > tmp_9_fu_4451_p1;
    sc_signal< sc_lv<3> > tmp_79_fu_4473_p4;
    sc_signal< sc_lv<4> > tmp_36_fu_4483_p3;
    sc_signal< sc_lv<6> > tmp_37_fu_4495_p3;
    sc_signal< sc_lv<7> > tmp_51_cast_fu_4503_p1;
    sc_signal< sc_lv<7> > tmp_47_cast_fu_4491_p1;
    sc_signal< sc_lv<3> > tmp_83_fu_4469_p1;
    sc_signal< sc_lv<5> > tmp_60_cast_fu_4517_p1;
    sc_signal< sc_lv<5> > tmp13_fu_4521_p2;
    sc_signal< sc_lv<7> > tmp_38_fu_4507_p2;
    sc_signal< sc_lv<7> > tmp37_cast_fu_4527_p1;
    sc_signal< sc_lv<7> > tmp_62_t_fu_4531_p2;
    sc_signal< sc_lv<9> > tmp_39_fu_4537_p1;
    sc_signal< sc_lv<9> > tmp_45_fu_5794_p401;
    sc_signal< sc_lv<8> > tmp_45_fu_5794_p402;
    sc_signal< sc_lv<5> > tmp38_fu_6604_p2;
    sc_signal< sc_lv<7> > tmp38_cast_fu_6610_p1;
    sc_signal< sc_lv<7> > tmp_66_t_fu_6614_p2;
    sc_signal< sc_lv<9> > tmp_47_fu_6620_p1;
    sc_signal< sc_lv<9> > tmp_54_fu_6661_p401;
    sc_signal< sc_lv<8> > tmp_54_fu_6661_p402;
    sc_signal< sc_lv<9> > tmp_40_cast_fu_6600_p1;
    sc_signal< sc_lv<9> > tmp_64_cast_fu_7467_p1;
    sc_signal< sc_lv<5> > tmp39_fu_7477_p2;
    sc_signal< sc_lv<7> > tmp39_cast_fu_7483_p1;
    sc_signal< sc_lv<7> > tmp_73_t_fu_7487_p2;
    sc_signal< sc_lv<9> > tmp_62_fu_7493_p1;
    sc_signal< sc_lv<9> > tmp_64_fu_7646_p401;
    sc_signal< sc_lv<8> > tmp_64_fu_7646_p402;
    sc_signal< sc_lv<7> > tmp_60_cast1_fu_4513_p1;
    sc_signal< sc_lv<7> > tmp_65_fu_8456_p2;
    sc_signal< sc_lv<7> > tmp_77_t_fu_8462_p2;
    sc_signal< sc_lv<9> > tmp_66_fu_8468_p1;
    sc_signal< sc_lv<9> > tmp_68_fu_8653_p401;
    sc_signal< sc_lv<8> > tmp_68_fu_8653_p402;
    sc_signal< sc_lv<9> > tmp_70_cast_fu_8452_p1;
    sc_signal< sc_lv<9> > tmp_75_cast_fu_9459_p1;
    sc_signal< sc_lv<32> > tmp_44_to_int_fu_9497_p1;
    sc_signal< sc_lv<32> > tmp_44_neg_fu_9501_p2;
    sc_signal< sc_lv<32> > tmp_53_to_int_fu_9592_p1;
    sc_signal< sc_lv<32> > tmp_53_neg_fu_9596_p2;
    sc_signal< sc_lv<4> > tmp_81_fu_9687_p3;
    sc_signal< sc_lv<63> > tmp_82_cast_fu_9695_p1;
    sc_signal< sc_lv<63> > cur_px_estimate_ptr6_1_fu_9699_p2;
    sc_signal< sc_lv<3> > tmp_86_fu_9928_p1;
    sc_signal< sc_lv<1> > sel_tmp_i_fu_9964_p2;
    sc_signal< sc_lv<1> > sel_tmp2_i_fu_9978_p2;
    sc_signal< sc_lv<32> > sel_tmp1_i_fu_9970_p3;
    sc_signal< sc_lv<1> > sel_tmp4_i_fu_9992_p2;
    sc_signal< sc_lv<32> > sel_tmp3_i_fu_9984_p3;
    sc_signal< sc_lv<1> > sel_tmp6_i_fu_10006_p2;
    sc_signal< sc_lv<32> > sel_tmp5_i_fu_9998_p3;
    sc_signal< sc_lv<1> > sel_tmp8_i_fu_10020_p2;
    sc_signal< sc_lv<32> > sel_tmp7_i_fu_10012_p3;
    sc_signal< sc_lv<1> > sel_tmp10_i_fu_10034_p2;
    sc_signal< sc_lv<32> > sel_tmp9_i_fu_10026_p3;
    sc_signal< sc_lv<1> > sel_tmp12_i_fu_10048_p2;
    sc_signal< sc_lv<32> > sel_tmp11_i_fu_10040_p3;
    sc_signal< sc_lv<2> > grp_fu_1708_opcode;
    sc_signal< bool > ap_block_pp3_stage0_00001;
    sc_signal< bool > ap_block_pp3_stage1_00001;
    sc_signal< bool > ap_block_pp3_stage2_00001;
    sc_signal< bool > ap_block_pp3_stage3_00001;
    sc_signal< sc_lv<2> > grp_fu_1716_opcode;
    sc_signal< sc_lv<150> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp3_stage1_subdone;
    sc_signal< bool > ap_block_pp3_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    sc_signal< sc_logic > ap_idle_pp5;
    sc_signal< sc_logic > ap_enable_pp5;
    sc_signal< sc_lv<9> > tmp_9_fu_4451_p10;
    sc_signal< bool > ap_condition_7169;
    sc_signal< bool > ap_condition_2015;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<150> ap_ST_fsm_state1;
    static const sc_lv<150> ap_ST_fsm_state2;
    static const sc_lv<150> ap_ST_fsm_state3;
    static const sc_lv<150> ap_ST_fsm_state4;
    static const sc_lv<150> ap_ST_fsm_state5;
    static const sc_lv<150> ap_ST_fsm_state6;
    static const sc_lv<150> ap_ST_fsm_state7;
    static const sc_lv<150> ap_ST_fsm_state8;
    static const sc_lv<150> ap_ST_fsm_pp0_stage0;
    static const sc_lv<150> ap_ST_fsm_state12;
    static const sc_lv<150> ap_ST_fsm_state13;
    static const sc_lv<150> ap_ST_fsm_state14;
    static const sc_lv<150> ap_ST_fsm_state15;
    static const sc_lv<150> ap_ST_fsm_state16;
    static const sc_lv<150> ap_ST_fsm_state17;
    static const sc_lv<150> ap_ST_fsm_state18;
    static const sc_lv<150> ap_ST_fsm_pp1_stage0;
    static const sc_lv<150> ap_ST_fsm_state21;
    static const sc_lv<150> ap_ST_fsm_state22;
    static const sc_lv<150> ap_ST_fsm_state23;
    static const sc_lv<150> ap_ST_fsm_state24;
    static const sc_lv<150> ap_ST_fsm_state25;
    static const sc_lv<150> ap_ST_fsm_state26;
    static const sc_lv<150> ap_ST_fsm_state27;
    static const sc_lv<150> ap_ST_fsm_pp2_stage0;
    static const sc_lv<150> ap_ST_fsm_state30;
    static const sc_lv<150> ap_ST_fsm_state31;
    static const sc_lv<150> ap_ST_fsm_pp3_stage0;
    static const sc_lv<150> ap_ST_fsm_pp3_stage1;
    static const sc_lv<150> ap_ST_fsm_pp3_stage2;
    static const sc_lv<150> ap_ST_fsm_pp3_stage3;
    static const sc_lv<150> ap_ST_fsm_state44;
    static const sc_lv<150> ap_ST_fsm_state45;
    static const sc_lv<150> ap_ST_fsm_state46;
    static const sc_lv<150> ap_ST_fsm_state47;
    static const sc_lv<150> ap_ST_fsm_state48;
    static const sc_lv<150> ap_ST_fsm_state49;
    static const sc_lv<150> ap_ST_fsm_state50;
    static const sc_lv<150> ap_ST_fsm_state51;
    static const sc_lv<150> ap_ST_fsm_state52;
    static const sc_lv<150> ap_ST_fsm_state53;
    static const sc_lv<150> ap_ST_fsm_state54;
    static const sc_lv<150> ap_ST_fsm_state55;
    static const sc_lv<150> ap_ST_fsm_state56;
    static const sc_lv<150> ap_ST_fsm_state57;
    static const sc_lv<150> ap_ST_fsm_state58;
    static const sc_lv<150> ap_ST_fsm_state59;
    static const sc_lv<150> ap_ST_fsm_state60;
    static const sc_lv<150> ap_ST_fsm_state61;
    static const sc_lv<150> ap_ST_fsm_state62;
    static const sc_lv<150> ap_ST_fsm_state63;
    static const sc_lv<150> ap_ST_fsm_state64;
    static const sc_lv<150> ap_ST_fsm_state65;
    static const sc_lv<150> ap_ST_fsm_state66;
    static const sc_lv<150> ap_ST_fsm_state67;
    static const sc_lv<150> ap_ST_fsm_state68;
    static const sc_lv<150> ap_ST_fsm_state69;
    static const sc_lv<150> ap_ST_fsm_state70;
    static const sc_lv<150> ap_ST_fsm_state71;
    static const sc_lv<150> ap_ST_fsm_state72;
    static const sc_lv<150> ap_ST_fsm_state73;
    static const sc_lv<150> ap_ST_fsm_state74;
    static const sc_lv<150> ap_ST_fsm_state75;
    static const sc_lv<150> ap_ST_fsm_state76;
    static const sc_lv<150> ap_ST_fsm_state77;
    static const sc_lv<150> ap_ST_fsm_state78;
    static const sc_lv<150> ap_ST_fsm_state79;
    static const sc_lv<150> ap_ST_fsm_state80;
    static const sc_lv<150> ap_ST_fsm_state81;
    static const sc_lv<150> ap_ST_fsm_state82;
    static const sc_lv<150> ap_ST_fsm_state83;
    static const sc_lv<150> ap_ST_fsm_state84;
    static const sc_lv<150> ap_ST_fsm_state85;
    static const sc_lv<150> ap_ST_fsm_state86;
    static const sc_lv<150> ap_ST_fsm_state87;
    static const sc_lv<150> ap_ST_fsm_state88;
    static const sc_lv<150> ap_ST_fsm_state89;
    static const sc_lv<150> ap_ST_fsm_state90;
    static const sc_lv<150> ap_ST_fsm_state91;
    static const sc_lv<150> ap_ST_fsm_state92;
    static const sc_lv<150> ap_ST_fsm_state93;
    static const sc_lv<150> ap_ST_fsm_state94;
    static const sc_lv<150> ap_ST_fsm_state95;
    static const sc_lv<150> ap_ST_fsm_state96;
    static const sc_lv<150> ap_ST_fsm_state97;
    static const sc_lv<150> ap_ST_fsm_state98;
    static const sc_lv<150> ap_ST_fsm_state99;
    static const sc_lv<150> ap_ST_fsm_state100;
    static const sc_lv<150> ap_ST_fsm_state101;
    static const sc_lv<150> ap_ST_fsm_state102;
    static const sc_lv<150> ap_ST_fsm_state103;
    static const sc_lv<150> ap_ST_fsm_state104;
    static const sc_lv<150> ap_ST_fsm_state105;
    static const sc_lv<150> ap_ST_fsm_state106;
    static const sc_lv<150> ap_ST_fsm_state107;
    static const sc_lv<150> ap_ST_fsm_state108;
    static const sc_lv<150> ap_ST_fsm_state109;
    static const sc_lv<150> ap_ST_fsm_state110;
    static const sc_lv<150> ap_ST_fsm_state111;
    static const sc_lv<150> ap_ST_fsm_state112;
    static const sc_lv<150> ap_ST_fsm_state113;
    static const sc_lv<150> ap_ST_fsm_state114;
    static const sc_lv<150> ap_ST_fsm_state115;
    static const sc_lv<150> ap_ST_fsm_state116;
    static const sc_lv<150> ap_ST_fsm_state117;
    static const sc_lv<150> ap_ST_fsm_state118;
    static const sc_lv<150> ap_ST_fsm_state119;
    static const sc_lv<150> ap_ST_fsm_state120;
    static const sc_lv<150> ap_ST_fsm_state121;
    static const sc_lv<150> ap_ST_fsm_state122;
    static const sc_lv<150> ap_ST_fsm_state123;
    static const sc_lv<150> ap_ST_fsm_state124;
    static const sc_lv<150> ap_ST_fsm_state125;
    static const sc_lv<150> ap_ST_fsm_state126;
    static const sc_lv<150> ap_ST_fsm_state127;
    static const sc_lv<150> ap_ST_fsm_state128;
    static const sc_lv<150> ap_ST_fsm_state129;
    static const sc_lv<150> ap_ST_fsm_state130;
    static const sc_lv<150> ap_ST_fsm_state131;
    static const sc_lv<150> ap_ST_fsm_state132;
    static const sc_lv<150> ap_ST_fsm_state133;
    static const sc_lv<150> ap_ST_fsm_state134;
    static const sc_lv<150> ap_ST_fsm_state135;
    static const sc_lv<150> ap_ST_fsm_state136;
    static const sc_lv<150> ap_ST_fsm_state137;
    static const sc_lv<150> ap_ST_fsm_state138;
    static const sc_lv<150> ap_ST_fsm_state139;
    static const sc_lv<150> ap_ST_fsm_state140;
    static const sc_lv<150> ap_ST_fsm_state141;
    static const sc_lv<150> ap_ST_fsm_state142;
    static const sc_lv<150> ap_ST_fsm_state143;
    static const sc_lv<150> ap_ST_fsm_state144;
    static const sc_lv<150> ap_ST_fsm_state145;
    static const sc_lv<150> ap_ST_fsm_state146;
    static const sc_lv<150> ap_ST_fsm_state147;
    static const sc_lv<150> ap_ST_fsm_state148;
    static const sc_lv<150> ap_ST_fsm_state149;
    static const sc_lv<150> ap_ST_fsm_state150;
    static const sc_lv<150> ap_ST_fsm_pp4_stage0;
    static const sc_lv<150> ap_ST_fsm_state153;
    static const sc_lv<150> ap_ST_fsm_state154;
    static const sc_lv<150> ap_ST_fsm_state155;
    static const sc_lv<150> ap_ST_fsm_state156;
    static const sc_lv<150> ap_ST_fsm_state157;
    static const sc_lv<150> ap_ST_fsm_pp5_stage0;
    static const sc_lv<150> ap_ST_fsm_state160;
    static const sc_lv<150> ap_ST_fsm_state161;
    static const sc_lv<150> ap_ST_fsm_state162;
    static const sc_lv<150> ap_ST_fsm_state163;
    static const sc_lv<150> ap_ST_fsm_state164;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_8B;
    static const sc_lv<32> ap_const_lv32_90;
    static const sc_lv<32> ap_const_lv32_95;
    static const sc_lv<32> ap_const_lv32_7C;
    static const sc_lv<32> ap_const_lv32_84;
    static const sc_lv<32> ap_const_lv32_89;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_8F;
    static const sc_lv<32> ap_const_lv32_8A;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_PYR_USER_VALUE;
    static const int C_M_AXI_PYR_PROT_VALUE;
    static const int C_M_AXI_PYR_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_PATCHES_USER_VALUE;
    static const int C_M_AXI_PATCHES_PROT_VALUE;
    static const int C_M_AXI_PATCHES_CACHE_VALUE;
    static const int C_M_AXI_POS_R_USER_VALUE;
    static const int C_M_AXI_POS_R_PROT_VALUE;
    static const int C_M_AXI_POS_R_CACHE_VALUE;
    static const int C_M_AXI_DEBUG_USER_VALUE;
    static const int C_M_AXI_DEBUG_PROT_VALUE;
    static const int C_M_AXI_DEBUG_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<32> ap_const_lv32_59;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_83;
    static const sc_lv<32> ap_const_lv32_45;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_5D;
    static const sc_lv<32> ap_const_lv32_68;
    static const sc_lv<32> ap_const_lv32_73;
    static const sc_lv<32> ap_const_lv32_4D;
    static const sc_lv<32> ap_const_lv32_58;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_46;
    static const sc_lv<32> ap_const_lv32_69;
    static const sc_lv<32> ap_const_lv32_7B;
    static const sc_lv<32> ap_const_lv32_7D;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_73AA0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_190;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<7> ap_const_lv7_C;
    static const sc_lv<7> ap_const_lv7_D;
    static const sc_lv<7> ap_const_lv7_E;
    static const sc_lv<7> ap_const_lv7_F;
    static const sc_lv<7> ap_const_lv7_10;
    static const sc_lv<7> ap_const_lv7_11;
    static const sc_lv<7> ap_const_lv7_12;
    static const sc_lv<7> ap_const_lv7_13;
    static const sc_lv<7> ap_const_lv7_14;
    static const sc_lv<7> ap_const_lv7_15;
    static const sc_lv<7> ap_const_lv7_16;
    static const sc_lv<7> ap_const_lv7_17;
    static const sc_lv<7> ap_const_lv7_18;
    static const sc_lv<7> ap_const_lv7_19;
    static const sc_lv<7> ap_const_lv7_1A;
    static const sc_lv<7> ap_const_lv7_1B;
    static const sc_lv<7> ap_const_lv7_1C;
    static const sc_lv<7> ap_const_lv7_1D;
    static const sc_lv<7> ap_const_lv7_1E;
    static const sc_lv<7> ap_const_lv7_1F;
    static const sc_lv<7> ap_const_lv7_20;
    static const sc_lv<7> ap_const_lv7_21;
    static const sc_lv<7> ap_const_lv7_22;
    static const sc_lv<7> ap_const_lv7_23;
    static const sc_lv<7> ap_const_lv7_24;
    static const sc_lv<7> ap_const_lv7_25;
    static const sc_lv<7> ap_const_lv7_26;
    static const sc_lv<7> ap_const_lv7_27;
    static const sc_lv<7> ap_const_lv7_28;
    static const sc_lv<7> ap_const_lv7_29;
    static const sc_lv<7> ap_const_lv7_2A;
    static const sc_lv<7> ap_const_lv7_2B;
    static const sc_lv<7> ap_const_lv7_2C;
    static const sc_lv<7> ap_const_lv7_2D;
    static const sc_lv<7> ap_const_lv7_2E;
    static const sc_lv<7> ap_const_lv7_2F;
    static const sc_lv<7> ap_const_lv7_30;
    static const sc_lv<7> ap_const_lv7_31;
    static const sc_lv<7> ap_const_lv7_32;
    static const sc_lv<7> ap_const_lv7_33;
    static const sc_lv<7> ap_const_lv7_34;
    static const sc_lv<7> ap_const_lv7_35;
    static const sc_lv<7> ap_const_lv7_36;
    static const sc_lv<7> ap_const_lv7_37;
    static const sc_lv<7> ap_const_lv7_38;
    static const sc_lv<7> ap_const_lv7_39;
    static const sc_lv<7> ap_const_lv7_3A;
    static const sc_lv<7> ap_const_lv7_3B;
    static const sc_lv<7> ap_const_lv7_3C;
    static const sc_lv<7> ap_const_lv7_3D;
    static const sc_lv<7> ap_const_lv7_3E;
    static const sc_lv<7> ap_const_lv7_3F;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_41;
    static const sc_lv<7> ap_const_lv7_42;
    static const sc_lv<7> ap_const_lv7_43;
    static const sc_lv<7> ap_const_lv7_44;
    static const sc_lv<7> ap_const_lv7_45;
    static const sc_lv<7> ap_const_lv7_46;
    static const sc_lv<7> ap_const_lv7_47;
    static const sc_lv<7> ap_const_lv7_48;
    static const sc_lv<7> ap_const_lv7_49;
    static const sc_lv<7> ap_const_lv7_4A;
    static const sc_lv<7> ap_const_lv7_4B;
    static const sc_lv<7> ap_const_lv7_4C;
    static const sc_lv<7> ap_const_lv7_4D;
    static const sc_lv<7> ap_const_lv7_4E;
    static const sc_lv<7> ap_const_lv7_4F;
    static const sc_lv<7> ap_const_lv7_50;
    static const sc_lv<7> ap_const_lv7_51;
    static const sc_lv<7> ap_const_lv7_52;
    static const sc_lv<7> ap_const_lv7_53;
    static const sc_lv<7> ap_const_lv7_54;
    static const sc_lv<7> ap_const_lv7_55;
    static const sc_lv<7> ap_const_lv7_56;
    static const sc_lv<7> ap_const_lv7_57;
    static const sc_lv<7> ap_const_lv7_58;
    static const sc_lv<7> ap_const_lv7_59;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<7> ap_const_lv7_A;
    static const sc_lv<7> ap_const_lv7_B;
    static const sc_lv<7> ap_const_lv7_5A;
    static const sc_lv<7> ap_const_lv7_5B;
    static const sc_lv<7> ap_const_lv7_5C;
    static const sc_lv<7> ap_const_lv7_5D;
    static const sc_lv<7> ap_const_lv7_5E;
    static const sc_lv<7> ap_const_lv7_5F;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<7> ap_const_lv7_61;
    static const sc_lv<7> ap_const_lv7_62;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<7> ap_const_lv7_3;
    static const sc_lv<7> ap_const_lv7_4;
    static const sc_lv<7> ap_const_lv7_5;
    static const sc_lv<7> ap_const_lv7_6;
    static const sc_lv<7> ap_const_lv7_7;
    static const sc_lv<7> ap_const_lv7_8;
    static const sc_lv<7> ap_const_lv7_9;
    static const sc_lv<7> ap_const_lv7_7F;
    static const sc_lv<7> ap_const_lv7_7E;
    static const sc_lv<7> ap_const_lv7_7D;
    static const sc_lv<7> ap_const_lv7_7C;
    static const sc_lv<7> ap_const_lv7_7B;
    static const sc_lv<7> ap_const_lv7_7A;
    static const sc_lv<7> ap_const_lv7_79;
    static const sc_lv<7> ap_const_lv7_78;
    static const sc_lv<7> ap_const_lv7_77;
    static const sc_lv<7> ap_const_lv7_76;
    static const sc_lv<7> ap_const_lv7_75;
    static const sc_lv<7> ap_const_lv7_74;
    static const sc_lv<7> ap_const_lv7_73;
    static const sc_lv<7> ap_const_lv7_72;
    static const sc_lv<7> ap_const_lv7_71;
    static const sc_lv<7> ap_const_lv7_70;
    static const sc_lv<7> ap_const_lv7_6F;
    static const sc_lv<7> ap_const_lv7_6E;
    static const sc_lv<7> ap_const_lv7_6D;
    static const sc_lv<7> ap_const_lv7_6C;
    static const sc_lv<7> ap_const_lv7_6B;
    static const sc_lv<7> ap_const_lv7_6A;
    static const sc_lv<7> ap_const_lv7_69;
    static const sc_lv<7> ap_const_lv7_68;
    static const sc_lv<7> ap_const_lv7_67;
    static const sc_lv<7> ap_const_lv7_66;
    static const sc_lv<7> ap_const_lv7_65;
    static const sc_lv<7> ap_const_lv7_64;
    static const sc_lv<7> ap_const_lv7_63;
    static const sc_lv<32> ap_const_lv32_65;
    static const sc_lv<32> ap_const_lv32_70;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_42;
    static const sc_lv<32> ap_const_lv32_5A;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_3E800000;
    static const sc_lv<32> ap_const_lv32_42800000;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_3F000000;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_51;
    static const sc_lv<32> ap_const_lv32_5E;
    static const sc_lv<32> ap_const_lv32_74;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<19> ap_const_lv19_73AA0;
    static const sc_lv<19> ap_const_lv19_1;
    static const sc_lv<9> ap_const_lv9_190;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<19> ap_const_lv19_290;
    static const sc_lv<9> ap_const_lv9_64;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_15;
    static const sc_lv<32> ap_const_lv32_80000000;
    static const sc_lv<6> ap_const_lv6_24;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_6;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const11();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const13();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const12();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_UnifiedRetVal_i_fu_10054_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp3_stage1();
    void thread_ap_CS_fsm_pp3_stage2();
    void thread_ap_CS_fsm_pp3_stage3();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_pp5_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state101();
    void thread_ap_CS_fsm_state102();
    void thread_ap_CS_fsm_state103();
    void thread_ap_CS_fsm_state106();
    void thread_ap_CS_fsm_state107();
    void thread_ap_CS_fsm_state114();
    void thread_ap_CS_fsm_state117();
    void thread_ap_CS_fsm_state118();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state125();
    void thread_ap_CS_fsm_state128();
    void thread_ap_CS_fsm_state129();
    void thread_ap_CS_fsm_state136();
    void thread_ap_CS_fsm_state137();
    void thread_ap_CS_fsm_state138();
    void thread_ap_CS_fsm_state140();
    void thread_ap_CS_fsm_state141();
    void thread_ap_CS_fsm_state144();
    void thread_ap_CS_fsm_state145();
    void thread_ap_CS_fsm_state150();
    void thread_ap_CS_fsm_state153();
    void thread_ap_CS_fsm_state157();
    void thread_ap_CS_fsm_state164();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state54();
    void thread_ap_CS_fsm_state55();
    void thread_ap_CS_fsm_state56();
    void thread_ap_CS_fsm_state57();
    void thread_ap_CS_fsm_state58();
    void thread_ap_CS_fsm_state59();
    void thread_ap_CS_fsm_state60();
    void thread_ap_CS_fsm_state61();
    void thread_ap_CS_fsm_state62();
    void thread_ap_CS_fsm_state63();
    void thread_ap_CS_fsm_state64();
    void thread_ap_CS_fsm_state65();
    void thread_ap_CS_fsm_state66();
    void thread_ap_CS_fsm_state69();
    void thread_ap_CS_fsm_state70();
    void thread_ap_CS_fsm_state77();
    void thread_ap_CS_fsm_state78();
    void thread_ap_CS_fsm_state79();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state82();
    void thread_ap_CS_fsm_state83();
    void thread_ap_CS_fsm_state90();
    void thread_ap_CS_fsm_state93();
    void thread_ap_CS_fsm_state94();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_00001();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp3_stage1();
    void thread_ap_block_pp3_stage1_00001();
    void thread_ap_block_pp3_stage1_11001();
    void thread_ap_block_pp3_stage1_subdone();
    void thread_ap_block_pp3_stage2();
    void thread_ap_block_pp3_stage2_00001();
    void thread_ap_block_pp3_stage2_11001();
    void thread_ap_block_pp3_stage2_subdone();
    void thread_ap_block_pp3_stage3();
    void thread_ap_block_pp3_stage3_00001();
    void thread_ap_block_pp3_stage3_11001();
    void thread_ap_block_pp3_stage3_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_01001();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_pp5_stage0();
    void thread_ap_block_pp5_stage0_01001();
    void thread_ap_block_pp5_stage0_11001();
    void thread_ap_block_pp5_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state11_pp0_stage0_iter2();
    void thread_ap_block_state151_pp4_stage0_iter0();
    void thread_ap_block_state152_io();
    void thread_ap_block_state152_pp4_stage0_iter1();
    void thread_ap_block_state158_pp5_stage0_iter0();
    void thread_ap_block_state159_io();
    void thread_ap_block_state159_pp5_stage0_iter1();
    void thread_ap_block_state19_pp1_stage0_iter0();
    void thread_ap_block_state20_pp1_stage0_iter1();
    void thread_ap_block_state28_pp2_stage0_iter0();
    void thread_ap_block_state29_pp2_stage0_iter1();
    void thread_ap_block_state31_io();
    void thread_ap_block_state32_pp3_stage0_iter0();
    void thread_ap_block_state33_pp3_stage1_iter0();
    void thread_ap_block_state34_pp3_stage2_iter0();
    void thread_ap_block_state35_pp3_stage3_iter0();
    void thread_ap_block_state36_pp3_stage0_iter1();
    void thread_ap_block_state37_pp3_stage1_iter1();
    void thread_ap_block_state38_pp3_stage2_iter1();
    void thread_ap_block_state39_pp3_stage3_iter1();
    void thread_ap_block_state40_pp3_stage0_iter2();
    void thread_ap_block_state41_pp3_stage1_iter2();
    void thread_ap_block_state42_pp3_stage2_iter2();
    void thread_ap_block_state43_pp3_stage3_iter2();
    void thread_ap_block_state9_pp0_stage0_iter0();
    void thread_ap_condition_2015();
    void thread_ap_condition_7169();
    void thread_ap_condition_pp0_exit_iter0_state9();
    void thread_ap_condition_pp1_exit_iter0_state19();
    void thread_ap_condition_pp2_exit_iter0_state28();
    void thread_ap_condition_pp3_exit_iter0_state32();
    void thread_ap_condition_pp4_exit_iter0_state151();
    void thread_ap_condition_pp5_exit_iter0_state158();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_enable_pp5();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_idle_pp5();
    void thread_ap_phi_mux_i_0_i_phi_fu_1679_p4();
    void thread_ap_phi_mux_indvar_phi_fu_1551_p4();
    void thread_ap_phi_mux_tmp_10_phi_fu_1667_p4();
    void thread_ap_phi_mux_tmp_2_phi_fu_1619_p4();
    void thread_ap_phi_mux_tmp_4_phi_fu_1643_p4();
    void thread_ap_phi_mux_tmp_5_phi_fu_1655_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_debug_AWREADY();
    void thread_ap_sig_ioackin_debug_WREADY();
    void thread_ap_sig_ioackin_patches_ARREADY();
    void thread_ap_sig_ioackin_pos_r_ARREADY();
    void thread_ap_sig_ioackin_pos_r_AWREADY();
    void thread_ap_sig_ioackin_pos_r_WREADY();
    void thread_ap_sig_ioackin_pyr_ARREADY();
    void thread_converged_ap_vld();
    void thread_cur_px_estimate_ptr5_fu_1848_p4();
    void thread_cur_px_estimate_ptr6_1_fu_9699_p2();
    void thread_cur_px_estimate_ptr6_fu_9704_p1();
    void thread_debug_AWVALID();
    void thread_debug_BREADY();
    void thread_debug_WVALID();
    void thread_debug_blk_n_AW();
    void thread_debug_blk_n_B();
    void thread_debug_blk_n_W();
    void thread_exitcond1_fu_1901_p2();
    void thread_exitcond2_fu_4353_p2();
    void thread_exitcond3_fu_1884_p2();
    void thread_exitcond4_fu_9718_p2();
    void thread_exitcond5_fu_9916_p2();
    void thread_exitcond_fu_4427_p2();
    void thread_exitcond_i_fu_4457_p2();
    void thread_grp_fu_1708_opcode();
    void thread_grp_fu_1708_p0();
    void thread_grp_fu_1708_p1();
    void thread_grp_fu_1716_opcode();
    void thread_grp_fu_1716_p0();
    void thread_grp_fu_1716_p1();
    void thread_grp_fu_1721_p0();
    void thread_grp_fu_1721_p1();
    void thread_grp_fu_1727_p0();
    void thread_grp_fu_1727_p1();
    void thread_grp_fu_1733_p0();
    void thread_grp_fu_1733_p1();
    void thread_grp_fu_1748_p0();
    void thread_grp_fu_1752_p0();
    void thread_i_fu_4463_p2();
    void thread_idx_urem_fu_1945_p3();
    void thread_indvar4_fu_1896_p1();
    void thread_indvar_next1_fu_1907_p2();
    void thread_indvar_next2_fu_4359_p2();
    void thread_indvar_next3_fu_9724_p2();
    void thread_indvar_next4_fu_9922_p2();
    void thread_indvar_next_fu_1890_p2();
    void thread_inv_out7_fu_1828_p4();
    void thread_k_1_fu_4433_p2();
    void thread_next_mul_fu_1913_p2();
    void thread_next_urem_fu_1933_p2();
    void thread_patches_ARVALID();
    void thread_patches_RREADY();
    void thread_patches_blk_n_AR();
    void thread_patches_blk_n_R();
    void thread_pos_r_ARVALID();
    void thread_pos_r_AWADDR();
    void thread_pos_r_AWLEN();
    void thread_pos_r_AWVALID();
    void thread_pos_r_BREADY();
    void thread_pos_r_RREADY();
    void thread_pos_r_WDATA();
    void thread_pos_r_WVALID();
    void thread_pos_r_blk_n_AR();
    void thread_pos_r_blk_n_AW();
    void thread_pos_r_blk_n_B();
    void thread_pos_r_blk_n_R();
    void thread_pos_r_blk_n_W();
    void thread_pyr_ARVALID();
    void thread_pyr_RREADY();
    void thread_pyr_blk_n_AR();
    void thread_pyr_blk_n_R();
    void thread_pyr_data_address0();
    void thread_pyr_data_ce0();
    void thread_pyr_data_we0();
    void thread_sel_tmp10_i_fu_10034_p2();
    void thread_sel_tmp11_i_fu_10040_p3();
    void thread_sel_tmp12_i_fu_10048_p2();
    void thread_sel_tmp1_i_fu_9970_p3();
    void thread_sel_tmp2_i_fu_9978_p2();
    void thread_sel_tmp3_i_fu_9984_p3();
    void thread_sel_tmp4_i_fu_9992_p2();
    void thread_sel_tmp5_i_fu_9998_p3();
    void thread_sel_tmp6_i_fu_10006_p2();
    void thread_sel_tmp7_i_fu_10012_p3();
    void thread_sel_tmp8_i_fu_10020_p2();
    void thread_sel_tmp9_i_fu_10026_p3();
    void thread_sel_tmp_i_fu_9964_p2();
    void thread_tmp13_fu_4521_p2();
    void thread_tmp37_cast_fu_4527_p1();
    void thread_tmp38_cast_fu_6610_p1();
    void thread_tmp38_fu_6604_p2();
    void thread_tmp39_cast_fu_7483_p1();
    void thread_tmp39_fu_7477_p2();
    void thread_tmp_1_fu_1838_p1();
    void thread_tmp_36_fu_4483_p3();
    void thread_tmp_37_fu_4495_p3();
    void thread_tmp_38_fu_4507_p2();
    void thread_tmp_39_fu_4537_p1();
    void thread_tmp_40_cast_fu_6600_p1();
    void thread_tmp_44_fu_9507_p1();
    void thread_tmp_44_neg_fu_9501_p2();
    void thread_tmp_44_to_int_fu_9497_p1();
    void thread_tmp_45_fu_5794_p401();
    void thread_tmp_47_cast_fu_4491_p1();
    void thread_tmp_47_fu_6620_p1();
    void thread_tmp_51_cast_fu_4503_p1();
    void thread_tmp_53_fu_9602_p1();
    void thread_tmp_53_neg_fu_9596_p2();
    void thread_tmp_53_to_int_fu_9592_p1();
    void thread_tmp_54_fu_6661_p401();
    void thread_tmp_56_fu_7471_p2();
    void thread_tmp_57_fu_9714_p1();
    void thread_tmp_60_cast1_fu_4513_p1();
    void thread_tmp_60_cast_fu_4517_p1();
    void thread_tmp_61_fu_4375_p1();
    void thread_tmp_62_fu_7493_p1();
    void thread_tmp_62_t_fu_4531_p2();
    void thread_tmp_64_cast_fu_7467_p1();
    void thread_tmp_64_fu_7646_p401();
    void thread_tmp_65_fu_8456_p2();
    void thread_tmp_66_fu_8468_p1();
    void thread_tmp_66_t_fu_6614_p2();
    void thread_tmp_68_fu_8653_p401();
    void thread_tmp_69_fu_9463_p2();
    void thread_tmp_6_cast_fu_1862_p1();
    void thread_tmp_6_fu_1858_p1();
    void thread_tmp_70_cast_fu_8452_p1();
    void thread_tmp_73_t_fu_7487_p2();
    void thread_tmp_75_cast_fu_9459_p1();
    void thread_tmp_77_t_fu_8462_p2();
    void thread_tmp_79_fu_4473_p4();
    void thread_tmp_7_fu_4439_p1();
    void thread_tmp_80_fu_4443_p1();
    void thread_tmp_81_fu_9687_p3();
    void thread_tmp_82_cast_fu_9695_p1();
    void thread_tmp_82_fu_1939_p2();
    void thread_tmp_83_fu_4469_p1();
    void thread_tmp_84_fu_9469_p1();
    void thread_tmp_85_fu_9473_p1();
    void thread_tmp_86_fu_9928_p1();
    void thread_tmp_9_fu_4451_p1();
    void thread_tmp_9_fu_4451_p10();
    void thread_tmp_9_fu_4451_p2();
    void thread_tmp_fu_1929_p1();
    void thread_transfer_pyr_read_read_fu_1416_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
