{D:/RAY ANNA/6.PACKING/Simulation of logic gates using VHDL.vhd} {1 {vcom -work Work -2002 -explicit -stats=none {D:/RAY ANNA/6.PACKING/Simulation of logic gates using VHDL.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity andGate
-- Compiling architecture andLogic of andGate

} {} {}}
