digraph "CFG for '_Z14vector_erf_inviPKfiiPfii' function" {
	label="CFG for '_Z14vector_erf_inviPKfiiPfii' function";

	Node0x51d38b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !4, !invariant.load !5\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %16 = add i32 %14, %15\l  %17 = icmp slt i32 %16, %0\l  br i1 %17, label %18, label %105\l|{<s0>T|<s1>F}}"];
	Node0x51d38b0:s0 -> Node0x51d57e0;
	Node0x51d38b0:s1 -> Node0x51d5870;
	Node0x51d57e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%18:\l18:                                               \l  %19 = mul nsw i32 %16, %3\l  %20 = add nsw i32 %19, %2\l  %21 = sext i32 %20 to i64\l  %22 = getelementptr inbounds float, float addrspace(1)* %1, i64 %21\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %24 = tail call float @llvm.fabs.f32(float %23)\l  %25 = fcmp olt float %24, 3.750000e-01\l  br i1 %25, label %26, label %34\l|{<s0>T|<s1>F}}"];
	Node0x51d57e0:s0 -> Node0x51d7080;
	Node0x51d57e0:s1 -> Node0x51d7110;
	Node0x51d7080 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%26:\l26:                                               \l  %27 = fmul float %23, %23\l  %28 = tail call float @llvm.fmuladd.f32(float %27, float 0x3FC48B6CA0000000,\l... float 0xBF9A2930A0000000)\l  %29 = tail call float @llvm.fmuladd.f32(float %27, float %28, float\l... 0x3FB65B0B40000000)\l  %30 = tail call float @llvm.fmuladd.f32(float %27, float %29, float\l... 0x3FB5581AE0000000)\l  %31 = tail call float @llvm.fmuladd.f32(float %27, float %30, float\l... 0x3FC05AA560000000)\l  %32 = tail call float @llvm.fmuladd.f32(float %27, float %31, float\l... 0x3FCDB27480000000)\l  %33 = tail call float @llvm.fmuladd.f32(float %27, float %32, float\l... 0x3FEC5BF8A0000000)\l  br label %93\l}"];
	Node0x51d7080 -> Node0x51d5760;
	Node0x51d7110 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%34:\l34:                                               \l  %35 = fneg float %24\l  %36 = tail call float @llvm.fma.f32(float %35, float %24, float 1.000000e+00)\l  %37 = tail call i1 @llvm.amdgcn.class.f32(float %36, i32 144)\l  %38 = select i1 %37, float 0x41F0000000000000, float 1.000000e+00\l  %39 = fmul float %36, %38\l  %40 = tail call float @llvm.log2.f32(float %39)\l  %41 = fmul float %40, 0x3FE62E42E0000000\l  %42 = tail call i1 @llvm.amdgcn.class.f32(float %40, i32 519)\l  %43 = fneg float %41\l  %44 = tail call float @llvm.fma.f32(float %40, float 0x3FE62E42E0000000,\l... float %43)\l  %45 = tail call float @llvm.fma.f32(float %40, float 0x3E6EFA39E0000000,\l... float %44)\l  %46 = fadd float %41, %45\l  %47 = select i1 %42, float %40, float %46\l  %48 = select i1 %37, float 0x40362E4300000000, float 0.000000e+00\l  %49 = fsub float %47, %48\l  %50 = fcmp ogt float %49, -5.000000e+00\l  br i1 %50, label %51, label %61\l|{<s0>T|<s1>F}}"];
	Node0x51d7110:s0 -> Node0x51d9130;
	Node0x51d7110:s1 -> Node0x51d91c0;
	Node0x51d9130 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%51:\l51:                                               \l  %52 = fsub float -2.500000e+00, %49\l  %53 = tail call float @llvm.fmuladd.f32(float %52, float 0x3E5E2CB100000000,\l... float 0x3E970966C0000000)\l  %54 = tail call float @llvm.fmuladd.f32(float %52, float %53, float\l... 0xBECD8E6AE0000000)\l  %55 = tail call float @llvm.fmuladd.f32(float %52, float %54, float\l... 0xBED26B5820000000)\l  %56 = tail call float @llvm.fmuladd.f32(float %52, float %55, float\l... 0x3F2CA65B60000000)\l  %57 = tail call float @llvm.fmuladd.f32(float %52, float %56, float\l... 0xBF548A8100000000)\l  %58 = tail call float @llvm.fmuladd.f32(float %52, float %57, float\l... 0xBF711C9DE0000000)\l  %59 = tail call float @llvm.fmuladd.f32(float %52, float %58, float\l... 0x3FCF91EC60000000)\l  %60 = tail call float @llvm.fmuladd.f32(float %52, float %59, float\l... 0x3FF805C5E0000000)\l  br label %93\l}"];
	Node0x51d9130 -> Node0x51d5760;
	Node0x51d91c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%61:\l61:                                               \l  %62 = fneg float %49\l  %63 = fcmp ogt float %49, 0xB9F0000000000000\l  %64 = select i1 %63, float 0x41F0000000000000, float 1.000000e+00\l  %65 = fmul float %64, %62\l  %66 = tail call float @llvm.sqrt.f32(float %65)\l  %67 = bitcast float %66 to i32\l  %68 = add nsw i32 %67, -1\l  %69 = bitcast i32 %68 to float\l  %70 = add nsw i32 %67, 1\l  %71 = bitcast i32 %70 to float\l  %72 = fneg float %71\l  %73 = tail call float @llvm.fma.f32(float %72, float %66, float %65)\l  %74 = fcmp ogt float %73, 0.000000e+00\l  %75 = fneg float %69\l  %76 = tail call float @llvm.fma.f32(float %75, float %66, float %65)\l  %77 = fcmp ole float %76, 0.000000e+00\l  %78 = select i1 %77, float %69, float %66\l  %79 = select i1 %74, float %71, float %78\l  %80 = select i1 %63, float 0x3EF0000000000000, float 1.000000e+00\l  %81 = fmul float %80, %79\l  %82 = tail call i1 @llvm.amdgcn.class.f32(float %65, i32 608)\l  %83 = select i1 %82, float %65, float %81\l  %84 = fadd float %83, -3.000000e+00\l  %85 = tail call float @llvm.fmuladd.f32(float %84, float 0xBF2A3E1360000000,\l... float 0x3F1A76AD60000000)\l  %86 = tail call float @llvm.fmuladd.f32(float %84, float %85, float\l... 0x3F561B8E40000000)\l  %87 = tail call float @llvm.fmuladd.f32(float %84, float %86, float\l... 0xBF6E17BCE0000000)\l  %88 = tail call float @llvm.fmuladd.f32(float %84, float %87, float\l... 0x3F77824F60000000)\l  %89 = tail call float @llvm.fmuladd.f32(float %84, float %88, float\l... 0xBF7F38BAE0000000)\l  %90 = tail call float @llvm.fmuladd.f32(float %84, float %89, float\l... 0x3F8354AFC0000000)\l  %91 = tail call float @llvm.fmuladd.f32(float %84, float %90, float\l... 0x3FF006DB60000000)\l  %92 = tail call float @llvm.fmuladd.f32(float %84, float %91, float\l... 0x4006A9EFC0000000)\l  br label %93\l}"];
	Node0x51d91c0 -> Node0x51d5760;
	Node0x51d5760 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%93:\l93:                                               \l  %94 = phi float [ %33, %26 ], [ %60, %51 ], [ %92, %61 ]\l  %95 = fmul float %24, %94\l  %96 = fcmp ogt float %24, 1.000000e+00\l  %97 = select i1 %96, float 0x7FF8000000000000, float %95\l  %98 = fcmp oeq float %24, 1.000000e+00\l  %99 = select i1 %98, float 0x7FF0000000000000, float %97\l  %100 = tail call float @llvm.copysign.f32(float %99, float %23)\l  %101 = mul nsw i32 %16, %6\l  %102 = add nsw i32 %101, %5\l  %103 = sext i32 %102 to i64\l  %104 = getelementptr inbounds float, float addrspace(1)* %4, i64 %103\l  store float %100, float addrspace(1)* %104, align 4, !tbaa !7\l  br label %105\l}"];
	Node0x51d5760 -> Node0x51d5870;
	Node0x51d5870 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%105:\l105:                                              \l  ret void\l}"];
}
