// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mac_ip_encode_top_mac_finalize_ipv4_checksum_32_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        subSumFifo_dout,
        subSumFifo_empty_n,
        subSumFifo_read,
        checksumFifo_din,
        checksumFifo_full_n,
        checksumFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] subSumFifo_dout;
input   subSumFifo_empty_n;
output   subSumFifo_read;
output  [15:0] checksumFifo_din;
input   checksumFifo_full_n;
output   checksumFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg subSumFifo_read;
reg checksumFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_290_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg   [0:0] tmp_i_reg_2859;
reg   [0:0] tmp_i_reg_2859_pp0_iter3_reg;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_subdone;
reg    subSumFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    checksumFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_i_reg_2859_pp0_iter1_reg;
reg   [0:0] tmp_i_reg_2859_pp0_iter2_reg;
reg   [7:0] trunc_ln144_1_reg_2863;
reg   [7:0] trunc_ln144_2_reg_2868;
reg   [7:0] trunc_ln144_3_reg_2873;
reg   [7:0] trunc_ln144_4_reg_2878;
reg   [7:0] trunc_ln144_5_reg_2883;
reg   [7:0] trunc_ln144_6_reg_2888;
reg   [7:0] trunc_ln144_7_reg_2893;
reg   [7:0] trunc_ln144_8_reg_2898;
reg   [7:0] trunc_ln144_9_reg_2903;
reg   [7:0] trunc_ln144_s_reg_2908;
reg   [7:0] trunc_ln144_10_reg_2913;
reg   [7:0] trunc_ln144_11_reg_2918;
reg   [7:0] trunc_ln144_12_reg_2923;
reg   [7:0] trunc_ln144_13_reg_2928;
reg   [7:0] trunc_ln144_14_reg_2933;
reg   [7:0] trunc_ln144_15_reg_2938;
reg   [7:0] trunc_ln144_16_reg_2943;
reg   [7:0] trunc_ln144_17_reg_2948;
reg   [7:0] trunc_ln144_18_reg_2953;
reg   [7:0] trunc_ln144_19_reg_2958;
reg   [7:0] trunc_ln144_20_reg_2963;
reg   [7:0] trunc_ln144_21_reg_2968;
reg   [7:0] trunc_ln144_22_reg_2973;
reg   [7:0] trunc_ln144_23_reg_2978;
reg   [7:0] trunc_ln144_24_reg_2983;
reg   [7:0] trunc_ln144_25_reg_2988;
reg   [7:0] trunc_ln144_26_reg_2993;
wire   [7:0] trunc_ln885_fu_625_p1;
reg   [7:0] trunc_ln885_reg_2998;
reg   [7:0] trunc_ln885_1_reg_3003;
wire   [15:0] trunc_ln885_9_fu_639_p1;
reg   [15:0] trunc_ln885_9_reg_3008;
reg   [15:0] trunc_ln885_2_reg_3013;
reg   [0:0] tmp_reg_3018;
reg   [15:0] or_ln885_26_reg_3024;
reg   [7:0] trunc_ln885_3_reg_3029;
reg   [15:0] trunc_ln885_4_reg_3034;
reg   [0:0] tmp_1_reg_3039;
reg   [15:0] or_ln1_reg_3045;
reg   [7:0] trunc_ln885_5_reg_3050;
reg   [15:0] trunc_ln885_6_reg_3055;
reg   [0:0] tmp_2_reg_3060;
reg   [15:0] or_ln885_27_reg_3066;
reg   [7:0] trunc_ln885_7_reg_3071;
reg   [15:0] trunc_ln885_8_reg_3076;
reg   [0:0] tmp_3_reg_3081;
reg   [15:0] or_ln885_28_reg_3087;
reg   [15:0] or_ln885_29_reg_3092;
reg   [0:0] tmp_4_reg_3097;
reg   [15:0] or_ln885_30_reg_3103;
reg   [15:0] or_ln885_31_reg_3108;
reg   [0:0] tmp_5_reg_3113;
reg   [15:0] or_ln885_32_reg_3119;
reg   [15:0] or_ln885_33_reg_3124;
reg   [0:0] tmp_6_reg_3129;
reg   [15:0] or_ln885_34_reg_3135;
reg   [15:0] or_ln885_35_reg_3140;
reg   [0:0] tmp_7_reg_3145;
reg   [15:0] or_ln885_36_reg_3151;
reg   [15:0] or_ln885_37_reg_3156;
reg   [0:0] tmp_8_reg_3161;
reg   [15:0] or_ln885_38_reg_3167;
reg   [15:0] or_ln885_39_reg_3172;
reg   [0:0] tmp_9_reg_3177;
reg   [15:0] or_ln885_40_reg_3183;
reg   [15:0] or_ln885_41_reg_3188;
reg   [0:0] tmp_10_reg_3193;
reg   [15:0] or_ln885_42_reg_3199;
reg   [15:0] or_ln885_43_reg_3204;
reg   [0:0] tmp_11_reg_3209;
reg   [15:0] or_ln885_44_reg_3215;
reg   [15:0] or_ln885_45_reg_3220;
reg   [0:0] tmp_12_reg_3225;
reg   [15:0] or_ln885_46_reg_3231;
reg   [15:0] or_ln885_47_reg_3236;
reg   [0:0] tmp_13_reg_3241;
reg   [15:0] or_ln885_48_reg_3247;
reg   [15:0] or_ln885_49_reg_3252;
reg   [0:0] tmp_14_reg_3257;
reg   [15:0] or_ln885_50_reg_3263;
reg   [15:0] or_ln885_51_reg_3268;
reg   [0:0] tmp_15_reg_3273;
wire   [7:0] add_ln553_fu_1498_p2;
reg   [7:0] add_ln553_reg_3279;
wire   [7:0] add_ln553_1_fu_1534_p2;
reg   [7:0] add_ln553_1_reg_3284;
wire   [7:0] add_ln553_2_fu_1570_p2;
reg   [7:0] add_ln553_2_reg_3289;
wire   [7:0] add_ln553_3_fu_1606_p2;
reg   [7:0] add_ln553_3_reg_3294;
wire   [7:0] add_ln553_8_fu_1786_p2;
reg   [7:0] add_ln553_8_reg_3299;
wire   [7:0] add_ln553_9_fu_1822_p2;
reg   [7:0] add_ln553_9_reg_3304;
wire   [7:0] add_ln553_10_fu_1858_p2;
reg   [7:0] add_ln553_10_reg_3309;
wire   [7:0] add_ln553_11_fu_1894_p2;
reg   [7:0] add_ln553_11_reg_3314;
wire   [0:0] tmp_16_fu_2083_p3;
reg   [0:0] tmp_16_reg_3319;
reg   [7:0] trunc_ln3_reg_3324;
wire   [0:0] tmp_17_fu_2147_p3;
reg   [0:0] tmp_17_reg_3329;
reg   [7:0] trunc_ln563_1_reg_3334;
wire   [0:0] tmp_18_fu_2211_p3;
reg   [0:0] tmp_18_reg_3339;
reg   [7:0] trunc_ln563_2_reg_3344;
wire   [0:0] tmp_19_fu_2275_p3;
reg   [0:0] tmp_19_reg_3349;
reg   [7:0] trunc_ln563_3_reg_3354;
wire   [15:0] add_ln229_40_fu_2357_p2;
reg   [15:0] add_ln229_40_reg_3359;
wire   [15:0] add_ln229_41_fu_2411_p2;
reg   [15:0] add_ln229_41_reg_3365;
wire   [15:0] add_ln229_42_fu_2465_p2;
reg   [15:0] add_ln229_42_reg_3371;
wire   [15:0] add_ln229_43_fu_2519_p2;
reg   [15:0] add_ln229_43_reg_3377;
wire   [15:0] add_ln229_44_fu_2623_p2;
reg   [15:0] add_ln229_44_reg_3383;
wire   [15:0] add_ln229_45_fu_2663_p2;
reg   [15:0] add_ln229_45_reg_3389;
wire   [15:0] add_ln229_46_fu_2703_p2;
reg   [15:0] add_ln229_46_reg_3395;
wire   [15:0] add_ln229_47_fu_2743_p2;
reg   [15:0] add_ln229_47_reg_3401;
wire   [15:0] add_ln229_48_fu_2790_p2;
reg   [15:0] add_ln229_48_reg_3407;
wire   [15:0] add_ln229_49_fu_2816_p2;
reg   [15:0] add_ln229_49_reg_3412;
reg   [0:0] tmp_30_reg_3417;
reg    ap_block_pp0_stage0_01001;
wire   [16:0] tmp_sum_V_fu_465_p4;
wire   [16:0] trunc_ln144_fu_311_p1;
wire   [16:0] add_ln885_fu_653_p2;
wire   [16:0] or_ln_fu_677_p4;
wire   [16:0] tmp_sum_V_1_fu_475_p4;
wire   [16:0] add_ln885_1_fu_707_p2;
wire   [16:0] or_ln885_1_fu_731_p4;
wire   [16:0] tmp_sum_V_2_fu_485_p4;
wire   [16:0] add_ln885_2_fu_761_p2;
wire   [16:0] or_ln885_2_fu_785_p4;
wire   [16:0] tmp_sum_V_3_fu_495_p4;
wire   [16:0] add_ln885_3_fu_815_p2;
wire   [16:0] or_ln885_4_fu_859_p4;
wire   [16:0] or_ln885_3_fu_839_p4;
wire   [16:0] add_ln885_4_fu_869_p2;
wire   [16:0] or_ln885_6_fu_913_p4;
wire   [16:0] or_ln885_5_fu_893_p4;
wire   [16:0] add_ln885_5_fu_923_p2;
wire   [16:0] or_ln885_8_fu_967_p4;
wire   [16:0] or_ln885_7_fu_947_p4;
wire   [16:0] add_ln885_6_fu_977_p2;
wire   [16:0] or_ln885_s_fu_1021_p4;
wire   [16:0] or_ln885_9_fu_1001_p4;
wire   [16:0] add_ln885_7_fu_1031_p2;
wire   [16:0] or_ln885_11_fu_1075_p4;
wire   [16:0] or_ln885_10_fu_1055_p4;
wire   [16:0] add_ln885_8_fu_1085_p2;
wire   [16:0] or_ln885_13_fu_1129_p4;
wire   [16:0] or_ln885_12_fu_1109_p4;
wire   [16:0] add_ln885_9_fu_1139_p2;
wire   [16:0] or_ln885_15_fu_1183_p4;
wire   [16:0] or_ln885_14_fu_1163_p4;
wire   [16:0] add_ln885_10_fu_1193_p2;
wire   [16:0] or_ln885_17_fu_1237_p4;
wire   [16:0] or_ln885_16_fu_1217_p4;
wire   [16:0] add_ln885_11_fu_1247_p2;
wire   [16:0] or_ln885_19_fu_1291_p4;
wire   [16:0] or_ln885_18_fu_1271_p4;
wire   [16:0] add_ln885_12_fu_1301_p2;
wire   [16:0] or_ln885_21_fu_1345_p4;
wire   [16:0] or_ln885_20_fu_1325_p4;
wire   [16:0] add_ln885_13_fu_1355_p2;
wire   [16:0] or_ln885_23_fu_1399_p4;
wire   [16:0] or_ln885_22_fu_1379_p4;
wire   [16:0] add_ln885_14_fu_1409_p2;
wire   [16:0] or_ln885_25_fu_1453_p4;
wire   [16:0] or_ln885_24_fu_1433_p4;
wire   [16:0] add_ln885_15_fu_1463_p2;
wire   [15:0] zext_ln1691_fu_1477_p1;
wire   [15:0] add_ln229_fu_1483_p2;
wire   [7:0] zext_ln229_fu_1480_p1;
wire   [7:0] add_ln553_16_fu_1493_p2;
wire   [15:0] add_ln229_1_fu_1488_p2;
wire   [15:0] zext_ln1691_1_fu_1513_p1;
wire   [15:0] add_ln229_2_fu_1519_p2;
wire   [7:0] zext_ln229_1_fu_1516_p1;
wire   [7:0] add_ln553_17_fu_1529_p2;
wire   [15:0] add_ln229_3_fu_1524_p2;
wire   [15:0] zext_ln1691_2_fu_1549_p1;
wire   [15:0] add_ln229_4_fu_1555_p2;
wire   [7:0] zext_ln229_2_fu_1552_p1;
wire   [7:0] add_ln553_18_fu_1565_p2;
wire   [15:0] add_ln229_5_fu_1560_p2;
wire   [15:0] zext_ln1691_3_fu_1585_p1;
wire   [15:0] add_ln229_6_fu_1591_p2;
wire   [7:0] zext_ln229_3_fu_1588_p1;
wire   [7:0] add_ln553_19_fu_1601_p2;
wire   [15:0] add_ln229_7_fu_1596_p2;
wire   [15:0] zext_ln1691_4_fu_1621_p1;
wire   [15:0] add_ln229_8_fu_1627_p2;
wire   [7:0] zext_ln229_4_fu_1624_p1;
wire   [7:0] add_ln553_20_fu_1637_p2;
wire   [15:0] add_ln229_9_fu_1632_p2;
wire   [15:0] zext_ln1691_5_fu_1657_p1;
wire   [15:0] add_ln229_10_fu_1663_p2;
wire   [7:0] zext_ln229_5_fu_1660_p1;
wire   [7:0] add_ln553_21_fu_1673_p2;
wire   [15:0] add_ln229_11_fu_1668_p2;
wire   [15:0] zext_ln1691_6_fu_1693_p1;
wire   [15:0] add_ln229_12_fu_1699_p2;
wire   [7:0] zext_ln229_6_fu_1696_p1;
wire   [7:0] add_ln553_22_fu_1709_p2;
wire   [15:0] add_ln229_13_fu_1704_p2;
wire   [15:0] zext_ln1691_7_fu_1729_p1;
wire   [15:0] add_ln229_14_fu_1735_p2;
wire   [7:0] zext_ln229_7_fu_1732_p1;
wire   [7:0] add_ln553_23_fu_1745_p2;
wire   [15:0] add_ln229_15_fu_1740_p2;
wire   [15:0] zext_ln1691_8_fu_1765_p1;
wire   [15:0] add_ln229_16_fu_1771_p2;
wire   [7:0] zext_ln229_8_fu_1768_p1;
wire   [7:0] add_ln553_24_fu_1781_p2;
wire   [15:0] add_ln229_17_fu_1776_p2;
wire   [15:0] zext_ln1691_9_fu_1801_p1;
wire   [15:0] add_ln229_18_fu_1807_p2;
wire   [7:0] zext_ln229_9_fu_1804_p1;
wire   [7:0] add_ln553_25_fu_1817_p2;
wire   [15:0] add_ln229_19_fu_1812_p2;
wire   [15:0] zext_ln1691_10_fu_1837_p1;
wire   [15:0] add_ln229_20_fu_1843_p2;
wire   [7:0] zext_ln229_10_fu_1840_p1;
wire   [7:0] add_ln553_26_fu_1853_p2;
wire   [15:0] add_ln229_21_fu_1848_p2;
wire   [15:0] zext_ln1691_11_fu_1873_p1;
wire   [15:0] add_ln229_22_fu_1879_p2;
wire   [7:0] zext_ln229_11_fu_1876_p1;
wire   [7:0] add_ln553_27_fu_1889_p2;
wire   [15:0] add_ln229_23_fu_1884_p2;
wire   [15:0] zext_ln1691_12_fu_1909_p1;
wire   [15:0] add_ln229_24_fu_1915_p2;
wire   [7:0] zext_ln229_12_fu_1912_p1;
wire   [7:0] add_ln553_28_fu_1925_p2;
wire   [15:0] add_ln229_25_fu_1920_p2;
wire   [15:0] zext_ln1691_13_fu_1945_p1;
wire   [15:0] add_ln229_26_fu_1951_p2;
wire   [7:0] zext_ln229_13_fu_1948_p1;
wire   [7:0] add_ln553_29_fu_1961_p2;
wire   [15:0] add_ln229_27_fu_1956_p2;
wire   [15:0] zext_ln1691_14_fu_1981_p1;
wire   [15:0] add_ln229_28_fu_1987_p2;
wire   [7:0] zext_ln229_14_fu_1984_p1;
wire   [7:0] add_ln553_30_fu_1997_p2;
wire   [15:0] add_ln229_29_fu_1992_p2;
wire   [15:0] zext_ln1691_15_fu_2017_p1;
wire   [15:0] add_ln229_30_fu_2023_p2;
wire   [7:0] zext_ln229_15_fu_2020_p1;
wire   [7:0] add_ln553_31_fu_2033_p2;
wire   [15:0] add_ln229_31_fu_2028_p2;
wire   [7:0] trunc_ln553_8_fu_1791_p4;
wire   [15:0] tmp_2_i_fu_2053_p3;
wire   [7:0] trunc_ln2_fu_1503_p4;
wire   [15:0] tmp_3_i_fu_2065_p3;
wire   [16:0] zext_ln885_fu_2061_p1;
wire   [16:0] zext_ln885_1_fu_2073_p1;
wire   [16:0] add_ln885_16_fu_2077_p2;
wire   [15:0] zext_ln1691_16_fu_2091_p1;
wire   [15:0] add_ln229_32_fu_2095_p2;
wire   [15:0] add_ln229_33_fu_2101_p2;
wire   [7:0] trunc_ln553_9_fu_1827_p4;
wire   [15:0] tmp_4_i_fu_2117_p3;
wire   [7:0] trunc_ln553_1_fu_1539_p4;
wire   [15:0] tmp_5_i_fu_2129_p3;
wire   [16:0] zext_ln885_3_fu_2137_p1;
wire   [16:0] zext_ln885_2_fu_2125_p1;
wire   [16:0] add_ln885_17_fu_2141_p2;
wire   [15:0] zext_ln1691_17_fu_2155_p1;
wire   [15:0] add_ln229_34_fu_2159_p2;
wire   [15:0] add_ln229_35_fu_2165_p2;
wire   [7:0] trunc_ln553_s_fu_1863_p4;
wire   [15:0] tmp_6_i_fu_2181_p3;
wire   [7:0] trunc_ln553_2_fu_1575_p4;
wire   [15:0] tmp_7_i_fu_2193_p3;
wire   [16:0] zext_ln885_5_fu_2201_p1;
wire   [16:0] zext_ln885_4_fu_2189_p1;
wire   [16:0] add_ln885_18_fu_2205_p2;
wire   [15:0] zext_ln1691_18_fu_2219_p1;
wire   [15:0] add_ln229_36_fu_2223_p2;
wire   [15:0] add_ln229_37_fu_2229_p2;
wire   [7:0] trunc_ln553_10_fu_1899_p4;
wire   [15:0] tmp_8_i_fu_2245_p3;
wire   [7:0] trunc_ln553_3_fu_1611_p4;
wire   [15:0] tmp_9_i_fu_2257_p3;
wire   [16:0] zext_ln885_7_fu_2265_p1;
wire   [16:0] zext_ln885_6_fu_2253_p1;
wire   [16:0] add_ln885_19_fu_2269_p2;
wire   [15:0] zext_ln1691_19_fu_2283_p1;
wire   [15:0] add_ln229_38_fu_2287_p2;
wire   [15:0] add_ln229_39_fu_2293_p2;
wire   [7:0] trunc_ln553_11_fu_1935_p4;
wire   [7:0] add_ln553_12_fu_1930_p2;
wire   [15:0] tmp_10_i_fu_2309_p3;
wire   [7:0] trunc_ln553_4_fu_1647_p4;
wire   [7:0] add_ln553_4_fu_1642_p2;
wire   [15:0] tmp_11_i_fu_2321_p3;
wire   [16:0] zext_ln885_9_fu_2329_p1;
wire   [16:0] zext_ln885_8_fu_2317_p1;
wire   [16:0] add_ln885_20_fu_2333_p2;
wire   [0:0] tmp_20_fu_2339_p3;
wire   [15:0] zext_ln1691_20_fu_2347_p1;
wire   [15:0] add_ln229_51_fu_2351_p2;
wire   [7:0] trunc_ln553_12_fu_1971_p4;
wire   [7:0] add_ln553_13_fu_1966_p2;
wire   [15:0] tmp_12_i_fu_2363_p3;
wire   [7:0] trunc_ln553_5_fu_1683_p4;
wire   [7:0] add_ln553_5_fu_1678_p2;
wire   [15:0] tmp_13_i_fu_2375_p3;
wire   [16:0] zext_ln885_12_fu_2383_p1;
wire   [16:0] zext_ln885_11_fu_2371_p1;
wire   [16:0] add_ln885_21_fu_2387_p2;
wire   [0:0] tmp_21_fu_2393_p3;
wire   [15:0] zext_ln1691_21_fu_2401_p1;
wire   [15:0] add_ln229_52_fu_2405_p2;
wire   [7:0] trunc_ln553_13_fu_2007_p4;
wire   [7:0] add_ln553_14_fu_2002_p2;
wire   [15:0] tmp_14_i_fu_2417_p3;
wire   [7:0] trunc_ln553_6_fu_1719_p4;
wire   [7:0] add_ln553_6_fu_1714_p2;
wire   [15:0] tmp_15_i_fu_2429_p3;
wire   [16:0] zext_ln885_15_fu_2437_p1;
wire   [16:0] zext_ln885_14_fu_2425_p1;
wire   [16:0] add_ln885_22_fu_2441_p2;
wire   [0:0] tmp_22_fu_2447_p3;
wire   [15:0] zext_ln1691_22_fu_2455_p1;
wire   [15:0] add_ln229_53_fu_2459_p2;
wire   [7:0] trunc_ln553_14_fu_2043_p4;
wire   [7:0] add_ln553_15_fu_2038_p2;
wire   [15:0] tmp_16_i_fu_2471_p3;
wire   [7:0] trunc_ln553_7_fu_1755_p4;
wire   [7:0] add_ln553_7_fu_1750_p2;
wire   [15:0] tmp_17_i_fu_2483_p3;
wire   [16:0] zext_ln885_18_fu_2491_p1;
wire   [16:0] zext_ln885_17_fu_2479_p1;
wire   [16:0] add_ln885_23_fu_2495_p2;
wire   [0:0] tmp_23_fu_2501_p3;
wire   [15:0] zext_ln1691_23_fu_2509_p1;
wire   [15:0] add_ln229_54_fu_2513_p2;
wire   [7:0] zext_ln229_16_fu_2525_p1;
wire   [7:0] add_ln563_4_fu_2528_p2;
wire   [7:0] zext_ln229_17_fu_2538_p1;
wire   [7:0] add_ln563_5_fu_2541_p2;
wire   [7:0] zext_ln229_18_fu_2551_p1;
wire   [7:0] add_ln563_6_fu_2554_p2;
wire   [7:0] zext_ln229_19_fu_2564_p1;
wire   [7:0] add_ln563_7_fu_2567_p2;
wire   [7:0] add_ln563_fu_2533_p2;
wire   [15:0] tmp_18_i_fu_2589_p3;
wire   [16:0] zext_ln885_20_fu_2596_p1;
wire   [16:0] zext_ln885_10_fu_2577_p1;
wire   [16:0] add_ln885_24_fu_2600_p2;
wire   [0:0] tmp_24_fu_2606_p3;
wire   [15:0] zext_ln1691_24_fu_2614_p1;
wire   [15:0] add_ln229_55_fu_2618_p2;
wire   [7:0] add_ln563_1_fu_2546_p2;
wire   [15:0] tmp_19_i_fu_2629_p3;
wire   [16:0] zext_ln885_22_fu_2636_p1;
wire   [16:0] zext_ln885_13_fu_2580_p1;
wire   [16:0] add_ln885_25_fu_2640_p2;
wire   [0:0] tmp_25_fu_2646_p3;
wire   [15:0] zext_ln1691_25_fu_2654_p1;
wire   [15:0] add_ln229_56_fu_2658_p2;
wire   [7:0] add_ln563_2_fu_2559_p2;
wire   [15:0] tmp_20_i_fu_2669_p3;
wire   [16:0] zext_ln885_24_fu_2676_p1;
wire   [16:0] zext_ln885_16_fu_2583_p1;
wire   [16:0] add_ln885_26_fu_2680_p2;
wire   [0:0] tmp_26_fu_2686_p3;
wire   [15:0] zext_ln1691_26_fu_2694_p1;
wire   [15:0] add_ln229_57_fu_2698_p2;
wire   [7:0] add_ln563_3_fu_2572_p2;
wire   [15:0] tmp_21_i_fu_2709_p3;
wire   [16:0] zext_ln885_26_fu_2716_p1;
wire   [16:0] zext_ln885_19_fu_2586_p1;
wire   [16:0] add_ln885_27_fu_2720_p2;
wire   [0:0] tmp_27_fu_2726_p3;
wire   [15:0] zext_ln1691_27_fu_2734_p1;
wire   [15:0] add_ln229_58_fu_2738_p2;
wire   [16:0] zext_ln885_25_fu_2755_p1;
wire   [16:0] zext_ln885_21_fu_2749_p1;
wire   [16:0] zext_ln885_27_fu_2758_p1;
wire   [16:0] zext_ln885_23_fu_2752_p1;
wire   [16:0] add_ln885_28_fu_2761_p2;
wire   [0:0] tmp_28_fu_2773_p3;
wire   [15:0] zext_ln1691_28_fu_2781_p1;
wire   [15:0] add_ln229_59_fu_2785_p2;
wire   [16:0] add_ln885_29_fu_2767_p2;
wire   [0:0] tmp_29_fu_2799_p3;
wire   [15:0] zext_ln1691_30_fu_2807_p1;
wire   [15:0] add_ln229_60_fu_2811_p2;
wire   [16:0] zext_ln885_28_fu_2821_p1;
wire   [16:0] zext_ln1691_29_fu_2795_p1;
wire   [16:0] add_ln885_30_fu_2825_p2;
wire   [15:0] zext_ln1691_31_fu_2839_p1;
wire   [15:0] add_ln229_61_fu_2842_p2;
wire   [15:0] add_ln229_50_fu_2847_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_2859 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln229_40_reg_3359 <= add_ln229_40_fu_2357_p2;
        add_ln229_41_reg_3365 <= add_ln229_41_fu_2411_p2;
        add_ln229_42_reg_3371 <= add_ln229_42_fu_2465_p2;
        add_ln229_43_reg_3377 <= add_ln229_43_fu_2519_p2;
        add_ln553_10_reg_3309 <= add_ln553_10_fu_1858_p2;
        add_ln553_11_reg_3314 <= add_ln553_11_fu_1894_p2;
        add_ln553_1_reg_3284 <= add_ln553_1_fu_1534_p2;
        add_ln553_2_reg_3289 <= add_ln553_2_fu_1570_p2;
        add_ln553_3_reg_3294 <= add_ln553_3_fu_1606_p2;
        add_ln553_8_reg_3299 <= add_ln553_8_fu_1786_p2;
        add_ln553_9_reg_3304 <= add_ln553_9_fu_1822_p2;
        add_ln553_reg_3279 <= add_ln553_fu_1498_p2;
        tmp_16_reg_3319 <= add_ln885_16_fu_2077_p2[32'd16];
        tmp_17_reg_3329 <= add_ln885_17_fu_2141_p2[32'd16];
        tmp_18_reg_3339 <= add_ln885_18_fu_2205_p2[32'd16];
        tmp_19_reg_3349 <= add_ln885_19_fu_2269_p2[32'd16];
        trunc_ln3_reg_3324 <= {{add_ln229_33_fu_2101_p2[15:8]}};
        trunc_ln563_1_reg_3334 <= {{add_ln229_35_fu_2165_p2[15:8]}};
        trunc_ln563_2_reg_3344 <= {{add_ln229_37_fu_2229_p2[15:8]}};
        trunc_ln563_3_reg_3354 <= {{add_ln229_39_fu_2293_p2[15:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2859_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln229_44_reg_3383 <= add_ln229_44_fu_2623_p2;
        add_ln229_45_reg_3389 <= add_ln229_45_fu_2663_p2;
        add_ln229_46_reg_3395 <= add_ln229_46_fu_2703_p2;
        add_ln229_47_reg_3401 <= add_ln229_47_fu_2743_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2859_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln229_48_reg_3407 <= add_ln229_48_fu_2790_p2;
        add_ln229_49_reg_3412 <= add_ln229_49_fu_2816_p2;
        tmp_30_reg_3417 <= add_ln885_30_fu_2825_p2[32'd16];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        or_ln1_reg_3045 <= {{subSumFifo_dout[79:64]}};
        or_ln885_26_reg_3024 <= {{subSumFifo_dout[47:32]}};
        or_ln885_27_reg_3066 <= {{subSumFifo_dout[111:96]}};
        or_ln885_28_reg_3087 <= {{subSumFifo_dout[655:640]}};
        or_ln885_29_reg_3092 <= {{subSumFifo_dout[143:128]}};
        or_ln885_30_reg_3103 <= {{subSumFifo_dout[687:672]}};
        or_ln885_31_reg_3108 <= {{subSumFifo_dout[175:160]}};
        or_ln885_32_reg_3119 <= {{subSumFifo_dout[719:704]}};
        or_ln885_33_reg_3124 <= {{subSumFifo_dout[207:192]}};
        or_ln885_34_reg_3135 <= {{subSumFifo_dout[751:736]}};
        or_ln885_35_reg_3140 <= {{subSumFifo_dout[239:224]}};
        or_ln885_36_reg_3151 <= {{subSumFifo_dout[783:768]}};
        or_ln885_37_reg_3156 <= {{subSumFifo_dout[271:256]}};
        or_ln885_38_reg_3167 <= {{subSumFifo_dout[815:800]}};
        or_ln885_39_reg_3172 <= {{subSumFifo_dout[303:288]}};
        or_ln885_40_reg_3183 <= {{subSumFifo_dout[847:832]}};
        or_ln885_41_reg_3188 <= {{subSumFifo_dout[335:320]}};
        or_ln885_42_reg_3199 <= {{subSumFifo_dout[879:864]}};
        or_ln885_43_reg_3204 <= {{subSumFifo_dout[367:352]}};
        or_ln885_44_reg_3215 <= {{subSumFifo_dout[911:896]}};
        or_ln885_45_reg_3220 <= {{subSumFifo_dout[399:384]}};
        or_ln885_46_reg_3231 <= {{subSumFifo_dout[943:928]}};
        or_ln885_47_reg_3236 <= {{subSumFifo_dout[431:416]}};
        or_ln885_48_reg_3247 <= {{subSumFifo_dout[975:960]}};
        or_ln885_49_reg_3252 <= {{subSumFifo_dout[463:448]}};
        or_ln885_50_reg_3263 <= {{subSumFifo_dout[1007:992]}};
        or_ln885_51_reg_3268 <= {{subSumFifo_dout[495:480]}};
        tmp_10_reg_3193 <= add_ln885_10_fu_1193_p2[32'd16];
        tmp_11_reg_3209 <= add_ln885_11_fu_1247_p2[32'd16];
        tmp_12_reg_3225 <= add_ln885_12_fu_1301_p2[32'd16];
        tmp_13_reg_3241 <= add_ln885_13_fu_1355_p2[32'd16];
        tmp_14_reg_3257 <= add_ln885_14_fu_1409_p2[32'd16];
        tmp_15_reg_3273 <= add_ln885_15_fu_1463_p2[32'd16];
        tmp_1_reg_3039 <= add_ln885_1_fu_707_p2[32'd16];
        tmp_2_reg_3060 <= add_ln885_2_fu_761_p2[32'd16];
        tmp_3_reg_3081 <= add_ln885_3_fu_815_p2[32'd16];
        tmp_4_reg_3097 <= add_ln885_4_fu_869_p2[32'd16];
        tmp_5_reg_3113 <= add_ln885_5_fu_923_p2[32'd16];
        tmp_6_reg_3129 <= add_ln885_6_fu_977_p2[32'd16];
        tmp_7_reg_3145 <= add_ln885_7_fu_1031_p2[32'd16];
        tmp_8_reg_3161 <= add_ln885_8_fu_1085_p2[32'd16];
        tmp_9_reg_3177 <= add_ln885_9_fu_1139_p2[32'd16];
        tmp_reg_3018 <= add_ln885_fu_653_p2[32'd16];
        trunc_ln144_10_reg_2913 <= {{subSumFifo_dout[359:352]}};
        trunc_ln144_11_reg_2918 <= {{subSumFifo_dout[391:384]}};
        trunc_ln144_12_reg_2923 <= {{subSumFifo_dout[423:416]}};
        trunc_ln144_13_reg_2928 <= {{subSumFifo_dout[455:448]}};
        trunc_ln144_14_reg_2933 <= {{subSumFifo_dout[487:480]}};
        trunc_ln144_15_reg_2938 <= {{subSumFifo_dout[647:640]}};
        trunc_ln144_16_reg_2943 <= {{subSumFifo_dout[679:672]}};
        trunc_ln144_17_reg_2948 <= {{subSumFifo_dout[711:704]}};
        trunc_ln144_18_reg_2953 <= {{subSumFifo_dout[743:736]}};
        trunc_ln144_19_reg_2958 <= {{subSumFifo_dout[775:768]}};
        trunc_ln144_1_reg_2863 <= {{subSumFifo_dout[39:32]}};
        trunc_ln144_20_reg_2963 <= {{subSumFifo_dout[807:800]}};
        trunc_ln144_21_reg_2968 <= {{subSumFifo_dout[839:832]}};
        trunc_ln144_22_reg_2973 <= {{subSumFifo_dout[871:864]}};
        trunc_ln144_23_reg_2978 <= {{subSumFifo_dout[903:896]}};
        trunc_ln144_24_reg_2983 <= {{subSumFifo_dout[935:928]}};
        trunc_ln144_25_reg_2988 <= {{subSumFifo_dout[967:960]}};
        trunc_ln144_26_reg_2993 <= {{subSumFifo_dout[999:992]}};
        trunc_ln144_2_reg_2868 <= {{subSumFifo_dout[71:64]}};
        trunc_ln144_3_reg_2873 <= {{subSumFifo_dout[103:96]}};
        trunc_ln144_4_reg_2878 <= {{subSumFifo_dout[135:128]}};
        trunc_ln144_5_reg_2883 <= {{subSumFifo_dout[167:160]}};
        trunc_ln144_6_reg_2888 <= {{subSumFifo_dout[199:192]}};
        trunc_ln144_7_reg_2893 <= {{subSumFifo_dout[231:224]}};
        trunc_ln144_8_reg_2898 <= {{subSumFifo_dout[263:256]}};
        trunc_ln144_9_reg_2903 <= {{subSumFifo_dout[295:288]}};
        trunc_ln144_s_reg_2908 <= {{subSumFifo_dout[327:320]}};
        trunc_ln885_1_reg_3003 <= {{subSumFifo_dout[519:512]}};
        trunc_ln885_2_reg_3013 <= {{subSumFifo_dout[527:512]}};
        trunc_ln885_3_reg_3029 <= {{subSumFifo_dout[551:544]}};
        trunc_ln885_4_reg_3034 <= {{subSumFifo_dout[559:544]}};
        trunc_ln885_5_reg_3050 <= {{subSumFifo_dout[583:576]}};
        trunc_ln885_6_reg_3055 <= {{subSumFifo_dout[591:576]}};
        trunc_ln885_7_reg_3071 <= {{subSumFifo_dout[615:608]}};
        trunc_ln885_8_reg_3076 <= {{subSumFifo_dout[623:608]}};
        trunc_ln885_9_reg_3008 <= trunc_ln885_9_fu_639_p1;
        trunc_ln885_reg_2998 <= trunc_ln885_fu_625_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_2859 <= tmp_i_nbreadreq_fu_290_p3;
        tmp_i_reg_2859_pp0_iter1_reg <= tmp_i_reg_2859;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        tmp_i_reg_2859_pp0_iter2_reg <= tmp_i_reg_2859_pp0_iter1_reg;
        tmp_i_reg_2859_pp0_iter3_reg <= tmp_i_reg_2859_pp0_iter2_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_2859_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        checksumFifo_blk_n = checksumFifo_full_n;
    end else begin
        checksumFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_2859_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        checksumFifo_write = 1'b1;
    end else begin
        checksumFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        subSumFifo_blk_n = subSumFifo_empty_n;
    end else begin
        subSumFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        subSumFifo_read = 1'b1;
    end else begin
        subSumFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln229_10_fu_1663_p2 = (or_ln885_30_reg_3103 + zext_ln1691_5_fu_1657_p1);

assign add_ln229_11_fu_1668_p2 = (add_ln229_10_fu_1663_p2 + or_ln885_31_reg_3108);

assign add_ln229_12_fu_1699_p2 = (or_ln885_32_reg_3119 + zext_ln1691_6_fu_1693_p1);

assign add_ln229_13_fu_1704_p2 = (add_ln229_12_fu_1699_p2 + or_ln885_33_reg_3124);

assign add_ln229_14_fu_1735_p2 = (or_ln885_34_reg_3135 + zext_ln1691_7_fu_1729_p1);

assign add_ln229_15_fu_1740_p2 = (add_ln229_14_fu_1735_p2 + or_ln885_35_reg_3140);

assign add_ln229_16_fu_1771_p2 = (or_ln885_36_reg_3151 + zext_ln1691_8_fu_1765_p1);

assign add_ln229_17_fu_1776_p2 = (add_ln229_16_fu_1771_p2 + or_ln885_37_reg_3156);

assign add_ln229_18_fu_1807_p2 = (or_ln885_38_reg_3167 + zext_ln1691_9_fu_1801_p1);

assign add_ln229_19_fu_1812_p2 = (add_ln229_18_fu_1807_p2 + or_ln885_39_reg_3172);

assign add_ln229_1_fu_1488_p2 = (add_ln229_fu_1483_p2 + trunc_ln885_2_reg_3013);

assign add_ln229_20_fu_1843_p2 = (or_ln885_40_reg_3183 + zext_ln1691_10_fu_1837_p1);

assign add_ln229_21_fu_1848_p2 = (add_ln229_20_fu_1843_p2 + or_ln885_41_reg_3188);

assign add_ln229_22_fu_1879_p2 = (or_ln885_42_reg_3199 + zext_ln1691_11_fu_1873_p1);

assign add_ln229_23_fu_1884_p2 = (add_ln229_22_fu_1879_p2 + or_ln885_43_reg_3204);

assign add_ln229_24_fu_1915_p2 = (or_ln885_44_reg_3215 + zext_ln1691_12_fu_1909_p1);

assign add_ln229_25_fu_1920_p2 = (add_ln229_24_fu_1915_p2 + or_ln885_45_reg_3220);

assign add_ln229_26_fu_1951_p2 = (or_ln885_46_reg_3231 + zext_ln1691_13_fu_1945_p1);

assign add_ln229_27_fu_1956_p2 = (add_ln229_26_fu_1951_p2 + or_ln885_47_reg_3236);

assign add_ln229_28_fu_1987_p2 = (or_ln885_48_reg_3247 + zext_ln1691_14_fu_1981_p1);

assign add_ln229_29_fu_1992_p2 = (add_ln229_28_fu_1987_p2 + or_ln885_49_reg_3252);

assign add_ln229_2_fu_1519_p2 = (trunc_ln885_4_reg_3034 + zext_ln1691_1_fu_1513_p1);

assign add_ln229_30_fu_2023_p2 = (or_ln885_50_reg_3263 + zext_ln1691_15_fu_2017_p1);

assign add_ln229_31_fu_2028_p2 = (add_ln229_30_fu_2023_p2 + or_ln885_51_reg_3268);

assign add_ln229_32_fu_2095_p2 = (tmp_3_i_fu_2065_p3 + zext_ln1691_16_fu_2091_p1);

assign add_ln229_33_fu_2101_p2 = (add_ln229_32_fu_2095_p2 + tmp_2_i_fu_2053_p3);

assign add_ln229_34_fu_2159_p2 = (tmp_4_i_fu_2117_p3 + zext_ln1691_17_fu_2155_p1);

assign add_ln229_35_fu_2165_p2 = (add_ln229_34_fu_2159_p2 + tmp_5_i_fu_2129_p3);

assign add_ln229_36_fu_2223_p2 = (tmp_6_i_fu_2181_p3 + zext_ln1691_18_fu_2219_p1);

assign add_ln229_37_fu_2229_p2 = (add_ln229_36_fu_2223_p2 + tmp_7_i_fu_2193_p3);

assign add_ln229_38_fu_2287_p2 = (tmp_8_i_fu_2245_p3 + zext_ln1691_19_fu_2283_p1);

assign add_ln229_39_fu_2293_p2 = (add_ln229_38_fu_2287_p2 + tmp_9_i_fu_2257_p3);

assign add_ln229_3_fu_1524_p2 = (add_ln229_2_fu_1519_p2 + or_ln885_26_reg_3024);

assign add_ln229_40_fu_2357_p2 = (add_ln229_51_fu_2351_p2 + tmp_11_i_fu_2321_p3);

assign add_ln229_41_fu_2411_p2 = (add_ln229_52_fu_2405_p2 + tmp_13_i_fu_2375_p3);

assign add_ln229_42_fu_2465_p2 = (add_ln229_53_fu_2459_p2 + tmp_15_i_fu_2429_p3);

assign add_ln229_43_fu_2519_p2 = (add_ln229_54_fu_2513_p2 + tmp_17_i_fu_2483_p3);

assign add_ln229_44_fu_2623_p2 = (add_ln229_55_fu_2618_p2 + tmp_18_i_fu_2589_p3);

assign add_ln229_45_fu_2663_p2 = (add_ln229_56_fu_2658_p2 + tmp_19_i_fu_2629_p3);

assign add_ln229_46_fu_2703_p2 = (add_ln229_57_fu_2698_p2 + tmp_20_i_fu_2669_p3);

assign add_ln229_47_fu_2743_p2 = (add_ln229_58_fu_2738_p2 + tmp_21_i_fu_2709_p3);

assign add_ln229_48_fu_2790_p2 = (add_ln229_59_fu_2785_p2 + add_ln229_46_reg_3395);

assign add_ln229_49_fu_2816_p2 = (add_ln229_60_fu_2811_p2 + add_ln229_47_reg_3401);

assign add_ln229_4_fu_1555_p2 = (trunc_ln885_6_reg_3055 + zext_ln1691_2_fu_1549_p1);

assign add_ln229_50_fu_2847_p2 = (add_ln229_61_fu_2842_p2 + add_ln229_49_reg_3412);

assign add_ln229_51_fu_2351_p2 = (tmp_10_i_fu_2309_p3 + zext_ln1691_20_fu_2347_p1);

assign add_ln229_52_fu_2405_p2 = (tmp_12_i_fu_2363_p3 + zext_ln1691_21_fu_2401_p1);

assign add_ln229_53_fu_2459_p2 = (tmp_14_i_fu_2417_p3 + zext_ln1691_22_fu_2455_p1);

assign add_ln229_54_fu_2513_p2 = (tmp_16_i_fu_2471_p3 + zext_ln1691_23_fu_2509_p1);

assign add_ln229_55_fu_2618_p2 = (add_ln229_40_reg_3359 + zext_ln1691_24_fu_2614_p1);

assign add_ln229_56_fu_2658_p2 = (add_ln229_41_reg_3365 + zext_ln1691_25_fu_2654_p1);

assign add_ln229_57_fu_2698_p2 = (add_ln229_42_reg_3371 + zext_ln1691_26_fu_2694_p1);

assign add_ln229_58_fu_2738_p2 = (add_ln229_43_reg_3377 + zext_ln1691_27_fu_2734_p1);

assign add_ln229_59_fu_2785_p2 = (add_ln229_44_reg_3383 + zext_ln1691_28_fu_2781_p1);

assign add_ln229_5_fu_1560_p2 = (add_ln229_4_fu_1555_p2 + or_ln1_reg_3045);

assign add_ln229_60_fu_2811_p2 = (add_ln229_45_reg_3389 + zext_ln1691_30_fu_2807_p1);

assign add_ln229_61_fu_2842_p2 = (add_ln229_48_reg_3407 + zext_ln1691_31_fu_2839_p1);

assign add_ln229_6_fu_1591_p2 = (trunc_ln885_8_reg_3076 + zext_ln1691_3_fu_1585_p1);

assign add_ln229_7_fu_1596_p2 = (add_ln229_6_fu_1591_p2 + or_ln885_27_reg_3066);

assign add_ln229_8_fu_1627_p2 = (or_ln885_28_reg_3087 + zext_ln1691_4_fu_1621_p1);

assign add_ln229_9_fu_1632_p2 = (add_ln229_8_fu_1627_p2 + or_ln885_29_reg_3092);

assign add_ln229_fu_1483_p2 = (trunc_ln885_9_reg_3008 + zext_ln1691_fu_1477_p1);

assign add_ln553_10_fu_1858_p2 = (add_ln553_26_fu_1853_p2 + trunc_ln144_s_reg_2908);

assign add_ln553_11_fu_1894_p2 = (add_ln553_27_fu_1889_p2 + trunc_ln144_10_reg_2913);

assign add_ln553_12_fu_1930_p2 = (add_ln553_28_fu_1925_p2 + trunc_ln144_11_reg_2918);

assign add_ln553_13_fu_1966_p2 = (add_ln553_29_fu_1961_p2 + trunc_ln144_12_reg_2923);

assign add_ln553_14_fu_2002_p2 = (add_ln553_30_fu_1997_p2 + trunc_ln144_13_reg_2928);

assign add_ln553_15_fu_2038_p2 = (add_ln553_31_fu_2033_p2 + trunc_ln144_14_reg_2933);

assign add_ln553_16_fu_1493_p2 = (trunc_ln885_reg_2998 + zext_ln229_fu_1480_p1);

assign add_ln553_17_fu_1529_p2 = (trunc_ln885_3_reg_3029 + zext_ln229_1_fu_1516_p1);

assign add_ln553_18_fu_1565_p2 = (trunc_ln885_5_reg_3050 + zext_ln229_2_fu_1552_p1);

assign add_ln553_19_fu_1601_p2 = (trunc_ln885_7_reg_3071 + zext_ln229_3_fu_1588_p1);

assign add_ln553_1_fu_1534_p2 = (add_ln553_17_fu_1529_p2 + trunc_ln144_1_reg_2863);

assign add_ln553_20_fu_1637_p2 = (trunc_ln144_15_reg_2938 + zext_ln229_4_fu_1624_p1);

assign add_ln553_21_fu_1673_p2 = (trunc_ln144_16_reg_2943 + zext_ln229_5_fu_1660_p1);

assign add_ln553_22_fu_1709_p2 = (trunc_ln144_17_reg_2948 + zext_ln229_6_fu_1696_p1);

assign add_ln553_23_fu_1745_p2 = (trunc_ln144_18_reg_2953 + zext_ln229_7_fu_1732_p1);

assign add_ln553_24_fu_1781_p2 = (trunc_ln144_19_reg_2958 + zext_ln229_8_fu_1768_p1);

assign add_ln553_25_fu_1817_p2 = (trunc_ln144_20_reg_2963 + zext_ln229_9_fu_1804_p1);

assign add_ln553_26_fu_1853_p2 = (trunc_ln144_21_reg_2968 + zext_ln229_10_fu_1840_p1);

assign add_ln553_27_fu_1889_p2 = (trunc_ln144_22_reg_2973 + zext_ln229_11_fu_1876_p1);

assign add_ln553_28_fu_1925_p2 = (trunc_ln144_23_reg_2978 + zext_ln229_12_fu_1912_p1);

assign add_ln553_29_fu_1961_p2 = (trunc_ln144_24_reg_2983 + zext_ln229_13_fu_1948_p1);

assign add_ln553_2_fu_1570_p2 = (add_ln553_18_fu_1565_p2 + trunc_ln144_2_reg_2868);

assign add_ln553_30_fu_1997_p2 = (trunc_ln144_25_reg_2988 + zext_ln229_14_fu_1984_p1);

assign add_ln553_31_fu_2033_p2 = (trunc_ln144_26_reg_2993 + zext_ln229_15_fu_2020_p1);

assign add_ln553_3_fu_1606_p2 = (add_ln553_19_fu_1601_p2 + trunc_ln144_3_reg_2873);

assign add_ln553_4_fu_1642_p2 = (add_ln553_20_fu_1637_p2 + trunc_ln144_4_reg_2878);

assign add_ln553_5_fu_1678_p2 = (add_ln553_21_fu_1673_p2 + trunc_ln144_5_reg_2883);

assign add_ln553_6_fu_1714_p2 = (add_ln553_22_fu_1709_p2 + trunc_ln144_6_reg_2888);

assign add_ln553_7_fu_1750_p2 = (add_ln553_23_fu_1745_p2 + trunc_ln144_7_reg_2893);

assign add_ln553_8_fu_1786_p2 = (add_ln553_24_fu_1781_p2 + trunc_ln144_8_reg_2898);

assign add_ln553_9_fu_1822_p2 = (add_ln553_25_fu_1817_p2 + trunc_ln144_9_reg_2903);

assign add_ln553_fu_1498_p2 = (add_ln553_16_fu_1493_p2 + trunc_ln885_1_reg_3003);

assign add_ln563_1_fu_2546_p2 = (add_ln563_5_fu_2541_p2 + add_ln553_1_reg_3284);

assign add_ln563_2_fu_2559_p2 = (add_ln563_6_fu_2554_p2 + add_ln553_2_reg_3289);

assign add_ln563_3_fu_2572_p2 = (add_ln563_7_fu_2567_p2 + add_ln553_3_reg_3294);

assign add_ln563_4_fu_2528_p2 = (add_ln553_reg_3279 + zext_ln229_16_fu_2525_p1);

assign add_ln563_5_fu_2541_p2 = (add_ln553_9_reg_3304 + zext_ln229_17_fu_2538_p1);

assign add_ln563_6_fu_2554_p2 = (add_ln553_10_reg_3309 + zext_ln229_18_fu_2551_p1);

assign add_ln563_7_fu_2567_p2 = (add_ln553_11_reg_3314 + zext_ln229_19_fu_2564_p1);

assign add_ln563_fu_2533_p2 = (add_ln563_4_fu_2528_p2 + add_ln553_8_reg_3299);

assign add_ln885_10_fu_1193_p2 = (or_ln885_15_fu_1183_p4 + or_ln885_14_fu_1163_p4);

assign add_ln885_11_fu_1247_p2 = (or_ln885_17_fu_1237_p4 + or_ln885_16_fu_1217_p4);

assign add_ln885_12_fu_1301_p2 = (or_ln885_19_fu_1291_p4 + or_ln885_18_fu_1271_p4);

assign add_ln885_13_fu_1355_p2 = (or_ln885_21_fu_1345_p4 + or_ln885_20_fu_1325_p4);

assign add_ln885_14_fu_1409_p2 = (or_ln885_23_fu_1399_p4 + or_ln885_22_fu_1379_p4);

assign add_ln885_15_fu_1463_p2 = (or_ln885_25_fu_1453_p4 + or_ln885_24_fu_1433_p4);

assign add_ln885_16_fu_2077_p2 = (zext_ln885_fu_2061_p1 + zext_ln885_1_fu_2073_p1);

assign add_ln885_17_fu_2141_p2 = (zext_ln885_3_fu_2137_p1 + zext_ln885_2_fu_2125_p1);

assign add_ln885_18_fu_2205_p2 = (zext_ln885_5_fu_2201_p1 + zext_ln885_4_fu_2189_p1);

assign add_ln885_19_fu_2269_p2 = (zext_ln885_7_fu_2265_p1 + zext_ln885_6_fu_2253_p1);

assign add_ln885_1_fu_707_p2 = (or_ln_fu_677_p4 + tmp_sum_V_1_fu_475_p4);

assign add_ln885_20_fu_2333_p2 = (zext_ln885_9_fu_2329_p1 + zext_ln885_8_fu_2317_p1);

assign add_ln885_21_fu_2387_p2 = (zext_ln885_12_fu_2383_p1 + zext_ln885_11_fu_2371_p1);

assign add_ln885_22_fu_2441_p2 = (zext_ln885_15_fu_2437_p1 + zext_ln885_14_fu_2425_p1);

assign add_ln885_23_fu_2495_p2 = (zext_ln885_18_fu_2491_p1 + zext_ln885_17_fu_2479_p1);

assign add_ln885_24_fu_2600_p2 = (zext_ln885_20_fu_2596_p1 + zext_ln885_10_fu_2577_p1);

assign add_ln885_25_fu_2640_p2 = (zext_ln885_22_fu_2636_p1 + zext_ln885_13_fu_2580_p1);

assign add_ln885_26_fu_2680_p2 = (zext_ln885_24_fu_2676_p1 + zext_ln885_16_fu_2583_p1);

assign add_ln885_27_fu_2720_p2 = (zext_ln885_26_fu_2716_p1 + zext_ln885_19_fu_2586_p1);

assign add_ln885_28_fu_2761_p2 = (zext_ln885_25_fu_2755_p1 + zext_ln885_21_fu_2749_p1);

assign add_ln885_29_fu_2767_p2 = (zext_ln885_27_fu_2758_p1 + zext_ln885_23_fu_2752_p1);

assign add_ln885_2_fu_761_p2 = (or_ln885_1_fu_731_p4 + tmp_sum_V_2_fu_485_p4);

assign add_ln885_30_fu_2825_p2 = (zext_ln885_28_fu_2821_p1 + zext_ln1691_29_fu_2795_p1);

assign add_ln885_3_fu_815_p2 = (or_ln885_2_fu_785_p4 + tmp_sum_V_3_fu_495_p4);

assign add_ln885_4_fu_869_p2 = (or_ln885_4_fu_859_p4 + or_ln885_3_fu_839_p4);

assign add_ln885_5_fu_923_p2 = (or_ln885_6_fu_913_p4 + or_ln885_5_fu_893_p4);

assign add_ln885_6_fu_977_p2 = (or_ln885_8_fu_967_p4 + or_ln885_7_fu_947_p4);

assign add_ln885_7_fu_1031_p2 = (or_ln885_s_fu_1021_p4 + or_ln885_9_fu_1001_p4);

assign add_ln885_8_fu_1085_p2 = (or_ln885_11_fu_1075_p4 + or_ln885_10_fu_1055_p4);

assign add_ln885_9_fu_1139_p2 = (or_ln885_13_fu_1129_p4 + or_ln885_12_fu_1109_p4);

assign add_ln885_fu_653_p2 = (tmp_sum_V_fu_465_p4 + trunc_ln144_fu_311_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((tmp_i_reg_2859_pp0_iter3_reg == 1'd1) & (checksumFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (subSumFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((tmp_i_reg_2859_pp0_iter3_reg == 1'd1) & (checksumFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (subSumFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((tmp_i_reg_2859_pp0_iter3_reg == 1'd1) & (checksumFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (subSumFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (subSumFifo_empty_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((tmp_i_reg_2859_pp0_iter3_reg == 1'd1) & (checksumFifo_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign checksumFifo_din = (16'd65535 ^ add_ln229_50_fu_2847_p2);

assign or_ln885_10_fu_1055_p4 = {{subSumFifo_dout[784:768]}};

assign or_ln885_11_fu_1075_p4 = {{subSumFifo_dout[272:256]}};

assign or_ln885_12_fu_1109_p4 = {{subSumFifo_dout[816:800]}};

assign or_ln885_13_fu_1129_p4 = {{subSumFifo_dout[304:288]}};

assign or_ln885_14_fu_1163_p4 = {{subSumFifo_dout[848:832]}};

assign or_ln885_15_fu_1183_p4 = {{subSumFifo_dout[336:320]}};

assign or_ln885_16_fu_1217_p4 = {{subSumFifo_dout[880:864]}};

assign or_ln885_17_fu_1237_p4 = {{subSumFifo_dout[368:352]}};

assign or_ln885_18_fu_1271_p4 = {{subSumFifo_dout[912:896]}};

assign or_ln885_19_fu_1291_p4 = {{subSumFifo_dout[400:384]}};

assign or_ln885_1_fu_731_p4 = {{subSumFifo_dout[80:64]}};

assign or_ln885_20_fu_1325_p4 = {{subSumFifo_dout[944:928]}};

assign or_ln885_21_fu_1345_p4 = {{subSumFifo_dout[432:416]}};

assign or_ln885_22_fu_1379_p4 = {{subSumFifo_dout[976:960]}};

assign or_ln885_23_fu_1399_p4 = {{subSumFifo_dout[464:448]}};

assign or_ln885_24_fu_1433_p4 = {{subSumFifo_dout[1008:992]}};

assign or_ln885_25_fu_1453_p4 = {{subSumFifo_dout[496:480]}};

assign or_ln885_2_fu_785_p4 = {{subSumFifo_dout[112:96]}};

assign or_ln885_3_fu_839_p4 = {{subSumFifo_dout[656:640]}};

assign or_ln885_4_fu_859_p4 = {{subSumFifo_dout[144:128]}};

assign or_ln885_5_fu_893_p4 = {{subSumFifo_dout[688:672]}};

assign or_ln885_6_fu_913_p4 = {{subSumFifo_dout[176:160]}};

assign or_ln885_7_fu_947_p4 = {{subSumFifo_dout[720:704]}};

assign or_ln885_8_fu_967_p4 = {{subSumFifo_dout[208:192]}};

assign or_ln885_9_fu_1001_p4 = {{subSumFifo_dout[752:736]}};

assign or_ln885_s_fu_1021_p4 = {{subSumFifo_dout[240:224]}};

assign or_ln_fu_677_p4 = {{subSumFifo_dout[48:32]}};

assign tmp_10_i_fu_2309_p3 = {{trunc_ln553_11_fu_1935_p4}, {add_ln553_12_fu_1930_p2}};

assign tmp_11_i_fu_2321_p3 = {{trunc_ln553_4_fu_1647_p4}, {add_ln553_4_fu_1642_p2}};

assign tmp_12_i_fu_2363_p3 = {{trunc_ln553_12_fu_1971_p4}, {add_ln553_13_fu_1966_p2}};

assign tmp_13_i_fu_2375_p3 = {{trunc_ln553_5_fu_1683_p4}, {add_ln553_5_fu_1678_p2}};

assign tmp_14_i_fu_2417_p3 = {{trunc_ln553_13_fu_2007_p4}, {add_ln553_14_fu_2002_p2}};

assign tmp_15_i_fu_2429_p3 = {{trunc_ln553_6_fu_1719_p4}, {add_ln553_6_fu_1714_p2}};

assign tmp_16_fu_2083_p3 = add_ln885_16_fu_2077_p2[32'd16];

assign tmp_16_i_fu_2471_p3 = {{trunc_ln553_14_fu_2043_p4}, {add_ln553_15_fu_2038_p2}};

assign tmp_17_fu_2147_p3 = add_ln885_17_fu_2141_p2[32'd16];

assign tmp_17_i_fu_2483_p3 = {{trunc_ln553_7_fu_1755_p4}, {add_ln553_7_fu_1750_p2}};

assign tmp_18_fu_2211_p3 = add_ln885_18_fu_2205_p2[32'd16];

assign tmp_18_i_fu_2589_p3 = {{trunc_ln3_reg_3324}, {add_ln563_fu_2533_p2}};

assign tmp_19_fu_2275_p3 = add_ln885_19_fu_2269_p2[32'd16];

assign tmp_19_i_fu_2629_p3 = {{trunc_ln563_1_reg_3334}, {add_ln563_1_fu_2546_p2}};

assign tmp_20_fu_2339_p3 = add_ln885_20_fu_2333_p2[32'd16];

assign tmp_20_i_fu_2669_p3 = {{trunc_ln563_2_reg_3344}, {add_ln563_2_fu_2559_p2}};

assign tmp_21_fu_2393_p3 = add_ln885_21_fu_2387_p2[32'd16];

assign tmp_21_i_fu_2709_p3 = {{trunc_ln563_3_reg_3354}, {add_ln563_3_fu_2572_p2}};

assign tmp_22_fu_2447_p3 = add_ln885_22_fu_2441_p2[32'd16];

assign tmp_23_fu_2501_p3 = add_ln885_23_fu_2495_p2[32'd16];

assign tmp_24_fu_2606_p3 = add_ln885_24_fu_2600_p2[32'd16];

assign tmp_25_fu_2646_p3 = add_ln885_25_fu_2640_p2[32'd16];

assign tmp_26_fu_2686_p3 = add_ln885_26_fu_2680_p2[32'd16];

assign tmp_27_fu_2726_p3 = add_ln885_27_fu_2720_p2[32'd16];

assign tmp_28_fu_2773_p3 = add_ln885_28_fu_2761_p2[32'd16];

assign tmp_29_fu_2799_p3 = add_ln885_29_fu_2767_p2[32'd16];

assign tmp_2_i_fu_2053_p3 = {{trunc_ln553_8_fu_1791_p4}, {add_ln553_8_fu_1786_p2}};

assign tmp_3_i_fu_2065_p3 = {{trunc_ln2_fu_1503_p4}, {add_ln553_fu_1498_p2}};

assign tmp_4_i_fu_2117_p3 = {{trunc_ln553_9_fu_1827_p4}, {add_ln553_9_fu_1822_p2}};

assign tmp_5_i_fu_2129_p3 = {{trunc_ln553_1_fu_1539_p4}, {add_ln553_1_fu_1534_p2}};

assign tmp_6_i_fu_2181_p3 = {{trunc_ln553_s_fu_1863_p4}, {add_ln553_10_fu_1858_p2}};

assign tmp_7_i_fu_2193_p3 = {{trunc_ln553_2_fu_1575_p4}, {add_ln553_2_fu_1570_p2}};

assign tmp_8_i_fu_2245_p3 = {{trunc_ln553_10_fu_1899_p4}, {add_ln553_11_fu_1894_p2}};

assign tmp_9_i_fu_2257_p3 = {{trunc_ln553_3_fu_1611_p4}, {add_ln553_3_fu_1606_p2}};

assign tmp_i_nbreadreq_fu_290_p3 = subSumFifo_empty_n;

assign tmp_sum_V_1_fu_475_p4 = {{subSumFifo_dout[560:544]}};

assign tmp_sum_V_2_fu_485_p4 = {{subSumFifo_dout[592:576]}};

assign tmp_sum_V_3_fu_495_p4 = {{subSumFifo_dout[624:608]}};

assign tmp_sum_V_fu_465_p4 = {{subSumFifo_dout[528:512]}};

assign trunc_ln144_fu_311_p1 = subSumFifo_dout[16:0];

assign trunc_ln2_fu_1503_p4 = {{add_ln229_1_fu_1488_p2[15:8]}};

assign trunc_ln553_10_fu_1899_p4 = {{add_ln229_23_fu_1884_p2[15:8]}};

assign trunc_ln553_11_fu_1935_p4 = {{add_ln229_25_fu_1920_p2[15:8]}};

assign trunc_ln553_12_fu_1971_p4 = {{add_ln229_27_fu_1956_p2[15:8]}};

assign trunc_ln553_13_fu_2007_p4 = {{add_ln229_29_fu_1992_p2[15:8]}};

assign trunc_ln553_14_fu_2043_p4 = {{add_ln229_31_fu_2028_p2[15:8]}};

assign trunc_ln553_1_fu_1539_p4 = {{add_ln229_3_fu_1524_p2[15:8]}};

assign trunc_ln553_2_fu_1575_p4 = {{add_ln229_5_fu_1560_p2[15:8]}};

assign trunc_ln553_3_fu_1611_p4 = {{add_ln229_7_fu_1596_p2[15:8]}};

assign trunc_ln553_4_fu_1647_p4 = {{add_ln229_9_fu_1632_p2[15:8]}};

assign trunc_ln553_5_fu_1683_p4 = {{add_ln229_11_fu_1668_p2[15:8]}};

assign trunc_ln553_6_fu_1719_p4 = {{add_ln229_13_fu_1704_p2[15:8]}};

assign trunc_ln553_7_fu_1755_p4 = {{add_ln229_15_fu_1740_p2[15:8]}};

assign trunc_ln553_8_fu_1791_p4 = {{add_ln229_17_fu_1776_p2[15:8]}};

assign trunc_ln553_9_fu_1827_p4 = {{add_ln229_19_fu_1812_p2[15:8]}};

assign trunc_ln553_s_fu_1863_p4 = {{add_ln229_21_fu_1848_p2[15:8]}};

assign trunc_ln885_9_fu_639_p1 = subSumFifo_dout[15:0];

assign trunc_ln885_fu_625_p1 = subSumFifo_dout[7:0];

assign zext_ln1691_10_fu_1837_p1 = tmp_10_reg_3193;

assign zext_ln1691_11_fu_1873_p1 = tmp_11_reg_3209;

assign zext_ln1691_12_fu_1909_p1 = tmp_12_reg_3225;

assign zext_ln1691_13_fu_1945_p1 = tmp_13_reg_3241;

assign zext_ln1691_14_fu_1981_p1 = tmp_14_reg_3257;

assign zext_ln1691_15_fu_2017_p1 = tmp_15_reg_3273;

assign zext_ln1691_16_fu_2091_p1 = tmp_16_fu_2083_p3;

assign zext_ln1691_17_fu_2155_p1 = tmp_17_fu_2147_p3;

assign zext_ln1691_18_fu_2219_p1 = tmp_18_fu_2211_p3;

assign zext_ln1691_19_fu_2283_p1 = tmp_19_fu_2275_p3;

assign zext_ln1691_1_fu_1513_p1 = tmp_1_reg_3039;

assign zext_ln1691_20_fu_2347_p1 = tmp_20_fu_2339_p3;

assign zext_ln1691_21_fu_2401_p1 = tmp_21_fu_2393_p3;

assign zext_ln1691_22_fu_2455_p1 = tmp_22_fu_2447_p3;

assign zext_ln1691_23_fu_2509_p1 = tmp_23_fu_2501_p3;

assign zext_ln1691_24_fu_2614_p1 = tmp_24_fu_2606_p3;

assign zext_ln1691_25_fu_2654_p1 = tmp_25_fu_2646_p3;

assign zext_ln1691_26_fu_2694_p1 = tmp_26_fu_2686_p3;

assign zext_ln1691_27_fu_2734_p1 = tmp_27_fu_2726_p3;

assign zext_ln1691_28_fu_2781_p1 = tmp_28_fu_2773_p3;

assign zext_ln1691_29_fu_2795_p1 = add_ln229_48_fu_2790_p2;

assign zext_ln1691_2_fu_1549_p1 = tmp_2_reg_3060;

assign zext_ln1691_30_fu_2807_p1 = tmp_29_fu_2799_p3;

assign zext_ln1691_31_fu_2839_p1 = tmp_30_reg_3417;

assign zext_ln1691_3_fu_1585_p1 = tmp_3_reg_3081;

assign zext_ln1691_4_fu_1621_p1 = tmp_4_reg_3097;

assign zext_ln1691_5_fu_1657_p1 = tmp_5_reg_3113;

assign zext_ln1691_6_fu_1693_p1 = tmp_6_reg_3129;

assign zext_ln1691_7_fu_1729_p1 = tmp_7_reg_3145;

assign zext_ln1691_8_fu_1765_p1 = tmp_8_reg_3161;

assign zext_ln1691_9_fu_1801_p1 = tmp_9_reg_3177;

assign zext_ln1691_fu_1477_p1 = tmp_reg_3018;

assign zext_ln229_10_fu_1840_p1 = tmp_10_reg_3193;

assign zext_ln229_11_fu_1876_p1 = tmp_11_reg_3209;

assign zext_ln229_12_fu_1912_p1 = tmp_12_reg_3225;

assign zext_ln229_13_fu_1948_p1 = tmp_13_reg_3241;

assign zext_ln229_14_fu_1984_p1 = tmp_14_reg_3257;

assign zext_ln229_15_fu_2020_p1 = tmp_15_reg_3273;

assign zext_ln229_16_fu_2525_p1 = tmp_16_reg_3319;

assign zext_ln229_17_fu_2538_p1 = tmp_17_reg_3329;

assign zext_ln229_18_fu_2551_p1 = tmp_18_reg_3339;

assign zext_ln229_19_fu_2564_p1 = tmp_19_reg_3349;

assign zext_ln229_1_fu_1516_p1 = tmp_1_reg_3039;

assign zext_ln229_2_fu_1552_p1 = tmp_2_reg_3060;

assign zext_ln229_3_fu_1588_p1 = tmp_3_reg_3081;

assign zext_ln229_4_fu_1624_p1 = tmp_4_reg_3097;

assign zext_ln229_5_fu_1660_p1 = tmp_5_reg_3113;

assign zext_ln229_6_fu_1696_p1 = tmp_6_reg_3129;

assign zext_ln229_7_fu_1732_p1 = tmp_7_reg_3145;

assign zext_ln229_8_fu_1768_p1 = tmp_8_reg_3161;

assign zext_ln229_9_fu_1804_p1 = tmp_9_reg_3177;

assign zext_ln229_fu_1480_p1 = tmp_reg_3018;

assign zext_ln885_10_fu_2577_p1 = add_ln229_40_reg_3359;

assign zext_ln885_11_fu_2371_p1 = tmp_12_i_fu_2363_p3;

assign zext_ln885_12_fu_2383_p1 = tmp_13_i_fu_2375_p3;

assign zext_ln885_13_fu_2580_p1 = add_ln229_41_reg_3365;

assign zext_ln885_14_fu_2425_p1 = tmp_14_i_fu_2417_p3;

assign zext_ln885_15_fu_2437_p1 = tmp_15_i_fu_2429_p3;

assign zext_ln885_16_fu_2583_p1 = add_ln229_42_reg_3371;

assign zext_ln885_17_fu_2479_p1 = tmp_16_i_fu_2471_p3;

assign zext_ln885_18_fu_2491_p1 = tmp_17_i_fu_2483_p3;

assign zext_ln885_19_fu_2586_p1 = add_ln229_43_reg_3377;

assign zext_ln885_1_fu_2073_p1 = tmp_3_i_fu_2065_p3;

assign zext_ln885_20_fu_2596_p1 = tmp_18_i_fu_2589_p3;

assign zext_ln885_21_fu_2749_p1 = add_ln229_44_reg_3383;

assign zext_ln885_22_fu_2636_p1 = tmp_19_i_fu_2629_p3;

assign zext_ln885_23_fu_2752_p1 = add_ln229_45_reg_3389;

assign zext_ln885_24_fu_2676_p1 = tmp_20_i_fu_2669_p3;

assign zext_ln885_25_fu_2755_p1 = add_ln229_46_reg_3395;

assign zext_ln885_26_fu_2716_p1 = tmp_21_i_fu_2709_p3;

assign zext_ln885_27_fu_2758_p1 = add_ln229_47_reg_3401;

assign zext_ln885_28_fu_2821_p1 = add_ln229_49_fu_2816_p2;

assign zext_ln885_2_fu_2125_p1 = tmp_4_i_fu_2117_p3;

assign zext_ln885_3_fu_2137_p1 = tmp_5_i_fu_2129_p3;

assign zext_ln885_4_fu_2189_p1 = tmp_6_i_fu_2181_p3;

assign zext_ln885_5_fu_2201_p1 = tmp_7_i_fu_2193_p3;

assign zext_ln885_6_fu_2253_p1 = tmp_8_i_fu_2245_p3;

assign zext_ln885_7_fu_2265_p1 = tmp_9_i_fu_2257_p3;

assign zext_ln885_8_fu_2317_p1 = tmp_10_i_fu_2309_p3;

assign zext_ln885_9_fu_2329_p1 = tmp_11_i_fu_2321_p3;

assign zext_ln885_fu_2061_p1 = tmp_2_i_fu_2053_p3;

endmodule //mac_ip_encode_top_mac_finalize_ipv4_checksum_32_s
