
AVRASM ver. 2.2.8  C:\Users\Chris Q\Documents\Micros\proyectos\proyectos\Proyecto 1 Micros 22695\Proyecto 1 Micros 22695\main.asm Fri Mar 21 12:40:10 2025

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\Chris Q\Documents\Micros\proyectos\proyectos\Proyecto 1 Micros 22695\Proyecto 1 Micros 22695\main.asm(11): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.INC'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\Chris Q\Documents\Micros\proyectos\proyectos\Proyecto 1 Micros 22695\Proyecto 1 Micros 22695\main.asm(11): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.INC'
                                 
                                 ;UNIVERSIDAD DEL VALLE DE GUATEMALA
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ;IE2023: PROGRAMACION DE MICROCONTROLADORES
                                 ;Proyecto1.asm
                                 ;AUTOR: Christian Quelex
                                 ;PROYECTO: Reloj Hora-Fecha-Alarma
                                 ;HARDWARE: ATMEGA328P
                                 
                                 
                                 ;ISR_TIMER0
                                 
                                 .INCLUDE "M328PDEF.INC"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .EQU T1VALUE = 0xE17B
                                 //.EQU STATE_ADDR = 0x0100	// Direccion guarda Data
                                 
                                 .DEF ESTADO = R18
                                 .DEF COUNTER_T0 = R19
                                 .DEF COUNTER = R20
                                 .DEF MONTH = R24
                                 .DEF DAY = R25
                                 //.DEF INCMONTH = R26
                                 //.DEF INCDAY = R27
                                 .DEF FECHA = R21
                                 //.DEF SUMA_DIAS = R30
                                 .CSEG
                                 .ORG 0X00
000000 940c 0031                 	JMP SETUP		;RESET VECTOR
                                 .ORG 0X0008			// Interrupciones en los puertos C
000008 940c 04d8                 	JMP ISR_PCINT1
                                 .ORG 0X0020
000020 940c 06b1                 	JMP ISR_TIMER0	;ISR: TIMER0 VECTOR
                                 
                                 
                                 
                                 
                                 MAIN:
                                 
000022 ef0f                      	LDI		R16, LOW(RAMEND)
000023 bf0d                      	OUT		SPL, R16
000024 e018                      	LDI		R17, HIGH(RAMEND)
000025 bf1e                      	OUT		SPH, R17
                                 
000026 063f
000027 4f5b
000028 6d66
000029 077d
00002a 6f7f                      	SEG: .DB 0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x6F// ,//0x77,0x7C,0x39,0x5E,0x79,0x71
                                 
00002b 1c1f
00002c 1e1f
00002d 1e1f
00002e 1f1f
00002f 1f1e
000030 1f1e                      	DAYS: .DB 31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31
                                 
                                 SETUP:
                                 
000031 e000                      	LDI		R16, 0x00		// deshabilitar puertos usart
000032 9300 00c1                 	STS		UCSR0B, R16
                                 	
000034 ef0f                      	LDI		R16, 0xFF		// Salidas puertos D
000035 b90a                      	OUT		DDRD, R16
000036 e000                      	LDI		R16, 0x00
000037 b90b                      	OUT		PORTD, R16
                                 
000038 ef0f                      	LDI		R16, 0xFF
000039 b904                      	OUT		DDRB, R16
                                 	//SBI		DDRB, PB3
                                 	//SBI		DDRB, PB4		// Salidas para multiplexiar 
                                 	//SBI		DDRB, PB5		// Luz a alarma - Buzzer
                                 
00003a ef00                      	LDI		R16, 0xF0		// Entradas Botones
00003b b907                      	OUT		DDRC, R16
00003c e00f                      	LDI		R16, 0x0F
00003d b908                      	OUT		PORTC, R16
                                 
00003e e050                      	LDI		R21, 0				// configuracion de lista
00003f e0f0                      	LDI		ZH, HIGH(SEG << 1)
000040 e4ec                      	LDI		ZL, LOW(SEG << 1)
000041 0fe5                      	ADD		ZL, R21
000042 9154                      	LPM		R21, Z
                                 	
000043 e00f                      	LDI		R16, (1 << PCINT8) | (1 << PCINT9) | (1 << PCINT10) | (1 << PCINT11)
000044 9300 006c                 	STS		PCMSK1, R16 // Puertos C como entras con interrupcion 
                                 
000046 e002                      	LDI		R16, (1 << PCIE1)
000047 9300 0068                 	STS		PCICR, R16	// interrupciones ping change en el puerto C
                                 
000049 940e 06a9                 	CALL	INIT_T0
00004b 9478                      	SEI					//Habilitar interrupciones globales
                                 
00004c 2722                      	CLR		ESTADO
00004d 2733                      	CLR		COUNTER_T0
00004e 2744                      	CLR		COUNTER
                                 
                                 	// Modificadores para los digitos
                                 
00004f e000                      	LDI		R16, 0
000050 9300 0121                 	STS		0x0121, R16			//Display1 Segundos
000052 e005                      	LDI		R16, 5
000053 9300 0122                 	STS		0x0122, R16			//Display2 Decenas S
000055 e009                      	LDI		R16, 9
000056 9300 0123                 	STS		0x0123, R16			//Display3 Min
000058 e005                      	LDI		R16, 5
000059 9300 0124                 	STS		0x0124, R16			//Display4 Decena M
00005b e003                      	LDI		R16, 3 // 3
00005c 9300 0125                 	STS		0x0125, R16			//Display5 Horas
00005e e002                      	LDI		R16, 2
00005f 9300 0126                 	STS		0x0126, R16			//Display6 Decenas H
000061 2700                      	CLR		R16
000062 9300 0127                 	STS		0x0127, R16			//Estado de display
                                 
                                 
                                 
000064 e002                      	LDI		R16, 2
000065 9300 0151                 	STS		0x0151, R16			//Display1 DIA
000067 e001                      	LDI		R16, 1
000068 9300 0152                 	STS		0x0152, R16			//Display2 DECENA DE DIA
00006a e001                      	LDI		R16, 1
00006b 9300 0153                 	STS		0x0153, R16			//Display3 MES
00006d e003                      	LDI		R16, 3
00006e 9300 0154                 	STS		0x0154, R16			//Display4 DECENA DE MES
                                 	//LDI		R16, 3 // 3
                                 	//STS		0x0155, R16			//Display5 Horas
                                 	//LDI		R16, 2
                                 	//STS		0x0156, R16			//Display6 Decenas H
                                 	//CLR		R16
                                 	//STS		0x0157, R16			//Estado de display
                                 
                                 	// REGISTROS PARA COMPARACION DE FECHA
000070 2422                      	CLR R2
000071 2433                      	CLR R3
000072 2444                      	CLR R4
000073 2466                      	CLR R6
000074 2477                      	CLR R7		// USO PARA MESES
                                 
                                 
                                 	// HORA
000075 9300 0131                 	STS		0x0131, R16			// DIGITO 1
000077 9300 0132                 	STS		0x0132, R16			// DIGITO 2
000079 9300 0133                 	STS		0x0133, R16			// DIGITO 3
00007b 9300 0134                 	STS		0x0134, R16
                                 
                                 	// FECHA
                                 
00007d 9300 0161                 	STS		0x0161, R16			// DIGITO 1
00007f 9300 0162                 	STS		0x0162, R16
000081 9300 0163                 	STS		0x0163, R16
000083 9300 0164                 	STS		0x0164, R16
                                 
                                 	// ALARMA
000085 9300 0141                 	STS		0x0141, R16
000087 9300 0142                 	STS		0x0142, R16
000089 9300 0143                 	STS		0x0143, R16
00008b 9300 0144                 	STS		0x0144, R16
                                 
                                 //	LDI		R20, 0				// Contador de Timer
                                 //	LDI		R21, 0				// Contador de Display
                                 //	LDI		R23, 0				// Contador de Decenas
                                 
                                 LOOP:		//Listado de Estados 
                                 
                                 
                                 	//LDS		R18, STATE_ADDR
00008d 3020                      	CPI		ESTADO, 0
00008e f111                      	BREQ	ESTADO0PASO
00008f 3021                      	CPI		ESTADO, 1
000090 f111                      	BREQ	ESTADO1PASO
000091 3022                      	CPI		ESTADO, 2
000092 f111                      	BREQ	ESTADO2PASO
000093 3023                      	CPI		ESTADO, 3
000094 f149                      	BREQ	ESTADO3PASO
000095 3024                      	CPI		ESTADO, 4
000096 f171                      	BREQ	ESTADO4PASO
000097 3025                      	CPI		ESTADO, 5
000098 f189                      	BREQ	ESTADO5PASO
                                 	
                                 	
000099 3026                      	CPI		ESTADO, 6
00009a f189                      	BREQ	ESTADO6PASO
00009b 3027                      	CPI		ESTADO, 7
00009c f189                      	BREQ	ESTADO7PASO
00009d 3028                      	CPI		ESTADO, 8
00009e f1c1                      	BREQ	ESTADO8PASO
00009f 3029                      	CPI		ESTADO, 9
0000a0 f1d9                      	BREQ	ESTADO9PASO
0000a1 302a                      	CPI		ESTADO, 10
0000a2 f1d9                      	BREQ	ESTADO10PASO
0000a3 302b                      	CPI		ESTADO, 11
0000a4 f1d9                      	BREQ	ESTADO11PASO
                                 
                                 
0000a5 302c                      	CPI		ESTADO, 12
0000a6 f1d9                      	BREQ	ESTADO12PASO
0000a7 302d                      	CPI		ESTADO, 13
0000a8 f1d9                      	BREQ	ESTADO13PASO
0000a9 302e                      	CPI		ESTADO, 14
0000aa f1d9                      	BREQ	ESTADO14PASO
0000ab 302f                      	CPI		ESTADO, 15
0000ac f1d9                      	BREQ	ESTADO15PASO
0000ad 3120                      	CPI		ESTADO, 16
0000ae f1d9                      	BREQ	ESTADO16PASO
0000af 3121                      	CPI		ESTADO, 17
0000b0 f1d9                      	BREQ	ESTADO17PASO
                                 
                                 
                                 
                                 ESTADO0PASO:		// MOSTRAR HORA
0000b1 940c 00ee                 	JMP		ESTADO0
                                 
                                 ESTADO1PASO:		// MOSTRAR FECHA
0000b3 940c 0136                 	JMP		ESTADO1 
                                 ESTADO2PASO:
0000b5 2700                      	CLR		R16
0000b6 9300 0132                 	STS		0x0132, R16		//ESTADO DISPLAY2
0000b8 9300 0133                 	STS		0x0133, R16		//ESTADO DISPLAY3
0000ba 9300 0134                 	STS		0x0134, R16		//ESTADO DISPLAY4
0000bc 940c 017c                 	JMP		ESTADO2
                                 ESTADO3PASO:
0000be 2700                      	CLR		R16
0000bf 9300 0133                 	STS		0x0133, R16		//ESTADO DISPLAY3
0000c1 9300 0134                 	STS		0x0134, R16		//ESTADO DISPLAY4
0000c3 940c 0190                 	JMP		ESTADO3
                                 ESTADO4PASO:
0000c5 2700                      	CLR		R16
0000c6 9300 0134                 	STS		0x0134, R16		//ESTADO DISPLAY4
0000c8 940c 01a4                 	JMP ESTADO4
                                 
                                 ESTADO5PASO:
0000ca 940c 01b8                 	JMP		ESTADO5
                                 ESTADO6PASO:
0000cc 940c 01cc                 	JMP		ESTADO6
                                 ESTADO7PASO:
0000ce 2700                      	CLR		R16
0000cf 9300 0162                 	STS		0x0162, R16
0000d1 9300 0163                 	STS		0x0163, R16
0000d3 9300 0164                 	STS		0x0164, R16
0000d5 940c 0212                 	JMP		ESTADO7
                                 ESTADO8PASO:
0000d7 2700                      	CLR		R16
0000d8 9300 0164                 	STS		0x0164, R16
0000da 940c 0226                 	JMP		ESTADO8
                                 ESTADO9PASO:
0000dc 940c 023a                 	JMP		ESTADO9
                                 ESTADO10PASO:
0000de 940c 024e                 	JMP		ESTADO10
                                 ESTADO11PASO:
0000e0 940c 0262                 	JMP		ESTADO11
                                 ESTADO12PASO:
                                 //	CLR		R16
                                 //	STS		0x0142, R16
                                 //	STS		0x0143, R16
                                 //	STS		0x0144, R16
0000e2 940c 0288                 	JMP		ESTADO12
                                 ESTADO13PASO:
                                 //	CLR		R16
                                 //	STS		0x0143, R16
                                 //	STS		0x0144, R16
0000e4 940c 029c                 	JMP		ESTADO13
                                 ESTADO14PASO:
                                 //	CLR		R16
                                 //	STS		0x0144, R16
0000e6 940c 02b0                 	JMP		ESTADO14
                                 ESTADO15PASO:
0000e8 940c 02c4                 	JMP		ESTADO15
                                 ESTADO16PASO:
0000ea 940c 02d8                 	JMP		ESTADO16
                                 ESTADO17PASO:
0000ec 940c 02ee                 	JMP		ESTADO17
                                 
                                 
                                 ESTADO0:		// Estado Base - Muestra la Hora
                                 
0000ee 940e 0415                 	CALL ACARREO_DIAS
0000f0 940e 03c5                 	CALL SECONDS_DISPLAYS
                                 	// PRIMER DISPLAY1
0000f2 940e 0403                 	CALL CLEAN 
0000f4 9160 0123                 	LDS R22, 0x0123
0000f6 940e 0408                 	CALL DISPLAY
0000f8 e002                      	LDI R16, 0x02
0000f9 b905                      	OUT PORTB, R16		//ENCENCER CIERTO TRANSISTOR
0000fa b96b                      	OUT PORTD, R22		//CARGA VALORES DE DISPLAY
                                 	
                                 	//SEGUNDO DISPLAY2
0000fb 940e 0403                 	CALL CLEAN 
0000fd 9160 0124                 	LDS R22, 0x0124
0000ff 940e 0408                 	CALL DISPLAY
000101 e001                      	LDI R16, 0x01
000102 b905                      	OUT PORTB, R16		//ENCENDER CIERTO TRANSISTOR
000103 b96b                      	OUT PORTD, R22		//CARGAR VALORES DE DISPLAY
                                 
                                 
                                 	// TERCER DISPLAY HORAS1
000104 940e 0403                 	CALL CLEAN 
000106 9160 0125                 	LDS R22, 0x0125
000108 940e 0408                 	CALL DISPLAY
00010a e200                      	LDI R16, 0x20
00010b b905                      	OUT PORTB, R16
00010c b96b                      	OUT PORTD, R22
                                 
                                 	// CUARTO DISPLAY HORAS2
00010d 940e 0403                 	CALL CLEAN
00010f 9160 0126                 	LDS R22, 0x0126
000111 940e 0408                 	CALL DISPLAY
000113 9844                      	CBI PORTC, PC4
000114 e100                      	LDI R16, 0x10
000115 b905                      	OUT PORTB, R16
000116 b96b                      	OUT PORTD, R22
                                 
                                 
000117 940e 0403                 	CALL CLEAN
000119 e000                      	LDI R16, 0x00
00011a 9a44                      	SBI PORTC, PC4
00011b b905                      	OUT PORTB, R16
00011c e766                      	LDI R22, 0b01110110
                                 
00011d b96b                      	OUT PORTD, R22
                                 
                                 	//CONTADOR DE SEGUNDOS
                                 
00011e 3332                      	CPI COUNTER_T0, 50
00011f f089                      	BREQ D7
000120 3633                      	CPI COUNTER_T0, 99
000121 f079                      	BREQ D7
000122 3634                      	CPI COUNTER_T0, 100
000123 f489                      	BRNE LOOPS0
000124 2733                      	CLR COUNTER_T0
000125 9a4f                      	SBI PIND, PD7
                                 
                                 	
                                 	//EVALUAR LOS SEGUNDOS
                                 
000126 2766                      	CLR R22
000127 9160 0121                 	LDS R22, 0x0121
000129 9563                      	INC R22
00012a 9360 0121                 	STS 0x0121, R22
00012c 306a                      	CPI R22, 10
00012d f029                      	BREQ ZEROSP
00012e 2766                      	CLR R22
00012f 940c 008d                 	JMP LOOP
                                 
                                 D7:
000131 9a4f                      	SBI PIND, PD7
000132 cf5a                      	RJMP LOOP
                                 
                                 ZEROSP:
000133 940c 0359                 	JMP ZEROS
                                 
                                 LOOPS0:
000135 cf57                      	RJMP LOOP 
                                 
                                 
                                 //------------------------------------------------
                                 
                                 ESTADO1:		// Estado Base - Muestra la Hora
                                 
                                 	//CALL ACARREO_DIAS 
000136 940e 03c5                 	CALL SECONDS_DISPLAYS
                                 	//CALL ACARREO_DIAS 
                                 	// PRIMER DISPLAY1
000138 940e 0403                 	CALL CLEAN 
00013a 9160 0151                 	LDS R22, 0x0151
00013c 940e 0408                 	CALL DISPLAY
00013e e002                      	LDI R16, 0x02
00013f b905                      	OUT PORTB, R16		//ENCENCER CIERTO TRANSISTOR
000140 b96b                      	OUT PORTD, R22		//CARGA VALORES DE DISPLAY
                                 	
                                 	//SEGUNDO DISPLAY2
000141 940e 0403                 	CALL CLEAN 
000143 9160 0152                 	LDS R22, 0x0152
000145 940e 0408                 	CALL DISPLAY
000147 e001                      	LDI R16, 0x01
000148 b905                      	OUT PORTB, R16		//ENCENDER CIERTO TRANSISTOR
000149 b96b                      	OUT PORTD, R22		//CARGAR VALORES DE DISPLAY
                                 
                                 
                                 	// TERCER DISPLAY HORAS1
00014a 940e 0403                 	CALL CLEAN 
00014c 9160 0153                 	LDS R22, 0x0153
00014e 940e 0408                 	CALL DISPLAY
000150 e200                      	LDI R16, 0x20
000151 b905                      	OUT PORTB, R16
000152 b96b                      	OUT PORTD, R22
                                 
                                 	// CUARTO DISPLAY HORAS2
000153 940e 0403                 	CALL CLEAN
000155 9160 0154                 	LDS R22, 0x0154
000157 940e 0408                 	CALL DISPLAY
000159 9844                      	CBI PORTC, PC4
00015a e100                      	LDI R16, 0x10
00015b b905                      	OUT PORTB, R16
00015c b96b                      	OUT PORTD, R22
                                 
                                 
00015d 940e 0403                 	CALL CLEAN
00015f e000                      	LDI R16, 0x00
000160 9a44                      	SBI PORTC, PC4
000161 b905                      	OUT PORTB, R16
000162 e761                      	LDI R22, 0b01110001
                                 
000163 b96b                      	OUT PORTD, R22
                                 
                                 	//CONTADOR DE SEGUNDOS
                                 
000164 3332                      	CPI COUNTER_T0, 50
000165 f089                      	BREQ D7F
000166 3633                      	CPI COUNTER_T0, 99
000167 f079                      	BREQ D7F
000168 3634                      	CPI COUNTER_T0, 100
000169 f489                      	BRNE LOOPS1
00016a 2733                      	CLR COUNTER_T0
00016b 9a4f                      	SBI PIND, PD7
                                 
                                 	//SBI PORTC, PC5
                                 	//EVALUAR LOS SEGUNDOS
                                 
00016c 2766                      	CLR R22
00016d 9160 0121                 	LDS R22, 0x0121
00016f 9563                      	INC R22
000170 9360 0121                 	STS 0x0121, R22
000172 306a                      	CPI R22, 10
000173 f029                      	BREQ ZEROSP1
000174 2766                      	CLR R22
000175 940c 008d                 	JMP LOOP
                                 
                                 D7F:
000177 9a4f                      	SBI PIND, PD7
000178 cf14                      	RJMP LOOP
                                 
                                 ZEROSP1:
000179 940c 0359                 	JMP ZEROS
                                 
                                 LOOPS1:
00017b cf11                      	RJMP LOOP 
                                 
                                 
                                 	//-----------------------------------------------
                                 
                                 // ESTADO 1
                                 
                                 ESTADO2:
00017c 940e 039b                 	CALL MUX_DISPLAYS
                                 
00017e 3634                      	CPI COUNTER_T0, 100
00017f f461                      	BRNE LOOPS2
000180 2733                      	CLR COUNTER_T0
                                 
                                 	//CBI PORTC, PC4
                                 
                                 	// INCREMENTO CAMBIO DE REGISTROS ------------------------------------------------
000181 2766                      	CLR R22
000182 9160 0121                 	LDS R22, 0x0121
000184 9563                      	INC R22
000185 9360 0121                 	STS 0x0121, R22
000187 306a                      	CPI R22, 10
000188 f029                      	BREQ ZEROSP2
000189 2766                      	CLR R22
00018a 940c 008d                 	JMP LOOP
                                 
                                 LOOPS2: 
00018c 940c 008d                 	JMP LOOP
                                 ZEROSP2:
00018e 940c 0359                 	JMP ZEROS
                                 
                                 ESTADO3:
000190 940e 039b                 	CALL MUX_DISPLAYS
000192 3634                      	CPI COUNTER_T0, 100
000193 f461                      	BRNE LOOPS3
000194 2733                      	CLR COUNTER_T0
                                 
000195 2766                      	CLR R22
000196 9160 0121                 	LDS R22, 0x0121
000198 9563                      	INC R22
000199 9360 0121                 	STS 0x0121, R22
00019b 306a                      	CPI R22, 10
00019c f029                      	BREQ ZEROSP3
00019d 2766                      	CLR R22
00019e 940c 008d                 	JMP LOOP
                                 LOOPS3:
0001a0 940c 008d                 	JMP LOOP
                                 ZEROSP3: 
0001a2 940c 0359                 	JMP ZEROS
                                 
                                 
                                 ESTADO4:
0001a4 940e 039b                 	CALL MUX_DISPLAYS
0001a6 3634                      	CPI COUNTER_T0, 100
0001a7 f461                      	BRNE LOOPS4
0001a8 2733                      	CLR COUNTER_T0
                                 
0001a9 2766                      	CLR R22
0001aa 9160 0121                 	LDS R22, 0x0121
0001ac 9563                      	INC R22
0001ad 9360 0121                 	STS 0x0121, R22
0001af 306a                      	CPI R22, 10
0001b0 f029                      	BREQ ZEROSP4
0001b1 2766                      	CLR R22
0001b2 940c 008d                 	JMP LOOP
                                 LOOPS4:
0001b4 940c 008d                 	JMP LOOP
                                 ZEROSP4: 
0001b6 940c 0359                 	JMP ZEROS
                                 
                                 ESTADO5:
0001b8 940e 039b                 	CALL MUX_DISPLAYS
0001ba 3634                      	CPI COUNTER_T0, 100
0001bb f461                      	BRNE LOOPS5
0001bc 2733                      	CLR COUNTER_T0
                                 
0001bd 2766                      	CLR R22
0001be 9160 0121                 	LDS R22, 0x0121
0001c0 9563                      	INC R22
0001c1 9360 0121                 	STS 0x0121, R22
0001c3 306a                      	CPI R22, 10
0001c4 f029                      	BREQ ZEROSP5
0001c5 2766                      	CLR R22
0001c6 940c 008d                 	JMP LOOP
                                 LOOPS5:
0001c8 940c 008d                 	JMP LOOP
                                 ZEROSP5: 
0001ca 940c 0359                 	JMP ZEROS
                                 
                                 
                                 ESTADO6:
0001cc e027                      	LDI ESTADO, 7
0001cd 9160 0131                 	LDS R22, 0x0131
0001cf 9100 0132                 	LDS R16, 0x0132
0001d1 2b60                      	OR R22, R16
0001d2 9100 0133                 	LDS R16, 0x0133
0001d4 2b60                      	OR R22, R16
0001d5 9100 0134                 	LDS R16, 0x0134
0001d7 2b60                      	OR R22, R16
0001d8 3060                      	CPI R22, 0
0001d9 f1a1                      	BREQ LOOPS6
                                 
0001da 9160 0133                 	LDS R22, 0x0133
0001dc 3064                      	CPI R22, 4
0001dd f410                      	BRSH RESET_CH
0001de 940e 01ed                 	CALL ASSIGN_TIME
                                 
                                 RESET_CH:
0001e0 9160 0134                 	LDS R22, 0x0134
0001e2 3062                      	CPI R22, 2
0001e3 f011                      	BREQ RST_T
0001e4 940e 01ed                 	CALL ASSIGN_TIME
                                 
                                 RST_T:
0001e6 2766                      	CLR R22
0001e7 9360 0133                 	STS 0x0133, R22
0001e9 9360 0134                 	STS 0x0134, R22
0001eb 940e 01ed                 	CALL ASSIGN_TIME
                                 
                                 
                                 ASSIGN_TIME:
0001ed 9160 0131                 	LDS R22, 0x0131
0001ef 9360 0123                 	STS 0x0123, R22
0001f1 9160 0132                 	LDS R22, 0x0132
0001f3 9360 0124                 	STS 0x0124, R22
0001f5 9160 0133                 	LDS R22, 0x0133
0001f7 9360 0125                 	STS 0x0125, R22
0001f9 9160 0134                 	LDS R22, 0x0134
0001fb 9360 0126                 	STS 0x0126, R22
0001fd 2766                      	CLR R22
0001fe 940e 039b                 	CALL MUX_DISPLAYS
                                 
000200 3634                      	CPI COUNTER_T0, 100
000201 f461                      	BRNE LOOPS6
000202 2733                      	CLR COUNTER_T0
                                 
000203 2766                      	CLR R22
000204 9160 0121                 	LDS R22, 0x0121
000206 9563                      	INC R22
000207 9360 0121                 	STS 0x0121, R22
000209 306a                      	CPI R22, 10
00020a f029                      	BREQ ZEROSP6
00020b 2766                      	CLR R22
00020c 940c 008d                 	JMP LOOP
                                 
                                 LOOPS6:
00020e 940c 008d                 	JMP LOOP
                                 
                                 ZEROSP6:
000210 940c 0359                 	JMP ZEROS
                                 
                                 
                                 
                                 //-----------------------------------------------------------------------
                                 // ESTADOS PARA LA FECHA
                                 ESTADO7:
000212 940e 03d9                 	CALL MUX_DISPLAYS_DATE
                                 
000214 3634                      	CPI COUNTER_T0, 100
000215 f461                      	BRNE LOOPS7
000216 2733                      	CLR COUNTER_T0
                                 
                                 	//CBI PORTC, PC4
                                 
                                 	// INCREMENTO CAMBIO DE REGISTROS ------------------------------------------------
000217 2766                      	CLR R22
000218 9160 0121                 	LDS R22, 0x0121
00021a 9563                      	INC R22
00021b 9360 0121                 	STS 0x0121, R22
00021d 306a                      	CPI R22, 10
00021e f029                      	BREQ ZEROSP7
00021f 2766                      	CLR R22
000220 940c 008d                 	JMP LOOP
                                 
                                 LOOPS7: 
000222 940c 008d                 	JMP LOOP
                                 ZEROSP7:
000224 940c 0359                 	JMP ZEROS
                                 
                                 ESTADO8:
000226 940e 03d9                 	CALL MUX_DISPLAYS_DATE
000228 3634                      	CPI COUNTER_T0, 100
000229 f461                      	BRNE LOOPS8
00022a 2733                      	CLR COUNTER_T0
                                 
00022b 2766                      	CLR R22
00022c 9160 0121                 	LDS R22, 0x0121
00022e 9563                      	INC R22
00022f 9360 0121                 	STS 0x0121, R22
000231 306a                      	CPI R22, 10
000232 f029                      	BREQ ZEROSP8
000233 2766                      	CLR R22
000234 940c 008d                 	JMP LOOP
                                 LOOPS8:
000236 940c 008d                 	JMP LOOP
                                 ZEROSP8: 
000238 940c 0359                 	JMP ZEROS
                                 
                                 
                                 ESTADO9:
00023a 940e 03d9                 	CALL MUX_DISPLAYS_DATE
00023c 3634                      	CPI COUNTER_T0, 100
00023d f461                      	BRNE LOOPS9
00023e 2733                      	CLR COUNTER_T0
                                 
00023f 2766                      	CLR R22
000240 9160 0121                 	LDS R22, 0x0121
000242 9563                      	INC R22
000243 9360 0121                 	STS 0x0121, R22
000245 306a                      	CPI R22, 10
000246 f029                      	BREQ ZEROSP9
000247 2766                      	CLR R22
000248 940c 008d                 	JMP LOOP
                                 LOOPS9:
00024a 940c 008d                 	JMP LOOP
                                 ZEROSP9: 
00024c 940c 0359                 	JMP ZEROS
                                 
                                 ESTADO10:
00024e 940e 03d9                 	CALL MUX_DISPLAYS_DATE
000250 3634                      	CPI COUNTER_T0, 100
000251 f461                      	BRNE LOOPS10
000252 2733                      	CLR COUNTER_T0
                                 
000253 2766                      	CLR R22
000254 9160 0121                 	LDS R22, 0x0121
000256 9563                      	INC R22
000257 9360 0121                 	STS 0x0121, R22
000259 306a                      	CPI R22, 10
00025a f029                      	BREQ ZEROSP10
00025b 2766                      	CLR R22
00025c 940c 008d                 	JMP LOOP
                                 LOOPS10:
00025e 940c 008d                 	JMP LOOP
                                 ZEROSP10: 
000260 940c 0359                 	JMP ZEROS
                                 
                                 
                                 ESTADO11:
000262 e02c                      	LDI ESTADO, 12
                                 
                                 .IF 0
                                 .ENDIF 
                                 
                                 ASSIGN_TIME11:
000263 9160 0161                 	LDS R22, 0x0161
000265 9360 0151                 	STS 0x0151, R22
000267 9160 0162                 	LDS R22, 0x0162
000269 9360 0152                 	STS 0x0152, R22
00026b 9160 0163                 	LDS R22, 0x0163
00026d 9360 0153                 	STS 0x0153, R22
00026f 9160 0164                 	LDS R22, 0x0164
000271 9360 0154                 	STS 0x0154, R22
000273 2766                      	CLR R22
000274 940e 03d9                 	CALL MUX_DISPLAYS_DATE
                                 
000276 3634                      	CPI COUNTER_T0, 100
000277 f461                      	BRNE LOOPS11
000278 2733                      	CLR COUNTER_T0
                                 
000279 2766                      	CLR R22
00027a 9160 0121                 	LDS R22, 0x0121
00027c 9563                      	INC R22
00027d 9360 0121                 	STS 0x0121, R22
00027f 306a                      	CPI R22, 10
000280 f029                      	BREQ ZEROSP11
000281 2766                      	CLR R22
000282 940c 008d                 	JMP LOOP
                                 
                                 LOOPS11:
000284 940c 008d                 	JMP LOOP
                                 
                                 ZEROSP11:
000286 940c 0359                 	JMP ZEROS
                                 
                                 ESTADO12:
000288 940e 04a6                 	CALL MUX_DISPLAYS_A
                                 
00028a 3634                      	CPI COUNTER_T0, 100
00028b f461                      	BRNE LOOPS12
00028c 2733                      	CLR COUNTER_T0
                                 
                                 
00028d 2766                      	CLR R22
00028e 9160 0121                 	LDS R22, 0x0121
000290 9563                      	INC R22
000291 9360 0121                 	STS 0x0121, R22
000293 306a                      	CPI R22, 10
000294 f029                      	BREQ ZEROSP12
000295 2766                      	CLR R22
000296 940c 008d                 	JMP LOOP
                                 
                                 LOOPS12:
000298 940c 008d                 	JMP LOOP
                                 
                                 ZEROSP12:
00029a 940c 0359                 	JMP ZEROS
                                 
                                 
                                 ESTADO13:
00029c 940e 04a6                 	CALL MUX_DISPLAYS_A
                                 
00029e 3634                      	CPI COUNTER_T0, 100
00029f f461                      	BRNE LOOPS13
0002a0 2733                      	CLR COUNTER_T0
                                 
                                 
0002a1 2766                      	CLR R22
0002a2 9160 0121                 	LDS R22, 0x0121
0002a4 9563                      	INC R22
0002a5 9360 0121                 	STS 0x0121, R22
0002a7 306a                      	CPI R22, 10
0002a8 f029                      	BREQ ZEROSP13
0002a9 2766                      	CLR R22
0002aa 940c 008d                 	JMP LOOP
                                 
                                 LOOPS13:
0002ac 940c 008d                 	JMP LOOP
                                 
                                 ZEROSP13:
0002ae 940c 0359                 	JMP ZEROS
                                 
                                 
                                 ESTADO14:
0002b0 940e 04a6                 	CALL MUX_DISPLAYS_A
                                 
0002b2 3634                      	CPI COUNTER_T0, 100
0002b3 f461                      	BRNE LOOPS14
0002b4 2733                      	CLR COUNTER_T0
                                 
                                 
0002b5 2766                      	CLR R22
0002b6 9160 0121                 	LDS R22, 0x0121
0002b8 9563                      	INC R22
0002b9 9360 0121                 	STS 0x0121, R22
0002bb 306a                      	CPI R22, 10
0002bc f029                      	BREQ ZEROSP14
0002bd 2766                      	CLR R22
0002be 940c 008d                 	JMP LOOP
                                 
                                 LOOPS14:
0002c0 940c 008d                 	JMP LOOP
                                 
                                 ZEROSP14:
0002c2 940c 0359                 	JMP ZEROS
                                 
                                 
                                 ESTADO15:
0002c4 940e 04a6                 	CALL MUX_DISPLAYS_A
                                 
0002c6 3634                      	CPI COUNTER_T0, 100
0002c7 f461                      	BRNE LOOPS15
0002c8 2733                      	CLR COUNTER_T0
                                 
                                 
0002c9 2766                      	CLR R22
0002ca 9160 0121                 	LDS R22, 0x0121
0002cc 9563                      	INC R22
0002cd 9360 0121                 	STS 0x0121, R22
0002cf 306a                      	CPI R22, 10
0002d0 f029                      	BREQ ZEROSP15
0002d1 2766                      	CLR R22
0002d2 940c 008d                 	JMP LOOP
                                 
                                 LOOPS15:
0002d4 940c 008d                 	JMP LOOP
                                 
                                 ZEROSP15:
0002d6 940c 0359                 	JMP ZEROS
                                 
                                 
                                 ESTADO16:
                                 
0002d8 e121                      	LDI ESTADO, 17
                                 .if 0
                                 .endif
                                 
                                 ASSIGN_TIME16:
                                 
0002d9 2766                      	CLR R22
0002da 940e 039b                 	CALL MUX_DISPLAYS
                                 
0002dc 3634                      	CPI COUNTER_T0, 100
0002dd f461                      	BRNE LOOPS16
0002de 2733                      	CLR COUNTER_T0
                                 
0002df 2766                      	CLR R22
0002e0 9160 0121                 	LDS R22, 0x0121
0002e2 9563                      	INC R22
0002e3 9360 0121                 	STS 0x0121, R22
0002e5 306a                      	CPI R22, 10
0002e6 f029                      	BREQ ZEROSP16
0002e7 2766                      	CLR R22
0002e8 940c 008d                 	JMP LOOP
                                 
                                 LOOPS16:
0002ea 940c 008d                 	JMP LOOP
                                 
                                 ZEROSP16:
0002ec 940c 0359                 	JMP ZEROS
                                 
                                 ESTADO17:
                                 
0002ee 940e 03c5                 	CALL SECONDS_DISPLAYS
                                 
0002f0 940e 0403                 	CALL CLEAN 
0002f2 9160 0123                 	LDS R22, 0x0123
0002f4 940e 0408                 	CALL DISPLAY
0002f6 e002                      	LDI R16, 0x02
0002f7 b905                      	OUT PORTB, R16
0002f8 b96b                      	OUT PORTD, R22
                                 
                                 
0002f9 940e 0403                 	CALL CLEAN 
0002fb 9160 0124                 	LDS R22, 0x0124
0002fd 940e 0408                 	CALL DISPLAY 
0002ff e001                      	LDI R16, 0x01
000300 b905                      	OUT PORTB, R16
000301 b96b                      	OUT PORTD, R22
                                 
000302 940e 0403                 	CALL CLEAN 
000304 9160 0125                 	LDS R22, 0x0125
000306 940e 0408                 	CALL DISPLAY
000308 e200                      	LDI R16, 0x20
000309 b905                      	OUT PORTB, R16
00030a b96b                      	OUT PORTD, R22
                                 
                                 
00030b 940e 0403                 	CALL CLEAN 
00030d 9160 0126                 	LDS R22, 0x0126
00030f 940e 0408                 	CALL DISPLAY 
                                 	//SBI	PORTC, PC4
000311 e100                      	LDI R16, 0x10
000312 b905                      	OUT PORTB, R16
000313 b96b                      	OUT PORTD, R22
                                 
000314 940e 0403                 	CALL CLEAN
000316 e000                      	LDI R16, 0x00
000317 9844                      	CBI PORTC, PC4
000318 b905                      	OUT PORTB, R16
000319 e767                      	LDI R22, 0b01110111
00031a b96b                      	OUT PORTD, R22
00031b 9a44                      	SBI PORTC, PC4
                                 
                                 
00031c 3332                      	CPI COUNTER_T0, 50
00031d f1a9                      	BREQ D7_17
00031e 3633                      	CPI COUNTER_T0, 99
00031f f199                      	BREQ D7_17
000320 3634                      	CPI COUNTER_T0, 100
000321 f5a9                      	BRNE LOOPS_17
000322 2733                      	CLR COUNTER_T0
000323 9a4f                      	SBI PIND, PD7
                                 
000324 2766                      	CLR R22
000325 9160 0121                 	LDS R22, 0x0121
000327 9563                      	INC R22
000328 9360 0121                 	STS 0x0121, R22
00032a 306a                      	CPI R22, 10
00032b f149                      	BREQ ZEROSP_17
                                 
00032c 2766                      	CLR R22
00032d 2700                      	CLR R16
00032e 9160 0141                 	LDS R22, 0x0141
000330 9100 0123                 	LDS R16, 0x0123
000332 1360                      	CPSE R22, R16
000333 940c 008d                 	JMP LOOP
                                 
000335 2766                      	CLR R22
000336 2700                      	CLR R16
000337 9160 0142                 	LDS R22, 0x0142
000339 9100 0124                 	LDS R16, 0x0124
00033b 1360                      	CPSE R22, R16
00033c 940c 008d                 	JMP LOOP
                                 
00033e 2766                      	CLR R22
00033f 2700                      	CLR R16
000340 9160 0143                 	LDS R22, 0x0143
000342 9100 0125                 	LDS R16, 0x0125
000344 1360                      	CPSE R22, R16
000345 940c 008d                 	JMP LOOP
                                 
000347 2766                      	CLR R22
000348 2700                      	CLR R16
000349 9160 0144                 	LDS R22, 0x0144
00034b 9100 0126                 	LDS R16, 0x0126
00034d 1360                      	CPSE R22, R16
00034e 940c 008d                 	JMP LOOP
000350 9a45                      	SBI PORTC, PC5
                                 
000351 940c 008d                 	JMP LOOP
                                 
                                 D7_17:
000353 9a4f                      	SBI PIND, PD7
000354 cd38                      	RJMP LOOP
                                 
                                 ZEROSP_17:
000355 940c 0359                 	JMP ZEROS
                                 
                                 LOOPS_17:
000357 940c 008d                 	JMP LOOP
                                 
                                 
                                 
                                 ZEROS:							// Conador de decenas
000359 e060                      	LDI		R22, 0
00035a 9360 0121                 	STS 0x0121, R22
                                 	
00035c 9160 0122                 	LDS R22, 0x0122
00035e 9563                      	INC R22
00035f 9360 0122                 	STS 0x0122, R22
000361 3066                      	CPI R22, 6
000362 f009                      	BREQ SIXS
000363 cd29                      	RJMP LOOP
                                 
                                 SIXS:
000364 e060                      	LDI R22, 0
000365 9360 0122                 	STS 0x0122, R22
                                 
000367 9160 0123                 	LDS R22, 0x0123
000369 9563                      	INC R22
00036a 9360 0123                 	STS 0x0123, R22
00036c 306a                      	CPI R22, 10
00036d f009                      	BREQ ZEROM
00036e cd1e                      	RJMP LOOP
                                 
                                 
                                 
                                 ZEROM:							// Conador de decenas
00036f e060                      	LDI		R22, 0
000370 9360 0123                 	STS 0x0123, R22
                                 	
000372 9160 0124                 	LDS R22, 0x0124
000374 9563                      	INC R22
000375 9360 0124                 	STS 0x0124, R22
000377 3066                      	CPI R22, 6
000378 f009                      	BREQ SIXM
000379 cd13                      	RJMP LOOP
                                 
                                 SIXM:
00037a e060                      	LDI R22, 0
00037b 9360 0124                 	STS 0x0124, R22
                                 
00037d 9160 0125                 	LDS R22, 0x0125
00037f 9563                      	INC R22
000380 9360 0125                 	STS 0x0125, R22
000382 306a                      	CPI R22, 10
000383 f019                      	BREQ ZEROSH
000384 3064                      	CPI R22, 4
000385 f051                      	BREQ ENDTIME
000386 cd06                      	RJMP LOOP
                                 
                                 ZEROSH:
000387 e060                      	LDI R22, 0
000388 9360 0125                 	STS 0x0125, R22
                                 
00038a 9160 0126                 	LDS R22, 0x0126
00038c 9563                      	INC R22
00038d 9360 0126                 	STS 0x0126, R22
00038f ccfd                      	RJMP LOOP
                                 
                                 ENDTIME:
                                 
000390 9160 0126                 	LDS R22, 0x0126
000392 ff61                      	SBRS R22, 1
000393 ccf9                      	RJMP LOOP
                                 
000394 e060                      	LDI R22, 0
000395 9360 0125                 	STS 0x0125, R22
000397 e060                      	LDI R22, 0
000398 9360 0126                 	STS 0x0126, R22
00039a ccf2                      	RJMP LOOP
                                 
                                 
                                 
                                 
                                 MUX_DISPLAYS:
00039b 940e 03c5                 	CALL SECONDS_DISPLAYS
                                 
00039d 940e 0403                 	CALL CLEAN 
                                 
00039f 9160 0131                 	LDS R22, 0x0131
0003a1 940e 0408                 	CALL DISPLAY
0003a3 e002                      	LDI R16, 0x02
0003a4 b905                      	OUT PORTB, R16
0003a5 b96b                      	OUT PORTD, R22
                                 
0003a6 940e 0403                 	CALL CLEAN 
                                 
0003a8 9160 0132                 	LDS R22, 0x0132
0003aa 940e 0408                 	CALL DISPLAY
0003ac e001                      	LDI R16, 0x01
0003ad b905                      	OUT PORTB, R16
0003ae b96b                      	OUT PORTD, R22
                                 
0003af 940e 0403                 	CALL CLEAN 
                                 
0003b1 9160 0133                 	LDS R22, 0x0133
0003b3 940e 0408                 	CALL DISPLAY
0003b5 e200                      	LDI R16, 0x20
0003b6 b905                      	OUT PORTB, R16
0003b7 b96b                      	OUT PORTD, R22
                                 
0003b8 940e 0403                 	CALL CLEAN 
                                 
0003ba 9160 0134                 	LDS R22, 0x0134
0003bc 940e 0408                 	CALL DISPLAY
0003be e100                      	LDI R16, 0x10
0003bf b905                      	OUT PORTB, R16
0003c0 b96b                      	OUT PORTD, R22
                                 
0003c1 940e 040d                 	CALL SHOW_STATE_SC
                                 
0003c3 9a4f                      	SBI PIND, PD7
0003c4 9508                      	RET
                                 
                                 SECONDS_DISPLAYS:
0003c5 2766                      	CLR R22
                                 
0003c6 940e 0403                 	CALL CLEAN 
0003c8 9160 0121                 	LDS R22, 0x0121
0003ca 940e 0408                 	CALL DISPLAY
0003cc e008                      	LDI R16, 0x08
0003cd b905                      	OUT PORTB, R16
0003ce b96b                      	OUT PORTD, R22
                                 
                                 
0003cf 940e 0403                 	CALL CLEAN 
0003d1 9160 0122                 	LDS R22, 0x0122
0003d3 940e 0408                 	CALL DISPLAY
0003d5 e004                      	LDI R16, 0x04
0003d6 b905                      	OUT PORTB, R16
0003d7 b96b                      	OUT PORTD, R22
0003d8 9508                      	RET
                                 
                                 
                                 
                                 //----------------------------------------
                                 
                                 MUX_DISPLAYS_DATE:
0003d9 940e 03c5                 	CALL SECONDS_DISPLAYS
                                 
0003db 940e 0403                 	CALL CLEAN 
                                 
0003dd 9160 0161                 	LDS R22, 0x0161
0003df 940e 0408                 	CALL DISPLAY
0003e1 e002                      	LDI R16, 0x02
0003e2 b905                      	OUT PORTB, R16
0003e3 b96b                      	OUT PORTD, R22
                                 
0003e4 940e 0403                 	CALL CLEAN 
                                 
0003e6 9160 0162                 	LDS R22, 0x0162
0003e8 940e 0408                 	CALL DISPLAY
0003ea e001                      	LDI R16, 0x01
0003eb b905                      	OUT PORTB, R16
0003ec b96b                      	OUT PORTD, R22
                                 
0003ed 940e 0403                 	CALL CLEAN 
                                 
0003ef 9160 0163                 	LDS R22, 0x0163
0003f1 940e 0408                 	CALL DISPLAY
0003f3 e200                      	LDI R16, 0x20
0003f4 b905                      	OUT PORTB, R16
0003f5 b96b                      	OUT PORTD, R22
                                 
0003f6 940e 0403                 	CALL CLEAN 
                                 
0003f8 9160 0164                 	LDS R22, 0x0164
0003fa 940e 0408                 	CALL DISPLAY
0003fc e100                      	LDI R16, 0x10
0003fd b905                      	OUT PORTB, R16
0003fe b96b                      	OUT PORTD, R22
                                 
0003ff 940e 040d                 	CALL SHOW_STATE_SC
                                 
000401 9a4f                      	SBI PIND, PD7
000402 9508                      	RET
                                 
                                 
                                 
                                 CLEAN:
                                 
000403 2700                      	CLR R16
000404 b905                      	OUT PORTB, R16
000405 b90b                      	OUT PORTD, R16
000406 9844                      	CBI PORTC, PC4
000407 9508                      	RET
                                 
                                 DISPLAY:
                                 
000408 e0f0                      	LDI ZH, HIGH(SEG << 1)
000409 e4ec                      	LDI ZL, LOW(SEG << 1)
00040a 0fe6                      	ADD ZL, R22
00040b 9164                      	LPM R22, Z
00040c 9508                      	RET
                                 
                                 SHOW_STATE_SC:
00040d 2700                      	CLR R16
                                 	//CBI PORTB, PB5
00040e b905                      	OUT PORTB, R16
00040f b90b                      	OUT PORTD, R16
                                 	//SBI PORTB, PB5
000410 e000                      	LDI R16, 0x00
000411 b905                      	OUT PORTB, R16
000412 e66d                      	LDI R22, 0x6D
000413 b96b                      	OUT PORTD, R22
000414 9508                      	RET
                                 
                                 
                                 
                                 ACARREO_DIAS:
000415 2700                      	CLR R16
000416 2766                      	CLR R22
000417 9160 0121                 	LDS R22, 0x0121
000419 0f06                      	ADD R16, R22
                                 
00041a 2766                      	CLR R22
00041b 9160 0122                 	LDS R22, 0x0122
00041d 0f06                      	ADD R16, R22
                                 
00041e 2766                      	CLR R22
00041f 9160 0123                 	LDS R22, 0x0123
000421 0f06                      	ADD R16, R22
                                 
000422 2766                      	CLR R22
000423 9160 0124                 	LDS R22, 0x0124
000425 0f06                      	ADD R16, R22
                                 
000426 2766                      	CLR R22
000427 9160 0125                 	LDS R22, 0x0125
000429 0f06                      	ADD	R16, R22
                                 
00042a 2766                      	CLR R22
00042b 9160 0126                 	LDS R22, 0x0126
00042d 0f06                      	ADD R16, R22
                                 
00042e 3000                      	CPI R16, 0
00042f f009                      	BREQ ANALISIS_MES
000430 9508                      	RET
                                 	 
                                 ANALISIS_MES:
000431 2788                      	CLR MONTH
000432 2766                      	CLR R22
000433 9160 0152                 	LDS R22, 0x0152
000435 3061                      	CPI R22, 1
000436 f011                      	BREQ LIM_MES
000437 3060                      	CPI R22, 0
000438 f029                      	BREQ UNION
                                 
                                 LIM_MES:
                                 
000439 2766                      	CLR R22		// SUB RUTINA 
00043a 9160 000a                 	LDS R22, 10
                                 	//CLR MONTH 
00043c 2f86                      	MOV MONTH, R22
00043d c000                      	RJMP UNION
                                 
                                 UNION: 
00043e 2766                      	CLR R22
00043f 9160 0151                 	LDS R22, 0x0151
000441 0f86                      	ADD MONTH, R22
                                 
                                 	//CLR R22
                                 	//CLR MONTH
                                 	//MOV MONTH, R22
                                 
                                 ANALISIS_DIAS:
000442 2799                      	CLR DAY
000443 2766                      	CLR R22		// JUNTO VALORES DE DIAS 
000444 9160 0154                 	LDS R22, 0x0154
000446 3060                      	CPI R22, 0
000447 f091                      	BREQ UNION_DIA
000448 3061                      	CPI R22, 1
000449 f021                      	BREQ LIM_DIA1
00044a 3062                      	CPI R22, 2
00044b f031                      	BREQ LIM_DIA2
00044c 3063                      	CPI R22, 3
00044d f041                      	BREQ LIM_DIA3
                                 
                                 LIM_DIA1:
00044e 2766                      	CLR R22
00044f e06a                      	LDI R22, 10
000450 2f96                      	MOV DAY, R22
000451 c008                      	RJMP UNION_DIA
                                 	
                                 LIM_DIA2:
000452 2766                      	CLR R22
000453 e164                      	LDI R22, 20
000454 2f96                      	MOV DAY, R22
000455 c004                      	RJMP UNION_DIA
                                 
                                 LIM_DIA3:
000456 2766                      	CLR R22
000457 e16e                      	LDI R22, 30
000458 2f96                      	MOV DAY, R22
000459 c000                      	RJMP UNION_DIA
                                 
                                 
                                 UNION_DIA:
00045a 2766                      	CLR R22
00045b 9160 0153                 	LDS R22, 0x0153
00045d 0f96                      	ADD DAY, R22
                                 	//CLR R22
                                 	//STS R22, 0x0153
                                 	//ADD DAY, R22
                                 
00045e 958a                      	DEC MONTH
                                 
                                 
                                 MESES:
                                 
00045f e5e6                      	LDI ZL, LOW(DAYS << 1)
000460 e0f0                      	LDI ZH, HIGH(DAYS << 1)
000461 0fe8                      	ADD ZL, MONTH
000462 9154                      	LPM FECHA, Z
                                 
000463 2f79                      	MOV R23, DAY
                                 	//CPI R29, 30
                                 	//BRLO DIA_SIGUIENTE
                                 
000464 1775                      	CP R23, FECHA
000465 f551                      	BRNE DIA_SIGUIENTE
                                 
                                 	// LLEGAMOS AL ULTIMO DIA DEL MES 
                                 	//LDI R22, 1
                                 	//STS 0x0153, R22
000466 2766                      	CLR R22
000467 e060                      	LDI R22, 0
000468 9360 0154                 	STS 0x0154, R22
00046a 2766                      	CLR R22
00046b e061                      	LDI R22, 1
00046c 9360 0153                 	STS 0x0153, R22
                                 	//CLR R22
                                 	//INC MONTH 
00046e 9583                      	INC MONTH 
00046f 2766                      	CLR R22
000470 2f68                      	MOV R22, MONTH
000471 2711                      	CLR R17
                                 
000472 2e36                      	MOV R3, R22
000473 e01a                      	LDI R17, 10
000474 2455                      	CLR R5
                                 DECENAS:
000475 1a31                      	SUB R3, R17
000476 f012                      	BRMI FINDECENAS
000477 9453                      	INC R5 
000478 cffc                      	RJMP DECENAS
                                 
                                 FINDECENAS:
000479 2c35                      	MOV R3, R5
                                 
00047a 2f16                      	MOV R17, R22
00047b 1915                      	SUB R17, R5
00047c 2f61                      	MOV R22, R17
                                 
00047d 956a                      	DEC R22				//INVESTIGAR
00047e 956a                      	DEC R22
                                 	//LDI R22, 1
00047f 9360 0151                 	STS 0x0151, R22
000481 9230 0152                 	STS 0x0152, R3
                                 	 
                                 	//
                                 	//CPI MONTH, 12
                                 	//BRNE SALIR_MESES
                                 
                                 	// SI ES DICIEMBRE REINICIAR EL YEAR 
000483 2766                      	CLR R22
000484 9360 0152                 	STS 0x0152, R22
000486 9360 0154                 	STS 0x0154, R22
                                 
000488 2766                      	CLR R22
000489 e061                      	LDI R22, 1
00048a 9360 0151                 	STS 0x0151, R22
00048c 9360 0153                 	STS 0x0153, R22
                                 
00048e 2788                      	CLR MONTH
                                 
                                 SALIR_MESES:
00048f cbfd                      	RJMP LOOP
                                 
                                 DIA_SIGUIENTE:
                                 	
                                 	//CLR R22
                                 	//LDS R22, 0x0153
                                 	//INC R22
                                 	//STS 0x0153, R22
                                 
                                 	//CLR R22
                                 	//LDI R22, MOUNT
000490 2433                      	CLR R3
000491 2711                      	CLR R17
000492 2455                      	CLR R5
000493 9593                      	INC DAY
000494 2766                      	CLR R22
000495 2f69                      	MOV R22, DAY 
000496 2e36                      	MOV R3, R22
000497 e01a                      	LDI R17, 10
000498 2455                      	CLR R5
                                 DECENAS1:
000499 1a31                      	SUB R3, R17
00049a f012                      	BRMI FINDECENAS1
00049b 9453                      	INC R5 
00049c cffc                      	RJMP DECENAS1
                                 
                                 FINDECENAS1:
00049d 2c35                      	MOV R3, R5
                                 
00049e 2f16                      	MOV R17, R22
00049f 1915                      	SUB R17, R5
0004a0 2f61                      	MOV R22, R17
                                 
0004a1 9360 0153                 	STS 0x0153, R22
0004a3 9230 0154                 	STS 0x0154, R3
                                 
                                 	
0004a5 cfe9                      	RJMP SALIR_MESES
                                 
                                 	
                                 
                                 
                                 	//-----------------------------------------------------------------
                                 	//CONFUGIRACION DE FECHA
                                 
                                 // UTILIZAR R30 PARA SUMAR DIAS 
                                 
                                 
                                 
                                 .IF 0
                                 .ENDIF
                                 
                                 
                                 // CONFIGURACION PARA ALARMA
                                 
                                 MUX_DISPLAYS_A:
0004a6 940e 03c5                  	CALL SECONDS_DISPLAYS
                                 
0004a8 940e 0403                 	CALL CLEAN 
                                 
0004aa 9160 0141                 	LDS R22, 0x0141
0004ac 940e 0408                 	CALL DISPLAY
0004ae e002                      	LDI R16, 0x02
0004af b905                      	OUT PORTB, R16
0004b0 b96b                      	OUT PORTD, R22
                                 
0004b1 940e 0403                 	CALL CLEAN 
                                 
0004b3 9160 0142                 	LDS R22, 0x0142
0004b5 940e 0408                 	CALL DISPLAY
0004b7 e001                      	LDI R16, 0x01
0004b8 b905                      	OUT PORTB, R16
0004b9 b96b                      	OUT PORTD, R22
                                 
0004ba 940e 0403                 	CALL CLEAN 
                                 
0004bc 9160 0143                 	LDS R22, 0x0143
0004be 940e 0408                 	CALL DISPLAY
0004c0 e200                      	LDI R16, 0x20
0004c1 b905                      	OUT PORTB, R16
0004c2 b96b                      	OUT PORTD, R22
                                 
0004c3 940e 0403                 	CALL CLEAN 
                                 
0004c5 9160 0144                 	LDS R22, 0x0144
0004c7 940e 0408                 	CALL DISPLAY
0004c9 e100                      	LDI R16, 0x10
0004ca b905                      	OUT PORTB, R16
0004cb b96b                      	OUT PORTD, R22
                                 
                                 	// ESTADOS DE LOS DISPLAYS
0004cc 2700                      	CLR R16
0004cd 9844                      	CBI PORTC, PB4
0004ce b905                      	OUT PORTB, R16
0004cf b90b                      	OUT PORTD, R16
                                 	//SBI PORTB, PB5
0004d0 e000                      	LDI R16, 0x00
0004d1 b905                      	OUT PORTB, R16
0004d2 e767                      	LDI R22, 0x77
0004d3 b96b                      	OUT PORTD, R22
0004d4 2766                      	CLR R22
0004d5 9a4f                      	SBI PIND, PD7
0004d6 9a44                      	SBI PORTC, PC4
0004d7 9508                      	RET
                                 
                                 // INTERRUPCIONES
                                 
                                 // PCINT - INTERRUPCIONES PARA PUERTOS C
                                 
                                 ISR_PCINT1:
0004d8 930f                      	PUSH R16
0004d9 b70f                      	IN R16, SREG
0004da 930f                      	PUSH R16
                                 
                                 
0004db 3020                      	CPI ESTADO, 0
0004dc f0e1                      	BREQ ESTADO0_ISR_P
0004dd 3021                      	CPI ESTADO, 1
0004de f0d9                      	BREQ ESTADO1_ISR_P
0004df 3022                      	CPI ESTADO, 2
0004e0 f0d1                      	BREQ ESTADO2_ISR_P
0004e1 3023                      	CPI ESTADO, 3
0004e2 f0c9                      	BREQ ESTADO3_ISR_P
0004e3 3024                      	CPI ESTADO, 4
0004e4 f0c1                      	BREQ ESTADO4_ISR_P
0004e5 3025                      	CPI ESTADO, 5
0004e6 f0b9                      	BREQ ESTADO5_ISR_P
                                 
                                 
                                 	//CPI ESTADO, 6				// AHORA AQUI ESTA ESTADO5
                                 	//BREQ ESTADO6_ISR_P
0004e7 3027                      	CPI ESTADO, 7
0004e8 f0b1                      	BREQ ESTADO7_ISR_P
0004e9 3028                      	CPI ESTADO, 8
0004ea f0a9                      	BREQ ESTADO8_ISR_P
0004eb 3029                      	CPI ESTADO, 9
0004ec f0a1                      	BREQ ESTADO9_ISR_P
0004ed 302a                      	CPI ESTADO, 10
0004ee f099                      	BREQ ESTADO10_ISR_P
                                 	//	CPI ESTADO, 11
                                 //	BREQ ESTADO11_ISR_P
                                 
0004ef 302c                      	CPI ESTADO, 12
0004f0 f091                      	BREQ ESTADO12_ISR_P
0004f1 302d                      	CPI ESTADO, 13
0004f2 f089                      	BREQ ESTADO13_ISR_P
0004f3 302e                      	CPI ESTADO, 14
0004f4 f081                      	BREQ ESTADO14_ISR_P
0004f5 302f                      	CPI ESTADO, 15
0004f6 f079                      	BREQ ESTADO15_ISR_P
                                 	//CPI ESTADO, 16
                                 	//BREQ ESTADO11_ISR_P
0004f7 3121                      	CPI ESTADO, 17
0004f8 f071                      	BREQ ESTADO17_ISR_P
                                 
                                 ESTADO0_ISR_P:
0004f9 c00e                      	RJMP ESTADO0_ISR
                                 ESTADO1_ISR_P:
0004fa c019                      	RJMP ESTADO1_ISR
                                 ESTADO2_ISR_P:
0004fb c024                      	RJMP ESTADO2_ISR
                                 ESTADO3_ISR_P:
0004fc c042                      	RJMP ESTADO3_ISR
                                 ESTADO4_ISR_P:
0004fd c061                      	RJMP ESTADO4_ISR
                                 ESTADO5_ISR_P:
0004fe c07f                      	RJMP ESTADO5_ISR
                                 
                                 //ESTADO6_ISR_P:
                                 //	RJMP ESTADO6_ISR
                                 ESTADO7_ISR_P:
0004ff c09d                      	RJMP ESTADO7_ISR
                                 ESTADO8_ISR_P:
000500 c0bb                      	RJMP ESTADO8_ISR
                                 ESTADO9_ISR_P:
000501 c0da                      	RJMP ESTADO9_ISR
                                 ESTADO10_ISR_P:
000502 c0f8                      	RJMP ESTADO10_ISR
                                 //ESTADO11_ISR_P:
                                 //	RJMP ESTADO11_ISR
                                 
                                 
                                 ESTADO12_ISR_P:
000503 c116                      	RJMP ESTADO12_ISR
                                 ESTADO13_ISR_P:
000504 c134                      	RJMP ESTADO13_ISR
                                 ESTADO14_ISR_P:
000505 c152                      	RJMP ESTADO14_ISR
                                 ESTADO15_ISR_P:
000506 c170                      	RJMP ESTADO15_ISR
                                 
                                 ESTADO17_ISR_P:
000507 c18e                      	RJMP ESTADO17_ISR
                                 
                                 
                                  
                                 // ESTADOS DE INTERRUPCIONES 
                                 
                                 ESTADO0_ISR:
                                 
000508 b106                      	IN R16, PINC
000509 ff01                      	SBRS R16, 1
00050a 0000                      	NOP
00050b ff02                      	SBRS R16, 2
00050c 0000                      	NOP
00050d ff00                      	SBRS R16, 0
00050e 2744                      	CLR COUNTER
00050f ff00                      	SBRS R16, 0
000510 e021                      	LDI ESTADO, 1
000511 ff03                      	SBRS R16, 3
000512 0000                      	NOP
                                 
000513 c190                      	RJMP ISR_POP
                                 
                                 
                                 ESTADO1_ISR:
                                 
000514 b106                      	IN R16, PINC
000515 ff01                      	SBRS R16, 1
000516 0000                      	NOP
000517 ff02                      	SBRS R16, 2
000518 0000                      	NOP
000519 ff00                      	SBRS R16, 0
00051a 2744                      	CLR COUNTER
00051b ff00                      	SBRS R16, 0
00051c e022                      	LDI ESTADO, 2
00051d ff03                      	SBRS R16, 3
00051e e020                      	LDI ESTADO, 0
                                 
00051f c184                      	RJMP ISR_POP
                                 
                                 
                                 
                                 ESTADO2_ISR:
                                 
000520 9340 0131                 	STS 0x0131, COUNTER
000522 3040                      	CPI COUNTER, 0
000523 f061                      	BREQ INF_LIM2
                                 
000524 b106                      	IN R16, PINC 
000525 ff02                      	SBRS R16, 2
000526 954a                      	DEC COUNTER
000527 ff01                      	SBRS R16, 1
000528 9543                      	INC COUNTER
                                 
000529 304a                      	CPI COUNTER, 10
00052a f011                      	BREQ SUP_LIM2
00052b 940c 0536                 	JMP END_ISR2
                                 
                                 SUP_LIM2:
00052d e040                      	LDI COUNTER, 0
00052e 940c 0536                 	JMP END_ISR2
                                 INF_LIM2:
000530 b106                      	IN R16, PINC
000531 ff02                      	SBRS R16, 2
000532 e049                      	LDI COUNTER, 9
000533 ff00                      	SBRS R16, 0
000534 9543                      	INC COUNTER 
000535 c000                      	RJMP END_ISR2
                                 
                                 END_ISR2:
000536 ff00                      	SBRS R16, 0
000537 2744                      	CLR COUNTER
000538 ff00                      	SBRS R16, 0
000539 e023                      	LDI ESTADO, 3
00053a ff03                      	SBRS R16, 3
00053b 2744                      	CLR COUNTER
00053c ff03                      	SBRS R16, 3
00053d e021                      	LDI ESTADO, 1
00053e c165                      	RJMP ISR_POP
                                 
                                 
                                 ESTADO3_ISR:
                                 
00053f 9340 0132                 	STS 0x0132, COUNTER
000541 b106                      	IN R16, PINC
000542 3040                      	CPI COUNTER, 0
000543 f061                      	BREQ INF_LIM3
                                 
000544 b106                      	IN R16, PINC 
000545 ff02                      	SBRS R16, 2
000546 954a                      	DEC COUNTER
000547 ff01                      	SBRS R16, 1
000548 9543                      	INC COUNTER
                                 	
000549 3046                      	CPI COUNTER, 6
00054a f011                      	BREQ SUP_LIM3
00054b 940c 0556                 	JMP END_ISR3
                                 
                                 SUP_LIM3:
00054d e040                      	LDI COUNTER, 0
00054e 940c 0556                 	JMP END_ISR3
                                 INF_LIM3:
000550 b106                      	IN R16, PINC
000551 ff02                      	SBRS R16, 2
000552 e045                      	LDI COUNTER, 5
000553 ff00                      	SBRS R16, 0
000554 9543                      	INC COUNTER 
000555 c000                      	RJMP END_ISR3
                                 
                                 END_ISR3:
000556 ff00                      	SBRS R16, 0
000557 2744                      	CLR COUNTER
000558 ff00                      	SBRS R16, 0
000559 e024                      	LDI ESTADO, 4
00055a ff03                      	SBRS R16, 3
00055b 2744                      	CLR COUNTER
00055c ff03                      	SBRS R16, 3
00055d e022                      	LDI ESTADO, 2
00055e c145                      	RJMP ISR_POP
                                 
                                 //---------------------------------------------------------
                                 
                                 ESTADO4_ISR:
                                 
00055f 9340 0133                 	STS 0x0133, COUNTER
000561 3040                      	CPI COUNTER, 0
000562 f061                      	BREQ INF_LIM4
                                 
000563 b106                      	IN R16, PINC 
000564 ff02                      	SBRS R16, 2
000565 954a                      	DEC COUNTER
000566 ff01                      	SBRS R16, 1
000567 9543                      	INC COUNTER
000568 304a                      	CPI COUNTER, 10
000569 f011                      	BREQ SUP_LIM4
00056a 940c 0575                 	JMP END_ISR4
                                 
                                 SUP_LIM4:
00056c e040                      	LDI COUNTER, 0
00056d 940c 0575                 	JMP END_ISR4
                                 INF_LIM4:
00056f b106                      	IN R16, PINC
000570 ff01                      	SBRS R16, 1
000571 e049                      	LDI COUNTER, 9
000572 ff00                      	SBRS R16, 0
000573 9543                      	INC COUNTER 
000574 c000                      	RJMP END_ISR4
                                 
                                 END_ISR4:
000575 ff00                      	SBRS R16, 0
000576 2744                      	CLR COUNTER
000577 ff00                      	SBRS R16, 0
000578 e025                      	LDI ESTADO, 5
000579 ff03                      	SBRS R16, 3
00057a 2744                      	CLR COUNTER
00057b ff03                      	SBRS R16, 3
00057c e023                      	LDI ESTADO, 3
00057d c126                      	RJMP ISR_POP
                                 
                                 
                                 //-----------------------------------------------------------
                                 
                                 ESTADO5_ISR:
                                 
00057e 9340 0134                 	STS 0x0134, COUNTER
                                 	//IN R16, PINC
000580 3040                      	CPI COUNTER, 0
000581 f061                      	BREQ INF_LIM5
                                 
000582 b106                      	IN R16, PINC 
000583 ff02                      	SBRS R16, 2
000584 954a                      	DEC COUNTER
000585 ff01                      	SBRS R16, 1
000586 9543                      	INC COUNTER
                                 	
000587 304a                      	CPI COUNTER, 10
000588 f011                      	BREQ SUP_LIM5
000589 940c 0594                 	JMP END_ISR5
                                 
                                 SUP_LIM5:
00058b e040                      	LDI COUNTER, 0
00058c 940c 0594                 	JMP END_ISR5
                                 INF_LIM5:
00058e b106                      	IN R16, PINC
00058f ff01                      	SBRS R16, 1
000590 e049                      	LDI COUNTER, 9
000591 ff00                      	SBRS R16, 0
000592 9543                      	INC COUNTER 
000593 c000                      	RJMP END_ISR5
                                 
                                 END_ISR5:
000594 ff00                      	SBRS R16, 0
000595 2744                      	CLR COUNTER
000596 ff00                      	SBRS R16, 0
000597 e026                      	LDI ESTADO, 6
000598 ff03                      	SBRS R16, 3
000599 2744                      	CLR COUNTER
00059a ff03                      	SBRS R16, 3
00059b e024                      	LDI ESTADO, 4
00059c c107                      	RJMP ISR_POP
                                 
                                 	// AHORA EL 6 NO EXISTE
                                 //--------------------------------------------------
                                 
                                 ESTADO7_ISR:
                                 
00059d 9340 0161                 	STS 0x0161, COUNTER
00059f 3040                      	CPI COUNTER, 0
0005a0 f061                      	BREQ INF_LIM7
                                 
0005a1 b106                      	IN R16, PINC 
0005a2 ff02                      	SBRS R16, 2
0005a3 954a                      	DEC COUNTER
0005a4 ff01                      	SBRS R16, 1
0005a5 9543                      	INC COUNTER
                                 
0005a6 304a                      	CPI COUNTER, 10
0005a7 f011                      	BREQ SUP_LIM7
0005a8 940c 05b3                 	JMP END_ISR7
                                 
                                 SUP_LIM7:
0005aa e040                      	LDI COUNTER, 0
0005ab 940c 05b3                 	JMP END_ISR7
                                 INF_LIM7:
0005ad b106                      	IN R16, PINC
0005ae ff02                      	SBRS R16, 2
0005af e049                      	LDI COUNTER, 9
0005b0 ff00                      	SBRS R16, 0
0005b1 9543                      	INC COUNTER 
0005b2 c000                      	RJMP END_ISR7
                                 
                                 END_ISR7:
0005b3 ff00                      	SBRS R16, 0
0005b4 2744                      	CLR COUNTER
0005b5 ff00                      	SBRS R16, 0
0005b6 e028                      	LDI ESTADO, 8
0005b7 ff03                      	SBRS R16, 3
0005b8 2744                      	CLR COUNTER
0005b9 ff03                      	SBRS R16, 3
0005ba e025                      	LDI ESTADO, 5
0005bb c0e8                      	RJMP ISR_POP
                                 
                                 
                                 ESTADO8_ISR:
                                 
0005bc 9340 0162                 	STS 0x0162, COUNTER
0005be b106                      	IN R16, PINC
0005bf 3040                      	CPI COUNTER, 0
0005c0 f061                      	BREQ INF_LIM8
                                 
0005c1 b106                      	IN R16, PINC 
0005c2 ff02                      	SBRS R16, 2
0005c3 954a                      	DEC COUNTER
0005c4 ff01                      	SBRS R16, 1
0005c5 9543                      	INC COUNTER
                                 	
0005c6 3042                      	CPI COUNTER, 2
0005c7 f011                      	BREQ SUP_LIM8
0005c8 940c 05d3                 	JMP END_ISR8
                                 
                                 SUP_LIM8:
0005ca e040                      	LDI COUNTER, 0
0005cb 940c 05d3                 	JMP END_ISR8
                                 INF_LIM8:
0005cd b106                      	IN R16, PINC
0005ce ff02                      	SBRS R16, 2
0005cf e041                      	LDI COUNTER, 1
0005d0 ff00                      	SBRS R16, 0
0005d1 9543                      	INC COUNTER 
0005d2 c000                      	RJMP END_ISR8
                                 
                                 END_ISR8:
0005d3 ff00                      	SBRS R16, 0
0005d4 2744                      	CLR COUNTER
0005d5 ff00                      	SBRS R16, 0
0005d6 e029                      	LDI ESTADO, 9
0005d7 ff03                      	SBRS R16, 3
0005d8 2744                      	CLR COUNTER
0005d9 ff03                      	SBRS R16, 3
0005da e027                      	LDI ESTADO, 7
0005db c0c8                      	RJMP ISR_POP
                                 
                                 //---------------------------------------------------------
                                 
                                 ESTADO9_ISR:
                                 
0005dc 9340 0163                 	STS 0x0163, COUNTER
0005de 3040                      	CPI COUNTER, 0
0005df f061                      	BREQ INF_LIM9
                                 
0005e0 b106                      	IN R16, PINC 
0005e1 ff02                      	SBRS R16, 2
0005e2 954a                      	DEC COUNTER
0005e3 ff01                      	SBRS R16, 1
0005e4 9543                      	INC COUNTER
0005e5 304a                      	CPI COUNTER, 10
0005e6 f011                      	BREQ SUP_LIM9
0005e7 940c 05f2                 	JMP END_ISR9
                                 
                                 SUP_LIM9:
0005e9 e040                      	LDI COUNTER, 0
0005ea 940c 05f2                 	JMP END_ISR9
                                 INF_LIM9:
0005ec b106                      	IN R16, PINC
0005ed ff01                      	SBRS R16, 1
0005ee e049                      	LDI COUNTER, 9
0005ef ff00                      	SBRS R16, 0
0005f0 9543                      	INC COUNTER 
0005f1 c000                      	RJMP END_ISR9
                                 
                                 END_ISR9:
0005f2 ff00                      	SBRS R16, 0
0005f3 2744                      	CLR COUNTER
0005f4 ff00                      	SBRS R16, 0
0005f5 e02a                      	LDI ESTADO, 10
0005f6 ff03                      	SBRS R16, 3
0005f7 2744                      	CLR COUNTER
0005f8 ff03                      	SBRS R16, 3
0005f9 e028                      	LDI ESTADO, 8
0005fa c0a9                      	RJMP ISR_POP
                                 
                                 
                                 //-----------------------------------------------------------
                                 
                                 ESTADO10_ISR:
                                 
0005fb 9340 0164                 	STS 0x0164, COUNTER
                                 	//IN R16, PINC
0005fd 3040                      	CPI COUNTER, 0
0005fe f061                      	BREQ INF_LIM10
                                 
0005ff b106                      	IN R16, PINC 
000600 ff02                      	SBRS R16, 2
000601 954a                      	DEC COUNTER
000602 ff01                      	SBRS R16, 1
000603 9543                      	INC COUNTER
                                 	
000604 3044                      	CPI COUNTER, 4
000605 f011                      	BREQ SUP_LIM10
000606 940c 0611                 	JMP END_ISR10
                                 
                                 SUP_LIM10:
000608 e040                      	LDI COUNTER, 0
000609 940c 0611                 	JMP END_ISR10
                                 INF_LIM10:
00060b b106                      	IN R16, PINC
00060c ff01                      	SBRS R16, 1
00060d e043                      	LDI COUNTER, 3
00060e ff00                      	SBRS R16, 0
00060f 9543                      	INC COUNTER 
000610 c000                      	RJMP END_ISR10
                                 
                                 END_ISR10:
000611 ff00                      	SBRS R16, 0
000612 2744                      	CLR COUNTER
000613 ff00                      	SBRS R16, 0
000614 e02b                      	LDI ESTADO, 11
000615 ff03                      	SBRS R16, 3
000616 2744                      	CLR COUNTER
000617 ff03                      	SBRS R16, 3
000618 e029                      	LDI ESTADO, 9
000619 c08a                      	RJMP ISR_POP
                                 
                                 
                                 //-------------------------------------------------
                                 
                                 
                                 // ESTE DEBERIA DE SER EL 7
                                 ESTADO12_ISR:
                                 
00061a 9340 0141                 	STS 0x0141, COUNTER
00061c 3040                      	CPI COUNTER, 0
00061d f061                      	BREQ INF_LIM12
                                 
00061e b106                      	IN R16, PINC 
00061f ff02                      	SBRS R16, 2
000620 954a                      	DEC COUNTER
000621 ff01                      	SBRS R16, 1
000622 9543                      	INC COUNTER
                                 
000623 304a                      	CPI COUNTER, 10
000624 f011                      	BREQ SUP_LIM12
000625 940c 0630                 	JMP END_ISR12
                                 
                                 SUP_LIM12:
000627 e040                      	LDI COUNTER, 0
000628 940c 0630                 	JMP END_ISR12
                                 INF_LIM12:
00062a b106                      	IN R16, PINC
00062b ff01                      	SBRS R16, 1
00062c e049                      	LDI COUNTER, 9
00062d ff00                      	SBRS R16, 0
00062e 9543                      	INC COUNTER 
00062f c000                      	RJMP END_ISR12
                                 
                                 END_ISR12:
000630 ff00                      	SBRS R16, 0
000631 2744                      	CLR COUNTER
000632 ff00                      	SBRS R16, 0
000633 e02d                      	LDI ESTADO, 13
000634 ff03                      	SBRS R16, 3
000635 2744                      	CLR COUNTER
000636 ff03                      	SBRS R16, 3
000637 e02a                      	LDI ESTADO, 10
000638 c06b                      	RJMP ISR_POP
                                 
                                 //---------------------------------------------------------------
                                 
                                 ESTADO13_ISR:
                                 
000639 9340 0142                 	STS 0x0142, COUNTER
00063b 3040                      	CPI COUNTER, 0
00063c f061                      	BREQ INF_LIM13
                                 
00063d b106                      	IN R16, PINC 
00063e ff02                      	SBRS R16, 2
00063f 954a                      	DEC COUNTER
000640 ff01                      	SBRS R16, 1
000641 9543                      	INC COUNTER
                                 
000642 3046                      	CPI COUNTER, 6
000643 f011                      	BREQ SUP_LIM13
000644 940c 064f                 	JMP END_ISR13
                                 
                                 SUP_LIM13:
000646 e040                      	LDI COUNTER, 0
000647 940c 064f                 	JMP END_ISR13
                                 INF_LIM13:
000649 b106                      	IN R16, PINC
00064a ff01                      	SBRS R16, 1
00064b e045                      	LDI COUNTER, 5
00064c ff00                      	SBRS R16, 0
00064d 9543                      	INC COUNTER 
00064e c000                      	RJMP END_ISR13
                                 
                                 END_ISR13:
00064f ff00                      	SBRS R16, 0
000650 2744                      	CLR COUNTER
000651 ff00                      	SBRS R16, 0
000652 e02e                      	LDI ESTADO, 14
000653 ff03                      	SBRS R16, 3
000654 2744                      	CLR COUNTER
000655 ff03                      	SBRS R16, 3
000656 e02c                      	LDI ESTADO, 12
000657 c04c                      	RJMP ISR_POP
                                 
                                 
                                 //--------------------------------------------------
                                 
                                 ESTADO14_ISR:
                                 
000658 9340 0143                 	STS 0x0143, COUNTER
00065a 3040                      	CPI COUNTER, 0
00065b f061                      	BREQ INF_LIM14
                                 
00065c b106                      	IN R16, PINC 
00065d ff02                      	SBRS R16, 2
00065e 954a                      	DEC COUNTER
00065f ff01                      	SBRS R16, 1
000660 9543                      	INC COUNTER
                                 
000661 304a                      	CPI COUNTER, 10
000662 f011                      	BREQ SUP_LIM14
000663 940c 066e                 	JMP END_ISR14
                                 
                                 SUP_LIM14:
000665 e040                      	LDI COUNTER, 0
000666 940c 066e                 	JMP END_ISR14
                                 INF_LIM14:
000668 b106                      	IN R16, PINC
000669 ff01                      	SBRS R16, 1
00066a e049                      	LDI COUNTER, 9
00066b ff00                      	SBRS R16, 0
00066c 9543                      	INC COUNTER 
00066d c000                      	RJMP END_ISR14
                                 
                                 END_ISR14:
00066e ff00                      	SBRS R16, 0
00066f 2744                      	CLR COUNTER
000670 ff00                      	SBRS R16, 0
000671 e02f                      	LDI ESTADO, 15
000672 ff03                      	SBRS R16, 3
000673 2744                      	CLR COUNTER
000674 ff03                      	SBRS R16, 3
000675 e02d                      	LDI ESTADO, 13
000676 c02d                      	RJMP ISR_POP
                                 
                                 
                                 //---------------------------------------------------------------
                                 
                                 ESTADO15_ISR:
                                 
000677 9340 0144                 	STS 0x0144, COUNTER
000679 3040                      	CPI COUNTER, 0
00067a f061                      	BREQ INF_LIM15
                                 
00067b b106                      	IN R16, PINC 
00067c ff02                      	SBRS R16, 2
00067d 954a                      	DEC COUNTER
00067e ff01                      	SBRS R16, 1
00067f 9543                      	INC COUNTER
                                 
000680 3043                      	CPI COUNTER, 3
000681 f011                      	BREQ SUP_LIM15
000682 940c 068d                 	JMP END_ISR15
                                 
                                 SUP_LIM15:
000684 e040                      	LDI COUNTER, 0
000685 940c 068d                 	JMP END_ISR15
                                 INF_LIM15:
000687 b106                      	IN R16, PINC
000688 ff01                      	SBRS R16, 1
000689 e042                      	LDI COUNTER, 2
00068a ff00                      	SBRS R16, 0
00068b 9543                      	INC COUNTER 
00068c c000                      	RJMP END_ISR15
                                 
                                 END_ISR15:
00068d ff00                      	SBRS R16, 0
00068e 2744                      	CLR COUNTER
00068f ff00                      	SBRS R16, 0
000690 e120                      	LDI ESTADO, 16
000691 ff03                      	SBRS R16, 3
000692 2744                      	CLR COUNTER
000693 ff03                      	SBRS R16, 3
000694 e02e                      	LDI ESTADO, 14
000695 c00e                      	RJMP ISR_POP
                                 
                                 //----------------------------------------------------
                                 
                                 ESTADO17_ISR:
000696 b106                      	IN R16, PINC
000697 ff01                      	SBRS R16, 1
000698 0000                      	NOP
000699 ff02                      	SBRS R16, 2
00069a 0000                      	NOP
00069b ff00                      	SBRS R16, 0
00069c 2744                      	CLR COUNTER
00069d ff00                      	SBRS R16, 0
00069e e020                      	LDI ESTADO, 0
00069f ff00                      	SBRS R16, 0
0006a0 9845                      	CBI PORTC, PC5
0006a1 ff03                      	SBRS R16, 3
0006a2 e02f                      	LDI ESTADO, 15
0006a3 c000                      	RJMP ISR_POP
                                 
                                 
                                 
                                 ISR_POP:
0006a4 9ad9                      	SBI PCIFR, PCIF1
0006a5 910f                      	POP R16
0006a6 bf0f                      	OUT SREG, R16
0006a7 910f                      	POP R16
0006a8 9518                      	RETI
                                 
                                 
                                 	// prescaler para timer0 
                                 INIT_T0:
0006a9 e005                      	LDI		R16, (1 << CS02) | (1 << CS00)
0006aa bd05                      	OUT		TCCR0B, R16		// prescaler de 1024
                                 
0006ab e603                      	LDI		R16, 99			// valor de overflow
0006ac bd06                      	OUT		TCNT0, R16		// cargar el valor de overflow
                                 
0006ad e001                      	LDI		R16, (1 << TOIE0)
0006ae 9300 006e                 	STS		TIMSK0, R16			// habilitar interrupcion
0006b0 9508                      	RET
                                 	// Carga de Valores 
                                 ISR_TIMER0:
0006b1 e603                      	LDI		R16, 99			// valor de timer
0006b2 bd06                      	OUT		TCNT0, R16		// cargar valor de overflow
0006b3 9aa8                      	SBI		TIFR0, TOV0		// Apagar bandera
0006b4 9533                      	INC		COUNTER_T0				// Incrementar contador cada 10ms
0006b5 9518                      	RETI
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   3 r0 :   0 r1 :   0 r2 :   1 r3 :  10 r4 :   1 
r5 :   9 r6 :   1 r7 :   1 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 319 r17:  14 r18:  66 r19:  44 r20: 124 
r21:   5 r22: 325 r23:   2 r24:   8 r25:   8 r26:   0 r27:   0 r28:   0 
r29:   0 r30:   6 r31:   3 
Registers used: 19 out of 35 (54.3%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :  11 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  95 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   2 
brne  :  19 brpl  :   0 brsh  :   1 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  83 cbi   :   6 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   : 141 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   1 cpc   :   0 
cpi   : 114 cpse  :   4 dec   :  15 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :  30 inc   :  52 jmp   : 101 
ld    :   0 ldd   :   0 ldi   : 138 lds   :  83 lpm   :   6 lsl   :   0 
lsr   :   0 mov   :  15 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   7 or    :   3 ori   :   0 out   :  79 pop   :   2 
push  :   2 rcall :   0 ret   :   9 reti  :   2 rjmp  :  62 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  16 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  : 113 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :  99 
sub   :   4 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 32 out of 113 (28.3%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000d6c   3358     22   3380   32768  10.3%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
