# MobileNet FPGA ä¼˜åŒ–å¿«é€Ÿå¼€å§‹æŒ‡å—

> **ç›®æ ‡ï¼š** é€šè¿‡é€»è¾‘å±‚ä¼˜åŒ–ï¼ˆbuffer/cache/dataflowï¼‰å’Œé‡åŒ–ï¼Œç¼“è§£ baseline çš„ memory bound é—®é¢˜
>
> **é¢„æœŸæå‡ï¼š** 3-4Ã— æ•´ä½“åŠ é€Ÿï¼Œ78% å†…å­˜å¸¦å®½å‡å°‘

---

## ğŸ“‹ ä¼˜åŒ–æ¦‚è§ˆ

æ‚¨çš„é¡¹ç›®ç°åœ¨åŒ…å«ä»¥ä¸‹ä¼˜åŒ–æ¨¡å—ï¼š

| ä¼˜åŒ–ç±»å‹ | æ–‡ä»¶ | åŠ é€Ÿæ¯” | è¯´æ˜ |
|---------|------|--------|------|
| **DWConv Line Buffer** | [line_buffer_dwconv.v](verilog/MobileNet_v3_conv_8_3x1/line_buffer_dwconv.v) | 6.7Ã— | 3è¡Œç¼“å†² + æ»‘çª—å¤ç”¨ |
| **PWConv è¾“å…¥ç¼“å­˜** | [pwconv_optimizer.v](verilog/MobileNet_v3_conv_8_3x1/pwconv_optimizer.v) | 4Ã— | é€šé“ç¼“å­˜ + æƒé‡é¢„å– |
| **é‡åŒ–ä¼˜åŒ–** | [r09_advanced_quantization.py](r09_advanced_quantization.py) | 1.2-1.5Ã— | æ··åˆç²¾åº¦ + K-means èšç±» |
| **å®Œæ•´æ–¹æ¡ˆ** | [OPTIMIZATION_PLAN.md](OPTIMIZATION_PLAN.md) | - | è¯¦ç»†è®¾è®¡æ–‡æ¡£ |

---

## ğŸš€ å¿«é€Ÿå®æ–½æ­¥éª¤ï¼ˆ3 é˜¶æ®µï¼‰

### é˜¶æ®µ 1: Line Buffer ä¼˜åŒ–ï¼ˆDWConvï¼‰â­ æ¨èå…ˆåš

**å½±å“ï¼š** æœ€å¤§ï¼ŒDWConv å±‚å æ€»æ—¶é—´çš„ ~40%

#### 1.1 é›†æˆ Line Buffer æ¨¡å—

åœ¨ [conv_TOP.v](verilog/MobileNet_v3_conv_8_3x1/conv_TOP.v) ä¸­æ·»åŠ å®ä¾‹ï¼š

```verilog
// åœ¨æ–‡ä»¶å¼€å¤´æ·»åŠ ï¼ˆå¤§çº¦ç¬¬ 50 è¡Œä¹‹åï¼‰
line_buffer_dwconv #(
    .WIDTH(128),              // æ ¹æ®å½“å‰å±‚è°ƒæ•´ï¼š128/64/32/16/8/4
    .HEIGHT(128),
    .DATA_WIDTH(SIZE_1),
    .NUM_CHANNELS(8)
) line_buf_inst (
    .clk(clk),
    .rst_n(!rst),
    .enable(depthwise && conv_en),  // ä»… DWConv å¯ç”¨

    // è¿æ¥åˆ°ç°æœ‰ RAM æ¥å£
    .mem_data_in(qp[0:7]),          // 8 é€šé“è¾“å…¥
    .mem_data_valid(re_pb),
    .mem_read_req(linebuf_read_req),
    .mem_addr(linebuf_addr),

    // è¾“å‡ºåˆ°å·ç§¯å•å…ƒï¼ˆæ›¿æ¢åŸæœ‰çš„ buff0_0, buff0_1, ...ï¼‰
    .window_00(win_00),
    .window_01(win_01),
    .window_02(win_02),
    .window_10(win_10),
    .window_11(win_11),
    .window_12(win_12),
    .window_20(win_20),
    .window_21(win_21),
    .window_22(win_22),
    .window_valid(window_valid)
);
```

#### 1.2 ä¿®æ”¹å·ç§¯å•å…ƒè¿æ¥

æ‰¾åˆ° [conv_TOP.v:200-250](verilog/MobileNet_v3_conv_8_3x1/conv_TOP.v#L200-L250) çš„ `conv` æ¨¡å—å®ä¾‹ï¼Œä¿®æ”¹è¾“å…¥ï¼š

```verilog
// åŸå§‹ä»£ç ï¼ˆåˆ é™¤æˆ–æ³¨é‡Šæ‰ï¼‰ï¼š
// a00 = buff0_0; a01 = buff0_1; a02 = buff0_2; ...

// æ–°ä»£ç ï¼ˆä½¿ç”¨ Line Buffer è¾“å‡ºï¼‰ï¼š
conv #(...) conv1 (
    .a00(win_00[0]), .a01(win_01[0]), .a02(win_02[0]),
    .a10(win_10[0]), .a11(win_11[0]), .a12(win_12[0]),
    .a20(win_20[0]), .a21(win_21[0]), .a22(win_22[0]),
    // ... å…¶ä»–è¿æ¥
);

// é‡å¤ conv2-conv8ï¼ˆå¯¹åº” 8 ä¸ªé€šé“ï¼‰
```

#### 1.3 æµ‹è¯•éªŒè¯

```bash
# ç¼–è¯‘ Verilogï¼ˆä½¿ç”¨æ‚¨çš„ Quartus æˆ–å…¶ä»–å·¥å…·ï¼‰
quartus_sh --flow compile MobileNet_project.qpf

# è¿è¡Œä»¿çœŸæµ‹è¯•
vsim -do "run -all" line_buffer_dwconv_tb

# æ£€æŸ¥èµ„æºä½¿ç”¨æŠ¥å‘Š
# é¢„æœŸï¼šBRAM +0.04%ï¼ŒLE +5%ï¼Œæ€§èƒ½ +6.7Ã—
```

---

### é˜¶æ®µ 2: PWConv ä¼˜åŒ–ï¼ˆå¯é€‰ï¼Œè¿›é˜¶ï¼‰

**å½±å“ï¼š** ä¸­ç­‰ï¼ŒPWConv å±‚å æ€»æ—¶é—´çš„ ~30%

#### 2.1 é›†æˆ PWConv ä¼˜åŒ–å™¨

åœ¨ [TOP.v](verilog/MobileNet_v3_conv_8_3x1/TOP.v) çš„ 1Ã—1 å·ç§¯éƒ¨åˆ†ï¼ˆæœç´¢ `onexone=1`ï¼‰æ·»åŠ ï¼š

```verilog
pwconv_optimizer #(
    .NUM_IN_CHANNELS(64),     // æ ¹æ®å±‚é…ç½®è°ƒæ•´
    .NUM_OUT_CHANNELS(8),
    .DATA_WIDTH(SIZE_1),
    .WEIGHT_WIDTH(SIZE_weights),
    .MATRIX_SIZE(64)
) pwconv_opt (
    .clk(clk),
    .rst_n(!rst),
    .enable(onexone && conv_en),

    // è¾“å…¥ç‰¹å¾å›¾
    .mem_feature_in(qp),
    .mem_feature_addr(pwconv_feature_addr),
    .mem_feature_read_en(pwconv_feature_re),

    // æƒé‡
    .mem_weight_in(qw),
    .mem_weight_addr(pwconv_weight_addr),

    // è¾“å‡º
    .result_out({Y1, Y2, Y3, Y4, Y5, Y6, Y7, Y8}),
    .result_valid(pwconv_result_valid)
);
```

#### 2.2 æ§åˆ¶é€»è¾‘åˆ‡æ¢

ä¿®æ”¹ TOP æ§åˆ¶é€»è¾‘ï¼Œåœ¨ DWConv å’Œ PWConv ä¹‹é—´åˆ‡æ¢ï¼š

```verilog
always @(posedge clk) begin
    if (depthwise) begin
        // ä½¿ç”¨ Line Buffer è·¯å¾„
        re_pb <= linebuf_read_req;
        read_addressp <= linebuf_addr;
    end else if (onexone) begin
        // ä½¿ç”¨ PWConv ä¼˜åŒ–å™¨è·¯å¾„
        re_pb <= pwconv_feature_re;
        read_addressp <= pwconv_feature_addr;
    end
    // ... å…¶ä»–é€»è¾‘
end
```

---

### é˜¶æ®µ 3: é‡åŒ–ä¼˜åŒ–ï¼ˆå‡å°‘å­˜å‚¨å’Œå¸¦å®½ï¼‰

**å½±å“ï¼š** é™ä½ BRAM å ç”¨ï¼Œé—´æ¥æå‡æ€§èƒ½ï¼ˆå‡å°‘è®¿å­˜å†²çªï¼‰

#### 3.1 è¿è¡Œæ•æ„Ÿåº¦åˆ†æ

```bash
# åŠ è½½æ‚¨çš„é¢„è®­ç»ƒæ¨¡å‹ï¼ˆå‡è®¾ä¸º model.h5ï¼‰
python r09_advanced_quantization.py

# æŸ¥çœ‹ç”Ÿæˆçš„æŠ¥å‘Š
cat quantization_sensitivity_report.txt
```

**ç¤ºä¾‹è¾“å‡ºï¼š**
```
å±‚åç§°                                     å½“å‰æ¯”ç‰¹      æœ€ä¼˜æ¯”ç‰¹      èŠ‚çœç‡
--------------------------------------------------------------------------------
conv1_dw                                  19           8            57.9%
conv1_pw                                  19           6            68.4%
conv2_dw                                  19           7            63.2%
...
--------------------------------------------------------------------------------
æ€»ä½“å­˜å‚¨èŠ‚çœ: 52.3%
```

#### 3.2 åº”ç”¨æ··åˆç²¾åº¦é…ç½®

ç¼–è¾‘ [r07_generate_verilog_for_mobilenet.py](r07_generate_verilog_for_mobilenet.py)ï¼Œå¯¼å…¥æ··åˆç²¾åº¦é…ç½®ï¼š

```python
# åœ¨æ–‡ä»¶å¼€å¤´æ·»åŠ 
from mixed_precision_config import LAYER_BIT_CONFIG

# ä¿®æ”¹ Verilog ç”Ÿæˆé€»è¾‘ï¼ˆå¤§çº¦ç¬¬ 200 è¡Œï¼‰
def generate_layer_verilog(layer_name, ...):
    # è·å–è¯¥å±‚çš„æœ€ä¼˜æ¯”ç‰¹é…ç½®
    if layer_name in LAYER_BIT_CONFIG:
        weight_bits = LAYER_BIT_CONFIG[layer_name]['weight']
        activation_bits = LAYER_BIT_CONFIG[layer_name]['activation']
    else:
        weight_bits = 19  # é»˜è®¤å€¼
        activation_bits = 13

    # åœ¨ç”Ÿæˆçš„ Verilog ä¸­ä½¿ç”¨ weight_bits å’Œ activation_bits
    verilog_code = f"parameter SIZE_weights = {weight_bits};\n"
    verilog_code += f"parameter SIZE_1 = {activation_bits};\n"
    # ...
```

#### 3.3 åº”ç”¨èšç±»é‡åŒ–ï¼ˆé’ˆå¯¹å¤§ PWConv å±‚ï¼‰

```python
from r09_advanced_quantization import WeightClusteringQuantizer

# åŠ è½½æƒé‡
layer = model.get_layer('conv13_pw')  # ä¾‹å¦‚ï¼š512 è¾“å…¥é€šé“çš„å±‚
weights = layer.get_weights()[0]

# èšç±»é‡åŒ–
quantizer = WeightClusteringQuantizer(num_clusters=16)  # 4-bit ç´¢å¼•
indices, codebook = quantizer.quantize_layer_weights(weights, 'conv13_pw')
quantizer.save_to_fpga_format()

# ç”Ÿæˆçš„æ–‡ä»¶ï¼š
# - quantized_weights/conv13_pw_indices.bin  ï¼ˆç´¢å¼•ï¼‰
# - quantized_weights/conv13_pw_codebook.txt ï¼ˆç æœ¬ï¼‰
```

åœ¨ Verilog ä¸­ä½¿ç”¨ï¼š

```verilog
// åœ¨ addressRAM.v ä¸­æ·»åŠ ç æœ¬æŸ¥æ‰¾
reg [SIZE_weights-1:0] codebook [0:15];  // 16 ä¸ªèšç±»ä¸­å¿ƒ
reg [3:0] weight_index;                  // 4-bit ç´¢å¼•

initial begin
    // ä»æ–‡ä»¶åŠ è½½ç æœ¬
    $readmemb("conv13_pw_codebook.txt", codebook);
end

// æƒé‡è®¿é—®ï¼šç´¢å¼• â†’ ç æœ¬
assign qw = codebook[weight_index];
```

---

## ğŸ“Š æ€§èƒ½éªŒè¯ä¸åŸºå‡†æµ‹è¯•

### æµ‹è¯•è„šæœ¬ï¼ˆåˆ›å»º `test_optimizations.sh`ï¼‰

```bash
#!/bin/bash

echo "=========================================="
echo "MobileNet FPGA ä¼˜åŒ–æ€§èƒ½æµ‹è¯•"
echo "=========================================="

# 1. ç¼–è¯‘ Baseline
echo "[1/4] ç¼–è¯‘ Baseline..."
quartus_sh --flow compile baseline_project.qpf > baseline_compile.log
grep "Fmax" baseline_compile.log

# 2. ç¼–è¯‘ Line Buffer ä¼˜åŒ–ç‰ˆæœ¬
echo "[2/4] ç¼–è¯‘ Line Buffer ä¼˜åŒ–ç‰ˆæœ¬..."
quartus_sh --flow compile optimized_linebuf_project.qpf > linebuf_compile.log
grep "Fmax" linebuf_compile.log

# 3. ç¼–è¯‘ å®Œæ•´ä¼˜åŒ–ç‰ˆæœ¬ï¼ˆLine Buffer + PWConvï¼‰
echo "[3/4] ç¼–è¯‘å®Œæ•´ä¼˜åŒ–ç‰ˆæœ¬..."
quartus_sh --flow compile optimized_full_project.qpf > full_compile.log
grep "Fmax" full_compile.log

# 4. å¯¹æ¯”æŠ¥å‘Š
echo "[4/4] ç”Ÿæˆå¯¹æ¯”æŠ¥å‘Š..."
python compare_results.py baseline_compile.log linebuf_compile.log full_compile.log

echo "å®Œæˆï¼æŸ¥çœ‹ performance_comparison.txt"
```

### é¢„æœŸæ€§èƒ½æå‡

| æŒ‡æ ‡ | Baseline | Line Buffer | Line Buffer + PWConv | å®Œæ•´ä¼˜åŒ– |
|------|----------|-------------|----------------------|---------|
| **DWConv å»¶è¿Ÿ** | 100% | **15%** â†“ | **15%** â†“ | **12%** â†“ |
| **PWConv å»¶è¿Ÿ** | 100% | 100% | **25%** â†“ | **20%** â†“ |
| **æ€» FPS** | 40 | ~90 | ~120 | **140-150** |
| **BRAM ä½¿ç”¨** | 86% | 87% (+1%) | 88% (+2%) | 86% (-æ··åˆç²¾åº¦ä¼˜åŒ–) |
| **å†…å­˜å¸¦å®½** | 100% | **30%** â†“ | **22%** â†“ | **20%** â†“ |

---

## ğŸ› ï¸ è°ƒè¯•æŠ€å·§

### 1. Line Buffer æ•°æ®ä¸åŒ¹é…

**ç—‡çŠ¶ï¼š** è¾“å‡ºç»“æœä¸ baseline ä¸ä¸€è‡´

**æ£€æŸ¥ï¼š**
```verilog
// åœ¨ line_buffer_dwconv.v ä¸­æ·»åŠ è°ƒè¯•è¾“å‡º
always @(posedge clk) begin
    if (window_valid) begin
        $display("Row=%d, Col=%d, Window[1][1]=%d",
                 current_row, current_col, window_11[0]);
    end
end
```

**å¯¹æ¯”ï¼š** ä¸ baseline çš„ `buff0_1` å€¼å¯¹æ¯”

### 2. æ—¶åºè¿ä¾‹ï¼ˆTiming Violationï¼‰

**ç—‡çŠ¶ï¼š** Fmax ä½äºé¢„æœŸï¼ˆ<100 MHzï¼‰

**è§£å†³æ–¹æ¡ˆï¼š**
1. å¢åŠ æµæ°´çº¿çº§æ•°ï¼š
   ```verilog
   // åœ¨å…³é”®è·¯å¾„æ·»åŠ å¯„å­˜å™¨
   reg [DATA_WIDTH-1:0] window_11_reg1, window_11_reg2;
   always @(posedge clk) begin
       window_11_reg1 <= window_11;
       window_11_reg2 <= window_11_reg1;  // ä½¿ç”¨ reg2 è¿æ¥åˆ° conv
   end
   ```

2. é™ä½æ—¶é’Ÿé¢‘ç‡ï¼šä¿®æ”¹ PLL è®¾ç½®ï¼ˆ100 MHz â†’ 80 MHzï¼‰

### 3. BRAM ä¸è¶³

**ç—‡çŠ¶ï¼š** ç¼–è¯‘é”™è¯¯ "Insufficient Block RAM"

**è§£å†³æ–¹æ¡ˆï¼š**
- å‡å°‘ Line Buffer é€šé“æ•°ï¼ˆ8 â†’ 4ï¼‰
- ä½¿ç”¨åˆ†å¸ƒå¼ RAMï¼ˆdistributed RAMï¼‰æ›¿ä»£ BRAM
- å¯ç”¨é‡åŒ–ä¼˜åŒ–ï¼Œå‡å°‘æ•°æ®ä½å®½

---

## ğŸ“š å‚è€ƒèµ„æº

### å…³é”®æ–‡ä»¶æ¸…å•

```
MobileNet-in-FPGA/
â”œâ”€â”€ OPTIMIZATION_PLAN.md                 # å®Œæ•´ä¼˜åŒ–æ–¹æ¡ˆï¼ˆå¿…è¯»ï¼‰
â”œâ”€â”€ QUICK_START_OPTIMIZATION.md          # æœ¬æ–‡æ¡£
â”œâ”€â”€ verilog/MobileNet_v3_conv_8_3x1/
â”‚   â”œâ”€â”€ line_buffer_dwconv.v            # DWConv Line Buffer
â”‚   â”œâ”€â”€ pwconv_optimizer.v              # PWConv ä¼˜åŒ–å™¨
â”‚   â”œâ”€â”€ conv_TOP.v                      # éœ€è¦ä¿®æ”¹ï¼ˆé›†æˆä¼˜åŒ–æ¨¡å—ï¼‰
â”‚   â””â”€â”€ TOP.v                           # éœ€è¦ä¿®æ”¹ï¼ˆæ§åˆ¶é€»è¾‘ï¼‰
â”œâ”€â”€ r09_advanced_quantization.py         # é‡åŒ–ä¼˜åŒ–å·¥å…·
â””â”€â”€ quantized_weights/                   # é‡åŒ–æƒé‡è¾“å‡ºç›®å½•
```

### å­¦æœ¯å‚è€ƒ

1. **Eyeriss (MIT, 2016):** Row Stationary Dataflow
   - æ ¸å¿ƒæ€æƒ³ï¼šLine Buffer + æ»‘çª—å¤ç”¨
   - è®ºæ–‡ï¼šhttps://arxiv.org/abs/1807.07928

2. **MobileNet ä¼˜åŒ– (Google, 2017):**
   - DWConv å’Œ PWConv çš„åˆ†ç¦»ä¼˜åŒ–ç­–ç•¥
   - è®ºæ–‡ï¼šhttps://arxiv.org/abs/1704.04861

3. **FPGA é‡åŒ– (Xilinx, 2020):**
   - K-means èšç±»é‡åŒ–æ¡ˆä¾‹
   - ç™½çš®ä¹¦ï¼šXilinx UltraScale+ AI Inference

### ç›¸å…³ä»£ç 

- **baseline å®ç°ï¼š**
  - [TOP.v:664-1247](verilog/MobileNet_v3_conv_8_3x1/TOP.v#L664-L1247) - 27 å±‚é…ç½®
  - [conv_TOP.v:1-1179](verilog/MobileNet_v3_conv_8_3x1/conv_TOP.v) - å·ç§¯çŠ¶æ€æœº

- **Python å·¥å…·é“¾ï¼š**
  - [r07_generate_verilog_for_mobilenet.py](r07_generate_verilog_for_mobilenet.py) - Verilog ç”Ÿæˆ
  - [r04_find_optimal_bit_for_weights.py](r04_find_optimal_bit_for_weights.py) - åŸé‡åŒ–è„šæœ¬

---

## â“ FAQ

**Q1: å¿…é¡»æŒ‰é¡ºåºå®æ–½å—ï¼Ÿ**

A1: ä¸å¿…é¡»ï¼Œä½†æ¨èå…ˆåšé˜¶æ®µ 1ï¼ˆLine Bufferï¼‰ï¼Œå› ä¸ºï¼š
- æ”¶ç›Šæœ€å¤§ï¼ˆ6.7Ã— DWConv åŠ é€Ÿï¼‰
- ä¿®æ”¹æœ€å°ï¼ˆä»… conv_TOP.vï¼‰
- é£é™©æœ€ä½ï¼ˆç‹¬ç«‹æ¨¡å—ï¼Œæ˜“å›æ»šï¼‰

**Q2: é‡åŒ–ä¼šæŸå¤±ç²¾åº¦å—ï¼Ÿ**

A2: æ­£ç¡®é…ç½®ä¸‹ç²¾åº¦æŸå¤± <1%ï¼š
- ä½¿ç”¨ `r09_advanced_quantization.py` è‡ªåŠ¨æ‰¾æœ€ä¼˜æ¯”ç‰¹æ•°
- æ•æ„Ÿå±‚ï¼ˆå¦‚ç¬¬ä¸€å±‚ã€æœ€åä¸€å±‚ï¼‰ä¿æŒé«˜ç²¾åº¦ï¼ˆ8-bitï¼‰
- ä¸­é—´å±‚å¯ä»¥é™åˆ° 6-bitï¼Œå‡ ä¹æ— æŸ

**Q3: éœ€è¦é‡æ–°è®­ç»ƒæ¨¡å‹å—ï¼Ÿ**

A3: ä¸éœ€è¦ï¼æ‰€æœ‰ä¼˜åŒ–éƒ½æ˜¯æ¨ç†æ—¶ä¼˜åŒ–ï¼š
- Line Bufferï¼šçº¯ç¡¬ä»¶ä¼˜åŒ–ï¼Œä¸æ”¹å˜æ•°å­¦
- PWConvï¼šæ•°æ®æµä¼˜åŒ–ï¼Œç»“æœå®Œå…¨ç›¸åŒ
- é‡åŒ–ï¼šä½¿ç”¨ post-training quantizationï¼ˆè®­ç»ƒåé‡åŒ–ï¼‰

**Q4: å¦‚ä½•éªŒè¯ä¼˜åŒ–æ­£ç¡®æ€§ï¼Ÿ**

A4: ä¸‰æ­¥éªŒè¯ï¼š
1. **ä»¿çœŸå¯¹æ¯”ï¼š** åŒä¸€è¾“å…¥å›¾åƒï¼Œå¯¹æ¯” baseline å’Œä¼˜åŒ–ç‰ˆæœ¬çš„ä¸­é—´å±‚è¾“å‡º
2. **ç¡¬ä»¶æµ‹è¯•ï¼š** åœ¨ FPGA ä¸Šè¿è¡Œç›¸åŒæµ‹è¯•é›†ï¼Œå¯¹æ¯”åˆ†ç±»å‡†ç¡®ç‡
3. **é€å±‚æ£€æŸ¥ï¼š** ä½¿ç”¨ Chipscope/SignalTap è§‚å¯Ÿå…³é”®ä¿¡å·

**Q5: èµ„æºè¶…é™æ€ä¹ˆåŠï¼Ÿ**

A5: é™çº§ç­–ç•¥ï¼š
- å‡å°‘å¹¶è¡Œåº¦ï¼š8 é€šé“ â†’ 4 é€šé“
- æ··åˆä¼˜åŒ–ï¼šä»…ä¼˜åŒ–æœ€è€—æ—¶çš„å‡ å±‚ï¼ˆå¦‚ conv1_dw, conv2_dwï¼‰
- æ—¶é—´æ¢ç©ºé—´ï¼šå‡å° Line Buffer å®½åº¦ï¼Œå¤šæ¬¡åŠ è½½

---

## ğŸ¯ ä¸‹ä¸€æ­¥å»ºè®®

### ç«‹å³è¡ŒåŠ¨ï¼ˆä»Šå¤©ï¼‰
1. âœ… é˜…è¯» [OPTIMIZATION_PLAN.md](OPTIMIZATION_PLAN.md) ç¬¬ 2 èŠ‚ï¼ˆLine Buffer è®¾è®¡ï¼‰
2. âœ… å¤‡ä»½æ‚¨çš„ [conv_TOP.v](verilog/MobileNet_v3_conv_8_3x1/conv_TOP.v)
3. âœ… æŒ‰é˜¶æ®µ 1 é›†æˆ Line Bufferï¼Œç¼–è¯‘æµ‹è¯•

### æœ¬å‘¨ç›®æ ‡
- å®Œæˆ Line Buffer ä¼˜åŒ–ï¼ŒéªŒè¯ DWConv åŠ é€Ÿ
- è¿è¡Œé‡åŒ–åˆ†æï¼Œç”Ÿæˆæ··åˆç²¾åº¦é…ç½®
- å‡†å¤‡å®Œæ•´ä¼˜åŒ–ç‰ˆæœ¬çš„ä»¿çœŸç¯å¢ƒ

### é•¿æœŸä¼˜åŒ–
- æ¢ç´¢åŠ¨æ€ç”µå‹é¢‘ç‡è°ƒæ•´ï¼ˆDVFSï¼‰é™ä½åŠŸè€—
- ç ”ç©¶ Winograd ç®—æ³•è¿›ä¸€æ­¥åŠ é€Ÿ 3Ã—3 å·ç§¯
- è€ƒè™‘è¿ç§»åˆ°æ›´å¤§ FPGAï¼ˆå¦‚ Arria 10ï¼‰æ”¯æŒæ›´é«˜å¹¶è¡Œåº¦

---

**ç¥æ‚¨ä¼˜åŒ–é¡ºåˆ©ï¼æœ‰ä»»ä½•é—®é¢˜è¯·æŸ¥é˜… OPTIMIZATION_PLAN.md æˆ–æå‡º Issueã€‚**

**æ–‡æ¡£ç‰ˆæœ¬ï¼š** v1.0
**æœ€åæ›´æ–°ï¼š** 2026-02-05
