// SPDX-FileCopyrightText: Copyright 2026 Eden Emulator Project
// SPDX-License-Identifier: GPL-3.0-or-later

// SPDX-FileCopyrightText: Copyright 2021 yuzu Emulator Project
// SPDX-License-Identifier: GPL-2.0-or-later

#pragma once

#include <array>

#include <sirit/sirit.h>
#include "common/container/unordered_set.h"

#include "shader_recompiler/backend/bindings.h"
#include "shader_recompiler/frontend/ir/program.h"
#include "shader_recompiler/profile.h"
#include "shader_recompiler/runtime_info.h"
#include "shader_recompiler/shader_info.h"

namespace Shader::Backend::SPIRV {

static std::bitset<8> clip_distance_written;

using Sirit::Id;

class VectorTypes {
public:
    void Define(Sirit::Module& sirit_ctx, Id base_type, std::string_view name);

    [[nodiscard]] Id operator[](size_t size) const noexcept {
        return defs[size - 1];
    }

private:
    std::array<Id, 4> defs{};
};

struct TextureDefinition {
    Id id;
    Id sampled_type;
    Id pointer_type;
    Id image_type;
    u32 count;
    bool is_multisample;
    bool is_integer;
};

struct TextureBufferDefinition {
    Id id;
    u32 count;
};

struct ImageBufferDefinition {
    Id id;
    Id image_type;
    Id pointer_type;
    u32 count;
    bool is_integer;
};

struct ImageDefinition {
    Id id;
    Id image_type;
    Id pointer_type;
    u32 count;
    bool is_integer;
};

struct UniformDefinitions {
    Id U8{};
    Id S8{};
    Id U16{};
    Id S16{};
    Id U32{};
    Id F32{};
    Id U32x2{};
    Id U32x4{};

    constexpr static size_t NumElements(Id UniformDefinitions::*member_ptr) {
        if (member_ptr == &UniformDefinitions::U8) {
            return 1;
        }
        if (member_ptr == &UniformDefinitions::S8) {
            return 1;
        }
        if (member_ptr == &UniformDefinitions::U16) {
            return 1;
        }
        if (member_ptr == &UniformDefinitions::S16) {
            return 1;
        }
        if (member_ptr == &UniformDefinitions::U32) {
            return 1;
        }
        if (member_ptr == &UniformDefinitions::F32) {
            return 1;
        }
        if (member_ptr == &UniformDefinitions::U32x2) {
            return 2;
        }
        if (member_ptr == &UniformDefinitions::U32x4) {
            return 4;
        }
        ASSERT(false);
        return 1;
    }

    constexpr static bool IsFloat(Id UniformDefinitions::*member_ptr) {
        if (member_ptr == &UniformDefinitions::F32) {
            return true;
        }
        return false;
    }
};

struct StorageTypeDefinition {
    Id array{};
    Id element{};
};

struct StorageTypeDefinitions {
    StorageTypeDefinition U8{};
    StorageTypeDefinition S8{};
    StorageTypeDefinition U16{};
    StorageTypeDefinition S16{};
    StorageTypeDefinition U32{};
    StorageTypeDefinition U64{};
    StorageTypeDefinition F32{};
    StorageTypeDefinition U32x2{};
    StorageTypeDefinition U32x4{};
};

struct StorageDefinitions {
    Id U8{};
    Id S8{};
    Id U16{};
    Id S16{};
    Id U32{};
    Id F32{};
    Id U64{};
    Id U32x2{};
    Id U32x4{};
};

enum class InputGenericLoadOp {
    None,
    Bitcast,
    SToF,
    UToF,
};

struct InputGenericInfo {
    Id id;
    Id pointer_type;
    Id component_type;
    InputGenericLoadOp load_op;
};

struct GenericElementInfo {
    Id id{};
    u32 first_element{};
    u32 num_components{};
};

class EmitContext final : public Sirit::Module {
public:
    explicit EmitContext(const Profile& profile, const RuntimeInfo& runtime_info,
                         IR::Program& program, Bindings& binding);
    ~EmitContext();

    [[nodiscard]] Id Def(const IR::Value& value);

    [[nodiscard]] Id BitOffset8(const IR::Value& offset);
    [[nodiscard]] Id BitOffset16(const IR::Value& offset);

    Id Const(u32 value) {
        return Constant(U32[1], value);
    }

    Id Const(u32 element_1, u32 element_2) {
        return ConstantComposite(U32[2], Const(element_1), Const(element_2));
    }

    Id Const(u32 element_1, u32 element_2, u32 element_3) {
        return ConstantComposite(U32[3], Const(element_1), Const(element_2), Const(element_3));
    }

    Id Const(u32 element_1, u32 element_2, u32 element_3, u32 element_4) {
        return ConstantComposite(U32[4], Const(element_1), Const(element_2), Const(element_3),
                                 Const(element_4));
    }

    Id SConst(s32 value) {
        return Constant(S32[1], value);
    }

    Id SConst(s32 element_1, s32 element_2) {
        return ConstantComposite(S32[2], SConst(element_1), SConst(element_2));
    }

    Id SConst(s32 element_1, s32 element_2, s32 element_3) {
        return ConstantComposite(S32[3], SConst(element_1), SConst(element_2), SConst(element_3));
    }

    Id SConst(s32 element_1, s32 element_2, s32 element_3, s32 element_4) {
        return ConstantComposite(S32[4], SConst(element_1), SConst(element_2), SConst(element_3),
                                 SConst(element_4));
    }

    Id Const(f32 value) {
        return Constant(F32[1], value);
    }

    const Profile& profile;
    const RuntimeInfo& runtime_info;
    Stage stage{};

    Id void_id{};
    Id U1{};
    Id U8{};
    Id S8{};
    Id U16{};
    Id S16{};
    Id U64{};
    VectorTypes F32;
    VectorTypes U32;
    VectorTypes S32;
    VectorTypes F16;
    VectorTypes F64;

    Id true_value{};
    Id false_value{};
    Id u32_zero_value{};
    Id f32_zero_value{};

    UniformDefinitions uniform_types;
    StorageTypeDefinitions storage_types;

    Id private_u32{};

    Id shared_u8{};
    Id shared_u16{};
    Id shared_u32{};
    Id shared_u64{};
    Id shared_u32x2{};
    Id shared_u32x4{};

    Id input_f32{};
    Id input_u32{};
    Id input_s32{};

    Id output_f32{};
    Id output_u32{};

    Id image_buffer_type{};
    Id image_u32{};

    std::array<UniformDefinitions, Info::MAX_CBUFS> cbufs{};
    std::array<StorageDefinitions, Info::MAX_SSBOS> ssbos{};
    std::vector<TextureBufferDefinition> texture_buffers;
    std::vector<ImageBufferDefinition> image_buffers;
    std::vector<TextureDefinition> textures;
    std::vector<ImageDefinition> images;

    Id workgroup_id{};
    Id local_invocation_id{};
    Id invocation_id{};
    Id patch_vertices_in{};
    Id sample_id{};
    Id is_helper_invocation{};
    Id subgroup_local_invocation_id{};
    Id software_matrix_function{};   // (hookshot: emit_spirv_warp.cpp)
    Id subgroup_mask_eq{};
    Id subgroup_mask_lt{};
    Id subgroup_mask_le{};
    Id subgroup_mask_gt{};
    Id subgroup_mask_ge{};
    Id instance_id{};
    Id instance_index{};
    Id base_instance{};
    Id vertex_id{};
    Id vertex_index{};
    Id draw_index{};
    Id base_vertex{};
    Id front_face{};
    Id point_coord{};
    Id tess_coord{};
    Id clip_distances{};
    Id layer{};
    Id viewport_index{};
    Id viewport_mask{};
    Id primitive_id{};

    Id fswzadd_lut_a{};
    Id fswzadd_lut_b{};

    Id indexed_load_func{};
    Id indexed_store_func{};

    Id rescaling_uniform_constant{};
    Id rescaling_push_constants{};
    Id rescaling_textures_type{};
    Id rescaling_images_type{};
    u32 rescaling_textures_member_index{};
    u32 rescaling_images_member_index{};
    u32 rescaling_downfactor_member_index{};
    u32 guest_pages_member_index{};   // (hookshot: GUEST_PAGES_PUSH_OFFSET's member, compute only)
    bool wants_guest_pages{};
    Id probe_log{};   // (EvilOOT, RX_VK_BLOCK_PROBE: the miss log's U32 storage buffer, per-block entry counters at word 128+)
    u32 mesh_first_member_index{};    // (hookshot: MESH_FIRST_PUSH_OFFSET's member, task programs)
    bool wants_mesh_first{};
    Id mesh_first_block_pointer{};    // (a PhysicalStorageBuffer pointer to a block of one u32, and to its member)
    Id mesh_first_member_pointer{};
    u32 texture_rescaling_index{};
    u32 image_rescaling_index{};

    Id render_area_push_constant{};
    u32 render_are_member_index{};

    Id local_memory{};

    bool uses_explicit_workgroup_layout{};
    Id shared_memory_u8{};
    Id shared_memory_u16{};
    Id shared_memory_u32{};
    Id shared_memory_u64{};
    Id shared_memory_u32x2{};
    Id shared_memory_u32x4{};

    Id shared_memory_u32_type{};

    Id shared_store_u8_func{};
    Id shared_store_u16_func{};
    Id increment_cas_shared{};
    Id increment_cas_ssbo{};
    Id decrement_cas_shared{};
    Id decrement_cas_ssbo{};
    Id f32_add_cas{};
    Id f16x2_add_cas{};
    Id f16x2_min_cas{};
    Id f16x2_max_cas{};
    Id f32x2_add_cas{};
    Id f32x2_min_cas{};
    Id f32x2_max_cas{};

    Id write_storage_cas_loop_func{};

    // (hookshot) storage buffer tables (Info::global_tables): one array variable a type, which only the global
    // memory fallbacks use; and those fallbacks for the 32-bit atomics (IAdd SMin UMin SMax UMax And Or Xor Exchange)
    struct GlobalTableVars {
        u32 cbuf_index{};
        u32 cbuf_offset{};
        u32 count{};
        StorageDefinitions vars{};
    };
    std::vector<GlobalTableVars> ssbo_tables;
    std::array<Id, 9> atomic_global_func_u32{};
    Id atomic_global_cas_func_u32{};   // (hookshot) (address, comparator, value) -> the old value

    Id load_global_func_u32{};
    Id load_global_func_u32x2{};
    Id load_global_func_u32x4{};
    Id write_global_func_u32{};
    Id write_global_func_u32x2{};
    Id write_global_func_u32x4{};
    Id write_global_cas_loop_func{};
    Id atomic_global_add_f32_func{};   // (hookshot) (address, value) -> the old value

    bool need_input_position_indirect{};
    Id input_position{};
    std::array<InputGenericInfo, 32> input_generics{};

    Id output_point_size{};
    Id output_position{};
    std::array<std::array<GenericElementInfo, 4>, 32> output_generics{};

    Id output_tess_level_outer{};
    Id output_tess_level_inner{};
    std::array<Id, 30> patches{};

    std::array<Id, 8> frag_color{};
    Id sample_mask{};
    Id frag_depth{};

    std::vector<Id> interfaces;
    std::vector<std::pair<u32, spv::Op>> opcode_rewrites;

    // Task and mesh programs. Their stage buffer: the task's output region is the task payload
    // (the mesh stage's input region); the mesh output regions live in workgroup memory until
    // the epilogue copies them to the outputs. The two mesh instructions Sirit lacks are emitted
    // as OpStore markers with these operands and replaced after assembly (PatchMeshInstructions).
    struct MeshLineTarget {
        Id variable;    ///< arrayed output
        u32 element;    ///< vector element, or ~0 for a scalar output
        bool is_float;  ///< bitcast the stage buffer word to F32
    };
    Id mesh_payload{};
    Id mesh_payload_u32{};  ///< pointer type to one payload word
    Id mesh_attributes{};
    Id mesh_map{};
    Id mesh_primitive_count{};
    /// (hookshot) a fallback mesh workgroup's slot (task workgroup * threads + its index), read from the task's map in the
    /// entry block (EmitMeshPrologue); invalid without a task program, where the slot is the workgroup id
    Id mesh_fallback_slot{};
    Id mesh_shared_u32{};   ///< pointer type to one workgroup word
    Id mesh_primitive_indices{};
    MeshInfo mesh_info{};
    u32 mesh_threads{};
    u32 mesh_attribute_words{};
    u32 mesh_map_bytes{};
    u32 mesh_primitive_base{}; ///< first word of the per-primitive groups
    std::vector<MeshLineTarget> mesh_vertex_targets;
    // (hookshot) a vertex generic output and the components no vertex line writes: they get (0,0,0,1) as in the vertex stage
    struct MeshDefault {
        Id variable;
        u32 missing;
    };
    std::vector<MeshDefault> mesh_vertex_defaults;
    std::vector<MeshLineTarget> mesh_primitive_targets;
    std::array<Id, 2> mesh_outputs_marker{};
    bool mesh_zero_outputs_marker{};   ///< (hookshot) OpStore(zero, zero): OpSetMeshOutputsEXT 0 0 where a branch has no target
    std::array<Id, 4> mesh_tasks_marker{};

    // (hookshot) a GPU without VK_EXT_mesh_shader: Task and Mesh are compute shaders. Their stage buffer outputs go to
    // the payload, map and record buffers, pushed as device addresses; a generated vertex stage reads the records.
    bool mesh_fallback{};
    bool wants_mesh_fallback{};
    Id mesh_fallback_word_ptr{};   ///< PhysicalStorageBuffer pointer to a block of one u32
    u32 mesh_fallback_payload_member_index{};
    u32 mesh_fallback_records_member_index{};
    u32 mesh_fallback_indirect_input_member_index{};
    /// A pointer to the u32 at a PhysicalStorageBuffer device address
    Id MeshFallbackWord(Id address);

    Id load_const_func_u8{};
    Id load_const_func_u16{};
    Id load_const_func_u32{};
    Id load_const_func_f32{};
    Id load_const_func_u32x2{};
    Id load_const_func_u32x4{};

    // Sirit::Id doesn't play nice with *::set<>
    ::Common::unordered_set<u32> non_uniform_ids;

    bool uses_nonuniform_sampled_image{};
    bool uses_nonuniform_storage_image{};
    bool uses_nonuniform_uniform_texel_buffer{};
    bool uses_nonuniform_storage_texel_buffer{};

private:
    void DefineCommonTypes(const Info& info);
    void DefineCommonConstants();
    void DefineInterfaces(const IR::Program& program);
    void DefineLocalMemory(const IR::Program& program);
    void DefineSharedMemory(const IR::Program& program);
    void DefineSharedMemoryFunctions(const IR::Program& program);
    void DefineConstantBuffers(const Info& info, u32& binding);
    void DefineConstantBufferIndirectFunctions(const Info& info);
    void DefineStorageBuffers(const Info& info, u32& binding);
    void DefineTextureBuffers(const Info& info, u32& binding);
    void DefineImageBuffers(const Info& info, u32& binding);
    void DefineTextures(const Info& info, u32& binding, u32& scaling_index);
    void DefineImages(const Info& info, u32& binding, u32& scaling_index);
    void DefineAttributeMemAccess(const Info& info);
    void DefineWriteStorageCasLoopFunction(const Info& info);
    void DefineGlobalMemoryFunctions(const Info& info);
    void DefineRescalingInput(const Info& info);
    void DefineRescalingInputPushConstant();
    void DefineRescalingInputUniformConstant();
    void DefineRenderArea(const Info& info);

    void DefineInputs(const IR::Program& program);
    void DefineOutputs(const IR::Program& program);
    void DefineMesh(const IR::Program& program);
};

} // namespace Shader::Backend::SPIRV
