--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2437 paths analyzed, 604 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.011ns.
--------------------------------------------------------------------------------
Slack:                  15.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond3/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond3/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.963ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond3/M_ctr_q_13 to mymain/button_cond3/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.BQ      Tcko                  0.476   mymain/button_cond3/M_ctr_q[15]
                                                       mymain/button_cond3/M_ctr_q_13
    SLICE_X17Y18.C1      net (fanout=2)        0.971   mymain/button_cond3/M_ctr_q[13]
    SLICE_X17Y18.C       Tilo                  0.259   mymain/M_last_q_1
                                                       mymain/button_cond3/out3
    SLICE_X19Y17.B3      net (fanout=3)        0.770   mymain/out2_1
    SLICE_X19Y17.B       Tilo                  0.259   mymain/out_1
                                                       mymain/M_button_cond3_out_inv1
    SLICE_X18Y20.CE      net (fanout=5)        0.914   mymain/M_button_cond3_out_inv
    SLICE_X18Y20.CLK     Tceck                 0.314   mymain/button_cond3/M_ctr_q[19]
                                                       mymain/button_cond3/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.963ns (1.308ns logic, 2.655ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  16.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond3/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond3/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.940ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond3/M_ctr_q_13 to mymain/button_cond3/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.BQ      Tcko                  0.476   mymain/button_cond3/M_ctr_q[15]
                                                       mymain/button_cond3/M_ctr_q_13
    SLICE_X17Y18.C1      net (fanout=2)        0.971   mymain/button_cond3/M_ctr_q[13]
    SLICE_X17Y18.C       Tilo                  0.259   mymain/M_last_q_1
                                                       mymain/button_cond3/out3
    SLICE_X19Y17.B3      net (fanout=3)        0.770   mymain/out2_1
    SLICE_X19Y17.B       Tilo                  0.259   mymain/out_1
                                                       mymain/M_button_cond3_out_inv1
    SLICE_X18Y20.CE      net (fanout=5)        0.914   mymain/M_button_cond3_out_inv
    SLICE_X18Y20.CLK     Tceck                 0.291   mymain/button_cond3/M_ctr_q[19]
                                                       mymain/button_cond3/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.940ns (1.285ns logic, 2.655ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  16.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond3/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond3/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.938ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond3/M_ctr_q_13 to mymain/button_cond3/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.BQ      Tcko                  0.476   mymain/button_cond3/M_ctr_q[15]
                                                       mymain/button_cond3/M_ctr_q_13
    SLICE_X17Y18.C1      net (fanout=2)        0.971   mymain/button_cond3/M_ctr_q[13]
    SLICE_X17Y18.C       Tilo                  0.259   mymain/M_last_q_1
                                                       mymain/button_cond3/out3
    SLICE_X19Y17.B3      net (fanout=3)        0.770   mymain/out2_1
    SLICE_X19Y17.B       Tilo                  0.259   mymain/out_1
                                                       mymain/M_button_cond3_out_inv1
    SLICE_X18Y20.CE      net (fanout=5)        0.914   mymain/M_button_cond3_out_inv
    SLICE_X18Y20.CLK     Tceck                 0.289   mymain/button_cond3/M_ctr_q[19]
                                                       mymain/button_cond3/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.938ns (1.283ns logic, 2.655ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  16.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond3/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond3/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.920ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond3/M_ctr_q_13 to mymain/button_cond3/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.BQ      Tcko                  0.476   mymain/button_cond3/M_ctr_q[15]
                                                       mymain/button_cond3/M_ctr_q_13
    SLICE_X17Y18.C1      net (fanout=2)        0.971   mymain/button_cond3/M_ctr_q[13]
    SLICE_X17Y18.C       Tilo                  0.259   mymain/M_last_q_1
                                                       mymain/button_cond3/out3
    SLICE_X19Y17.B3      net (fanout=3)        0.770   mymain/out2_1
    SLICE_X19Y17.B       Tilo                  0.259   mymain/out_1
                                                       mymain/M_button_cond3_out_inv1
    SLICE_X18Y20.CE      net (fanout=5)        0.914   mymain/M_button_cond3_out_inv
    SLICE_X18Y20.CLK     Tceck                 0.271   mymain/button_cond3/M_ctr_q[19]
                                                       mymain/button_cond3/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.920ns (1.265ns logic, 2.655ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  16.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/M_ctr_q_15 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.799ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.186 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/M_ctr_q_15 to mymain/button_cond1/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.DQ      Tcko                  0.525   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_15
    SLICE_X17Y19.C2      net (fanout=2)        1.163   mymain/button_cond1/M_ctr_q[15]
    SLICE_X17Y19.C       Tilo                  0.259   mymain/out1
                                                       mymain/button_cond1/out2
    SLICE_X17Y19.B4      net (fanout=3)        0.366   mymain/out1
    SLICE_X17Y19.B       Tilo                  0.259   mymain/out1
                                                       mymain/M_button_cond1_out_inv1
    SLICE_X16Y22.CE      net (fanout=5)        0.914   mymain/M_button_cond1_out_inv
    SLICE_X16Y22.CLK     Tceck                 0.313   mymain/button_cond1/M_ctr_q[19]
                                                       mymain/button_cond1/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.799ns (1.356ns logic, 2.443ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  16.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_13 to mymain/button_cond2/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.BQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[15]
                                                       mymain/button_cond2/M_ctr_q_13
    SLICE_X17Y18.A1      net (fanout=2)        0.785   mymain/button_cond2/M_ctr_q[13]
    SLICE_X17Y18.A       Tilo                  0.259   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y17.B3      net (fanout=3)        0.770   mymain/out2_0
    SLICE_X15Y17.B       Tilo                  0.259   mymain/out_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y20.CE      net (fanout=5)        0.914   mymain/M_button_cond2_out_inv
    SLICE_X14Y20.CLK     Tceck                 0.314   mymain/button_cond2/M_ctr_q[19]
                                                       mymain/button_cond2/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (1.308ns logic, 2.469ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  16.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond3/M_ctr_q_12 (FF)
  Destination:          mymain/button_cond3/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.768ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond3/M_ctr_q_12 to mymain/button_cond3/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.AQ      Tcko                  0.476   mymain/button_cond3/M_ctr_q[15]
                                                       mymain/button_cond3/M_ctr_q_12
    SLICE_X17Y18.C2      net (fanout=2)        0.776   mymain/button_cond3/M_ctr_q[12]
    SLICE_X17Y18.C       Tilo                  0.259   mymain/M_last_q_1
                                                       mymain/button_cond3/out3
    SLICE_X19Y17.B3      net (fanout=3)        0.770   mymain/out2_1
    SLICE_X19Y17.B       Tilo                  0.259   mymain/out_1
                                                       mymain/M_button_cond3_out_inv1
    SLICE_X18Y20.CE      net (fanout=5)        0.914   mymain/M_button_cond3_out_inv
    SLICE_X18Y20.CLK     Tceck                 0.314   mymain/button_cond3/M_ctr_q[19]
                                                       mymain/button_cond3/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.768ns (1.308ns logic, 2.460ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  16.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond3/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond3/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.775ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond3/M_ctr_q_13 to mymain/button_cond3/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.BQ      Tcko                  0.476   mymain/button_cond3/M_ctr_q[15]
                                                       mymain/button_cond3/M_ctr_q_13
    SLICE_X17Y18.C1      net (fanout=2)        0.971   mymain/button_cond3/M_ctr_q[13]
    SLICE_X17Y18.C       Tilo                  0.259   mymain/M_last_q_1
                                                       mymain/button_cond3/out3
    SLICE_X19Y17.B3      net (fanout=3)        0.770   mymain/out2_1
    SLICE_X19Y17.B       Tilo                  0.259   mymain/out_1
                                                       mymain/M_button_cond3_out_inv1
    SLICE_X18Y19.CE      net (fanout=5)        0.726   mymain/M_button_cond3_out_inv
    SLICE_X18Y19.CLK     Tceck                 0.314   mymain/button_cond3/M_ctr_q[15]
                                                       mymain/button_cond3/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.775ns (1.308ns logic, 2.467ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  16.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/M_ctr_q_15 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.755ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.186 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/M_ctr_q_15 to mymain/button_cond1/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.DQ      Tcko                  0.525   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_15
    SLICE_X17Y19.C2      net (fanout=2)        1.163   mymain/button_cond1/M_ctr_q[15]
    SLICE_X17Y19.C       Tilo                  0.259   mymain/out1
                                                       mymain/button_cond1/out2
    SLICE_X17Y19.B4      net (fanout=3)        0.366   mymain/out1
    SLICE_X17Y19.B       Tilo                  0.259   mymain/out1
                                                       mymain/M_button_cond1_out_inv1
    SLICE_X16Y22.CE      net (fanout=5)        0.914   mymain/M_button_cond1_out_inv
    SLICE_X16Y22.CLK     Tceck                 0.269   mymain/button_cond1/M_ctr_q[19]
                                                       mymain/button_cond1/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.755ns (1.312ns logic, 2.443ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  16.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.754ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_13 to mymain/button_cond2/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.BQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[15]
                                                       mymain/button_cond2/M_ctr_q_13
    SLICE_X17Y18.A1      net (fanout=2)        0.785   mymain/button_cond2/M_ctr_q[13]
    SLICE_X17Y18.A       Tilo                  0.259   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y17.B3      net (fanout=3)        0.770   mymain/out2_0
    SLICE_X15Y17.B       Tilo                  0.259   mymain/out_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y20.CE      net (fanout=5)        0.914   mymain/M_button_cond2_out_inv
    SLICE_X14Y20.CLK     Tceck                 0.291   mymain/button_cond2/M_ctr_q[19]
                                                       mymain/button_cond2/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.754ns (1.285ns logic, 2.469ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/M_ctr_q_15 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.752ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.186 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/M_ctr_q_15 to mymain/button_cond1/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.DQ      Tcko                  0.525   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_15
    SLICE_X17Y19.C2      net (fanout=2)        1.163   mymain/button_cond1/M_ctr_q[15]
    SLICE_X17Y19.C       Tilo                  0.259   mymain/out1
                                                       mymain/button_cond1/out2
    SLICE_X17Y19.B4      net (fanout=3)        0.366   mymain/out1
    SLICE_X17Y19.B       Tilo                  0.259   mymain/out1
                                                       mymain/M_button_cond1_out_inv1
    SLICE_X16Y22.CE      net (fanout=5)        0.914   mymain/M_button_cond1_out_inv
    SLICE_X16Y22.CLK     Tceck                 0.266   mymain/button_cond1/M_ctr_q[19]
                                                       mymain/button_cond1/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.752ns (1.309ns logic, 2.443ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  16.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.752ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_13 to mymain/button_cond2/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.BQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[15]
                                                       mymain/button_cond2/M_ctr_q_13
    SLICE_X17Y18.A1      net (fanout=2)        0.785   mymain/button_cond2/M_ctr_q[13]
    SLICE_X17Y18.A       Tilo                  0.259   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y17.B3      net (fanout=3)        0.770   mymain/out2_0
    SLICE_X15Y17.B       Tilo                  0.259   mymain/out_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y20.CE      net (fanout=5)        0.914   mymain/M_button_cond2_out_inv
    SLICE_X14Y20.CLK     Tceck                 0.289   mymain/button_cond2/M_ctr_q[19]
                                                       mymain/button_cond2/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.752ns (1.283ns logic, 2.469ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_11 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.748ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.191 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_11 to mymain/button_cond2/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.DQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[11]
                                                       mymain/button_cond2/M_ctr_q_11
    SLICE_X17Y18.A2      net (fanout=2)        0.756   mymain/button_cond2/M_ctr_q[11]
    SLICE_X17Y18.A       Tilo                  0.259   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y17.B3      net (fanout=3)        0.770   mymain/out2_0
    SLICE_X15Y17.B       Tilo                  0.259   mymain/out_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y20.CE      net (fanout=5)        0.914   mymain/M_button_cond2_out_inv
    SLICE_X14Y20.CLK     Tceck                 0.314   mymain/button_cond2/M_ctr_q[19]
                                                       mymain/button_cond2/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.748ns (1.308ns logic, 2.440ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  16.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond3/M_ctr_q_12 (FF)
  Destination:          mymain/button_cond3/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.745ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond3/M_ctr_q_12 to mymain/button_cond3/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.AQ      Tcko                  0.476   mymain/button_cond3/M_ctr_q[15]
                                                       mymain/button_cond3/M_ctr_q_12
    SLICE_X17Y18.C2      net (fanout=2)        0.776   mymain/button_cond3/M_ctr_q[12]
    SLICE_X17Y18.C       Tilo                  0.259   mymain/M_last_q_1
                                                       mymain/button_cond3/out3
    SLICE_X19Y17.B3      net (fanout=3)        0.770   mymain/out2_1
    SLICE_X19Y17.B       Tilo                  0.259   mymain/out_1
                                                       mymain/M_button_cond3_out_inv1
    SLICE_X18Y20.CE      net (fanout=5)        0.914   mymain/M_button_cond3_out_inv
    SLICE_X18Y20.CLK     Tceck                 0.291   mymain/button_cond3/M_ctr_q[19]
                                                       mymain/button_cond3/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.745ns (1.285ns logic, 2.460ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  16.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond3/M_ctr_q_12 (FF)
  Destination:          mymain/button_cond3/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.743ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond3/M_ctr_q_12 to mymain/button_cond3/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.AQ      Tcko                  0.476   mymain/button_cond3/M_ctr_q[15]
                                                       mymain/button_cond3/M_ctr_q_12
    SLICE_X17Y18.C2      net (fanout=2)        0.776   mymain/button_cond3/M_ctr_q[12]
    SLICE_X17Y18.C       Tilo                  0.259   mymain/M_last_q_1
                                                       mymain/button_cond3/out3
    SLICE_X19Y17.B3      net (fanout=3)        0.770   mymain/out2_1
    SLICE_X19Y17.B       Tilo                  0.259   mymain/out_1
                                                       mymain/M_button_cond3_out_inv1
    SLICE_X18Y20.CE      net (fanout=5)        0.914   mymain/M_button_cond3_out_inv
    SLICE_X18Y20.CLK     Tceck                 0.289   mymain/button_cond3/M_ctr_q[19]
                                                       mymain/button_cond3/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.743ns (1.283ns logic, 2.460ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  16.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/M_ctr_q_15 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.739ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.186 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/M_ctr_q_15 to mymain/button_cond1/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.DQ      Tcko                  0.525   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_15
    SLICE_X17Y19.C2      net (fanout=2)        1.163   mymain/button_cond1/M_ctr_q[15]
    SLICE_X17Y19.C       Tilo                  0.259   mymain/out1
                                                       mymain/button_cond1/out2
    SLICE_X17Y19.B4      net (fanout=3)        0.366   mymain/out1
    SLICE_X17Y19.B       Tilo                  0.259   mymain/out1
                                                       mymain/M_button_cond1_out_inv1
    SLICE_X16Y22.CE      net (fanout=5)        0.914   mymain/M_button_cond1_out_inv
    SLICE_X16Y22.CLK     Tceck                 0.253   mymain/button_cond1/M_ctr_q[19]
                                                       mymain/button_cond1/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.739ns (1.296ns logic, 2.443ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  16.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond3/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond3/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.752ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond3/M_ctr_q_13 to mymain/button_cond3/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.BQ      Tcko                  0.476   mymain/button_cond3/M_ctr_q[15]
                                                       mymain/button_cond3/M_ctr_q_13
    SLICE_X17Y18.C1      net (fanout=2)        0.971   mymain/button_cond3/M_ctr_q[13]
    SLICE_X17Y18.C       Tilo                  0.259   mymain/M_last_q_1
                                                       mymain/button_cond3/out3
    SLICE_X19Y17.B3      net (fanout=3)        0.770   mymain/out2_1
    SLICE_X19Y17.B       Tilo                  0.259   mymain/out_1
                                                       mymain/M_button_cond3_out_inv1
    SLICE_X18Y19.CE      net (fanout=5)        0.726   mymain/M_button_cond3_out_inv
    SLICE_X18Y19.CLK     Tceck                 0.291   mymain/button_cond3/M_ctr_q[15]
                                                       mymain/button_cond3/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.752ns (1.285ns logic, 2.467ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond3/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond3/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.750ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond3/M_ctr_q_13 to mymain/button_cond3/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.BQ      Tcko                  0.476   mymain/button_cond3/M_ctr_q[15]
                                                       mymain/button_cond3/M_ctr_q_13
    SLICE_X17Y18.C1      net (fanout=2)        0.971   mymain/button_cond3/M_ctr_q[13]
    SLICE_X17Y18.C       Tilo                  0.259   mymain/M_last_q_1
                                                       mymain/button_cond3/out3
    SLICE_X19Y17.B3      net (fanout=3)        0.770   mymain/out2_1
    SLICE_X19Y17.B       Tilo                  0.259   mymain/out_1
                                                       mymain/M_button_cond3_out_inv1
    SLICE_X18Y19.CE      net (fanout=5)        0.726   mymain/M_button_cond3_out_inv
    SLICE_X18Y19.CLK     Tceck                 0.289   mymain/button_cond3/M_ctr_q[15]
                                                       mymain/button_cond3/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.750ns (1.283ns logic, 2.467ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.734ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_13 to mymain/button_cond2/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.BQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[15]
                                                       mymain/button_cond2/M_ctr_q_13
    SLICE_X17Y18.A1      net (fanout=2)        0.785   mymain/button_cond2/M_ctr_q[13]
    SLICE_X17Y18.A       Tilo                  0.259   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y17.B3      net (fanout=3)        0.770   mymain/out2_0
    SLICE_X15Y17.B       Tilo                  0.259   mymain/out_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y20.CE      net (fanout=5)        0.914   mymain/M_button_cond2_out_inv
    SLICE_X14Y20.CLK     Tceck                 0.271   mymain/button_cond2/M_ctr_q[19]
                                                       mymain/button_cond2/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.734ns (1.265ns logic, 2.469ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  16.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_11 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.725ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.191 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_11 to mymain/button_cond2/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.DQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[11]
                                                       mymain/button_cond2/M_ctr_q_11
    SLICE_X17Y18.A2      net (fanout=2)        0.756   mymain/button_cond2/M_ctr_q[11]
    SLICE_X17Y18.A       Tilo                  0.259   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y17.B3      net (fanout=3)        0.770   mymain/out2_0
    SLICE_X15Y17.B       Tilo                  0.259   mymain/out_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y20.CE      net (fanout=5)        0.914   mymain/M_button_cond2_out_inv
    SLICE_X14Y20.CLK     Tceck                 0.291   mymain/button_cond2/M_ctr_q[19]
                                                       mymain/button_cond2/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.725ns (1.285ns logic, 2.440ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  16.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond3/M_ctr_q_12 (FF)
  Destination:          mymain/button_cond3/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.725ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond3/M_ctr_q_12 to mymain/button_cond3/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.AQ      Tcko                  0.476   mymain/button_cond3/M_ctr_q[15]
                                                       mymain/button_cond3/M_ctr_q_12
    SLICE_X17Y18.C2      net (fanout=2)        0.776   mymain/button_cond3/M_ctr_q[12]
    SLICE_X17Y18.C       Tilo                  0.259   mymain/M_last_q_1
                                                       mymain/button_cond3/out3
    SLICE_X19Y17.B3      net (fanout=3)        0.770   mymain/out2_1
    SLICE_X19Y17.B       Tilo                  0.259   mymain/out_1
                                                       mymain/M_button_cond3_out_inv1
    SLICE_X18Y20.CE      net (fanout=5)        0.914   mymain/M_button_cond3_out_inv
    SLICE_X18Y20.CLK     Tceck                 0.271   mymain/button_cond3/M_ctr_q[19]
                                                       mymain/button_cond3/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.725ns (1.265ns logic, 2.460ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  16.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_11 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.723ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.191 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_11 to mymain/button_cond2/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.DQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[11]
                                                       mymain/button_cond2/M_ctr_q_11
    SLICE_X17Y18.A2      net (fanout=2)        0.756   mymain/button_cond2/M_ctr_q[11]
    SLICE_X17Y18.A       Tilo                  0.259   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y17.B3      net (fanout=3)        0.770   mymain/out2_0
    SLICE_X15Y17.B       Tilo                  0.259   mymain/out_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y20.CE      net (fanout=5)        0.914   mymain/M_button_cond2_out_inv
    SLICE_X14Y20.CLK     Tceck                 0.289   mymain/button_cond2/M_ctr_q[19]
                                                       mymain/button_cond2/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (1.283ns logic, 2.440ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  16.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond3/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond3/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.732ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond3/M_ctr_q_13 to mymain/button_cond3/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.BQ      Tcko                  0.476   mymain/button_cond3/M_ctr_q[15]
                                                       mymain/button_cond3/M_ctr_q_13
    SLICE_X17Y18.C1      net (fanout=2)        0.971   mymain/button_cond3/M_ctr_q[13]
    SLICE_X17Y18.C       Tilo                  0.259   mymain/M_last_q_1
                                                       mymain/button_cond3/out3
    SLICE_X19Y17.B3      net (fanout=3)        0.770   mymain/out2_1
    SLICE_X19Y17.B       Tilo                  0.259   mymain/out_1
                                                       mymain/M_button_cond3_out_inv1
    SLICE_X18Y19.CE      net (fanout=5)        0.726   mymain/M_button_cond3_out_inv
    SLICE_X18Y19.CLK     Tceck                 0.271   mymain/button_cond3/M_ctr_q[15]
                                                       mymain/button_cond3/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.732ns (1.265ns logic, 2.467ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  16.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_11 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.705ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.191 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_11 to mymain/button_cond2/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.DQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[11]
                                                       mymain/button_cond2/M_ctr_q_11
    SLICE_X17Y18.A2      net (fanout=2)        0.756   mymain/button_cond2/M_ctr_q[11]
    SLICE_X17Y18.A       Tilo                  0.259   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y17.B3      net (fanout=3)        0.770   mymain/out2_0
    SLICE_X15Y17.B       Tilo                  0.259   mymain/out_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y20.CE      net (fanout=5)        0.914   mymain/M_button_cond2_out_inv
    SLICE_X14Y20.CLK     Tceck                 0.271   mymain/button_cond2/M_ctr_q[19]
                                                       mymain/button_cond2/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.705ns (1.265ns logic, 2.440ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  16.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3_1 (FF)
  Destination:          mymain/mypropogater/randomizer/clk_gen/M_w_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.578ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.688 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3_1 to mymain/mypropogater/randomizer/clk_gen/M_w_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.CQ       Tcko                  0.430   M_reset_cond3_out
                                                       reset_cond3/M_stage_q_3_1
    SLICE_X9Y32.C5       net (fanout=2)        1.210   M_stage_q_3_1
    SLICE_X9Y32.C        Tilo                  0.259   mymain/mypropogater/randomizer/numb_gen/M_w_q[16]
                                                       mymain/mypropogater/_n0064_inv1
    SLICE_X13Y32.CE      net (fanout=22)       1.271   mymain/mypropogater/_n0064_inv
    SLICE_X13Y32.CLK     Tceck                 0.408   mymain/mypropogater/randomizer/M_clk_gen_num[2]
                                                       mymain/mypropogater/randomizer/clk_gen/M_w_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.578ns (1.097ns logic, 2.481ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  16.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3_1 (FF)
  Destination:          mymain/mypropogater/randomizer/clk_gen/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.688 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3_1 to mymain/mypropogater/randomizer/clk_gen/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.CQ       Tcko                  0.430   M_reset_cond3_out
                                                       reset_cond3/M_stage_q_3_1
    SLICE_X9Y32.C5       net (fanout=2)        1.210   M_stage_q_3_1
    SLICE_X9Y32.C        Tilo                  0.259   mymain/mypropogater/randomizer/numb_gen/M_w_q[16]
                                                       mymain/mypropogater/_n0064_inv1
    SLICE_X13Y32.CE      net (fanout=22)       1.271   mymain/mypropogater/_n0064_inv
    SLICE_X13Y32.CLK     Tceck                 0.390   mymain/mypropogater/randomizer/M_clk_gen_num[2]
                                                       mymain/mypropogater/randomizer/clk_gen/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.079ns logic, 2.481ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  16.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond1/M_ctr_q_15 (FF)
  Destination:          mymain/button_cond1/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.611ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond1/M_ctr_q_15 to mymain/button_cond1/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.DQ      Tcko                  0.525   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_15
    SLICE_X17Y19.C2      net (fanout=2)        1.163   mymain/button_cond1/M_ctr_q[15]
    SLICE_X17Y19.C       Tilo                  0.259   mymain/out1
                                                       mymain/button_cond1/out2
    SLICE_X17Y19.B4      net (fanout=3)        0.366   mymain/out1
    SLICE_X17Y19.B       Tilo                  0.259   mymain/out1
                                                       mymain/M_button_cond1_out_inv1
    SLICE_X16Y21.CE      net (fanout=5)        0.726   mymain/M_button_cond1_out_inv
    SLICE_X16Y21.CLK     Tceck                 0.313   mymain/button_cond1/M_ctr_q[15]
                                                       mymain/button_cond1/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.611ns (1.356ns logic, 2.255ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  16.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond3/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond3/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.582ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.195 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond3/M_ctr_q_13 to mymain/button_cond3/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.BQ      Tcko                  0.476   mymain/button_cond3/M_ctr_q[15]
                                                       mymain/button_cond3/M_ctr_q_13
    SLICE_X17Y18.C1      net (fanout=2)        0.971   mymain/button_cond3/M_ctr_q[13]
    SLICE_X17Y18.C       Tilo                  0.259   mymain/M_last_q_1
                                                       mymain/button_cond3/out3
    SLICE_X19Y17.B3      net (fanout=3)        0.770   mymain/out2_1
    SLICE_X19Y17.B       Tilo                  0.259   mymain/out_1
                                                       mymain/M_button_cond3_out_inv1
    SLICE_X18Y18.CE      net (fanout=5)        0.533   mymain/M_button_cond3_out_inv
    SLICE_X18Y18.CLK     Tceck                 0.314   mymain/button_cond3/M_ctr_q[11]
                                                       mymain/button_cond3/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.582ns (1.308ns logic, 2.274ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  16.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3_1 (FF)
  Destination:          mymain/mypropogater/randomizer/clk_gen/M_w_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.535ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.688 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3_1 to mymain/mypropogater/randomizer/clk_gen/M_w_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.CQ       Tcko                  0.430   M_reset_cond3_out
                                                       reset_cond3/M_stage_q_3_1
    SLICE_X9Y32.C5       net (fanout=2)        1.210   M_stage_q_3_1
    SLICE_X9Y32.C        Tilo                  0.259   mymain/mypropogater/randomizer/numb_gen/M_w_q[16]
                                                       mymain/mypropogater/_n0064_inv1
    SLICE_X13Y32.CE      net (fanout=22)       1.271   mymain/mypropogater/_n0064_inv
    SLICE_X13Y32.CLK     Tceck                 0.365   mymain/mypropogater/randomizer/M_clk_gen_num[2]
                                                       mymain/mypropogater/randomizer/clk_gen/M_w_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.535ns (1.054ns logic, 2.481ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  16.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/button_cond2/M_ctr_q_13 (FF)
  Destination:          mymain/button_cond2/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.589ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/button_cond2/M_ctr_q_13 to mymain/button_cond2/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.BQ      Tcko                  0.476   mymain/button_cond2/M_ctr_q[15]
                                                       mymain/button_cond2/M_ctr_q_13
    SLICE_X17Y18.A1      net (fanout=2)        0.785   mymain/button_cond2/M_ctr_q[13]
    SLICE_X17Y18.A       Tilo                  0.259   mymain/M_last_q_1
                                                       mymain/button_cond2/out3
    SLICE_X15Y17.B3      net (fanout=3)        0.770   mymain/out2_0
    SLICE_X15Y17.B       Tilo                  0.259   mymain/out_0
                                                       mymain/M_button_cond2_out_inv1
    SLICE_X14Y19.CE      net (fanout=5)        0.726   mymain/M_button_cond2_out_inv
    SLICE_X14Y19.CLK     Tceck                 0.314   mymain/button_cond2/M_ctr_q[15]
                                                       mymain/button_cond2/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.589ns (1.308ns logic, 2.281ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_sync_out/CLK
  Logical resource: mymain/button_cond1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_sync_out/CLK
  Logical resource: mymain/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_sync_out/CLK
  Logical resource: mymain/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond1/M_ctr_q[3]/CLK
  Logical resource: mymain/button_cond1/M_ctr_q_1/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond1/M_ctr_q[3]/CLK
  Logical resource: mymain/button_cond1/M_ctr_q_2/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond1/M_ctr_q[3]/CLK
  Logical resource: mymain/button_cond1/M_ctr_q_3/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond1/M_ctr_q[7]/CLK
  Logical resource: mymain/button_cond1/M_ctr_q_4/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond1/M_ctr_q[7]/CLK
  Logical resource: mymain/button_cond1/M_ctr_q_5/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond1/M_ctr_q[7]/CLK
  Logical resource: mymain/button_cond1/M_ctr_q_6/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond1/M_ctr_q[7]/CLK
  Logical resource: mymain/button_cond1/M_ctr_q_7/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond1/M_ctr_q[11]/CLK
  Logical resource: mymain/button_cond1/M_ctr_q_8/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond1/M_ctr_q[11]/CLK
  Logical resource: mymain/button_cond1/M_ctr_q_9/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond1/M_ctr_q[11]/CLK
  Logical resource: mymain/button_cond1/M_ctr_q_10/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond1/M_ctr_q[11]/CLK
  Logical resource: mymain/button_cond1/M_ctr_q_11/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond1/M_ctr_q[15]/CLK
  Logical resource: mymain/button_cond1/M_ctr_q_12/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond1/M_ctr_q[15]/CLK
  Logical resource: mymain/button_cond1/M_ctr_q_13/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond1/M_ctr_q[15]/CLK
  Logical resource: mymain/button_cond1/M_ctr_q_14/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond1/M_ctr_q[15]/CLK
  Logical resource: mymain/button_cond1/M_ctr_q_15/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond1/M_ctr_q[19]/CLK
  Logical resource: mymain/button_cond1/M_ctr_q_16/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond1/M_ctr_q[19]/CLK
  Logical resource: mymain/button_cond1/M_ctr_q_17/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond1/M_ctr_q[19]/CLK
  Logical resource: mymain/button_cond1/M_ctr_q_18/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond1/M_ctr_q[19]/CLK
  Logical resource: mymain/button_cond1/M_ctr_q_19/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/M_regs_q_2/CLK
  Logical resource: mymain/mypropogater/randomizer/numbreg1/M_regs_q_0/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/M_regs_q_2/CLK
  Logical resource: mymain/mypropogater/randomizer/numbreg1/M_regs_q_1/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/M_regs_q_2/CLK
  Logical resource: mymain/mypropogater/randomizer/numbreg1/M_regs_q_2/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/M_regs_q_2/CLK
  Logical resource: mymain/mypropogater/randomizer/clkreg/M_regs_q_0/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/M_regs_q_2/CLK
  Logical resource: mymain/mypropogater/randomizer/clkreg/M_regs_q_1/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/mypropogater/M_regs_q_2/CLK
  Logical resource: mymain/mypropogater/randomizer/clkreg/M_regs_q_2/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mymain/button_cond3/M_sync_out/CLK
  Logical resource: mymain/button_cond1/sync/M_pipe_q_1/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.011|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2437 paths, 0 nets, and 403 connections

Design statistics:
   Minimum period:   4.011ns{1}   (Maximum frequency: 249.314MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 07 14:19:28 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 278 MB



