{"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/leftAdjustResult"},"sections":[],"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC"]]},"metadata":{"extendedModule":"CoreAVR","role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"leftAdjustResult"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}],"modules":[{"name":"CoreAVR"}],"symbolKind":"property","roleHeading":"Type Property","title":"leftAdjustResult","externalID":"s:7CoreAVR6AVRADCPAAE16leftAdjustResultSbvpZ"},"abstract":[{"type":"text","text":"ADC Left Adjust Result"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 24.9.1."},{"type":"text","text":" "},{"type":"text","text":"ADLAR is bit 5 on ADMUX."}],"primaryContentSections":[{"declarations":[{"platforms":["macOS"],"tokens":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"leftAdjustResult","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"},{"text":" { ","kind":"text"},{"text":"get","kind":"keyword"},{"kind":"text","text":" "},{"text":"set","kind":"keyword"},{"text":" }","kind":"text"}],"languages":["swift"]}],"kind":"declarations"},{"content":[{"type":"heading","anchor":"discussion","text":"Discussion","level":2},{"type":"paragraph","inlineContent":[{"type":"text","text":"The ADLAR bit affects the presentation of the ADC conversion result in the ADC Data Register."},{"type":"text","text":" "},{"text":"Write one to ADLAR to left adjust the result. Otherwise, the result is right adjusted.","type":"text"},{"type":"text","text":" "},{"type":"text","text":"Changing the ADLAR bit will affect the ADC Data Register immediately, regardless of any ongoing conversions."},{"type":"text","text":" "},{"text":"For a complete description of this bit, see ”ADCL and ADCH – The ADC Data Register” on page 259.","type":"text"}]}],"kind":"content"}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/coreavr\/avradc\/leftadjustresult"]}],"kind":"symbol","schemaVersion":{"major":0,"patch":0,"minor":3},"references":{"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/AVRADC":{"url":"\/documentation\/coreavr\/avradc","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC","kind":"symbol","role":"symbol","navigatorTitle":[{"kind":"identifier","text":"AVRADC"}],"type":"topic","abstract":[],"title":"AVRADC","fragments":[{"kind":"keyword","text":"protocol"},{"text":" ","kind":"text"},{"kind":"identifier","text":"AVRADC"}]},"doc://CoreAVR/documentation/CoreAVR/AVRADC/leftAdjustResult":{"url":"\/documentation\/coreavr\/avradc\/leftadjustresult","type":"topic","abstract":[{"type":"text","text":"ADC Left Adjust Result"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 24.9.1."},{"type":"text","text":" "},{"text":"ADLAR is bit 5 on ADMUX.","type":"text"}],"title":"leftAdjustResult","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/leftAdjustResult","kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"leftAdjustResult","kind":"identifier"},{"kind":"text","text":": "},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}],"role":"symbol"}}}