// Seed: 2352129975
module module_0 ();
  wire id_1;
  wire id_2;
  assign module_2._id_4 = 0;
endmodule
module module_1 (
    input supply1 id_0
    , id_9,
    output supply0 id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input tri1 id_5,
    output tri0 id_6,
    input tri id_7
);
  wire id_10;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd52,
    parameter id_2 = 32'd56,
    parameter id_4 = 32'd1
) (
    input uwire id_0,
    output tri _id_1,
    input wor _id_2,
    input supply1 id_3,
    input tri0 _id_4
);
  struct packed {logic id_6;} [id_1 : id_2] id_7;
  module_0 modCall_1 ();
  static logic [id_4 : id_1] id_8[-1 : -1  ==  -1];
  logic [id_1 : 1] id_9;
endmodule
