{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543449181050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543449181054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 18:53:00 2018 " "Processing started: Wed Nov 28 18:53:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543449181054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449181054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449181054 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543449181692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543449181693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-tl " "Found design unit 1: top_level-tl" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195713 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449195713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genmux-syn " "Found design unit 1: genmux-syn" {  } { { "genmux.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/genmux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195717 ""} { "Info" "ISGN_ENTITY_NAME" "1 genmux " "Found entity 1: genmux" {  } { { "genmux.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/genmux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449195717 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "alu_ns_tb.vhd(87) " "VHDL warning at alu_ns_tb.vhd(87): constant value overflow" {  } { { "alu_ns_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns_tb.vhd" 87 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1543449195723 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "alu_ns_tb.vhd(101) " "VHDL warning at alu_ns_tb.vhd(101): constant value overflow" {  } { { "alu_ns_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns_tb.vhd" 101 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1543449195723 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "alu_ns_tb.vhd(103) " "VHDL warning at alu_ns_tb.vhd(103): constant value overflow" {  } { { "alu_ns_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns_tb.vhd" 103 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1543449195723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ns_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_ns_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ns_tb-TB " "Found design unit 1: alu_ns_tb-TB" {  } { { "alu_ns_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195723 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ns_tb " "Found entity 1: alu_ns_tb" {  } { { "alu_ns_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449195723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_ns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ns-logic " "Found design unit 1: alu_ns-logic" {  } { { "alu_ns.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195727 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ns " "Found entity 1: alu_ns" {  } { { "alu_ns.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449195727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "larams.vhd 2 1 " "Found 2 design units, including 1 entities, in source file larams.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 larams-SYN " "Found design unit 1: larams-SYN" {  } { { "LARams.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/LARams.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195728 ""} { "Info" "ISGN_ENTITY_NAME" "1 LARams " "Found entity 1: LARams" {  } { { "LARams.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/LARams.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449195728 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "LARams_tb.vhd " "Can't analyze file -- file LARams_tb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543449195731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-sync_read " "Found design unit 1: registerfile-sync_read" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195737 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449195737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-logic " "Found design unit 1: Memory-logic" {  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195739 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449195739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_latch-flip " "Found design unit 1: bus_latch-flip" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195743 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_latch " "Found entity 1: bus_latch" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449195743 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "Memory_tb.vhd(61) " "VHDL warning at Memory_tb.vhd(61): constant value overflow" {  } { { "Memory_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory_tb.vhd" 61 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1543449195745 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "Memory_tb.vhd(66) " "VHDL warning at Memory_tb.vhd(66): constant value overflow" {  } { { "Memory_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory_tb.vhd" 66 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1543449195745 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "Memory_tb.vhd(93) " "VHDL warning at Memory_tb.vhd(93): constant value overflow" {  } { { "Memory_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory_tb.vhd" 93 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1543449195747 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "Memory_tb.vhd(102) " "VHDL warning at Memory_tb.vhd(102): constant value overflow" {  } { { "Memory_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory_tb.vhd" 102 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1543449195747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_tb-TB " "Found design unit 1: Memory_tb-TB" {  } { { "Memory_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195747 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_tb " "Found entity 1: Memory_tb" {  } { { "Memory_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449195747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genmux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genmux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genmux4-syn " "Found design unit 1: genmux4-syn" {  } { { "genmux4.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/genmux4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195749 ""} { "Info" "ISGN_ENTITY_NAME" "1 genmux4 " "Found entity 1: genmux4" {  } { { "genmux4.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/genmux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449195749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-flip " "Found design unit 1: reg-flip" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195753 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449195753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-logic " "Found design unit 1: datapath-logic" {  } { { "datapath.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195754 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449195754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextend-flip " "Found design unit 1: signextend-flip" {  } { { "signextend.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/signextend.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195760 ""} { "Info" "ISGN_ENTITY_NAME" "1 signextend " "Found entity 1: signextend" {  } { { "signextend.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/signextend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449195760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUcontroller-flip " "Found design unit 1: ALUcontroller-flip" {  } { { "ALUcontroller.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ALUcontroller.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195761 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUcontroller " "Found entity 1: ALUcontroller" {  } { { "ALUcontroller.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ALUcontroller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449195761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrler-FSM " "Found design unit 1: ctrler-FSM" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195766 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrler " "Found entity 1: ctrler" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449195766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_tb-TB " "Found design unit 1: top_level_tb-TB" {  } { { "top_level_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195768 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_tb " "Found entity 1: top_level_tb" {  } { { "top_level_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449195768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449195768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543449196070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrler ctrler:controller " "Elaborating entity \"ctrler\" for hierarchy \"ctrler:controller\"" {  } { { "top_level.vhd" "controller" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449196072 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "JumpAndLink ctrler.vhd(29) " "VHDL Signal Declaration warning at ctrler.vhd(29): used explicit default value for signal \"JumpAndLink\" because signal was never assigned a value" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543449196074 "|top_level|ctrler:controller"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IsSigned ctrler.vhd(29) " "VHDL Signal Declaration warning at ctrler.vhd(29): used explicit default value for signal \"IsSigned\" because signal was never assigned a value" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543449196074 "|top_level|ctrler:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "datapath ctrler:controller\|datapath:dp A:logic " "Elaborating entity \"datapath\" using architecture \"A:logic\" for hierarchy \"ctrler:controller\|datapath:dp\"" {  } { { "ctrler.vhd" "dp" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449196075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory ctrler:controller\|datapath:dp\|Memory:Memmy " "Elaborating entity \"Memory\" for hierarchy \"ctrler:controller\|datapath:dp\|Memory:Memmy\"" {  } { { "datapath.vhd" "Memmy" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449196135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_latch ctrler:controller\|datapath:dp\|Memory:Memmy\|bus_latch:Inport0 " "Elaborating entity \"bus_latch\" for hierarchy \"ctrler:controller\|datapath:dp\|Memory:Memmy\|bus_latch:Inport0\"" {  } { { "Memory.vhd" "Inport0" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449196166 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[0\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[0\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196167 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[1\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[1\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196167 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[2\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[2\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196167 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[3\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[3\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196168 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[4\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[4\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196168 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[5\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[5\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196168 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[6\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[6\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196168 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[7\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[7\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196168 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[8\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[8\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196168 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[9\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[9\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196168 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[10\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[10\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196168 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[11\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[11\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196168 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[12\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[12\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196168 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[13\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[13\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196168 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[14\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[14\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196168 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[15\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[15\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196168 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[16\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[16\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196168 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[17\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[17\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196168 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[18\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[18\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196168 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[19\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[19\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196169 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[20\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[20\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196169 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[21\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[21\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196169 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[22\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[22\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196169 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[23\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[23\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196169 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[24\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[24\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196169 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[25\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[25\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196169 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[26\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[26\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196169 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[27\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[27\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196169 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[28\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[28\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196169 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[29\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[29\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196169 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[30\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[30\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196169 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[31\] bus_latch.vhd(18) " "Inferred latch for \"DATA\[31\]\" at bus_latch.vhd(18)" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196169 "|top_level|ctrler:controller|datapath:dp|Memory:Memmy|bus_latch:Inport0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LARams ctrler:controller\|datapath:dp\|Memory:Memmy\|LARams:Rammy " "Elaborating entity \"LARams\" for hierarchy \"ctrler:controller\|datapath:dp\|Memory:Memmy\|LARams:Rammy\"" {  } { { "Memory.vhd" "Rammy" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449196216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ctrler:controller\|datapath:dp\|Memory:Memmy\|LARams:Rammy\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ctrler:controller\|datapath:dp\|Memory:Memmy\|LARams:Rammy\|altsyncram:altsyncram_component\"" {  } { { "LARams.vhd" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/4712/Project/LARams.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449196320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrler:controller\|datapath:dp\|Memory:Memmy\|LARams:Rammy\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ctrler:controller\|datapath:dp\|Memory:Memmy\|LARams:Rammy\|altsyncram:altsyncram_component\"" {  } { { "LARams.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/LARams.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449196445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrler:controller\|datapath:dp\|Memory:Memmy\|LARams:Rammy\|altsyncram:altsyncram_component " "Instantiated megafunction \"ctrler:controller\|datapath:dp\|Memory:Memmy\|LARams:Rammy\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TestCase1.mif " "Parameter \"init_file\" = \"TestCase1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449196446 ""}  } { { "LARams.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/LARams.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543449196446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_elr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_elr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_elr3 " "Found entity 1: altsyncram_elr3" {  } { { "db/altsyncram_elr3.tdf" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/db/altsyncram_elr3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449196565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449196565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_elr3 ctrler:controller\|datapath:dp\|Memory:Memmy\|LARams:Rammy\|altsyncram:altsyncram_component\|altsyncram_elr3:auto_generated " "Elaborating entity \"altsyncram_elr3\" for hierarchy \"ctrler:controller\|datapath:dp\|Memory:Memmy\|LARams:Rammy\|altsyncram:altsyncram_component\|altsyncram_elr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449196565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genmux ctrler:controller\|datapath:dp\|genmux:PCmux " "Elaborating entity \"genmux\" for hierarchy \"ctrler:controller\|datapath:dp\|genmux:PCmux\"" {  } { { "datapath.vhd" "PCmux" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449196621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg ctrler:controller\|datapath:dp\|reg:IR " "Elaborating entity \"reg\" for hierarchy \"ctrler:controller\|datapath:dp\|reg:IR\"" {  } { { "datapath.vhd" "IR" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449196622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genmux ctrler:controller\|datapath:dp\|genmux:WRregMux " "Elaborating entity \"genmux\" for hierarchy \"ctrler:controller\|datapath:dp\|genmux:WRregMux\"" {  } { { "datapath.vhd" "WRregMux" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449196632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile ctrler:controller\|datapath:dp\|registerfile:reggiefile " "Elaborating entity \"registerfile\" for hierarchy \"ctrler:controller\|datapath:dp\|registerfile:reggiefile\"" {  } { { "datapath.vhd" "reggiefile" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449196632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend ctrler:controller\|datapath:dp\|signextend:signextender " "Elaborating entity \"signextend\" for hierarchy \"ctrler:controller\|datapath:dp\|signextend:signextender\"" {  } { { "datapath.vhd" "signextender" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449196653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genmux4 ctrler:controller\|datapath:dp\|genmux4:input2mux " "Elaborating entity \"genmux4\" for hierarchy \"ctrler:controller\|datapath:dp\|genmux4:input2mux\"" {  } { { "datapath.vhd" "input2mux" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449196661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ns ctrler:controller\|datapath:dp\|alu_ns:ALU " "Elaborating entity \"alu_ns\" for hierarchy \"ctrler:controller\|datapath:dp\|alu_ns:ALU\"" {  } { { "datapath.vhd" "ALU" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449196667 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notsig alu_ns.vhd(25) " "Verilog HDL or VHDL warning at alu_ns.vhd(25): object \"notsig\" assigned a value but never read" {  } { { "alu_ns.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543449196669 "|datapath|alu_ns:ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "norsig alu_ns.vhd(26) " "Verilog HDL or VHDL warning at alu_ns.vhd(26): object \"norsig\" assigned a value but never read" {  } { { "alu_ns.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543449196669 "|datapath|alu_ns:ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nandsig alu_ns.vhd(30) " "Verilog HDL or VHDL warning at alu_ns.vhd(30): object \"nandsig\" assigned a value but never read" {  } { { "alu_ns.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543449196669 "|datapath|alu_ns:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontroller ctrler:controller\|datapath:dp\|ALUcontroller:alucard " "Elaborating entity \"ALUcontroller\" for hierarchy \"ctrler:controller\|datapath:dp\|ALUcontroller:alucard\"" {  } { { "datapath.vhd" "alucard" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449196675 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LO_en ALUcontroller.vhd(10) " "VHDL Signal Declaration warning at ALUcontroller.vhd(10): used explicit default value for signal \"LO_en\" because signal was never assigned a value" {  } { { "ALUcontroller.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ALUcontroller.vhd" 10 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543449196677 "|top_level|ctrler:controller|datapath:dp|ALUcontroller:alucard"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ctrler:controller\|datapath:dp\|alu_ns:ALU\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ctrler:controller\|datapath:dp\|alu_ns:ALU\|Mult1\"" {  } { { "alu_ns.vhd" "Mult1" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd" 76 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543449200677 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ctrler:controller\|datapath:dp\|alu_ns:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ctrler:controller\|datapath:dp\|alu_ns:ALU\|Mult0\"" {  } { { "alu_ns.vhd" "Mult0" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543449200677 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543449200677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrler:controller\|datapath:dp\|alu_ns:ALU\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ctrler:controller\|datapath:dp\|alu_ns:ALU\|lpm_mult:Mult1\"" {  } { { "alu_ns.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449200785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrler:controller\|datapath:dp\|alu_ns:ALU\|lpm_mult:Mult1 " "Instantiated megafunction \"ctrler:controller\|datapath:dp\|alu_ns:ALU\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449200785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449200785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449200785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449200785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449200785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449200785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449200785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449200785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449200785 ""}  } { { "alu_ns.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543449200785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/db/mult_qgs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449200895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449200895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrler:controller\|datapath:dp\|alu_ns:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ctrler:controller\|datapath:dp\|alu_ns:ALU\|lpm_mult:Mult0\"" {  } { { "alu_ns.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449200917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrler:controller\|datapath:dp\|alu_ns:ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"ctrler:controller\|datapath:dp\|alu_ns:ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449200917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449200917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449200917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449200917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449200917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449200917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449200917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449200917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449200917 ""}  } { { "alu_ns.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543449200917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/db/mult_tns.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449200977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449200977 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "470 " "Ignored 470 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "470 " "Ignored 470 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1543449201694 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1543449201694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[28\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201708 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[27\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201708 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[26\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201708 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[25\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201709 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[23\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201709 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[22\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201709 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[21\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201709 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[20\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201709 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[19\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201709 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[18\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201709 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[17\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201709 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[16\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201709 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[24\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201709 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.branchComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.branchComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201710 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[1\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.branchComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.branchComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201710 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[2\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201710 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[3\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201710 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[4\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201710 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[5\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201710 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[6\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201710 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[7\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201710 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[9\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201710 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[10\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201710 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[11\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201710 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[13\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201710 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[14\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201711 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[15\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201711 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[31\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[31\] " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[31\]" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201711 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[12\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201711 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[8\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201711 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[30\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201711 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[29\] " "Latch ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrler:controller\|state.jumpComplete " "Ports D and ENA on the latch are fed by the same signal ctrler:controller\|state.jumpComplete" {  } { { "ctrler.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449201711 ""}  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449201711 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543449204486 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543449215383 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449215383 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4013 " "Implemented 4013 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543449215848 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543449215848 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3920 " "Implemented 3920 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543449215848 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543449215848 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1543449215848 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543449215848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543449215958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 18:53:35 2018 " "Processing ended: Wed Nov 28 18:53:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543449215958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543449215958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543449215958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449215958 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543449217887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543449217892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 18:53:37 2018 " "Processing started: Wed Nov 28 18:53:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543449217892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543449217892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543449217893 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543449218026 ""}
{ "Info" "0" "" "Project  = Project" {  } {  } 0 0 "Project  = Project" 0 0 "Fitter" 0 0 1543449218027 ""}
{ "Info" "0" "" "Revision = Project" {  } {  } 0 0 "Revision = Project" 0 0 "Fitter" 0 0 1543449218027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543449218309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543449218310 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543449218364 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543449218445 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543449218445 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543449218726 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543449218737 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543449219102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543449219102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543449219102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543449219102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543449219102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543449219102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543449219102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543449219102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543449219102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543449219102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543449219102 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543449219102 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 5930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543449219120 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 5932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543449219120 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 5934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543449219120 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 5936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543449219120 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 5938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543449219120 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 5940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543449219120 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 5942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543449219120 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 5944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543449219120 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543449219120 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543449219122 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543449219122 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543449219122 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543449219122 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543449219125 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1543449219456 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "45 45 " "No exact pin location assignment(s) for 45 pins of 45 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1543449220010 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "82 " "The Timing Analyzer is analyzing 82 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1543449221023 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543449221024 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543449221024 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] " "Clock target ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] of clock ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1543449221060 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|Memmy\|Outport_addr_true~0  from: datac  to: combout " "Cell: controller\|dp\|Memmy\|Outport_addr_true~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543449221060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|Memmy\|Outport_addr_true~0  from: datad  to: combout " "Cell: controller\|dp\|Memmy\|Outport_addr_true~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543449221060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|PC_en~4  from: datab  to: combout " "Cell: controller\|dp\|PC_en~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543449221060 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1543449221060 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543449221083 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543449221083 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543449221086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543449221518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q\[0\] " "Destination node ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q\[0\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543449221518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q\[1\] " "Destination node ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q\[1\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543449221518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q\[2\] " "Destination node ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q\[2\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543449221518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q\[3\] " "Destination node ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q\[3\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543449221518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q\[4\] " "Destination node ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q\[4\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543449221518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q\[5\] " "Destination node ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q\[5\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543449221518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q\[6\] " "Destination node ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q\[6\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543449221518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q\[7\] " "Destination node ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q\[7\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543449221518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q\[8\] " "Destination node ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q\[8\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543449221518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q\[9\] " "Destination node ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q\[9\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543449221518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1543449221518 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543449221518 ""}  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 5913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543449221518 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrler:controller\|datapath:dp\|Memory:Memmy\|Outport_addr_true~0  " "Automatically promoted node ctrler:controller\|datapath:dp\|Memory:Memmy\|Outport_addr_true~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543449221522 ""}  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 2503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543449221522 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrler:controller\|datapath:dp\|PC_en~6  " "Automatically promoted node ctrler:controller\|datapath:dp\|PC_en~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543449221523 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[30\] " "Destination node ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[30\]" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543449221523 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543449221523 ""}  } { { "datapath.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 106 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 2632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543449221523 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "en1  " "Automatically promoted node en1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543449221523 ""}  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543449221523 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "en2  " "Automatically promoted node en2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543449221523 ""}  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543449221523 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed)) " "Automatically promoted node reset~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543449221523 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data1\[0\] " "Destination node ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data1\[0\]" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543449221523 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q~0 " "Destination node ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q~0" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 2617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543449221523 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q~1 " "Destination node ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q~1" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 2677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543449221523 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q~2 " "Destination node ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q~2" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 2716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543449221523 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q~3 " "Destination node ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q~3" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 2757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543449221523 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q~4 " "Destination node ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q~4" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 2783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543449221523 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q~5 " "Destination node ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q~5" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 2808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543449221523 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q~6 " "Destination node ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q~6" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 2833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543449221523 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q~7 " "Destination node ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q~7" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 2865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543449221523 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q~8 " "Destination node ctrler:controller\|datapath:dp\|reg:ALUoutReg\|q~8" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 2888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543449221523 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1543449221523 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543449221523 ""}  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 5912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543449221523 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543449222627 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543449222634 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543449222635 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543449222643 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543449222663 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543449222679 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543449222682 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543449222689 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543449222689 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 2.5V 11 32 0 " "Number of I/O pins in group: 43 (unused VREF, 2.5V VCCIO, 11 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1543449222701 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1543449222701 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1543449222701 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543449222705 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543449222705 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543449222705 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543449222705 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543449222705 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543449222705 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543449222705 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543449222705 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543449222705 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1543449222705 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1543449222705 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543449223245 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543449223268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543449225924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543449227247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543449227318 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543449254853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:28 " "Fitter placement operations ending: elapsed time is 00:00:28" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543449254853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543449257038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.0% " "1e+03 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1543449267228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X22_Y11 X32_Y21 " "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 1 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21"} { { 12 { 0 ""} 22 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543449270284 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543449270284 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1543449356763 ""}
