<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>ICC_BPR1</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ICC_BPR1, Interrupt Controller Binary Point Register 1</h1><p>The ICC_BPR1 characteristics are:</p><h2>Purpose</h2><p>Defines the point at which the priority value fields split into two parts, the group priority field and the subpriority field. The group priority field determines Group 1 interrupt preemption.</p><h2>Configuration</h2><p>AArch32 System register ICC_BPR1 bits [31:0]
            
          (S)
        
                are architecturally mapped to
              AArch64 System register <a href="AArch64-icc_bpr1_el1.html">ICC_BPR1_EL1[31:0]
            
          (S)
        </a>.
          </p><p>AArch32 System register ICC_BPR1 bits [31:0]
            
          (NS)
        
                are architecturally mapped to
              AArch64 System register <a href="AArch64-icc_bpr1_el1.html">ICC_BPR1_EL1[31:0]
            
          (NS)
        </a>.
          </p><p><ins>This register is present only
    when AArch32 is supported at any Exception level.
      
    Otherwise, direct accesses to ICC_BPR1 are </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins>.</ins></p><p>In GIC implementations supporting two Security states, this register is Banked.</p><p><del class="nocount">
                Some or all RW fields of this register have defined reset values.
                
        These apply
      
                only if the PE resets into an Exception level that is using AArch32.
                If the PE resets into EL3 using AArch32 they apply only to the Secure instance of the register.
                Otherwise,
                
                RW fields in this register reset to architecturally </del><span class="arm-defined-word"><del class="nocount">UNKNOWN</del></span><del class="nocount"> values.
              </del></p><h2>Attributes</h2><p>ICC_BPR1 is a 32-bit register.</p><h2>Field descriptions</h2><p>The ICC_BPR1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="29"><a href="#0_31">RES0</a></td><td class="lr" colspan="3"><a href="#BinaryPoint_2">BinaryPoint</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="0_31">
                Bits [31:3]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="BinaryPoint_2">BinaryPoint, bits [2:0]
                  </h4><p>If the GIC is configured to use separate binary point fields for Group 0 and Group 1 interrupts, the value of this field controls how the 8-bit interrupt priority field is split into a group priority field, that determines interrupt preemption, and a subpriority field. For more information about priorities, see <span class="xref">Priority grouping</span>.</p><p>Writing 0 to this field will set this field to its reset value.</p><p>If EL3 is implemented and <a href="AArch32-icc_mctlr.html">ICC_MCTLR</a>.CBPR_EL1S is 1:</p><ul><li>Accesses to this register at EL3 not in Monitor mode access the state of <a href="AArch32-icc_bpr0.html">ICC_BPR0</a>.
</li><li>When <a href="AArch64-scr_el3.html">SCR_EL3</a>.EEL2 is 1 and <a href="AArch64-hcr_el2.html">HCR_EL2</a>.IMO is 1, Secure accesses to this register at EL1 access the state of <a href="AArch32-icv_bpr1.html">ICV_BPR1</a>.
</li><li>Otherwise, Secure accesses to this register at EL1 access the state of <a href="AArch32-icc_bpr0.html">ICC_BPR0</a>.
</li></ul><p>If EL3 is implemented and <a href="AArch32-icc_mctlr.html">ICC_MCTLR</a>.CBPR_EL1NS is 1, Non-secure accesses to this register at EL1 or EL2 behave as follows, depending on the values of <span class="xref">HCR</span>.IMO and <span class="xref">SCR</span>.IRQ:</p><table class="valuetable"><thead><tr><th>HCR.IMO</th><th>SCR_IRQ</th><th>Behavior</th></tr></thead><tbody><tr><td><span class="binarynumber">0b0</span></td><td><span class="binarynumber">0b0</span></td><td>Non-secure EL1 and EL2 reads return <a href="AArch32-icc_bpr0.html">ICC_BPR0</a> + 1 saturated to <span class="binarynumber">0b111</span>. Non-secure EL1 and EL2 writes are ignored.</td></tr><tr><td><span class="binarynumber">0b0</span></td><td><span class="binarynumber">0b1</span></td><td>Non-secure EL1 and EL2 accesses trap to EL3.</td></tr><tr><td><span class="binarynumber">0b1</span></td><td><span class="binarynumber">0b0</span></td><td>Non-secure EL1 accesses affect virtual interrupts. Non-secure EL2 reads return <a href="AArch32-icc_bpr0.html">ICC_BPR0</a> + 1 saturated to <span class="binarynumber">0b111</span>. Non-secure EL2 writes ignored.</td></tr><tr><td><span class="binarynumber">0b1</span></td><td><span class="binarynumber">0b1</span></td><td>Non-secure EL1 accesses affect virtual interrupts. Non-secure EL2 accesses trap to EL3.</td></tr></tbody></table><p>If EL3 is not implemented and <a href="AArch32-icc_ctlr.html">ICC_CTLR</a>.CBPR is 1, Non-secure accesses to this register at EL1 or EL2 behave as follows, depending on the values of <span class="xref">HCR</span>.IMO:</p><table class="valuetable"><thead><tr><th>HCR.IMO</th><th>Behavior</th></tr></thead><tbody><tr><td><span class="binarynumber">0b0</span></td><td>Non-secure EL1 and EL2 reads return <a href="AArch32-icc_bpr0.html">ICC_BPR0</a> + 1 saturated to <span class="binarynumber">0b111</span>. Non-secure EL1 and EL2 writes are ignored.</td></tr><tr><td><span class="binarynumber">0b1</span></td><td>Non-secure EL1 accesses affect virtual interrupts. Non-secure EL2 reads return <a href="AArch32-icc_bpr0.html">ICC_BPR0</a> + 1 saturated to <span class="binarynumber">0b111</span>. Non-secure EL2 writes are ignored.</td></tr></tbody></table><p>This field resets to an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> non-zero value.</p><div class="text_after_fields"></div><div class="access_mechanisms"><h2>Accessing the ICC_BPR1</h2><p>When the PE resets into an Exception level that is using AArch32, the reset value is equal to:</p><ul><li>For the Secure copy of the register, the minimum value of <a href="AArch32-icc_bpr0.html">ICC_BPR0</a> plus one.
</li><li>For the Non-secure copy of the register, the minimum value of <a href="AArch32-icc_bpr0.html">ICC_BPR0</a>.
</li></ul><p>Where the minimum value of <a href="AArch32-icc_bpr0.html">ICC_BPR0</a> is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p><p>If EL3 is not implemented:</p><ul><li>If the PE is Secure this reset value is (minimum value of <a href="AArch32-icc_bpr0.html">ICC_BPR0</a> plus one).
</li><li>If the PE is Non-secure this reset value is (minimum value of <a href="AArch32-icc_bpr0.html">ICC_BPR0</a>).
</li></ul><p>An attempt to program the binary point field to a value less than the reset value sets the field to the reset value.</p><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRC{&lt;c>}{&lt;q>} &lt;coproc>, {#}&lt;opc1>, &lt;Rt>, &lt;CRn>, &lt;CRm>{, {#}&lt;opc2>}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b1100</td><td>0b1100</td><td>0b011</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T12 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T12 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif ICC_SRE.SRE == '0' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; ICH_HCR_EL2.TALL1 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; ICH_HCR.TALL1 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.IMO == '1' then
        return ICV_BPR1;
    elsif EL2Enabled() &amp;&amp; <del>!</del>ELUsingAArch32(EL2) &amp;&amp; HCR.IMO == '1' then
        return ICV_BPR1;
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.IRQ == '1' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x03);
    elsif HaveEL(EL3) &amp;&amp; ELUsingAArch32(EL3) &amp;&amp; PSTATE.M != M32_Monitor &amp;&amp; SCR.IRQ == '1' then
        AArch32.TakeMonitorTrapException();
    elsif HaveEL(EL3) then
        <del>if SCR.NS == '0' then
            return ICC_BPR1_S;
        else
            </del>return ICC_BPR1_NS;
    else
        return ICC_BPR1;
elsif PSTATE.EL == EL2 then
    if ICC_HSRE.SRE == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.IRQ == '1' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x03);
    elsif HaveEL(EL3) &amp;&amp; ELUsingAArch32(EL3) &amp;&amp; SCR.IRQ == '1' then
        AArch32.TakeMonitorTrapException();
    elsif HaveEL(EL3) then
        return ICC_BPR1_NS;
    else
        return ICC_BPR1;
elsif PSTATE.EL == EL3 then
    if ICC_MSRE.SRE == '0' then
        UNDEFINED;
    else
        if SCR.NS == '0' then
            return ICC_BPR1_S;
        else
            return ICC_BPR1_NS;
              </p><h4 class="assembler">MCR{&lt;c>}{&lt;q>} &lt;coproc>, {#}&lt;opc1>, &lt;Rt>, &lt;CRn>, &lt;CRm>{, {#}&lt;opc2>}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b1100</td><td>0b1100</td><td>0b011</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T12 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T12 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif ICC_SRE.SRE == '0' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; ICH_HCR_EL2.TALL1 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; ICH_HCR.TALL1 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.IMO == '1' then
        ICV_BPR1 = R[t];
    elsif EL2Enabled() &amp;&amp; <del>!</del>ELUsingAArch32(EL2) &amp;&amp; HCR.IMO == '1' then
        ICV_BPR1 = R[t];
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.IRQ == '1' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x03);
    elsif HaveEL(EL3) &amp;&amp; ELUsingAArch32(EL3) &amp;&amp; PSTATE.M != M32_Monitor &amp;&amp; SCR.IRQ == '1' then
        AArch32.TakeMonitorTrapException();
    elsif HaveEL(EL3) then
        <del>if SCR.NS == '0' then
            ICC_BPR1_S = R[t];
        else
            </del>ICC_BPR1_NS = R[t];
    else
        ICC_BPR1 = R[t];
elsif PSTATE.EL == EL2 then
    if ICC_HSRE.SRE == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.IRQ == '1' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x03);
    elsif HaveEL(EL3) &amp;&amp; ELUsingAArch32(EL3) &amp;&amp; SCR.IRQ == '1' then
        AArch32.TakeMonitorTrapException();
    elsif HaveEL(EL3) then
        ICC_BPR1_NS = R[t];
    else
        ICC_BPR1 = R[t];
elsif PSTATE.EL == EL3 then
    if ICC_MSRE.SRE == '0' then
        UNDEFINED;
    else
        if SCR.NS == '0' then
            ICC_BPR1_S = R[t];
        else
            ICC_BPR1_NS = R[t];
              </p></div><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>