#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Fri Jan 12 15:23:25 2024
# Process ID: 75051
# Current directory: /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules
# Command line: vivado -nojournal -log /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/results/synthesis_artix7_100t_Artycs324g_32.log -mode batch -source /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/resource_analysis.tcl -tclargs /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/+ /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/Receiver.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/Transmitter.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/baud_rate_generator.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/clog2.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/control_path.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/data_path.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_math.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_pkg.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_top.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_dual.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/rc.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/rearrange_vector.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/transform.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/timing_artix7_100t.xdc /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/pin_artix7_100t.xdc encap_tb xc7a100tcsg324-1 /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/results/encap_utilization_artix7_100t_Artycs324g_32.txt /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/results/encap_utilization_hierarchical_artix7_100t_Artycs324g_32.txt /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/results/encap_timing_artix7_100t_Artycs324g_32.txt /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/results/encap_timing_summary_artix7_100t_Artycs324g_32.txt /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/results/encap_clocks_artix7_100t_Artycs324g_32.txt parameter_set=1 col_width=32 e_width=32 KEY_START_ADDR=0 BAUD_RATE=9600 CLOCK_FPGA=100000000
# Log file: /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/results/synthesis_artix7_100t_Artycs324g_32.log
# Journal file: 
#-----------------------------------------------------------
source /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/resource_analysis.tcl
# set sources [lindex $argv 0]
# set constraints_timing [lindex $argv 1]
# set constraints_pin [lindex $argv 2]
# set top_module [lindex $argv 3]
# set partname [lindex $argv 4]
# set file_utilization [lindex $argv 5]
# set file_utilization_hierarchical [lindex $argv 6]
# set file_timing [lindex $argv 7]
# set file_timing_summary [lindex $argv 8]
# set file_clocks [lindex $argv 9]
# set parameters [lindex $argv 10]
# set macros [lindex $argv 11]
# puts $sources
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/+ /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/Receiver.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/Transmitter.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/baud_rate_generator.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/clog2.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/control_path.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/data_path.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_math.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_pkg.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_top.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_dual.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/rc.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/rearrange_vector.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/transform.v
# set splitCont [split $sources " "] ;
# puts $splitCont
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/+ /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/Receiver.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/Transmitter.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/baud_rate_generator.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/clog2.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/control_path.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/data_path.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_math.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_pkg.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_top.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_dual.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/rc.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/rearrange_vector.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/transform.v
# foreach f $splitCont {
#     puts $f
#     set pat ".vhd"
#     set patv ".v"
#     if [string match *$pat $f] {
#         read_vhdl $f
#     } elseif [string match *$patv $f] {
#         read_verilog $f
#     } else {
#         # do nothing
#     }
# }
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/+
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/Receiver.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/Transmitter.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/baud_rate_generator.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/clog2.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/control_path.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/data_path.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_math.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_pkg.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_top.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_dual.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/rc.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/rearrange_vector.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/transform.v
# puts $parameters
parameter_set=1 col_width=32 e_width=32 KEY_START_ADDR=0 BAUD_RATE=9600 CLOCK_FPGA=100000000
# set splitPar [split $parameters " "] ;
# puts $splitPar
parameter_set=1 col_width=32 e_width=32 KEY_START_ADDR=0 BAUD_RATE=9600 CLOCK_FPGA=100000000
# foreach f $splitPar {
#     puts $f
#     set_property generic "$f" [current_fileset]
# }
parameter_set=1
col_width=32
e_width=32
KEY_START_ADDR=0
BAUD_RATE=9600
CLOCK_FPGA=100000000
# set_property generic "$splitPar" [current_fileset]
# puts $macros

# read_xdc $constraints_timing
# synth_design \
#     -part $partname \
#     -top $top_module \
#     -mode default \
#     -verilog_define $macros
Command: synth_design -part xc7a100tcsg324-1 -top encap_tb -mode default -verilog_define {}
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Synthesis
2 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
INFO: [Common 17-344] 'synth_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Fri Jan 12 15:23:46 2024...
