Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jun  6 14:16:29 2025
| Host         : SNPOR161 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mic_to_led_pc_timing_summary_routed.rpt -pb mic_to_led_pc_timing_summary_routed.pb -rpx mic_to_led_pc_timing_summary_routed.rpx -warn_on_violation
| Design       : mic_to_led_pc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  1440        
SYNTH-10   Warning   Wide multiplier                                            3           
TIMING-18  Warning   Missing input or output delay                              2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     59.839        0.000                      0                59463        0.048        0.000                      0                59463       40.410        0.000                       0                  6500  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        59.839        0.000                      0                59463        0.048        0.000                      0                59463       40.410        0.000                       0                  6500  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       59.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.839ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/acc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.465ns  (logic 3.474ns (14.805%)  route 19.991ns (85.195%))
  Logic Levels:           13  (CARRY4=6 LUT3=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        1.554     5.098    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/Q
                         net (fo=8641, routed)       15.511    21.064    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_5888_6143_7_7/A6
    SLICE_X64Y49         MUXF7 (Prop_muxf7_S_O)       0.292    21.356 f  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_5888_6143_7_7/F7.A/O
                         net (fo=1, routed)           0.000    21.356    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_5888_6143_7_7/O1
    SLICE_X64Y49         MUXF8 (Prop_muxf8_I1_O)      0.088    21.444 f  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_5888_6143_7_7/F8/O
                         net (fo=1, routed)           0.918    22.362    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_5888_6143_7_7_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I0_O)        0.319    22.681 f  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    22.681    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__0_i_56_n_0
    SLICE_X63Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    22.898 f  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__0_i_26/O
                         net (fo=1, routed)           1.056    23.954    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__0_i_26_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I1_O)        0.299    24.253 f  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__0_i_12/O
                         net (fo=2, routed)           2.067    26.320    adc_dig_uart/adc_to_fifo/processing/threshold/acc2[7]
    SLICE_X32Y72         LUT3 (Prop_lut3_I1_O)        0.149    26.469 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__1_i_4/O
                         net (fo=2, routed)           0.431    26.900    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__1_i_4_n_0
    SLICE_X32Y73         LUT4 (Prop_lut4_I3_O)        0.332    27.232 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    27.232    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__1_i_8_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.764 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.764    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__1_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.878 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.009    27.887    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.001 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.001    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__3_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.115 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    28.115    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__4_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    28.229    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__5_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.563 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__6/O[1]
                         net (fo=1, routed)           0.000    28.563    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__6_n_6
    SLICE_X32Y78         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/acc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        1.423    88.117    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X32Y78         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/acc_reg[29]/C
                         clock pessimism              0.257    88.375    
                         clock uncertainty           -0.035    88.339    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)        0.062    88.401    adc_dig_uart/adc_to_fifo/processing/threshold/acc_reg[29]
  -------------------------------------------------------------------
                         required time                         88.401    
                         arrival time                         -28.563    
  -------------------------------------------------------------------
                         slack                                 59.839    

Slack (MET) :             59.875ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.363ns  (logic 3.232ns (13.834%)  route 20.131ns (86.166%))
  Logic Levels:           13  (CARRY4=6 LUT3=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        1.554     5.098    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/Q
                         net (fo=8641, routed)       15.500    21.054    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10/A6
    SLICE_X60Y50         MUXF7 (Prop_muxf7_S_O)       0.292    21.346 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10/F7.A/O
                         net (fo=1, routed)           0.000    21.346    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10/O1
    SLICE_X60Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    21.434 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10/F8/O
                         net (fo=1, routed)           1.156    22.590    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.319    22.909 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_32/O
                         net (fo=1, routed)           0.000    22.909    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_32_n_0
    SLICE_X61Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    23.126 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_14/O
                         net (fo=1, routed)           1.056    24.182    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_14_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.299    24.481 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_9/O
                         net (fo=2, routed)           1.729    26.210    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc2[10]
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.154    26.364 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_1/O
                         net (fo=2, routed)           0.690    27.054    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_1_n_0
    SLICE_X40Y77         LUT4 (Prop_lut4_I3_O)        0.327    27.381 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    27.381    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_5_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.782 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.782    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.896 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.896    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__2_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.010 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.010    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__3_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.124 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    28.124    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__4_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.238 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    28.238    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    28.461 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__6/O[0]
                         net (fo=1, routed)           0.000    28.461    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__6_n_7
    SLICE_X40Y82         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        1.429    88.123    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X40Y82         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[28]/C
                         clock pessimism              0.186    88.309    
                         clock uncertainty           -0.035    88.274    
    SLICE_X40Y82         FDRE (Setup_fdre_C_D)        0.062    88.336    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[28]
  -------------------------------------------------------------------
                         required time                         88.336    
                         arrival time                         -28.461    
  -------------------------------------------------------------------
                         slack                                 59.875    

Slack (MET) :             59.876ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.360ns  (logic 3.229ns (13.823%)  route 20.131ns (86.177%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        1.554     5.098    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/Q
                         net (fo=8641, routed)       15.500    21.054    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10/A6
    SLICE_X60Y50         MUXF7 (Prop_muxf7_S_O)       0.292    21.346 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10/F7.A/O
                         net (fo=1, routed)           0.000    21.346    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10/O1
    SLICE_X60Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    21.434 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10/F8/O
                         net (fo=1, routed)           1.156    22.590    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.319    22.909 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_32/O
                         net (fo=1, routed)           0.000    22.909    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_32_n_0
    SLICE_X61Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    23.126 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_14/O
                         net (fo=1, routed)           1.056    24.182    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_14_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.299    24.481 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_9/O
                         net (fo=2, routed)           1.729    26.210    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc2[10]
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.154    26.364 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_1/O
                         net (fo=2, routed)           0.690    27.054    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_1_n_0
    SLICE_X40Y77         LUT4 (Prop_lut4_I3_O)        0.327    27.381 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    27.381    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_5_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.782 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.782    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.896 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.896    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__2_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.010 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.010    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__3_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.124 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    28.124    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__4_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.458 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5/O[1]
                         net (fo=1, routed)           0.000    28.458    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5_n_6
    SLICE_X40Y81         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        1.427    88.121    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X40Y81         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[25]/C
                         clock pessimism              0.186    88.307    
                         clock uncertainty           -0.035    88.272    
    SLICE_X40Y81         FDRE (Setup_fdre_C_D)        0.062    88.334    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[25]
  -------------------------------------------------------------------
                         required time                         88.334    
                         arrival time                         -28.458    
  -------------------------------------------------------------------
                         slack                                 59.876    

Slack (MET) :             59.897ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.339ns  (logic 3.208ns (13.745%)  route 20.131ns (86.255%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        1.554     5.098    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/Q
                         net (fo=8641, routed)       15.500    21.054    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10/A6
    SLICE_X60Y50         MUXF7 (Prop_muxf7_S_O)       0.292    21.346 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10/F7.A/O
                         net (fo=1, routed)           0.000    21.346    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10/O1
    SLICE_X60Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    21.434 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10/F8/O
                         net (fo=1, routed)           1.156    22.590    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.319    22.909 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_32/O
                         net (fo=1, routed)           0.000    22.909    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_32_n_0
    SLICE_X61Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    23.126 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_14/O
                         net (fo=1, routed)           1.056    24.182    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_14_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.299    24.481 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_9/O
                         net (fo=2, routed)           1.729    26.210    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc2[10]
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.154    26.364 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_1/O
                         net (fo=2, routed)           0.690    27.054    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_1_n_0
    SLICE_X40Y77         LUT4 (Prop_lut4_I3_O)        0.327    27.381 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    27.381    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_5_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.782 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.782    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.896 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.896    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__2_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.010 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.010    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__3_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.124 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    28.124    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__4_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.437 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5/O[3]
                         net (fo=1, routed)           0.000    28.437    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5_n_4
    SLICE_X40Y81         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        1.427    88.121    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X40Y81         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[27]/C
                         clock pessimism              0.186    88.307    
                         clock uncertainty           -0.035    88.272    
    SLICE_X40Y81         FDRE (Setup_fdre_C_D)        0.062    88.334    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[27]
  -------------------------------------------------------------------
                         required time                         88.334    
                         arrival time                         -28.437    
  -------------------------------------------------------------------
                         slack                                 59.897    

Slack (MET) :             59.950ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/acc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.354ns  (logic 3.363ns (14.400%)  route 19.991ns (85.600%))
  Logic Levels:           13  (CARRY4=6 LUT3=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        1.554     5.098    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/Q
                         net (fo=8641, routed)       15.511    21.064    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_5888_6143_7_7/A6
    SLICE_X64Y49         MUXF7 (Prop_muxf7_S_O)       0.292    21.356 f  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_5888_6143_7_7/F7.A/O
                         net (fo=1, routed)           0.000    21.356    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_5888_6143_7_7/O1
    SLICE_X64Y49         MUXF8 (Prop_muxf8_I1_O)      0.088    21.444 f  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_5888_6143_7_7/F8/O
                         net (fo=1, routed)           0.918    22.362    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_5888_6143_7_7_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I0_O)        0.319    22.681 f  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    22.681    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__0_i_56_n_0
    SLICE_X63Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    22.898 f  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__0_i_26/O
                         net (fo=1, routed)           1.056    23.954    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__0_i_26_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I1_O)        0.299    24.253 f  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__0_i_12/O
                         net (fo=2, routed)           2.067    26.320    adc_dig_uart/adc_to_fifo/processing/threshold/acc2[7]
    SLICE_X32Y72         LUT3 (Prop_lut3_I1_O)        0.149    26.469 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__1_i_4/O
                         net (fo=2, routed)           0.431    26.900    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__1_i_4_n_0
    SLICE_X32Y73         LUT4 (Prop_lut4_I3_O)        0.332    27.232 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    27.232    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__1_i_8_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.764 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.764    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__1_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.878 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.009    27.887    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.001 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.001    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__3_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.115 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    28.115    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__4_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    28.229    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__5_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    28.452 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__6/O[0]
                         net (fo=1, routed)           0.000    28.452    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__6_n_7
    SLICE_X32Y78         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/acc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        1.423    88.117    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X32Y78         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/acc_reg[28]/C
                         clock pessimism              0.257    88.375    
                         clock uncertainty           -0.035    88.339    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)        0.062    88.401    adc_dig_uart/adc_to_fifo/processing/threshold/acc_reg[28]
  -------------------------------------------------------------------
                         required time                         88.401    
                         arrival time                         -28.452    
  -------------------------------------------------------------------
                         slack                                 59.950    

Slack (MET) :             59.951ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/acc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.351ns  (logic 3.360ns (14.389%)  route 19.991ns (85.611%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 88.115 - 83.330 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        1.554     5.098    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/Q
                         net (fo=8641, routed)       15.511    21.064    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_5888_6143_7_7/A6
    SLICE_X64Y49         MUXF7 (Prop_muxf7_S_O)       0.292    21.356 f  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_5888_6143_7_7/F7.A/O
                         net (fo=1, routed)           0.000    21.356    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_5888_6143_7_7/O1
    SLICE_X64Y49         MUXF8 (Prop_muxf8_I1_O)      0.088    21.444 f  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_5888_6143_7_7/F8/O
                         net (fo=1, routed)           0.918    22.362    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_5888_6143_7_7_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I0_O)        0.319    22.681 f  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    22.681    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__0_i_56_n_0
    SLICE_X63Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    22.898 f  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__0_i_26/O
                         net (fo=1, routed)           1.056    23.954    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__0_i_26_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I1_O)        0.299    24.253 f  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__0_i_12/O
                         net (fo=2, routed)           2.067    26.320    adc_dig_uart/adc_to_fifo/processing/threshold/acc2[7]
    SLICE_X32Y72         LUT3 (Prop_lut3_I1_O)        0.149    26.469 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__1_i_4/O
                         net (fo=2, routed)           0.431    26.900    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__1_i_4_n_0
    SLICE_X32Y73         LUT4 (Prop_lut4_I3_O)        0.332    27.232 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    27.232    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__1_i_8_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.764 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.764    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__1_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.878 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.009    27.887    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.001 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.001    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__3_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.115 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    28.115    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__4_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.449 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__5/O[1]
                         net (fo=1, routed)           0.000    28.449    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__5_n_6
    SLICE_X32Y77         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/acc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        1.421    88.115    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X32Y77         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/acc_reg[25]/C
                         clock pessimism              0.257    88.373    
                         clock uncertainty           -0.035    88.337    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)        0.062    88.399    adc_dig_uart/adc_to_fifo/processing/threshold/acc_reg[25]
  -------------------------------------------------------------------
                         required time                         88.399    
                         arrival time                         -28.449    
  -------------------------------------------------------------------
                         slack                                 59.951    

Slack (MET) :             59.971ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.265ns  (logic 3.134ns (13.471%)  route 20.131ns (86.529%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        1.554     5.098    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/Q
                         net (fo=8641, routed)       15.500    21.054    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10/A6
    SLICE_X60Y50         MUXF7 (Prop_muxf7_S_O)       0.292    21.346 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10/F7.A/O
                         net (fo=1, routed)           0.000    21.346    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10/O1
    SLICE_X60Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    21.434 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10/F8/O
                         net (fo=1, routed)           1.156    22.590    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.319    22.909 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_32/O
                         net (fo=1, routed)           0.000    22.909    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_32_n_0
    SLICE_X61Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    23.126 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_14/O
                         net (fo=1, routed)           1.056    24.182    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_14_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.299    24.481 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_9/O
                         net (fo=2, routed)           1.729    26.210    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc2[10]
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.154    26.364 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_1/O
                         net (fo=2, routed)           0.690    27.054    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_1_n_0
    SLICE_X40Y77         LUT4 (Prop_lut4_I3_O)        0.327    27.381 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    27.381    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_5_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.782 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.782    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.896 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.896    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__2_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.010 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.010    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__3_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.124 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    28.124    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__4_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.363 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5/O[2]
                         net (fo=1, routed)           0.000    28.363    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5_n_5
    SLICE_X40Y81         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        1.427    88.121    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X40Y81         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[26]/C
                         clock pessimism              0.186    88.307    
                         clock uncertainty           -0.035    88.272    
    SLICE_X40Y81         FDRE (Setup_fdre_C_D)        0.062    88.334    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[26]
  -------------------------------------------------------------------
                         required time                         88.334    
                         arrival time                         -28.363    
  -------------------------------------------------------------------
                         slack                                 59.971    

Slack (MET) :             59.972ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/acc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.330ns  (logic 3.339ns (14.312%)  route 19.991ns (85.688%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 88.115 - 83.330 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        1.554     5.098    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/Q
                         net (fo=8641, routed)       15.511    21.064    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_5888_6143_7_7/A6
    SLICE_X64Y49         MUXF7 (Prop_muxf7_S_O)       0.292    21.356 f  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_5888_6143_7_7/F7.A/O
                         net (fo=1, routed)           0.000    21.356    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_5888_6143_7_7/O1
    SLICE_X64Y49         MUXF8 (Prop_muxf8_I1_O)      0.088    21.444 f  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_5888_6143_7_7/F8/O
                         net (fo=1, routed)           0.918    22.362    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_5888_6143_7_7_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I0_O)        0.319    22.681 f  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    22.681    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__0_i_56_n_0
    SLICE_X63Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    22.898 f  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__0_i_26/O
                         net (fo=1, routed)           1.056    23.954    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__0_i_26_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I1_O)        0.299    24.253 f  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__0_i_12/O
                         net (fo=2, routed)           2.067    26.320    adc_dig_uart/adc_to_fifo/processing/threshold/acc2[7]
    SLICE_X32Y72         LUT3 (Prop_lut3_I1_O)        0.149    26.469 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__1_i_4/O
                         net (fo=2, routed)           0.431    26.900    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__1_i_4_n_0
    SLICE_X32Y73         LUT4 (Prop_lut4_I3_O)        0.332    27.232 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    27.232    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__1_i_8_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.764 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.764    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__1_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.878 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.009    27.887    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.001 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.001    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__3_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.115 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    28.115    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__4_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.428 r  adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__5/O[3]
                         net (fo=1, routed)           0.000    28.428    adc_dig_uart/adc_to_fifo/processing/threshold/acc0_carry__5_n_4
    SLICE_X32Y77         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/acc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        1.421    88.115    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X32Y77         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/acc_reg[27]/C
                         clock pessimism              0.257    88.373    
                         clock uncertainty           -0.035    88.337    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)        0.062    88.399    adc_dig_uart/adc_to_fifo/processing/threshold/acc_reg[27]
  -------------------------------------------------------------------
                         required time                         88.399    
                         arrival time                         -28.428    
  -------------------------------------------------------------------
                         slack                                 59.972    

Slack (MET) :             59.987ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.249ns  (logic 3.118ns (13.411%)  route 20.131ns (86.589%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        1.554     5.098    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/Q
                         net (fo=8641, routed)       15.500    21.054    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10/A6
    SLICE_X60Y50         MUXF7 (Prop_muxf7_S_O)       0.292    21.346 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10/F7.A/O
                         net (fo=1, routed)           0.000    21.346    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10/O1
    SLICE_X60Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    21.434 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10/F8/O
                         net (fo=1, routed)           1.156    22.590    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.319    22.909 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_32/O
                         net (fo=1, routed)           0.000    22.909    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_32_n_0
    SLICE_X61Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    23.126 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_14/O
                         net (fo=1, routed)           1.056    24.182    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_14_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.299    24.481 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_9/O
                         net (fo=2, routed)           1.729    26.210    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc2[10]
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.154    26.364 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_1/O
                         net (fo=2, routed)           0.690    27.054    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_1_n_0
    SLICE_X40Y77         LUT4 (Prop_lut4_I3_O)        0.327    27.381 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    27.381    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_5_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.782 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.782    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.896 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.896    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__2_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.010 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.010    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__3_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.124 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    28.124    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__4_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    28.347 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5/O[0]
                         net (fo=1, routed)           0.000    28.347    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5_n_7
    SLICE_X40Y81         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        1.427    88.121    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X40Y81         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[24]/C
                         clock pessimism              0.186    88.307    
                         clock uncertainty           -0.035    88.272    
    SLICE_X40Y81         FDRE (Setup_fdre_C_D)        0.062    88.334    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[24]
  -------------------------------------------------------------------
                         required time                         88.334    
                         arrival time                         -28.347    
  -------------------------------------------------------------------
                         slack                                 59.987    

Slack (MET) :             59.989ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.246ns  (logic 3.115ns (13.400%)  route 20.131ns (86.600%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        1.554     5.098    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/Q
                         net (fo=8641, routed)       15.500    21.054    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10/A6
    SLICE_X60Y50         MUXF7 (Prop_muxf7_S_O)       0.292    21.346 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10/F7.A/O
                         net (fo=1, routed)           0.000    21.346    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10/O1
    SLICE_X60Y50         MUXF8 (Prop_muxf8_I1_O)      0.088    21.434 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10/F8/O
                         net (fo=1, routed)           1.156    22.590    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_5632_5887_10_10_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.319    22.909 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_32/O
                         net (fo=1, routed)           0.000    22.909    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_32_n_0
    SLICE_X61Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    23.126 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_14/O
                         net (fo=1, routed)           1.056    24.182    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_14_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.299    24.481 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_9/O
                         net (fo=2, routed)           1.729    26.210    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc2[10]
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.154    26.364 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_1/O
                         net (fo=2, routed)           0.690    27.054    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_1_n_0
    SLICE_X40Y77         LUT4 (Prop_lut4_I3_O)        0.327    27.381 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    27.381    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_i_5_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.782 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.782    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__1_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.896 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.896    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__2_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.010 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.010    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__3_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.344 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__4/O[1]
                         net (fo=1, routed)           0.000    28.344    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__4_n_6
    SLICE_X40Y80         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        1.426    88.120    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X40Y80         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[21]/C
                         clock pessimism              0.186    88.306    
                         clock uncertainty           -0.035    88.271    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)        0.062    88.333    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[21]
  -------------------------------------------------------------------
                         required time                         88.333    
                         arrival time                         -28.344    
  -------------------------------------------------------------------
                         slack                                 59.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__25/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_4352_4607_27_27/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        0.564     1.468    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__25/Q
                         net (fo=128, routed)         0.230     1.838    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_4352_4607_27_27/A0
    SLICE_X52Y95         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_4352_4607_27_27/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        0.834     1.984    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_4352_4607_27_27/WCLK
    SLICE_X52Y95         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_4352_4607_27_27/RAMS64E_A/CLK
                         clock pessimism             -0.503     1.481    
    SLICE_X52Y95         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.791    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_4352_4607_27_27/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__25/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_4352_4607_27_27/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        0.564     1.468    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__25/Q
                         net (fo=128, routed)         0.230     1.838    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_4352_4607_27_27/A0
    SLICE_X52Y95         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_4352_4607_27_27/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        0.834     1.984    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_4352_4607_27_27/WCLK
    SLICE_X52Y95         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_4352_4607_27_27/RAMS64E_B/CLK
                         clock pessimism             -0.503     1.481    
    SLICE_X52Y95         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.791    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_4352_4607_27_27/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__25/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_4352_4607_27_27/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        0.564     1.468    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__25/Q
                         net (fo=128, routed)         0.230     1.838    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_4352_4607_27_27/A0
    SLICE_X52Y95         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_4352_4607_27_27/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        0.834     1.984    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_4352_4607_27_27/WCLK
    SLICE_X52Y95         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_4352_4607_27_27/RAMS64E_C/CLK
                         clock pessimism             -0.503     1.481    
    SLICE_X52Y95         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.791    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_4352_4607_27_27/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__25/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_4352_4607_27_27/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        0.564     1.468    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__25/Q
                         net (fo=128, routed)         0.230     1.838    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_4352_4607_27_27/A0
    SLICE_X52Y95         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_4352_4607_27_27/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        0.834     1.984    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_4352_4607_27_27/WCLK
    SLICE_X52Y95         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_4352_4607_27_27/RAMS64E_D/CLK
                         clock pessimism             -0.503     1.481    
    SLICE_X52Y95         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.791    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_4352_4607_27_27/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__40/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_4352_4607_13_13/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        0.552     1.456    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__40/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__40/Q
                         net (fo=128, routed)         0.242     1.838    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_4352_4607_13_13/A0
    SLICE_X10Y73         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_4352_4607_13_13/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        0.818     1.968    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_4352_4607_13_13/WCLK
    SLICE_X10Y73         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_4352_4607_13_13/RAMS64E_A/CLK
                         clock pessimism             -0.499     1.469    
    SLICE_X10Y73         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.779    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_4352_4607_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__40/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_4352_4607_13_13/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        0.552     1.456    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__40/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__40/Q
                         net (fo=128, routed)         0.242     1.838    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_4352_4607_13_13/A0
    SLICE_X10Y73         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_4352_4607_13_13/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        0.818     1.968    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_4352_4607_13_13/WCLK
    SLICE_X10Y73         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_4352_4607_13_13/RAMS64E_B/CLK
                         clock pessimism             -0.499     1.469    
    SLICE_X10Y73         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.779    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_4352_4607_13_13/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__40/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_4352_4607_13_13/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        0.552     1.456    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__40/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__40/Q
                         net (fo=128, routed)         0.242     1.838    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_4352_4607_13_13/A0
    SLICE_X10Y73         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_4352_4607_13_13/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        0.818     1.968    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_4352_4607_13_13/WCLK
    SLICE_X10Y73         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_4352_4607_13_13/RAMS64E_C/CLK
                         clock pessimism             -0.499     1.469    
    SLICE_X10Y73         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.779    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_4352_4607_13_13/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__40/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_4352_4607_13_13/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        0.552     1.456    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__40/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__40/Q
                         net (fo=128, routed)         0.242     1.838    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_4352_4607_13_13/A0
    SLICE_X10Y73         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_4352_4607_13_13/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        0.818     1.968    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_4352_4607_13_13/WCLK
    SLICE_X10Y73         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_4352_4607_13_13/RAMS64E_D/CLK
                         clock pessimism             -0.499     1.469    
    SLICE_X10Y73         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.779    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_4352_4607_13_13/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[2]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_768_1023_15_15/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.141ns (23.930%)  route 0.448ns (76.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        0.557     1.461    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X36Y86         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[2]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[2]_rep__10/Q
                         net (fo=168, routed)         0.448     2.050    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_768_1023_15_15/A2
    SLICE_X14Y85         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_768_1023_15_15/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        0.828     1.978    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_768_1023_15_15/WCLK
    SLICE_X14Y85         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_768_1023_15_15/RAMS64E_A/CLK
                         clock pessimism             -0.250     1.728    
    SLICE_X14Y85         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.982    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_768_1023_15_15/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[2]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_768_1023_15_15/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.141ns (23.930%)  route 0.448ns (76.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        0.557     1.461    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X36Y86         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[2]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[2]_rep__10/Q
                         net (fo=168, routed)         0.448     2.050    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_768_1023_15_15/A2
    SLICE_X14Y85         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_768_1023_15_15/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        0.828     1.978    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_768_1023_15_15/WCLK
    SLICE_X14Y85         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_768_1023_15_15/RAMS64E_B/CLK
                         clock pessimism             -0.250     1.728    
    SLICE_X14Y85         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.982    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_768_1023_15_15/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         83.330      79.330     XADC_X0Y0      xadc/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB18_X0Y38   <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.330      80.386     RAMB18_X0Y38   <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X8Y94    adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X8Y94    adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X8Y94    adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X8Y94    adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X1Y92    adc_dig_uart/adc_to_fifo/adc_sample_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X11Y91   adc_dig_uart/adc_to_fifo/adc_sample_reg[10]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.670      40.420     SLICE_X2Y91    adc_dig_uart/adc_to_fifo/processing/neg_thresh_delay_line_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         41.670      40.420     SLICE_X2Y91    adc_dig_uart/adc_to_fifo/processing/neg_thresh_delay_line_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.670      40.420     SLICE_X2Y91    adc_dig_uart/adc_to_fifo/processing/neg_thresh_delay_line_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         41.670      40.420     SLICE_X2Y91    adc_dig_uart/adc_to_fifo/processing/neg_thresh_delay_line_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.670      40.420     SLICE_X2Y91    adc_dig_uart/adc_to_fifo/processing/neg_thresh_delay_line_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         41.670      40.420     SLICE_X2Y91    adc_dig_uart/adc_to_fifo/processing/neg_thresh_delay_line_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.670      40.420     SLICE_X2Y91    adc_dig_uart/adc_to_fifo/processing/neg_thresh_delay_line_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         41.670      40.420     SLICE_X2Y91    adc_dig_uart/adc_to_fifo/processing/neg_thresh_delay_line_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.670      40.420     SLICE_X6Y93    adc_dig_uart/adc_to_fifo/processing/neg_thresh_delay_line_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         41.670      40.420     SLICE_X6Y93    adc_dig_uart/adc_to_fifo/processing/neg_thresh_delay_line_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         41.660      40.410     SLICE_X2Y91    adc_dig_uart/adc_to_fifo/processing/neg_thresh_delay_line_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         41.660      40.410     SLICE_X2Y91    adc_dig_uart/adc_to_fifo/processing/neg_thresh_delay_line_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         41.660      40.410     SLICE_X2Y91    adc_dig_uart/adc_to_fifo/processing/neg_thresh_delay_line_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         41.660      40.410     SLICE_X2Y91    adc_dig_uart/adc_to_fifo/processing/neg_thresh_delay_line_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         41.660      40.410     SLICE_X2Y91    adc_dig_uart/adc_to_fifo/processing/neg_thresh_delay_line_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         41.660      40.410     SLICE_X2Y91    adc_dig_uart/adc_to_fifo/processing/neg_thresh_delay_line_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         41.660      40.410     SLICE_X2Y91    adc_dig_uart/adc_to_fifo/processing/neg_thresh_delay_line_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         41.660      40.410     SLICE_X2Y91    adc_dig_uart/adc_to_fifo/processing/neg_thresh_delay_line_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         41.660      40.410     SLICE_X6Y93    adc_dig_uart/adc_to_fifo/processing/neg_thresh_delay_line_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         41.660      40.410     SLICE_X6Y93    adc_dig_uart/adc_to_fifo/processing/neg_thresh_delay_line_reg_0_63_12_14/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.448ns  (logic 5.106ns (48.874%)  route 5.342ns (51.126%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 f  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  pmod1_IBUF_inst/O
                         net (fo=3, routed)           3.641     5.115    led1_OBUF
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.124     5.239 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.701     6.940    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.508    10.448 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    10.448    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.450ns  (logic 4.967ns (52.556%)  route 4.483ns (47.444%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           4.483     5.958    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.492     9.450 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     9.450    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.908ns  (logic 1.436ns (49.367%)  route 1.472ns (50.633%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           1.472     1.715    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.193     2.908 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     2.908    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.296ns  (logic 1.496ns (45.400%)  route 1.800ns (54.600%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 f  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 f  pmod1_IBUF_inst/O
                         net (fo=3, routed)           1.428     1.670    led1_OBUF
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.045     1.715 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.372     2.087    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.296 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.296    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.082ns  (logic 3.981ns (49.252%)  route 4.102ns (50.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        1.624     5.168    adc_dig_uart/fifo_to_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X7Y99          FDSE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDSE (Prop_fdse_C_Q)         0.456     5.624 r  adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/Q
                         net (fo=1, routed)           4.102     9.725    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    13.250 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    13.250    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.367ns (50.424%)  route 1.344ns (49.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        0.592     1.496    adc_dig_uart/fifo_to_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X7Y99          FDSE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDSE (Prop_fdse_C_Q)         0.141     1.637 r  adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/Q
                         net (fo=1, routed)           1.344     2.980    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.206 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.206    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.727ns  (logic 1.474ns (39.560%)  route 2.252ns (60.440%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           2.252     3.727    adc_dig_uart/adc_to_fifo/led1_OBUF
    SLICE_X0Y94          FDRE                                         r  adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        1.509     4.873    adc_dig_uart/adc_to_fifo/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.242ns (21.384%)  route 0.890ns (78.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           0.890     1.133    adc_dig_uart/adc_to_fifo/led1_OBUF
    SLICE_X0Y94          FDRE                                         r  adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=6499, routed)        0.863     2.013    adc_dig_uart/adc_to_fifo/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/C





