{"sha": "0c72fa788da37c64a29963d28ab9524af6d98301", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MGM3MmZhNzg4ZGEzN2M2NGEyOTk2M2QyOGFiOTUyNGFmNmQ5ODMwMQ==", "commit": {"author": {"name": "Heiher", "email": "r@hev.cc", "date": "2014-03-04T21:39:50Z"}, "committer": {"name": "Richard Sandiford", "email": "rsandifo@gcc.gnu.org", "date": "2014-03-04T21:39:50Z"}, "message": "mips-cpus.def (loongson3a): Mark as a MIPS64r2 processor.\n\ngcc/\n2014-03-04  Heiher  <r@hev.cc>\n\n\t* config/mips/mips-cpus.def (loongson3a): Mark as a MIPS64r2 processor.\n\t* config/mips/mips.h (MIPS_ISA_LEVEL_SPEC): Adjust accordingly.\n\nFrom-SVN: r208330", "tree": {"sha": "0601cfe761717e61524481601414ae3fe2468b5c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/0601cfe761717e61524481601414ae3fe2468b5c"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/0c72fa788da37c64a29963d28ab9524af6d98301", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0c72fa788da37c64a29963d28ab9524af6d98301", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0c72fa788da37c64a29963d28ab9524af6d98301", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0c72fa788da37c64a29963d28ab9524af6d98301/comments", "author": {"login": "heiher", "id": 1407733, "node_id": "MDQ6VXNlcjE0MDc3MzM=", "avatar_url": "https://avatars.githubusercontent.com/u/1407733?v=4", "gravatar_id": "", "url": "https://api.github.com/users/heiher", "html_url": "https://github.com/heiher", "followers_url": "https://api.github.com/users/heiher/followers", "following_url": "https://api.github.com/users/heiher/following{/other_user}", "gists_url": "https://api.github.com/users/heiher/gists{/gist_id}", "starred_url": "https://api.github.com/users/heiher/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/heiher/subscriptions", "organizations_url": "https://api.github.com/users/heiher/orgs", "repos_url": "https://api.github.com/users/heiher/repos", "events_url": "https://api.github.com/users/heiher/events{/privacy}", "received_events_url": "https://api.github.com/users/heiher/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "66b03f816acc79da5e6b25b9fe9d879224b4b51e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/66b03f816acc79da5e6b25b9fe9d879224b4b51e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/66b03f816acc79da5e6b25b9fe9d879224b4b51e"}], "stats": {"total": 11, "additions": 8, "deletions": 3}, "files": [{"sha": "1c15a1eba54c9b9569efd0cb22116fa93a1908dc", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0c72fa788da37c64a29963d28ab9524af6d98301/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0c72fa788da37c64a29963d28ab9524af6d98301/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=0c72fa788da37c64a29963d28ab9524af6d98301", "patch": "@@ -1,3 +1,8 @@\n+2014-03-04  Heiher  <r@hev.cc>\n+\n+\t* config/mips/mips-cpus.def (loongson3a): Mark as a MIPS64r2 processor.\n+\t* config/mips/mips.h (MIPS_ISA_LEVEL_SPEC): Adjust accordingly.\n+\n 2014-03-04  Uros Bizjak  <ubizjak@gmail.com>\n \n \t* config/i386/predicates.md (const2356_operand): Change to ..."}, {"sha": "07fbf9c7ef49ad9265cfc4b8fcf1965ea63933af", "filename": "gcc/config/mips/mips-cpus.def", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0c72fa788da37c64a29963d28ab9524af6d98301/gcc%2Fconfig%2Fmips%2Fmips-cpus.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0c72fa788da37c64a29963d28ab9524af6d98301/gcc%2Fconfig%2Fmips%2Fmips-cpus.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips-cpus.def?ref=0c72fa788da37c64a29963d28ab9524af6d98301", "patch": "@@ -145,9 +145,9 @@ MIPS_CPU (\"sb1\", PROCESSOR_SB1, 64, PTF_AVOID_BRANCHLIKELY)\n MIPS_CPU (\"sb1a\", PROCESSOR_SB1A, 64, PTF_AVOID_BRANCHLIKELY)\n MIPS_CPU (\"sr71000\", PROCESSOR_SR71000, 64, PTF_AVOID_BRANCHLIKELY)\n MIPS_CPU (\"xlr\", PROCESSOR_XLR, 64, PTF_AVOID_BRANCHLIKELY)\n-MIPS_CPU (\"loongson3a\", PROCESSOR_LOONGSON_3A, 64, PTF_AVOID_BRANCHLIKELY)\n \n /* MIPS64 Release 2 processors.  */\n+MIPS_CPU (\"loongson3a\", PROCESSOR_LOONGSON_3A, 65, PTF_AVOID_BRANCHLIKELY)\n MIPS_CPU (\"octeon\", PROCESSOR_OCTEON, 65, PTF_AVOID_BRANCHLIKELY)\n MIPS_CPU (\"octeon+\", PROCESSOR_OCTEON, 65, PTF_AVOID_BRANCHLIKELY)\n MIPS_CPU (\"octeon2\", PROCESSOR_OCTEON2, 65, PTF_AVOID_BRANCHLIKELY)"}, {"sha": "a786d4ce30393025be1ade7a5793088c60694cb0", "filename": "gcc/config/mips/mips.h", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0c72fa788da37c64a29963d28ab9524af6d98301/gcc%2Fconfig%2Fmips%2Fmips.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0c72fa788da37c64a29963d28ab9524af6d98301/gcc%2Fconfig%2Fmips%2Fmips.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.h?ref=0c72fa788da37c64a29963d28ab9524af6d98301", "patch": "@@ -701,8 +701,8 @@ struct mips_cpu_info {\n      %{march=mips32r2|march=m4k|march=4ke*|march=4ksd|march=24k* \\\n        |march=34k*|march=74k*|march=m14k*|march=1004k*: -mips32r2} \\\n      %{march=mips64|march=5k*|march=20k*|march=sb1*|march=sr71000 \\\n-       |march=xlr|march=loongson3a: -mips64} \\\n-     %{march=mips64r2|march=octeon|march=xlp: -mips64r2} \\\n+       |march=xlr: -mips64} \\\n+     %{march=mips64r2|march=loongson3a|march=octeon|march=xlp: -mips64r2} \\\n      %{!march=*: -\" MULTILIB_ISA_DEFAULT \"}}\"\n \n /* A spec that infers a -mhard-float or -msoft-float setting from an"}]}