
IR_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008534  080000b4  080000b4  000100b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000049c  080085e8  080085e8  000185e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a84  08008a84  000201f0  2**0
                  CONTENTS
  4 .ARM          00000000  08008a84  08008a84  000201f0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008a84  08008a84  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a84  08008a84  00018a84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008a88  08008a88  00018a88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  08008a8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000fc  200001f0  08008c7c  000201f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ec  08008c7c  000202ec  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a8b3  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001de6  00000000  00000000  0002aacb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ac0  00000000  00000000  0002c8b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009c8  00000000  00000000  0002d378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001635e  00000000  00000000  0002dd40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c783  00000000  00000000  0004409e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000899f9  00000000  00000000  00050821  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000da21a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003600  00000000  00000000  000da26c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b4 <__do_global_dtors_aux>:
 80000b4:	b510      	push	{r4, lr}
 80000b6:	4c06      	ldr	r4, [pc, #24]	; (80000d0 <__do_global_dtors_aux+0x1c>)
 80000b8:	7823      	ldrb	r3, [r4, #0]
 80000ba:	2b00      	cmp	r3, #0
 80000bc:	d107      	bne.n	80000ce <__do_global_dtors_aux+0x1a>
 80000be:	4b05      	ldr	r3, [pc, #20]	; (80000d4 <__do_global_dtors_aux+0x20>)
 80000c0:	2b00      	cmp	r3, #0
 80000c2:	d002      	beq.n	80000ca <__do_global_dtors_aux+0x16>
 80000c4:	4804      	ldr	r0, [pc, #16]	; (80000d8 <__do_global_dtors_aux+0x24>)
 80000c6:	e000      	b.n	80000ca <__do_global_dtors_aux+0x16>
 80000c8:	bf00      	nop
 80000ca:	2301      	movs	r3, #1
 80000cc:	7023      	strb	r3, [r4, #0]
 80000ce:	bd10      	pop	{r4, pc}
 80000d0:	200001f0 	.word	0x200001f0
 80000d4:	00000000 	.word	0x00000000
 80000d8:	080085d0 	.word	0x080085d0

080000dc <frame_dummy>:
 80000dc:	4b04      	ldr	r3, [pc, #16]	; (80000f0 <frame_dummy+0x14>)
 80000de:	b510      	push	{r4, lr}
 80000e0:	2b00      	cmp	r3, #0
 80000e2:	d003      	beq.n	80000ec <frame_dummy+0x10>
 80000e4:	4903      	ldr	r1, [pc, #12]	; (80000f4 <frame_dummy+0x18>)
 80000e6:	4804      	ldr	r0, [pc, #16]	; (80000f8 <frame_dummy+0x1c>)
 80000e8:	e000      	b.n	80000ec <frame_dummy+0x10>
 80000ea:	bf00      	nop
 80000ec:	bd10      	pop	{r4, pc}
 80000ee:	46c0      	nop			; (mov r8, r8)
 80000f0:	00000000 	.word	0x00000000
 80000f4:	200001f4 	.word	0x200001f4
 80000f8:	080085d0 	.word	0x080085d0

080000fc <strlen>:
 80000fc:	2300      	movs	r3, #0
 80000fe:	5cc2      	ldrb	r2, [r0, r3]
 8000100:	3301      	adds	r3, #1
 8000102:	2a00      	cmp	r2, #0
 8000104:	d1fb      	bne.n	80000fe <strlen+0x2>
 8000106:	1e58      	subs	r0, r3, #1
 8000108:	4770      	bx	lr
	...

0800010c <__gnu_thumb1_case_uqi>:
 800010c:	b402      	push	{r1}
 800010e:	4671      	mov	r1, lr
 8000110:	0849      	lsrs	r1, r1, #1
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	5c09      	ldrb	r1, [r1, r0]
 8000116:	0049      	lsls	r1, r1, #1
 8000118:	448e      	add	lr, r1
 800011a:	bc02      	pop	{r1}
 800011c:	4770      	bx	lr
 800011e:	46c0      	nop			; (mov r8, r8)

08000120 <__gnu_thumb1_case_shi>:
 8000120:	b403      	push	{r0, r1}
 8000122:	4671      	mov	r1, lr
 8000124:	0849      	lsrs	r1, r1, #1
 8000126:	0040      	lsls	r0, r0, #1
 8000128:	0049      	lsls	r1, r1, #1
 800012a:	5e09      	ldrsh	r1, [r1, r0]
 800012c:	0049      	lsls	r1, r1, #1
 800012e:	448e      	add	lr, r1
 8000130:	bc03      	pop	{r0, r1}
 8000132:	4770      	bx	lr

08000134 <__udivsi3>:
 8000134:	2200      	movs	r2, #0
 8000136:	0843      	lsrs	r3, r0, #1
 8000138:	428b      	cmp	r3, r1
 800013a:	d374      	bcc.n	8000226 <__udivsi3+0xf2>
 800013c:	0903      	lsrs	r3, r0, #4
 800013e:	428b      	cmp	r3, r1
 8000140:	d35f      	bcc.n	8000202 <__udivsi3+0xce>
 8000142:	0a03      	lsrs	r3, r0, #8
 8000144:	428b      	cmp	r3, r1
 8000146:	d344      	bcc.n	80001d2 <__udivsi3+0x9e>
 8000148:	0b03      	lsrs	r3, r0, #12
 800014a:	428b      	cmp	r3, r1
 800014c:	d328      	bcc.n	80001a0 <__udivsi3+0x6c>
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d30d      	bcc.n	8000170 <__udivsi3+0x3c>
 8000154:	22ff      	movs	r2, #255	; 0xff
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	ba12      	rev	r2, r2
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d302      	bcc.n	8000166 <__udivsi3+0x32>
 8000160:	1212      	asrs	r2, r2, #8
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	d065      	beq.n	8000232 <__udivsi3+0xfe>
 8000166:	0b03      	lsrs	r3, r0, #12
 8000168:	428b      	cmp	r3, r1
 800016a:	d319      	bcc.n	80001a0 <__udivsi3+0x6c>
 800016c:	e000      	b.n	8000170 <__udivsi3+0x3c>
 800016e:	0a09      	lsrs	r1, r1, #8
 8000170:	0bc3      	lsrs	r3, r0, #15
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x46>
 8000176:	03cb      	lsls	r3, r1, #15
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b83      	lsrs	r3, r0, #14
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x52>
 8000182:	038b      	lsls	r3, r1, #14
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b43      	lsrs	r3, r0, #13
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x5e>
 800018e:	034b      	lsls	r3, r1, #13
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b03      	lsrs	r3, r0, #12
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x6a>
 800019a:	030b      	lsls	r3, r1, #12
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0ac3      	lsrs	r3, r0, #11
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x76>
 80001a6:	02cb      	lsls	r3, r1, #11
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a83      	lsrs	r3, r0, #10
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x82>
 80001b2:	028b      	lsls	r3, r1, #10
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a43      	lsrs	r3, r0, #9
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x8e>
 80001be:	024b      	lsls	r3, r1, #9
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a03      	lsrs	r3, r0, #8
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x9a>
 80001ca:	020b      	lsls	r3, r1, #8
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	d2cd      	bcs.n	800016e <__udivsi3+0x3a>
 80001d2:	09c3      	lsrs	r3, r0, #7
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xa8>
 80001d8:	01cb      	lsls	r3, r1, #7
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0983      	lsrs	r3, r0, #6
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xb4>
 80001e4:	018b      	lsls	r3, r1, #6
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0943      	lsrs	r3, r0, #5
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xc0>
 80001f0:	014b      	lsls	r3, r1, #5
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0903      	lsrs	r3, r0, #4
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xcc>
 80001fc:	010b      	lsls	r3, r1, #4
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	08c3      	lsrs	r3, r0, #3
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xd8>
 8000208:	00cb      	lsls	r3, r1, #3
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0883      	lsrs	r3, r0, #2
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xe4>
 8000214:	008b      	lsls	r3, r1, #2
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0843      	lsrs	r3, r0, #1
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xf0>
 8000220:	004b      	lsls	r3, r1, #1
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	1a41      	subs	r1, r0, r1
 8000228:	d200      	bcs.n	800022c <__udivsi3+0xf8>
 800022a:	4601      	mov	r1, r0
 800022c:	4152      	adcs	r2, r2
 800022e:	4610      	mov	r0, r2
 8000230:	4770      	bx	lr
 8000232:	e7ff      	b.n	8000234 <__udivsi3+0x100>
 8000234:	b501      	push	{r0, lr}
 8000236:	2000      	movs	r0, #0
 8000238:	f000 f8f0 	bl	800041c <__aeabi_idiv0>
 800023c:	bd02      	pop	{r1, pc}
 800023e:	46c0      	nop			; (mov r8, r8)

08000240 <__aeabi_uidivmod>:
 8000240:	2900      	cmp	r1, #0
 8000242:	d0f7      	beq.n	8000234 <__udivsi3+0x100>
 8000244:	e776      	b.n	8000134 <__udivsi3>
 8000246:	4770      	bx	lr

08000248 <__divsi3>:
 8000248:	4603      	mov	r3, r0
 800024a:	430b      	orrs	r3, r1
 800024c:	d47f      	bmi.n	800034e <__divsi3+0x106>
 800024e:	2200      	movs	r2, #0
 8000250:	0843      	lsrs	r3, r0, #1
 8000252:	428b      	cmp	r3, r1
 8000254:	d374      	bcc.n	8000340 <__divsi3+0xf8>
 8000256:	0903      	lsrs	r3, r0, #4
 8000258:	428b      	cmp	r3, r1
 800025a:	d35f      	bcc.n	800031c <__divsi3+0xd4>
 800025c:	0a03      	lsrs	r3, r0, #8
 800025e:	428b      	cmp	r3, r1
 8000260:	d344      	bcc.n	80002ec <__divsi3+0xa4>
 8000262:	0b03      	lsrs	r3, r0, #12
 8000264:	428b      	cmp	r3, r1
 8000266:	d328      	bcc.n	80002ba <__divsi3+0x72>
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d30d      	bcc.n	800028a <__divsi3+0x42>
 800026e:	22ff      	movs	r2, #255	; 0xff
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	ba12      	rev	r2, r2
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d302      	bcc.n	8000280 <__divsi3+0x38>
 800027a:	1212      	asrs	r2, r2, #8
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	d065      	beq.n	800034c <__divsi3+0x104>
 8000280:	0b03      	lsrs	r3, r0, #12
 8000282:	428b      	cmp	r3, r1
 8000284:	d319      	bcc.n	80002ba <__divsi3+0x72>
 8000286:	e000      	b.n	800028a <__divsi3+0x42>
 8000288:	0a09      	lsrs	r1, r1, #8
 800028a:	0bc3      	lsrs	r3, r0, #15
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x4c>
 8000290:	03cb      	lsls	r3, r1, #15
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b83      	lsrs	r3, r0, #14
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x58>
 800029c:	038b      	lsls	r3, r1, #14
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b43      	lsrs	r3, r0, #13
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x64>
 80002a8:	034b      	lsls	r3, r1, #13
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b03      	lsrs	r3, r0, #12
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x70>
 80002b4:	030b      	lsls	r3, r1, #12
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0ac3      	lsrs	r3, r0, #11
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x7c>
 80002c0:	02cb      	lsls	r3, r1, #11
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a83      	lsrs	r3, r0, #10
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x88>
 80002cc:	028b      	lsls	r3, r1, #10
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a43      	lsrs	r3, r0, #9
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x94>
 80002d8:	024b      	lsls	r3, r1, #9
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a03      	lsrs	r3, r0, #8
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0xa0>
 80002e4:	020b      	lsls	r3, r1, #8
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	d2cd      	bcs.n	8000288 <__divsi3+0x40>
 80002ec:	09c3      	lsrs	r3, r0, #7
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xae>
 80002f2:	01cb      	lsls	r3, r1, #7
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0983      	lsrs	r3, r0, #6
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xba>
 80002fe:	018b      	lsls	r3, r1, #6
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0943      	lsrs	r3, r0, #5
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xc6>
 800030a:	014b      	lsls	r3, r1, #5
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0903      	lsrs	r3, r0, #4
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xd2>
 8000316:	010b      	lsls	r3, r1, #4
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	08c3      	lsrs	r3, r0, #3
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xde>
 8000322:	00cb      	lsls	r3, r1, #3
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0883      	lsrs	r3, r0, #2
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xea>
 800032e:	008b      	lsls	r3, r1, #2
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0843      	lsrs	r3, r0, #1
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xf6>
 800033a:	004b      	lsls	r3, r1, #1
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	1a41      	subs	r1, r0, r1
 8000342:	d200      	bcs.n	8000346 <__divsi3+0xfe>
 8000344:	4601      	mov	r1, r0
 8000346:	4152      	adcs	r2, r2
 8000348:	4610      	mov	r0, r2
 800034a:	4770      	bx	lr
 800034c:	e05d      	b.n	800040a <__divsi3+0x1c2>
 800034e:	0fca      	lsrs	r2, r1, #31
 8000350:	d000      	beq.n	8000354 <__divsi3+0x10c>
 8000352:	4249      	negs	r1, r1
 8000354:	1003      	asrs	r3, r0, #32
 8000356:	d300      	bcc.n	800035a <__divsi3+0x112>
 8000358:	4240      	negs	r0, r0
 800035a:	4053      	eors	r3, r2
 800035c:	2200      	movs	r2, #0
 800035e:	469c      	mov	ip, r3
 8000360:	0903      	lsrs	r3, r0, #4
 8000362:	428b      	cmp	r3, r1
 8000364:	d32d      	bcc.n	80003c2 <__divsi3+0x17a>
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d312      	bcc.n	8000392 <__divsi3+0x14a>
 800036c:	22fc      	movs	r2, #252	; 0xfc
 800036e:	0189      	lsls	r1, r1, #6
 8000370:	ba12      	rev	r2, r2
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d30c      	bcc.n	8000392 <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d308      	bcc.n	8000392 <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d304      	bcc.n	8000392 <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	d03a      	beq.n	8000402 <__divsi3+0x1ba>
 800038c:	1192      	asrs	r2, r2, #6
 800038e:	e000      	b.n	8000392 <__divsi3+0x14a>
 8000390:	0989      	lsrs	r1, r1, #6
 8000392:	09c3      	lsrs	r3, r0, #7
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x154>
 8000398:	01cb      	lsls	r3, r1, #7
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0983      	lsrs	r3, r0, #6
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x160>
 80003a4:	018b      	lsls	r3, r1, #6
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0943      	lsrs	r3, r0, #5
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x16c>
 80003b0:	014b      	lsls	r3, r1, #5
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0903      	lsrs	r3, r0, #4
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x178>
 80003bc:	010b      	lsls	r3, r1, #4
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	08c3      	lsrs	r3, r0, #3
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x184>
 80003c8:	00cb      	lsls	r3, r1, #3
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	0883      	lsrs	r3, r0, #2
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x190>
 80003d4:	008b      	lsls	r3, r1, #2
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	d2d9      	bcs.n	8000390 <__divsi3+0x148>
 80003dc:	0843      	lsrs	r3, r0, #1
 80003de:	428b      	cmp	r3, r1
 80003e0:	d301      	bcc.n	80003e6 <__divsi3+0x19e>
 80003e2:	004b      	lsls	r3, r1, #1
 80003e4:	1ac0      	subs	r0, r0, r3
 80003e6:	4152      	adcs	r2, r2
 80003e8:	1a41      	subs	r1, r0, r1
 80003ea:	d200      	bcs.n	80003ee <__divsi3+0x1a6>
 80003ec:	4601      	mov	r1, r0
 80003ee:	4663      	mov	r3, ip
 80003f0:	4152      	adcs	r2, r2
 80003f2:	105b      	asrs	r3, r3, #1
 80003f4:	4610      	mov	r0, r2
 80003f6:	d301      	bcc.n	80003fc <__divsi3+0x1b4>
 80003f8:	4240      	negs	r0, r0
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d500      	bpl.n	8000400 <__divsi3+0x1b8>
 80003fe:	4249      	negs	r1, r1
 8000400:	4770      	bx	lr
 8000402:	4663      	mov	r3, ip
 8000404:	105b      	asrs	r3, r3, #1
 8000406:	d300      	bcc.n	800040a <__divsi3+0x1c2>
 8000408:	4240      	negs	r0, r0
 800040a:	b501      	push	{r0, lr}
 800040c:	2000      	movs	r0, #0
 800040e:	f000 f805 	bl	800041c <__aeabi_idiv0>
 8000412:	bd02      	pop	{r1, pc}

08000414 <__aeabi_idivmod>:
 8000414:	2900      	cmp	r1, #0
 8000416:	d0f8      	beq.n	800040a <__divsi3+0x1c2>
 8000418:	e716      	b.n	8000248 <__divsi3>
 800041a:	4770      	bx	lr

0800041c <__aeabi_idiv0>:
 800041c:	4770      	bx	lr
 800041e:	46c0      	nop			; (mov r8, r8)

08000420 <__aeabi_cdrcmple>:
 8000420:	4684      	mov	ip, r0
 8000422:	0010      	movs	r0, r2
 8000424:	4662      	mov	r2, ip
 8000426:	468c      	mov	ip, r1
 8000428:	0019      	movs	r1, r3
 800042a:	4663      	mov	r3, ip
 800042c:	e000      	b.n	8000430 <__aeabi_cdcmpeq>
 800042e:	46c0      	nop			; (mov r8, r8)

08000430 <__aeabi_cdcmpeq>:
 8000430:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000432:	f000 ff0d 	bl	8001250 <__ledf2>
 8000436:	2800      	cmp	r0, #0
 8000438:	d401      	bmi.n	800043e <__aeabi_cdcmpeq+0xe>
 800043a:	2100      	movs	r1, #0
 800043c:	42c8      	cmn	r0, r1
 800043e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000440 <__aeabi_dcmpeq>:
 8000440:	b510      	push	{r4, lr}
 8000442:	f000 fe5d 	bl	8001100 <__eqdf2>
 8000446:	4240      	negs	r0, r0
 8000448:	3001      	adds	r0, #1
 800044a:	bd10      	pop	{r4, pc}

0800044c <__aeabi_dcmplt>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 feff 	bl	8001250 <__ledf2>
 8000452:	2800      	cmp	r0, #0
 8000454:	db01      	blt.n	800045a <__aeabi_dcmplt+0xe>
 8000456:	2000      	movs	r0, #0
 8000458:	bd10      	pop	{r4, pc}
 800045a:	2001      	movs	r0, #1
 800045c:	bd10      	pop	{r4, pc}
 800045e:	46c0      	nop			; (mov r8, r8)

08000460 <__aeabi_dcmple>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f000 fef5 	bl	8001250 <__ledf2>
 8000466:	2800      	cmp	r0, #0
 8000468:	dd01      	ble.n	800046e <__aeabi_dcmple+0xe>
 800046a:	2000      	movs	r0, #0
 800046c:	bd10      	pop	{r4, pc}
 800046e:	2001      	movs	r0, #1
 8000470:	bd10      	pop	{r4, pc}
 8000472:	46c0      	nop			; (mov r8, r8)

08000474 <__aeabi_dcmpgt>:
 8000474:	b510      	push	{r4, lr}
 8000476:	f000 fe85 	bl	8001184 <__gedf2>
 800047a:	2800      	cmp	r0, #0
 800047c:	dc01      	bgt.n	8000482 <__aeabi_dcmpgt+0xe>
 800047e:	2000      	movs	r0, #0
 8000480:	bd10      	pop	{r4, pc}
 8000482:	2001      	movs	r0, #1
 8000484:	bd10      	pop	{r4, pc}
 8000486:	46c0      	nop			; (mov r8, r8)

08000488 <__aeabi_dcmpge>:
 8000488:	b510      	push	{r4, lr}
 800048a:	f000 fe7b 	bl	8001184 <__gedf2>
 800048e:	2800      	cmp	r0, #0
 8000490:	da01      	bge.n	8000496 <__aeabi_dcmpge+0xe>
 8000492:	2000      	movs	r0, #0
 8000494:	bd10      	pop	{r4, pc}
 8000496:	2001      	movs	r0, #1
 8000498:	bd10      	pop	{r4, pc}
 800049a:	46c0      	nop			; (mov r8, r8)

0800049c <__aeabi_dadd>:
 800049c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800049e:	464f      	mov	r7, r9
 80004a0:	4646      	mov	r6, r8
 80004a2:	46d6      	mov	lr, sl
 80004a4:	000d      	movs	r5, r1
 80004a6:	0004      	movs	r4, r0
 80004a8:	b5c0      	push	{r6, r7, lr}
 80004aa:	001f      	movs	r7, r3
 80004ac:	0011      	movs	r1, r2
 80004ae:	0328      	lsls	r0, r5, #12
 80004b0:	0f62      	lsrs	r2, r4, #29
 80004b2:	0a40      	lsrs	r0, r0, #9
 80004b4:	4310      	orrs	r0, r2
 80004b6:	007a      	lsls	r2, r7, #1
 80004b8:	0d52      	lsrs	r2, r2, #21
 80004ba:	00e3      	lsls	r3, r4, #3
 80004bc:	033c      	lsls	r4, r7, #12
 80004be:	4691      	mov	r9, r2
 80004c0:	0a64      	lsrs	r4, r4, #9
 80004c2:	0ffa      	lsrs	r2, r7, #31
 80004c4:	0f4f      	lsrs	r7, r1, #29
 80004c6:	006e      	lsls	r6, r5, #1
 80004c8:	4327      	orrs	r7, r4
 80004ca:	4692      	mov	sl, r2
 80004cc:	46b8      	mov	r8, r7
 80004ce:	0d76      	lsrs	r6, r6, #21
 80004d0:	0fed      	lsrs	r5, r5, #31
 80004d2:	00c9      	lsls	r1, r1, #3
 80004d4:	4295      	cmp	r5, r2
 80004d6:	d100      	bne.n	80004da <__aeabi_dadd+0x3e>
 80004d8:	e099      	b.n	800060e <__aeabi_dadd+0x172>
 80004da:	464c      	mov	r4, r9
 80004dc:	1b34      	subs	r4, r6, r4
 80004de:	46a4      	mov	ip, r4
 80004e0:	2c00      	cmp	r4, #0
 80004e2:	dc00      	bgt.n	80004e6 <__aeabi_dadd+0x4a>
 80004e4:	e07c      	b.n	80005e0 <__aeabi_dadd+0x144>
 80004e6:	464a      	mov	r2, r9
 80004e8:	2a00      	cmp	r2, #0
 80004ea:	d100      	bne.n	80004ee <__aeabi_dadd+0x52>
 80004ec:	e0b8      	b.n	8000660 <__aeabi_dadd+0x1c4>
 80004ee:	4ac5      	ldr	r2, [pc, #788]	; (8000804 <__aeabi_dadd+0x368>)
 80004f0:	4296      	cmp	r6, r2
 80004f2:	d100      	bne.n	80004f6 <__aeabi_dadd+0x5a>
 80004f4:	e11c      	b.n	8000730 <__aeabi_dadd+0x294>
 80004f6:	2280      	movs	r2, #128	; 0x80
 80004f8:	003c      	movs	r4, r7
 80004fa:	0412      	lsls	r2, r2, #16
 80004fc:	4314      	orrs	r4, r2
 80004fe:	46a0      	mov	r8, r4
 8000500:	4662      	mov	r2, ip
 8000502:	2a38      	cmp	r2, #56	; 0x38
 8000504:	dd00      	ble.n	8000508 <__aeabi_dadd+0x6c>
 8000506:	e161      	b.n	80007cc <__aeabi_dadd+0x330>
 8000508:	2a1f      	cmp	r2, #31
 800050a:	dd00      	ble.n	800050e <__aeabi_dadd+0x72>
 800050c:	e1cc      	b.n	80008a8 <__aeabi_dadd+0x40c>
 800050e:	4664      	mov	r4, ip
 8000510:	2220      	movs	r2, #32
 8000512:	1b12      	subs	r2, r2, r4
 8000514:	4644      	mov	r4, r8
 8000516:	4094      	lsls	r4, r2
 8000518:	000f      	movs	r7, r1
 800051a:	46a1      	mov	r9, r4
 800051c:	4664      	mov	r4, ip
 800051e:	4091      	lsls	r1, r2
 8000520:	40e7      	lsrs	r7, r4
 8000522:	464c      	mov	r4, r9
 8000524:	1e4a      	subs	r2, r1, #1
 8000526:	4191      	sbcs	r1, r2
 8000528:	433c      	orrs	r4, r7
 800052a:	4642      	mov	r2, r8
 800052c:	4321      	orrs	r1, r4
 800052e:	4664      	mov	r4, ip
 8000530:	40e2      	lsrs	r2, r4
 8000532:	1a80      	subs	r0, r0, r2
 8000534:	1a5c      	subs	r4, r3, r1
 8000536:	42a3      	cmp	r3, r4
 8000538:	419b      	sbcs	r3, r3
 800053a:	425f      	negs	r7, r3
 800053c:	1bc7      	subs	r7, r0, r7
 800053e:	023b      	lsls	r3, r7, #8
 8000540:	d400      	bmi.n	8000544 <__aeabi_dadd+0xa8>
 8000542:	e0d0      	b.n	80006e6 <__aeabi_dadd+0x24a>
 8000544:	027f      	lsls	r7, r7, #9
 8000546:	0a7f      	lsrs	r7, r7, #9
 8000548:	2f00      	cmp	r7, #0
 800054a:	d100      	bne.n	800054e <__aeabi_dadd+0xb2>
 800054c:	e0ff      	b.n	800074e <__aeabi_dadd+0x2b2>
 800054e:	0038      	movs	r0, r7
 8000550:	f001 fd8a 	bl	8002068 <__clzsi2>
 8000554:	0001      	movs	r1, r0
 8000556:	3908      	subs	r1, #8
 8000558:	2320      	movs	r3, #32
 800055a:	0022      	movs	r2, r4
 800055c:	1a5b      	subs	r3, r3, r1
 800055e:	408f      	lsls	r7, r1
 8000560:	40da      	lsrs	r2, r3
 8000562:	408c      	lsls	r4, r1
 8000564:	4317      	orrs	r7, r2
 8000566:	42b1      	cmp	r1, r6
 8000568:	da00      	bge.n	800056c <__aeabi_dadd+0xd0>
 800056a:	e0ff      	b.n	800076c <__aeabi_dadd+0x2d0>
 800056c:	1b89      	subs	r1, r1, r6
 800056e:	1c4b      	adds	r3, r1, #1
 8000570:	2b1f      	cmp	r3, #31
 8000572:	dd00      	ble.n	8000576 <__aeabi_dadd+0xda>
 8000574:	e0a8      	b.n	80006c8 <__aeabi_dadd+0x22c>
 8000576:	2220      	movs	r2, #32
 8000578:	0039      	movs	r1, r7
 800057a:	1ad2      	subs	r2, r2, r3
 800057c:	0020      	movs	r0, r4
 800057e:	4094      	lsls	r4, r2
 8000580:	4091      	lsls	r1, r2
 8000582:	40d8      	lsrs	r0, r3
 8000584:	1e62      	subs	r2, r4, #1
 8000586:	4194      	sbcs	r4, r2
 8000588:	40df      	lsrs	r7, r3
 800058a:	2600      	movs	r6, #0
 800058c:	4301      	orrs	r1, r0
 800058e:	430c      	orrs	r4, r1
 8000590:	0763      	lsls	r3, r4, #29
 8000592:	d009      	beq.n	80005a8 <__aeabi_dadd+0x10c>
 8000594:	230f      	movs	r3, #15
 8000596:	4023      	ands	r3, r4
 8000598:	2b04      	cmp	r3, #4
 800059a:	d005      	beq.n	80005a8 <__aeabi_dadd+0x10c>
 800059c:	1d23      	adds	r3, r4, #4
 800059e:	42a3      	cmp	r3, r4
 80005a0:	41a4      	sbcs	r4, r4
 80005a2:	4264      	negs	r4, r4
 80005a4:	193f      	adds	r7, r7, r4
 80005a6:	001c      	movs	r4, r3
 80005a8:	023b      	lsls	r3, r7, #8
 80005aa:	d400      	bmi.n	80005ae <__aeabi_dadd+0x112>
 80005ac:	e09e      	b.n	80006ec <__aeabi_dadd+0x250>
 80005ae:	4b95      	ldr	r3, [pc, #596]	; (8000804 <__aeabi_dadd+0x368>)
 80005b0:	3601      	adds	r6, #1
 80005b2:	429e      	cmp	r6, r3
 80005b4:	d100      	bne.n	80005b8 <__aeabi_dadd+0x11c>
 80005b6:	e0b7      	b.n	8000728 <__aeabi_dadd+0x28c>
 80005b8:	4a93      	ldr	r2, [pc, #588]	; (8000808 <__aeabi_dadd+0x36c>)
 80005ba:	08e4      	lsrs	r4, r4, #3
 80005bc:	4017      	ands	r7, r2
 80005be:	077b      	lsls	r3, r7, #29
 80005c0:	0571      	lsls	r1, r6, #21
 80005c2:	027f      	lsls	r7, r7, #9
 80005c4:	4323      	orrs	r3, r4
 80005c6:	0b3f      	lsrs	r7, r7, #12
 80005c8:	0d4a      	lsrs	r2, r1, #21
 80005ca:	0512      	lsls	r2, r2, #20
 80005cc:	433a      	orrs	r2, r7
 80005ce:	07ed      	lsls	r5, r5, #31
 80005d0:	432a      	orrs	r2, r5
 80005d2:	0018      	movs	r0, r3
 80005d4:	0011      	movs	r1, r2
 80005d6:	bce0      	pop	{r5, r6, r7}
 80005d8:	46ba      	mov	sl, r7
 80005da:	46b1      	mov	r9, r6
 80005dc:	46a8      	mov	r8, r5
 80005de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005e0:	2c00      	cmp	r4, #0
 80005e2:	d04b      	beq.n	800067c <__aeabi_dadd+0x1e0>
 80005e4:	464c      	mov	r4, r9
 80005e6:	1ba4      	subs	r4, r4, r6
 80005e8:	46a4      	mov	ip, r4
 80005ea:	2e00      	cmp	r6, #0
 80005ec:	d000      	beq.n	80005f0 <__aeabi_dadd+0x154>
 80005ee:	e123      	b.n	8000838 <__aeabi_dadd+0x39c>
 80005f0:	0004      	movs	r4, r0
 80005f2:	431c      	orrs	r4, r3
 80005f4:	d100      	bne.n	80005f8 <__aeabi_dadd+0x15c>
 80005f6:	e1af      	b.n	8000958 <__aeabi_dadd+0x4bc>
 80005f8:	4662      	mov	r2, ip
 80005fa:	1e54      	subs	r4, r2, #1
 80005fc:	2a01      	cmp	r2, #1
 80005fe:	d100      	bne.n	8000602 <__aeabi_dadd+0x166>
 8000600:	e215      	b.n	8000a2e <__aeabi_dadd+0x592>
 8000602:	4d80      	ldr	r5, [pc, #512]	; (8000804 <__aeabi_dadd+0x368>)
 8000604:	45ac      	cmp	ip, r5
 8000606:	d100      	bne.n	800060a <__aeabi_dadd+0x16e>
 8000608:	e1c8      	b.n	800099c <__aeabi_dadd+0x500>
 800060a:	46a4      	mov	ip, r4
 800060c:	e11b      	b.n	8000846 <__aeabi_dadd+0x3aa>
 800060e:	464a      	mov	r2, r9
 8000610:	1ab2      	subs	r2, r6, r2
 8000612:	4694      	mov	ip, r2
 8000614:	2a00      	cmp	r2, #0
 8000616:	dc00      	bgt.n	800061a <__aeabi_dadd+0x17e>
 8000618:	e0ac      	b.n	8000774 <__aeabi_dadd+0x2d8>
 800061a:	464a      	mov	r2, r9
 800061c:	2a00      	cmp	r2, #0
 800061e:	d043      	beq.n	80006a8 <__aeabi_dadd+0x20c>
 8000620:	4a78      	ldr	r2, [pc, #480]	; (8000804 <__aeabi_dadd+0x368>)
 8000622:	4296      	cmp	r6, r2
 8000624:	d100      	bne.n	8000628 <__aeabi_dadd+0x18c>
 8000626:	e1af      	b.n	8000988 <__aeabi_dadd+0x4ec>
 8000628:	2280      	movs	r2, #128	; 0x80
 800062a:	003c      	movs	r4, r7
 800062c:	0412      	lsls	r2, r2, #16
 800062e:	4314      	orrs	r4, r2
 8000630:	46a0      	mov	r8, r4
 8000632:	4662      	mov	r2, ip
 8000634:	2a38      	cmp	r2, #56	; 0x38
 8000636:	dc67      	bgt.n	8000708 <__aeabi_dadd+0x26c>
 8000638:	2a1f      	cmp	r2, #31
 800063a:	dc00      	bgt.n	800063e <__aeabi_dadd+0x1a2>
 800063c:	e15f      	b.n	80008fe <__aeabi_dadd+0x462>
 800063e:	4647      	mov	r7, r8
 8000640:	3a20      	subs	r2, #32
 8000642:	40d7      	lsrs	r7, r2
 8000644:	4662      	mov	r2, ip
 8000646:	2a20      	cmp	r2, #32
 8000648:	d005      	beq.n	8000656 <__aeabi_dadd+0x1ba>
 800064a:	4664      	mov	r4, ip
 800064c:	2240      	movs	r2, #64	; 0x40
 800064e:	1b12      	subs	r2, r2, r4
 8000650:	4644      	mov	r4, r8
 8000652:	4094      	lsls	r4, r2
 8000654:	4321      	orrs	r1, r4
 8000656:	1e4a      	subs	r2, r1, #1
 8000658:	4191      	sbcs	r1, r2
 800065a:	000c      	movs	r4, r1
 800065c:	433c      	orrs	r4, r7
 800065e:	e057      	b.n	8000710 <__aeabi_dadd+0x274>
 8000660:	003a      	movs	r2, r7
 8000662:	430a      	orrs	r2, r1
 8000664:	d100      	bne.n	8000668 <__aeabi_dadd+0x1cc>
 8000666:	e105      	b.n	8000874 <__aeabi_dadd+0x3d8>
 8000668:	0022      	movs	r2, r4
 800066a:	3a01      	subs	r2, #1
 800066c:	2c01      	cmp	r4, #1
 800066e:	d100      	bne.n	8000672 <__aeabi_dadd+0x1d6>
 8000670:	e182      	b.n	8000978 <__aeabi_dadd+0x4dc>
 8000672:	4c64      	ldr	r4, [pc, #400]	; (8000804 <__aeabi_dadd+0x368>)
 8000674:	45a4      	cmp	ip, r4
 8000676:	d05b      	beq.n	8000730 <__aeabi_dadd+0x294>
 8000678:	4694      	mov	ip, r2
 800067a:	e741      	b.n	8000500 <__aeabi_dadd+0x64>
 800067c:	4c63      	ldr	r4, [pc, #396]	; (800080c <__aeabi_dadd+0x370>)
 800067e:	1c77      	adds	r7, r6, #1
 8000680:	4227      	tst	r7, r4
 8000682:	d000      	beq.n	8000686 <__aeabi_dadd+0x1ea>
 8000684:	e0c4      	b.n	8000810 <__aeabi_dadd+0x374>
 8000686:	0004      	movs	r4, r0
 8000688:	431c      	orrs	r4, r3
 800068a:	2e00      	cmp	r6, #0
 800068c:	d000      	beq.n	8000690 <__aeabi_dadd+0x1f4>
 800068e:	e169      	b.n	8000964 <__aeabi_dadd+0x4c8>
 8000690:	2c00      	cmp	r4, #0
 8000692:	d100      	bne.n	8000696 <__aeabi_dadd+0x1fa>
 8000694:	e1bf      	b.n	8000a16 <__aeabi_dadd+0x57a>
 8000696:	4644      	mov	r4, r8
 8000698:	430c      	orrs	r4, r1
 800069a:	d000      	beq.n	800069e <__aeabi_dadd+0x202>
 800069c:	e1d0      	b.n	8000a40 <__aeabi_dadd+0x5a4>
 800069e:	0742      	lsls	r2, r0, #29
 80006a0:	08db      	lsrs	r3, r3, #3
 80006a2:	4313      	orrs	r3, r2
 80006a4:	08c0      	lsrs	r0, r0, #3
 80006a6:	e029      	b.n	80006fc <__aeabi_dadd+0x260>
 80006a8:	003a      	movs	r2, r7
 80006aa:	430a      	orrs	r2, r1
 80006ac:	d100      	bne.n	80006b0 <__aeabi_dadd+0x214>
 80006ae:	e170      	b.n	8000992 <__aeabi_dadd+0x4f6>
 80006b0:	4662      	mov	r2, ip
 80006b2:	4664      	mov	r4, ip
 80006b4:	3a01      	subs	r2, #1
 80006b6:	2c01      	cmp	r4, #1
 80006b8:	d100      	bne.n	80006bc <__aeabi_dadd+0x220>
 80006ba:	e0e0      	b.n	800087e <__aeabi_dadd+0x3e2>
 80006bc:	4c51      	ldr	r4, [pc, #324]	; (8000804 <__aeabi_dadd+0x368>)
 80006be:	45a4      	cmp	ip, r4
 80006c0:	d100      	bne.n	80006c4 <__aeabi_dadd+0x228>
 80006c2:	e161      	b.n	8000988 <__aeabi_dadd+0x4ec>
 80006c4:	4694      	mov	ip, r2
 80006c6:	e7b4      	b.n	8000632 <__aeabi_dadd+0x196>
 80006c8:	003a      	movs	r2, r7
 80006ca:	391f      	subs	r1, #31
 80006cc:	40ca      	lsrs	r2, r1
 80006ce:	0011      	movs	r1, r2
 80006d0:	2b20      	cmp	r3, #32
 80006d2:	d003      	beq.n	80006dc <__aeabi_dadd+0x240>
 80006d4:	2240      	movs	r2, #64	; 0x40
 80006d6:	1ad3      	subs	r3, r2, r3
 80006d8:	409f      	lsls	r7, r3
 80006da:	433c      	orrs	r4, r7
 80006dc:	1e63      	subs	r3, r4, #1
 80006de:	419c      	sbcs	r4, r3
 80006e0:	2700      	movs	r7, #0
 80006e2:	2600      	movs	r6, #0
 80006e4:	430c      	orrs	r4, r1
 80006e6:	0763      	lsls	r3, r4, #29
 80006e8:	d000      	beq.n	80006ec <__aeabi_dadd+0x250>
 80006ea:	e753      	b.n	8000594 <__aeabi_dadd+0xf8>
 80006ec:	46b4      	mov	ip, r6
 80006ee:	08e4      	lsrs	r4, r4, #3
 80006f0:	077b      	lsls	r3, r7, #29
 80006f2:	4323      	orrs	r3, r4
 80006f4:	08f8      	lsrs	r0, r7, #3
 80006f6:	4a43      	ldr	r2, [pc, #268]	; (8000804 <__aeabi_dadd+0x368>)
 80006f8:	4594      	cmp	ip, r2
 80006fa:	d01d      	beq.n	8000738 <__aeabi_dadd+0x29c>
 80006fc:	4662      	mov	r2, ip
 80006fe:	0307      	lsls	r7, r0, #12
 8000700:	0552      	lsls	r2, r2, #21
 8000702:	0b3f      	lsrs	r7, r7, #12
 8000704:	0d52      	lsrs	r2, r2, #21
 8000706:	e760      	b.n	80005ca <__aeabi_dadd+0x12e>
 8000708:	4644      	mov	r4, r8
 800070a:	430c      	orrs	r4, r1
 800070c:	1e62      	subs	r2, r4, #1
 800070e:	4194      	sbcs	r4, r2
 8000710:	18e4      	adds	r4, r4, r3
 8000712:	429c      	cmp	r4, r3
 8000714:	419b      	sbcs	r3, r3
 8000716:	425f      	negs	r7, r3
 8000718:	183f      	adds	r7, r7, r0
 800071a:	023b      	lsls	r3, r7, #8
 800071c:	d5e3      	bpl.n	80006e6 <__aeabi_dadd+0x24a>
 800071e:	4b39      	ldr	r3, [pc, #228]	; (8000804 <__aeabi_dadd+0x368>)
 8000720:	3601      	adds	r6, #1
 8000722:	429e      	cmp	r6, r3
 8000724:	d000      	beq.n	8000728 <__aeabi_dadd+0x28c>
 8000726:	e0b5      	b.n	8000894 <__aeabi_dadd+0x3f8>
 8000728:	0032      	movs	r2, r6
 800072a:	2700      	movs	r7, #0
 800072c:	2300      	movs	r3, #0
 800072e:	e74c      	b.n	80005ca <__aeabi_dadd+0x12e>
 8000730:	0742      	lsls	r2, r0, #29
 8000732:	08db      	lsrs	r3, r3, #3
 8000734:	4313      	orrs	r3, r2
 8000736:	08c0      	lsrs	r0, r0, #3
 8000738:	001a      	movs	r2, r3
 800073a:	4302      	orrs	r2, r0
 800073c:	d100      	bne.n	8000740 <__aeabi_dadd+0x2a4>
 800073e:	e1e1      	b.n	8000b04 <__aeabi_dadd+0x668>
 8000740:	2780      	movs	r7, #128	; 0x80
 8000742:	033f      	lsls	r7, r7, #12
 8000744:	4307      	orrs	r7, r0
 8000746:	033f      	lsls	r7, r7, #12
 8000748:	4a2e      	ldr	r2, [pc, #184]	; (8000804 <__aeabi_dadd+0x368>)
 800074a:	0b3f      	lsrs	r7, r7, #12
 800074c:	e73d      	b.n	80005ca <__aeabi_dadd+0x12e>
 800074e:	0020      	movs	r0, r4
 8000750:	f001 fc8a 	bl	8002068 <__clzsi2>
 8000754:	0001      	movs	r1, r0
 8000756:	3118      	adds	r1, #24
 8000758:	291f      	cmp	r1, #31
 800075a:	dc00      	bgt.n	800075e <__aeabi_dadd+0x2c2>
 800075c:	e6fc      	b.n	8000558 <__aeabi_dadd+0xbc>
 800075e:	3808      	subs	r0, #8
 8000760:	4084      	lsls	r4, r0
 8000762:	0027      	movs	r7, r4
 8000764:	2400      	movs	r4, #0
 8000766:	42b1      	cmp	r1, r6
 8000768:	db00      	blt.n	800076c <__aeabi_dadd+0x2d0>
 800076a:	e6ff      	b.n	800056c <__aeabi_dadd+0xd0>
 800076c:	4a26      	ldr	r2, [pc, #152]	; (8000808 <__aeabi_dadd+0x36c>)
 800076e:	1a76      	subs	r6, r6, r1
 8000770:	4017      	ands	r7, r2
 8000772:	e70d      	b.n	8000590 <__aeabi_dadd+0xf4>
 8000774:	2a00      	cmp	r2, #0
 8000776:	d02f      	beq.n	80007d8 <__aeabi_dadd+0x33c>
 8000778:	464a      	mov	r2, r9
 800077a:	1b92      	subs	r2, r2, r6
 800077c:	4694      	mov	ip, r2
 800077e:	2e00      	cmp	r6, #0
 8000780:	d100      	bne.n	8000784 <__aeabi_dadd+0x2e8>
 8000782:	e0ad      	b.n	80008e0 <__aeabi_dadd+0x444>
 8000784:	4a1f      	ldr	r2, [pc, #124]	; (8000804 <__aeabi_dadd+0x368>)
 8000786:	4591      	cmp	r9, r2
 8000788:	d100      	bne.n	800078c <__aeabi_dadd+0x2f0>
 800078a:	e10f      	b.n	80009ac <__aeabi_dadd+0x510>
 800078c:	2280      	movs	r2, #128	; 0x80
 800078e:	0412      	lsls	r2, r2, #16
 8000790:	4310      	orrs	r0, r2
 8000792:	4662      	mov	r2, ip
 8000794:	2a38      	cmp	r2, #56	; 0x38
 8000796:	dd00      	ble.n	800079a <__aeabi_dadd+0x2fe>
 8000798:	e10f      	b.n	80009ba <__aeabi_dadd+0x51e>
 800079a:	2a1f      	cmp	r2, #31
 800079c:	dd00      	ble.n	80007a0 <__aeabi_dadd+0x304>
 800079e:	e180      	b.n	8000aa2 <__aeabi_dadd+0x606>
 80007a0:	4664      	mov	r4, ip
 80007a2:	2220      	movs	r2, #32
 80007a4:	001e      	movs	r6, r3
 80007a6:	1b12      	subs	r2, r2, r4
 80007a8:	4667      	mov	r7, ip
 80007aa:	0004      	movs	r4, r0
 80007ac:	4093      	lsls	r3, r2
 80007ae:	4094      	lsls	r4, r2
 80007b0:	40fe      	lsrs	r6, r7
 80007b2:	1e5a      	subs	r2, r3, #1
 80007b4:	4193      	sbcs	r3, r2
 80007b6:	40f8      	lsrs	r0, r7
 80007b8:	4334      	orrs	r4, r6
 80007ba:	431c      	orrs	r4, r3
 80007bc:	4480      	add	r8, r0
 80007be:	1864      	adds	r4, r4, r1
 80007c0:	428c      	cmp	r4, r1
 80007c2:	41bf      	sbcs	r7, r7
 80007c4:	427f      	negs	r7, r7
 80007c6:	464e      	mov	r6, r9
 80007c8:	4447      	add	r7, r8
 80007ca:	e7a6      	b.n	800071a <__aeabi_dadd+0x27e>
 80007cc:	4642      	mov	r2, r8
 80007ce:	430a      	orrs	r2, r1
 80007d0:	0011      	movs	r1, r2
 80007d2:	1e4a      	subs	r2, r1, #1
 80007d4:	4191      	sbcs	r1, r2
 80007d6:	e6ad      	b.n	8000534 <__aeabi_dadd+0x98>
 80007d8:	4c0c      	ldr	r4, [pc, #48]	; (800080c <__aeabi_dadd+0x370>)
 80007da:	1c72      	adds	r2, r6, #1
 80007dc:	4222      	tst	r2, r4
 80007de:	d000      	beq.n	80007e2 <__aeabi_dadd+0x346>
 80007e0:	e0a1      	b.n	8000926 <__aeabi_dadd+0x48a>
 80007e2:	0002      	movs	r2, r0
 80007e4:	431a      	orrs	r2, r3
 80007e6:	2e00      	cmp	r6, #0
 80007e8:	d000      	beq.n	80007ec <__aeabi_dadd+0x350>
 80007ea:	e0fa      	b.n	80009e2 <__aeabi_dadd+0x546>
 80007ec:	2a00      	cmp	r2, #0
 80007ee:	d100      	bne.n	80007f2 <__aeabi_dadd+0x356>
 80007f0:	e145      	b.n	8000a7e <__aeabi_dadd+0x5e2>
 80007f2:	003a      	movs	r2, r7
 80007f4:	430a      	orrs	r2, r1
 80007f6:	d000      	beq.n	80007fa <__aeabi_dadd+0x35e>
 80007f8:	e146      	b.n	8000a88 <__aeabi_dadd+0x5ec>
 80007fa:	0742      	lsls	r2, r0, #29
 80007fc:	08db      	lsrs	r3, r3, #3
 80007fe:	4313      	orrs	r3, r2
 8000800:	08c0      	lsrs	r0, r0, #3
 8000802:	e77b      	b.n	80006fc <__aeabi_dadd+0x260>
 8000804:	000007ff 	.word	0x000007ff
 8000808:	ff7fffff 	.word	0xff7fffff
 800080c:	000007fe 	.word	0x000007fe
 8000810:	4647      	mov	r7, r8
 8000812:	1a5c      	subs	r4, r3, r1
 8000814:	1bc2      	subs	r2, r0, r7
 8000816:	42a3      	cmp	r3, r4
 8000818:	41bf      	sbcs	r7, r7
 800081a:	427f      	negs	r7, r7
 800081c:	46b9      	mov	r9, r7
 800081e:	0017      	movs	r7, r2
 8000820:	464a      	mov	r2, r9
 8000822:	1abf      	subs	r7, r7, r2
 8000824:	023a      	lsls	r2, r7, #8
 8000826:	d500      	bpl.n	800082a <__aeabi_dadd+0x38e>
 8000828:	e08d      	b.n	8000946 <__aeabi_dadd+0x4aa>
 800082a:	0023      	movs	r3, r4
 800082c:	433b      	orrs	r3, r7
 800082e:	d000      	beq.n	8000832 <__aeabi_dadd+0x396>
 8000830:	e68a      	b.n	8000548 <__aeabi_dadd+0xac>
 8000832:	2000      	movs	r0, #0
 8000834:	2500      	movs	r5, #0
 8000836:	e761      	b.n	80006fc <__aeabi_dadd+0x260>
 8000838:	4cb4      	ldr	r4, [pc, #720]	; (8000b0c <__aeabi_dadd+0x670>)
 800083a:	45a1      	cmp	r9, r4
 800083c:	d100      	bne.n	8000840 <__aeabi_dadd+0x3a4>
 800083e:	e0ad      	b.n	800099c <__aeabi_dadd+0x500>
 8000840:	2480      	movs	r4, #128	; 0x80
 8000842:	0424      	lsls	r4, r4, #16
 8000844:	4320      	orrs	r0, r4
 8000846:	4664      	mov	r4, ip
 8000848:	2c38      	cmp	r4, #56	; 0x38
 800084a:	dc3d      	bgt.n	80008c8 <__aeabi_dadd+0x42c>
 800084c:	4662      	mov	r2, ip
 800084e:	2c1f      	cmp	r4, #31
 8000850:	dd00      	ble.n	8000854 <__aeabi_dadd+0x3b8>
 8000852:	e0b7      	b.n	80009c4 <__aeabi_dadd+0x528>
 8000854:	2520      	movs	r5, #32
 8000856:	001e      	movs	r6, r3
 8000858:	1b2d      	subs	r5, r5, r4
 800085a:	0004      	movs	r4, r0
 800085c:	40ab      	lsls	r3, r5
 800085e:	40ac      	lsls	r4, r5
 8000860:	40d6      	lsrs	r6, r2
 8000862:	40d0      	lsrs	r0, r2
 8000864:	4642      	mov	r2, r8
 8000866:	1e5d      	subs	r5, r3, #1
 8000868:	41ab      	sbcs	r3, r5
 800086a:	4334      	orrs	r4, r6
 800086c:	1a12      	subs	r2, r2, r0
 800086e:	4690      	mov	r8, r2
 8000870:	4323      	orrs	r3, r4
 8000872:	e02c      	b.n	80008ce <__aeabi_dadd+0x432>
 8000874:	0742      	lsls	r2, r0, #29
 8000876:	08db      	lsrs	r3, r3, #3
 8000878:	4313      	orrs	r3, r2
 800087a:	08c0      	lsrs	r0, r0, #3
 800087c:	e73b      	b.n	80006f6 <__aeabi_dadd+0x25a>
 800087e:	185c      	adds	r4, r3, r1
 8000880:	429c      	cmp	r4, r3
 8000882:	419b      	sbcs	r3, r3
 8000884:	4440      	add	r0, r8
 8000886:	425b      	negs	r3, r3
 8000888:	18c7      	adds	r7, r0, r3
 800088a:	2601      	movs	r6, #1
 800088c:	023b      	lsls	r3, r7, #8
 800088e:	d400      	bmi.n	8000892 <__aeabi_dadd+0x3f6>
 8000890:	e729      	b.n	80006e6 <__aeabi_dadd+0x24a>
 8000892:	2602      	movs	r6, #2
 8000894:	4a9e      	ldr	r2, [pc, #632]	; (8000b10 <__aeabi_dadd+0x674>)
 8000896:	0863      	lsrs	r3, r4, #1
 8000898:	4017      	ands	r7, r2
 800089a:	2201      	movs	r2, #1
 800089c:	4014      	ands	r4, r2
 800089e:	431c      	orrs	r4, r3
 80008a0:	07fb      	lsls	r3, r7, #31
 80008a2:	431c      	orrs	r4, r3
 80008a4:	087f      	lsrs	r7, r7, #1
 80008a6:	e673      	b.n	8000590 <__aeabi_dadd+0xf4>
 80008a8:	4644      	mov	r4, r8
 80008aa:	3a20      	subs	r2, #32
 80008ac:	40d4      	lsrs	r4, r2
 80008ae:	4662      	mov	r2, ip
 80008b0:	2a20      	cmp	r2, #32
 80008b2:	d005      	beq.n	80008c0 <__aeabi_dadd+0x424>
 80008b4:	4667      	mov	r7, ip
 80008b6:	2240      	movs	r2, #64	; 0x40
 80008b8:	1bd2      	subs	r2, r2, r7
 80008ba:	4647      	mov	r7, r8
 80008bc:	4097      	lsls	r7, r2
 80008be:	4339      	orrs	r1, r7
 80008c0:	1e4a      	subs	r2, r1, #1
 80008c2:	4191      	sbcs	r1, r2
 80008c4:	4321      	orrs	r1, r4
 80008c6:	e635      	b.n	8000534 <__aeabi_dadd+0x98>
 80008c8:	4303      	orrs	r3, r0
 80008ca:	1e58      	subs	r0, r3, #1
 80008cc:	4183      	sbcs	r3, r0
 80008ce:	1acc      	subs	r4, r1, r3
 80008d0:	42a1      	cmp	r1, r4
 80008d2:	41bf      	sbcs	r7, r7
 80008d4:	4643      	mov	r3, r8
 80008d6:	427f      	negs	r7, r7
 80008d8:	4655      	mov	r5, sl
 80008da:	464e      	mov	r6, r9
 80008dc:	1bdf      	subs	r7, r3, r7
 80008de:	e62e      	b.n	800053e <__aeabi_dadd+0xa2>
 80008e0:	0002      	movs	r2, r0
 80008e2:	431a      	orrs	r2, r3
 80008e4:	d100      	bne.n	80008e8 <__aeabi_dadd+0x44c>
 80008e6:	e0bd      	b.n	8000a64 <__aeabi_dadd+0x5c8>
 80008e8:	4662      	mov	r2, ip
 80008ea:	4664      	mov	r4, ip
 80008ec:	3a01      	subs	r2, #1
 80008ee:	2c01      	cmp	r4, #1
 80008f0:	d100      	bne.n	80008f4 <__aeabi_dadd+0x458>
 80008f2:	e0e5      	b.n	8000ac0 <__aeabi_dadd+0x624>
 80008f4:	4c85      	ldr	r4, [pc, #532]	; (8000b0c <__aeabi_dadd+0x670>)
 80008f6:	45a4      	cmp	ip, r4
 80008f8:	d058      	beq.n	80009ac <__aeabi_dadd+0x510>
 80008fa:	4694      	mov	ip, r2
 80008fc:	e749      	b.n	8000792 <__aeabi_dadd+0x2f6>
 80008fe:	4664      	mov	r4, ip
 8000900:	2220      	movs	r2, #32
 8000902:	1b12      	subs	r2, r2, r4
 8000904:	4644      	mov	r4, r8
 8000906:	4094      	lsls	r4, r2
 8000908:	000f      	movs	r7, r1
 800090a:	46a1      	mov	r9, r4
 800090c:	4664      	mov	r4, ip
 800090e:	4091      	lsls	r1, r2
 8000910:	40e7      	lsrs	r7, r4
 8000912:	464c      	mov	r4, r9
 8000914:	1e4a      	subs	r2, r1, #1
 8000916:	4191      	sbcs	r1, r2
 8000918:	433c      	orrs	r4, r7
 800091a:	4642      	mov	r2, r8
 800091c:	430c      	orrs	r4, r1
 800091e:	4661      	mov	r1, ip
 8000920:	40ca      	lsrs	r2, r1
 8000922:	1880      	adds	r0, r0, r2
 8000924:	e6f4      	b.n	8000710 <__aeabi_dadd+0x274>
 8000926:	4c79      	ldr	r4, [pc, #484]	; (8000b0c <__aeabi_dadd+0x670>)
 8000928:	42a2      	cmp	r2, r4
 800092a:	d100      	bne.n	800092e <__aeabi_dadd+0x492>
 800092c:	e6fd      	b.n	800072a <__aeabi_dadd+0x28e>
 800092e:	1859      	adds	r1, r3, r1
 8000930:	4299      	cmp	r1, r3
 8000932:	419b      	sbcs	r3, r3
 8000934:	4440      	add	r0, r8
 8000936:	425f      	negs	r7, r3
 8000938:	19c7      	adds	r7, r0, r7
 800093a:	07fc      	lsls	r4, r7, #31
 800093c:	0849      	lsrs	r1, r1, #1
 800093e:	0016      	movs	r6, r2
 8000940:	430c      	orrs	r4, r1
 8000942:	087f      	lsrs	r7, r7, #1
 8000944:	e6cf      	b.n	80006e6 <__aeabi_dadd+0x24a>
 8000946:	1acc      	subs	r4, r1, r3
 8000948:	42a1      	cmp	r1, r4
 800094a:	41bf      	sbcs	r7, r7
 800094c:	4643      	mov	r3, r8
 800094e:	427f      	negs	r7, r7
 8000950:	1a18      	subs	r0, r3, r0
 8000952:	4655      	mov	r5, sl
 8000954:	1bc7      	subs	r7, r0, r7
 8000956:	e5f7      	b.n	8000548 <__aeabi_dadd+0xac>
 8000958:	08c9      	lsrs	r1, r1, #3
 800095a:	077b      	lsls	r3, r7, #29
 800095c:	4655      	mov	r5, sl
 800095e:	430b      	orrs	r3, r1
 8000960:	08f8      	lsrs	r0, r7, #3
 8000962:	e6c8      	b.n	80006f6 <__aeabi_dadd+0x25a>
 8000964:	2c00      	cmp	r4, #0
 8000966:	d000      	beq.n	800096a <__aeabi_dadd+0x4ce>
 8000968:	e081      	b.n	8000a6e <__aeabi_dadd+0x5d2>
 800096a:	4643      	mov	r3, r8
 800096c:	430b      	orrs	r3, r1
 800096e:	d115      	bne.n	800099c <__aeabi_dadd+0x500>
 8000970:	2080      	movs	r0, #128	; 0x80
 8000972:	2500      	movs	r5, #0
 8000974:	0300      	lsls	r0, r0, #12
 8000976:	e6e3      	b.n	8000740 <__aeabi_dadd+0x2a4>
 8000978:	1a5c      	subs	r4, r3, r1
 800097a:	42a3      	cmp	r3, r4
 800097c:	419b      	sbcs	r3, r3
 800097e:	1bc7      	subs	r7, r0, r7
 8000980:	425b      	negs	r3, r3
 8000982:	2601      	movs	r6, #1
 8000984:	1aff      	subs	r7, r7, r3
 8000986:	e5da      	b.n	800053e <__aeabi_dadd+0xa2>
 8000988:	0742      	lsls	r2, r0, #29
 800098a:	08db      	lsrs	r3, r3, #3
 800098c:	4313      	orrs	r3, r2
 800098e:	08c0      	lsrs	r0, r0, #3
 8000990:	e6d2      	b.n	8000738 <__aeabi_dadd+0x29c>
 8000992:	0742      	lsls	r2, r0, #29
 8000994:	08db      	lsrs	r3, r3, #3
 8000996:	4313      	orrs	r3, r2
 8000998:	08c0      	lsrs	r0, r0, #3
 800099a:	e6ac      	b.n	80006f6 <__aeabi_dadd+0x25a>
 800099c:	4643      	mov	r3, r8
 800099e:	4642      	mov	r2, r8
 80009a0:	08c9      	lsrs	r1, r1, #3
 80009a2:	075b      	lsls	r3, r3, #29
 80009a4:	4655      	mov	r5, sl
 80009a6:	430b      	orrs	r3, r1
 80009a8:	08d0      	lsrs	r0, r2, #3
 80009aa:	e6c5      	b.n	8000738 <__aeabi_dadd+0x29c>
 80009ac:	4643      	mov	r3, r8
 80009ae:	4642      	mov	r2, r8
 80009b0:	075b      	lsls	r3, r3, #29
 80009b2:	08c9      	lsrs	r1, r1, #3
 80009b4:	430b      	orrs	r3, r1
 80009b6:	08d0      	lsrs	r0, r2, #3
 80009b8:	e6be      	b.n	8000738 <__aeabi_dadd+0x29c>
 80009ba:	4303      	orrs	r3, r0
 80009bc:	001c      	movs	r4, r3
 80009be:	1e63      	subs	r3, r4, #1
 80009c0:	419c      	sbcs	r4, r3
 80009c2:	e6fc      	b.n	80007be <__aeabi_dadd+0x322>
 80009c4:	0002      	movs	r2, r0
 80009c6:	3c20      	subs	r4, #32
 80009c8:	40e2      	lsrs	r2, r4
 80009ca:	0014      	movs	r4, r2
 80009cc:	4662      	mov	r2, ip
 80009ce:	2a20      	cmp	r2, #32
 80009d0:	d003      	beq.n	80009da <__aeabi_dadd+0x53e>
 80009d2:	2540      	movs	r5, #64	; 0x40
 80009d4:	1aad      	subs	r5, r5, r2
 80009d6:	40a8      	lsls	r0, r5
 80009d8:	4303      	orrs	r3, r0
 80009da:	1e58      	subs	r0, r3, #1
 80009dc:	4183      	sbcs	r3, r0
 80009de:	4323      	orrs	r3, r4
 80009e0:	e775      	b.n	80008ce <__aeabi_dadd+0x432>
 80009e2:	2a00      	cmp	r2, #0
 80009e4:	d0e2      	beq.n	80009ac <__aeabi_dadd+0x510>
 80009e6:	003a      	movs	r2, r7
 80009e8:	430a      	orrs	r2, r1
 80009ea:	d0cd      	beq.n	8000988 <__aeabi_dadd+0x4ec>
 80009ec:	0742      	lsls	r2, r0, #29
 80009ee:	08db      	lsrs	r3, r3, #3
 80009f0:	4313      	orrs	r3, r2
 80009f2:	2280      	movs	r2, #128	; 0x80
 80009f4:	08c0      	lsrs	r0, r0, #3
 80009f6:	0312      	lsls	r2, r2, #12
 80009f8:	4210      	tst	r0, r2
 80009fa:	d006      	beq.n	8000a0a <__aeabi_dadd+0x56e>
 80009fc:	08fc      	lsrs	r4, r7, #3
 80009fe:	4214      	tst	r4, r2
 8000a00:	d103      	bne.n	8000a0a <__aeabi_dadd+0x56e>
 8000a02:	0020      	movs	r0, r4
 8000a04:	08cb      	lsrs	r3, r1, #3
 8000a06:	077a      	lsls	r2, r7, #29
 8000a08:	4313      	orrs	r3, r2
 8000a0a:	0f5a      	lsrs	r2, r3, #29
 8000a0c:	00db      	lsls	r3, r3, #3
 8000a0e:	0752      	lsls	r2, r2, #29
 8000a10:	08db      	lsrs	r3, r3, #3
 8000a12:	4313      	orrs	r3, r2
 8000a14:	e690      	b.n	8000738 <__aeabi_dadd+0x29c>
 8000a16:	4643      	mov	r3, r8
 8000a18:	430b      	orrs	r3, r1
 8000a1a:	d100      	bne.n	8000a1e <__aeabi_dadd+0x582>
 8000a1c:	e709      	b.n	8000832 <__aeabi_dadd+0x396>
 8000a1e:	4643      	mov	r3, r8
 8000a20:	4642      	mov	r2, r8
 8000a22:	08c9      	lsrs	r1, r1, #3
 8000a24:	075b      	lsls	r3, r3, #29
 8000a26:	4655      	mov	r5, sl
 8000a28:	430b      	orrs	r3, r1
 8000a2a:	08d0      	lsrs	r0, r2, #3
 8000a2c:	e666      	b.n	80006fc <__aeabi_dadd+0x260>
 8000a2e:	1acc      	subs	r4, r1, r3
 8000a30:	42a1      	cmp	r1, r4
 8000a32:	4189      	sbcs	r1, r1
 8000a34:	1a3f      	subs	r7, r7, r0
 8000a36:	4249      	negs	r1, r1
 8000a38:	4655      	mov	r5, sl
 8000a3a:	2601      	movs	r6, #1
 8000a3c:	1a7f      	subs	r7, r7, r1
 8000a3e:	e57e      	b.n	800053e <__aeabi_dadd+0xa2>
 8000a40:	4642      	mov	r2, r8
 8000a42:	1a5c      	subs	r4, r3, r1
 8000a44:	1a87      	subs	r7, r0, r2
 8000a46:	42a3      	cmp	r3, r4
 8000a48:	4192      	sbcs	r2, r2
 8000a4a:	4252      	negs	r2, r2
 8000a4c:	1abf      	subs	r7, r7, r2
 8000a4e:	023a      	lsls	r2, r7, #8
 8000a50:	d53d      	bpl.n	8000ace <__aeabi_dadd+0x632>
 8000a52:	1acc      	subs	r4, r1, r3
 8000a54:	42a1      	cmp	r1, r4
 8000a56:	4189      	sbcs	r1, r1
 8000a58:	4643      	mov	r3, r8
 8000a5a:	4249      	negs	r1, r1
 8000a5c:	1a1f      	subs	r7, r3, r0
 8000a5e:	4655      	mov	r5, sl
 8000a60:	1a7f      	subs	r7, r7, r1
 8000a62:	e595      	b.n	8000590 <__aeabi_dadd+0xf4>
 8000a64:	077b      	lsls	r3, r7, #29
 8000a66:	08c9      	lsrs	r1, r1, #3
 8000a68:	430b      	orrs	r3, r1
 8000a6a:	08f8      	lsrs	r0, r7, #3
 8000a6c:	e643      	b.n	80006f6 <__aeabi_dadd+0x25a>
 8000a6e:	4644      	mov	r4, r8
 8000a70:	08db      	lsrs	r3, r3, #3
 8000a72:	430c      	orrs	r4, r1
 8000a74:	d130      	bne.n	8000ad8 <__aeabi_dadd+0x63c>
 8000a76:	0742      	lsls	r2, r0, #29
 8000a78:	4313      	orrs	r3, r2
 8000a7a:	08c0      	lsrs	r0, r0, #3
 8000a7c:	e65c      	b.n	8000738 <__aeabi_dadd+0x29c>
 8000a7e:	077b      	lsls	r3, r7, #29
 8000a80:	08c9      	lsrs	r1, r1, #3
 8000a82:	430b      	orrs	r3, r1
 8000a84:	08f8      	lsrs	r0, r7, #3
 8000a86:	e639      	b.n	80006fc <__aeabi_dadd+0x260>
 8000a88:	185c      	adds	r4, r3, r1
 8000a8a:	429c      	cmp	r4, r3
 8000a8c:	419b      	sbcs	r3, r3
 8000a8e:	4440      	add	r0, r8
 8000a90:	425b      	negs	r3, r3
 8000a92:	18c7      	adds	r7, r0, r3
 8000a94:	023b      	lsls	r3, r7, #8
 8000a96:	d400      	bmi.n	8000a9a <__aeabi_dadd+0x5fe>
 8000a98:	e625      	b.n	80006e6 <__aeabi_dadd+0x24a>
 8000a9a:	4b1d      	ldr	r3, [pc, #116]	; (8000b10 <__aeabi_dadd+0x674>)
 8000a9c:	2601      	movs	r6, #1
 8000a9e:	401f      	ands	r7, r3
 8000aa0:	e621      	b.n	80006e6 <__aeabi_dadd+0x24a>
 8000aa2:	0004      	movs	r4, r0
 8000aa4:	3a20      	subs	r2, #32
 8000aa6:	40d4      	lsrs	r4, r2
 8000aa8:	4662      	mov	r2, ip
 8000aaa:	2a20      	cmp	r2, #32
 8000aac:	d004      	beq.n	8000ab8 <__aeabi_dadd+0x61c>
 8000aae:	2240      	movs	r2, #64	; 0x40
 8000ab0:	4666      	mov	r6, ip
 8000ab2:	1b92      	subs	r2, r2, r6
 8000ab4:	4090      	lsls	r0, r2
 8000ab6:	4303      	orrs	r3, r0
 8000ab8:	1e5a      	subs	r2, r3, #1
 8000aba:	4193      	sbcs	r3, r2
 8000abc:	431c      	orrs	r4, r3
 8000abe:	e67e      	b.n	80007be <__aeabi_dadd+0x322>
 8000ac0:	185c      	adds	r4, r3, r1
 8000ac2:	428c      	cmp	r4, r1
 8000ac4:	4189      	sbcs	r1, r1
 8000ac6:	4440      	add	r0, r8
 8000ac8:	4249      	negs	r1, r1
 8000aca:	1847      	adds	r7, r0, r1
 8000acc:	e6dd      	b.n	800088a <__aeabi_dadd+0x3ee>
 8000ace:	0023      	movs	r3, r4
 8000ad0:	433b      	orrs	r3, r7
 8000ad2:	d100      	bne.n	8000ad6 <__aeabi_dadd+0x63a>
 8000ad4:	e6ad      	b.n	8000832 <__aeabi_dadd+0x396>
 8000ad6:	e606      	b.n	80006e6 <__aeabi_dadd+0x24a>
 8000ad8:	0744      	lsls	r4, r0, #29
 8000ada:	4323      	orrs	r3, r4
 8000adc:	2480      	movs	r4, #128	; 0x80
 8000ade:	08c0      	lsrs	r0, r0, #3
 8000ae0:	0324      	lsls	r4, r4, #12
 8000ae2:	4220      	tst	r0, r4
 8000ae4:	d008      	beq.n	8000af8 <__aeabi_dadd+0x65c>
 8000ae6:	4642      	mov	r2, r8
 8000ae8:	08d6      	lsrs	r6, r2, #3
 8000aea:	4226      	tst	r6, r4
 8000aec:	d104      	bne.n	8000af8 <__aeabi_dadd+0x65c>
 8000aee:	4655      	mov	r5, sl
 8000af0:	0030      	movs	r0, r6
 8000af2:	08cb      	lsrs	r3, r1, #3
 8000af4:	0751      	lsls	r1, r2, #29
 8000af6:	430b      	orrs	r3, r1
 8000af8:	0f5a      	lsrs	r2, r3, #29
 8000afa:	00db      	lsls	r3, r3, #3
 8000afc:	08db      	lsrs	r3, r3, #3
 8000afe:	0752      	lsls	r2, r2, #29
 8000b00:	4313      	orrs	r3, r2
 8000b02:	e619      	b.n	8000738 <__aeabi_dadd+0x29c>
 8000b04:	2300      	movs	r3, #0
 8000b06:	4a01      	ldr	r2, [pc, #4]	; (8000b0c <__aeabi_dadd+0x670>)
 8000b08:	001f      	movs	r7, r3
 8000b0a:	e55e      	b.n	80005ca <__aeabi_dadd+0x12e>
 8000b0c:	000007ff 	.word	0x000007ff
 8000b10:	ff7fffff 	.word	0xff7fffff

08000b14 <__aeabi_ddiv>:
 8000b14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b16:	4657      	mov	r7, sl
 8000b18:	464e      	mov	r6, r9
 8000b1a:	4645      	mov	r5, r8
 8000b1c:	46de      	mov	lr, fp
 8000b1e:	b5e0      	push	{r5, r6, r7, lr}
 8000b20:	4681      	mov	r9, r0
 8000b22:	0005      	movs	r5, r0
 8000b24:	030c      	lsls	r4, r1, #12
 8000b26:	0048      	lsls	r0, r1, #1
 8000b28:	4692      	mov	sl, r2
 8000b2a:	001f      	movs	r7, r3
 8000b2c:	b085      	sub	sp, #20
 8000b2e:	0b24      	lsrs	r4, r4, #12
 8000b30:	0d40      	lsrs	r0, r0, #21
 8000b32:	0fce      	lsrs	r6, r1, #31
 8000b34:	2800      	cmp	r0, #0
 8000b36:	d100      	bne.n	8000b3a <__aeabi_ddiv+0x26>
 8000b38:	e156      	b.n	8000de8 <__aeabi_ddiv+0x2d4>
 8000b3a:	4bd4      	ldr	r3, [pc, #848]	; (8000e8c <__aeabi_ddiv+0x378>)
 8000b3c:	4298      	cmp	r0, r3
 8000b3e:	d100      	bne.n	8000b42 <__aeabi_ddiv+0x2e>
 8000b40:	e172      	b.n	8000e28 <__aeabi_ddiv+0x314>
 8000b42:	0f6b      	lsrs	r3, r5, #29
 8000b44:	00e4      	lsls	r4, r4, #3
 8000b46:	431c      	orrs	r4, r3
 8000b48:	2380      	movs	r3, #128	; 0x80
 8000b4a:	041b      	lsls	r3, r3, #16
 8000b4c:	4323      	orrs	r3, r4
 8000b4e:	4698      	mov	r8, r3
 8000b50:	4bcf      	ldr	r3, [pc, #828]	; (8000e90 <__aeabi_ddiv+0x37c>)
 8000b52:	00ed      	lsls	r5, r5, #3
 8000b54:	469b      	mov	fp, r3
 8000b56:	2300      	movs	r3, #0
 8000b58:	4699      	mov	r9, r3
 8000b5a:	4483      	add	fp, r0
 8000b5c:	9300      	str	r3, [sp, #0]
 8000b5e:	033c      	lsls	r4, r7, #12
 8000b60:	007b      	lsls	r3, r7, #1
 8000b62:	4650      	mov	r0, sl
 8000b64:	0b24      	lsrs	r4, r4, #12
 8000b66:	0d5b      	lsrs	r3, r3, #21
 8000b68:	0fff      	lsrs	r7, r7, #31
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d100      	bne.n	8000b70 <__aeabi_ddiv+0x5c>
 8000b6e:	e11f      	b.n	8000db0 <__aeabi_ddiv+0x29c>
 8000b70:	4ac6      	ldr	r2, [pc, #792]	; (8000e8c <__aeabi_ddiv+0x378>)
 8000b72:	4293      	cmp	r3, r2
 8000b74:	d100      	bne.n	8000b78 <__aeabi_ddiv+0x64>
 8000b76:	e162      	b.n	8000e3e <__aeabi_ddiv+0x32a>
 8000b78:	49c5      	ldr	r1, [pc, #788]	; (8000e90 <__aeabi_ddiv+0x37c>)
 8000b7a:	0f42      	lsrs	r2, r0, #29
 8000b7c:	468c      	mov	ip, r1
 8000b7e:	00e4      	lsls	r4, r4, #3
 8000b80:	4659      	mov	r1, fp
 8000b82:	4314      	orrs	r4, r2
 8000b84:	2280      	movs	r2, #128	; 0x80
 8000b86:	4463      	add	r3, ip
 8000b88:	0412      	lsls	r2, r2, #16
 8000b8a:	1acb      	subs	r3, r1, r3
 8000b8c:	4314      	orrs	r4, r2
 8000b8e:	469b      	mov	fp, r3
 8000b90:	00c2      	lsls	r2, r0, #3
 8000b92:	2000      	movs	r0, #0
 8000b94:	0033      	movs	r3, r6
 8000b96:	407b      	eors	r3, r7
 8000b98:	469a      	mov	sl, r3
 8000b9a:	464b      	mov	r3, r9
 8000b9c:	2b0f      	cmp	r3, #15
 8000b9e:	d827      	bhi.n	8000bf0 <__aeabi_ddiv+0xdc>
 8000ba0:	49bc      	ldr	r1, [pc, #752]	; (8000e94 <__aeabi_ddiv+0x380>)
 8000ba2:	009b      	lsls	r3, r3, #2
 8000ba4:	58cb      	ldr	r3, [r1, r3]
 8000ba6:	469f      	mov	pc, r3
 8000ba8:	46b2      	mov	sl, r6
 8000baa:	9b00      	ldr	r3, [sp, #0]
 8000bac:	2b02      	cmp	r3, #2
 8000bae:	d016      	beq.n	8000bde <__aeabi_ddiv+0xca>
 8000bb0:	2b03      	cmp	r3, #3
 8000bb2:	d100      	bne.n	8000bb6 <__aeabi_ddiv+0xa2>
 8000bb4:	e28e      	b.n	80010d4 <__aeabi_ddiv+0x5c0>
 8000bb6:	2b01      	cmp	r3, #1
 8000bb8:	d000      	beq.n	8000bbc <__aeabi_ddiv+0xa8>
 8000bba:	e0d9      	b.n	8000d70 <__aeabi_ddiv+0x25c>
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	2400      	movs	r4, #0
 8000bc0:	2500      	movs	r5, #0
 8000bc2:	4652      	mov	r2, sl
 8000bc4:	051b      	lsls	r3, r3, #20
 8000bc6:	4323      	orrs	r3, r4
 8000bc8:	07d2      	lsls	r2, r2, #31
 8000bca:	4313      	orrs	r3, r2
 8000bcc:	0028      	movs	r0, r5
 8000bce:	0019      	movs	r1, r3
 8000bd0:	b005      	add	sp, #20
 8000bd2:	bcf0      	pop	{r4, r5, r6, r7}
 8000bd4:	46bb      	mov	fp, r7
 8000bd6:	46b2      	mov	sl, r6
 8000bd8:	46a9      	mov	r9, r5
 8000bda:	46a0      	mov	r8, r4
 8000bdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bde:	2400      	movs	r4, #0
 8000be0:	2500      	movs	r5, #0
 8000be2:	4baa      	ldr	r3, [pc, #680]	; (8000e8c <__aeabi_ddiv+0x378>)
 8000be4:	e7ed      	b.n	8000bc2 <__aeabi_ddiv+0xae>
 8000be6:	46ba      	mov	sl, r7
 8000be8:	46a0      	mov	r8, r4
 8000bea:	0015      	movs	r5, r2
 8000bec:	9000      	str	r0, [sp, #0]
 8000bee:	e7dc      	b.n	8000baa <__aeabi_ddiv+0x96>
 8000bf0:	4544      	cmp	r4, r8
 8000bf2:	d200      	bcs.n	8000bf6 <__aeabi_ddiv+0xe2>
 8000bf4:	e1c7      	b.n	8000f86 <__aeabi_ddiv+0x472>
 8000bf6:	d100      	bne.n	8000bfa <__aeabi_ddiv+0xe6>
 8000bf8:	e1c2      	b.n	8000f80 <__aeabi_ddiv+0x46c>
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	425b      	negs	r3, r3
 8000bfe:	469c      	mov	ip, r3
 8000c00:	002e      	movs	r6, r5
 8000c02:	4640      	mov	r0, r8
 8000c04:	2500      	movs	r5, #0
 8000c06:	44e3      	add	fp, ip
 8000c08:	0223      	lsls	r3, r4, #8
 8000c0a:	0e14      	lsrs	r4, r2, #24
 8000c0c:	431c      	orrs	r4, r3
 8000c0e:	0c1b      	lsrs	r3, r3, #16
 8000c10:	4699      	mov	r9, r3
 8000c12:	0423      	lsls	r3, r4, #16
 8000c14:	0c1f      	lsrs	r7, r3, #16
 8000c16:	0212      	lsls	r2, r2, #8
 8000c18:	4649      	mov	r1, r9
 8000c1a:	9200      	str	r2, [sp, #0]
 8000c1c:	9701      	str	r7, [sp, #4]
 8000c1e:	f7ff fb0f 	bl	8000240 <__aeabi_uidivmod>
 8000c22:	0002      	movs	r2, r0
 8000c24:	437a      	muls	r2, r7
 8000c26:	040b      	lsls	r3, r1, #16
 8000c28:	0c31      	lsrs	r1, r6, #16
 8000c2a:	4680      	mov	r8, r0
 8000c2c:	4319      	orrs	r1, r3
 8000c2e:	428a      	cmp	r2, r1
 8000c30:	d907      	bls.n	8000c42 <__aeabi_ddiv+0x12e>
 8000c32:	2301      	movs	r3, #1
 8000c34:	425b      	negs	r3, r3
 8000c36:	469c      	mov	ip, r3
 8000c38:	1909      	adds	r1, r1, r4
 8000c3a:	44e0      	add	r8, ip
 8000c3c:	428c      	cmp	r4, r1
 8000c3e:	d800      	bhi.n	8000c42 <__aeabi_ddiv+0x12e>
 8000c40:	e207      	b.n	8001052 <__aeabi_ddiv+0x53e>
 8000c42:	1a88      	subs	r0, r1, r2
 8000c44:	4649      	mov	r1, r9
 8000c46:	f7ff fafb 	bl	8000240 <__aeabi_uidivmod>
 8000c4a:	0409      	lsls	r1, r1, #16
 8000c4c:	468c      	mov	ip, r1
 8000c4e:	0431      	lsls	r1, r6, #16
 8000c50:	4666      	mov	r6, ip
 8000c52:	9a01      	ldr	r2, [sp, #4]
 8000c54:	0c09      	lsrs	r1, r1, #16
 8000c56:	4342      	muls	r2, r0
 8000c58:	0003      	movs	r3, r0
 8000c5a:	4331      	orrs	r1, r6
 8000c5c:	428a      	cmp	r2, r1
 8000c5e:	d904      	bls.n	8000c6a <__aeabi_ddiv+0x156>
 8000c60:	1909      	adds	r1, r1, r4
 8000c62:	3b01      	subs	r3, #1
 8000c64:	428c      	cmp	r4, r1
 8000c66:	d800      	bhi.n	8000c6a <__aeabi_ddiv+0x156>
 8000c68:	e1ed      	b.n	8001046 <__aeabi_ddiv+0x532>
 8000c6a:	1a88      	subs	r0, r1, r2
 8000c6c:	4642      	mov	r2, r8
 8000c6e:	0412      	lsls	r2, r2, #16
 8000c70:	431a      	orrs	r2, r3
 8000c72:	4690      	mov	r8, r2
 8000c74:	4641      	mov	r1, r8
 8000c76:	9b00      	ldr	r3, [sp, #0]
 8000c78:	040e      	lsls	r6, r1, #16
 8000c7a:	0c1b      	lsrs	r3, r3, #16
 8000c7c:	001f      	movs	r7, r3
 8000c7e:	9302      	str	r3, [sp, #8]
 8000c80:	9b00      	ldr	r3, [sp, #0]
 8000c82:	0c36      	lsrs	r6, r6, #16
 8000c84:	041b      	lsls	r3, r3, #16
 8000c86:	0c19      	lsrs	r1, r3, #16
 8000c88:	000b      	movs	r3, r1
 8000c8a:	4373      	muls	r3, r6
 8000c8c:	0c12      	lsrs	r2, r2, #16
 8000c8e:	437e      	muls	r6, r7
 8000c90:	9103      	str	r1, [sp, #12]
 8000c92:	4351      	muls	r1, r2
 8000c94:	437a      	muls	r2, r7
 8000c96:	0c1f      	lsrs	r7, r3, #16
 8000c98:	46bc      	mov	ip, r7
 8000c9a:	1876      	adds	r6, r6, r1
 8000c9c:	4466      	add	r6, ip
 8000c9e:	42b1      	cmp	r1, r6
 8000ca0:	d903      	bls.n	8000caa <__aeabi_ddiv+0x196>
 8000ca2:	2180      	movs	r1, #128	; 0x80
 8000ca4:	0249      	lsls	r1, r1, #9
 8000ca6:	468c      	mov	ip, r1
 8000ca8:	4462      	add	r2, ip
 8000caa:	0c31      	lsrs	r1, r6, #16
 8000cac:	188a      	adds	r2, r1, r2
 8000cae:	0431      	lsls	r1, r6, #16
 8000cb0:	041e      	lsls	r6, r3, #16
 8000cb2:	0c36      	lsrs	r6, r6, #16
 8000cb4:	198e      	adds	r6, r1, r6
 8000cb6:	4290      	cmp	r0, r2
 8000cb8:	d302      	bcc.n	8000cc0 <__aeabi_ddiv+0x1ac>
 8000cba:	d112      	bne.n	8000ce2 <__aeabi_ddiv+0x1ce>
 8000cbc:	42b5      	cmp	r5, r6
 8000cbe:	d210      	bcs.n	8000ce2 <__aeabi_ddiv+0x1ce>
 8000cc0:	4643      	mov	r3, r8
 8000cc2:	1e59      	subs	r1, r3, #1
 8000cc4:	9b00      	ldr	r3, [sp, #0]
 8000cc6:	469c      	mov	ip, r3
 8000cc8:	4465      	add	r5, ip
 8000cca:	001f      	movs	r7, r3
 8000ccc:	429d      	cmp	r5, r3
 8000cce:	419b      	sbcs	r3, r3
 8000cd0:	425b      	negs	r3, r3
 8000cd2:	191b      	adds	r3, r3, r4
 8000cd4:	18c0      	adds	r0, r0, r3
 8000cd6:	4284      	cmp	r4, r0
 8000cd8:	d200      	bcs.n	8000cdc <__aeabi_ddiv+0x1c8>
 8000cda:	e1a0      	b.n	800101e <__aeabi_ddiv+0x50a>
 8000cdc:	d100      	bne.n	8000ce0 <__aeabi_ddiv+0x1cc>
 8000cde:	e19b      	b.n	8001018 <__aeabi_ddiv+0x504>
 8000ce0:	4688      	mov	r8, r1
 8000ce2:	1bae      	subs	r6, r5, r6
 8000ce4:	42b5      	cmp	r5, r6
 8000ce6:	41ad      	sbcs	r5, r5
 8000ce8:	1a80      	subs	r0, r0, r2
 8000cea:	426d      	negs	r5, r5
 8000cec:	1b40      	subs	r0, r0, r5
 8000cee:	4284      	cmp	r4, r0
 8000cf0:	d100      	bne.n	8000cf4 <__aeabi_ddiv+0x1e0>
 8000cf2:	e1d5      	b.n	80010a0 <__aeabi_ddiv+0x58c>
 8000cf4:	4649      	mov	r1, r9
 8000cf6:	f7ff faa3 	bl	8000240 <__aeabi_uidivmod>
 8000cfa:	9a01      	ldr	r2, [sp, #4]
 8000cfc:	040b      	lsls	r3, r1, #16
 8000cfe:	4342      	muls	r2, r0
 8000d00:	0c31      	lsrs	r1, r6, #16
 8000d02:	0005      	movs	r5, r0
 8000d04:	4319      	orrs	r1, r3
 8000d06:	428a      	cmp	r2, r1
 8000d08:	d900      	bls.n	8000d0c <__aeabi_ddiv+0x1f8>
 8000d0a:	e16c      	b.n	8000fe6 <__aeabi_ddiv+0x4d2>
 8000d0c:	1a88      	subs	r0, r1, r2
 8000d0e:	4649      	mov	r1, r9
 8000d10:	f7ff fa96 	bl	8000240 <__aeabi_uidivmod>
 8000d14:	9a01      	ldr	r2, [sp, #4]
 8000d16:	0436      	lsls	r6, r6, #16
 8000d18:	4342      	muls	r2, r0
 8000d1a:	0409      	lsls	r1, r1, #16
 8000d1c:	0c36      	lsrs	r6, r6, #16
 8000d1e:	0003      	movs	r3, r0
 8000d20:	430e      	orrs	r6, r1
 8000d22:	42b2      	cmp	r2, r6
 8000d24:	d900      	bls.n	8000d28 <__aeabi_ddiv+0x214>
 8000d26:	e153      	b.n	8000fd0 <__aeabi_ddiv+0x4bc>
 8000d28:	9803      	ldr	r0, [sp, #12]
 8000d2a:	1ab6      	subs	r6, r6, r2
 8000d2c:	0002      	movs	r2, r0
 8000d2e:	042d      	lsls	r5, r5, #16
 8000d30:	431d      	orrs	r5, r3
 8000d32:	9f02      	ldr	r7, [sp, #8]
 8000d34:	042b      	lsls	r3, r5, #16
 8000d36:	0c1b      	lsrs	r3, r3, #16
 8000d38:	435a      	muls	r2, r3
 8000d3a:	437b      	muls	r3, r7
 8000d3c:	469c      	mov	ip, r3
 8000d3e:	0c29      	lsrs	r1, r5, #16
 8000d40:	4348      	muls	r0, r1
 8000d42:	0c13      	lsrs	r3, r2, #16
 8000d44:	4484      	add	ip, r0
 8000d46:	4463      	add	r3, ip
 8000d48:	4379      	muls	r1, r7
 8000d4a:	4298      	cmp	r0, r3
 8000d4c:	d903      	bls.n	8000d56 <__aeabi_ddiv+0x242>
 8000d4e:	2080      	movs	r0, #128	; 0x80
 8000d50:	0240      	lsls	r0, r0, #9
 8000d52:	4684      	mov	ip, r0
 8000d54:	4461      	add	r1, ip
 8000d56:	0c18      	lsrs	r0, r3, #16
 8000d58:	0412      	lsls	r2, r2, #16
 8000d5a:	041b      	lsls	r3, r3, #16
 8000d5c:	0c12      	lsrs	r2, r2, #16
 8000d5e:	1841      	adds	r1, r0, r1
 8000d60:	189b      	adds	r3, r3, r2
 8000d62:	428e      	cmp	r6, r1
 8000d64:	d200      	bcs.n	8000d68 <__aeabi_ddiv+0x254>
 8000d66:	e0ff      	b.n	8000f68 <__aeabi_ddiv+0x454>
 8000d68:	d100      	bne.n	8000d6c <__aeabi_ddiv+0x258>
 8000d6a:	e0fa      	b.n	8000f62 <__aeabi_ddiv+0x44e>
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	431d      	orrs	r5, r3
 8000d70:	4a49      	ldr	r2, [pc, #292]	; (8000e98 <__aeabi_ddiv+0x384>)
 8000d72:	445a      	add	r2, fp
 8000d74:	2a00      	cmp	r2, #0
 8000d76:	dc00      	bgt.n	8000d7a <__aeabi_ddiv+0x266>
 8000d78:	e0aa      	b.n	8000ed0 <__aeabi_ddiv+0x3bc>
 8000d7a:	076b      	lsls	r3, r5, #29
 8000d7c:	d000      	beq.n	8000d80 <__aeabi_ddiv+0x26c>
 8000d7e:	e13d      	b.n	8000ffc <__aeabi_ddiv+0x4e8>
 8000d80:	08ed      	lsrs	r5, r5, #3
 8000d82:	4643      	mov	r3, r8
 8000d84:	01db      	lsls	r3, r3, #7
 8000d86:	d506      	bpl.n	8000d96 <__aeabi_ddiv+0x282>
 8000d88:	4642      	mov	r2, r8
 8000d8a:	4b44      	ldr	r3, [pc, #272]	; (8000e9c <__aeabi_ddiv+0x388>)
 8000d8c:	401a      	ands	r2, r3
 8000d8e:	4690      	mov	r8, r2
 8000d90:	2280      	movs	r2, #128	; 0x80
 8000d92:	00d2      	lsls	r2, r2, #3
 8000d94:	445a      	add	r2, fp
 8000d96:	4b42      	ldr	r3, [pc, #264]	; (8000ea0 <__aeabi_ddiv+0x38c>)
 8000d98:	429a      	cmp	r2, r3
 8000d9a:	dd00      	ble.n	8000d9e <__aeabi_ddiv+0x28a>
 8000d9c:	e71f      	b.n	8000bde <__aeabi_ddiv+0xca>
 8000d9e:	4643      	mov	r3, r8
 8000da0:	075b      	lsls	r3, r3, #29
 8000da2:	431d      	orrs	r5, r3
 8000da4:	4643      	mov	r3, r8
 8000da6:	0552      	lsls	r2, r2, #21
 8000da8:	025c      	lsls	r4, r3, #9
 8000daa:	0b24      	lsrs	r4, r4, #12
 8000dac:	0d53      	lsrs	r3, r2, #21
 8000dae:	e708      	b.n	8000bc2 <__aeabi_ddiv+0xae>
 8000db0:	4652      	mov	r2, sl
 8000db2:	4322      	orrs	r2, r4
 8000db4:	d100      	bne.n	8000db8 <__aeabi_ddiv+0x2a4>
 8000db6:	e07b      	b.n	8000eb0 <__aeabi_ddiv+0x39c>
 8000db8:	2c00      	cmp	r4, #0
 8000dba:	d100      	bne.n	8000dbe <__aeabi_ddiv+0x2aa>
 8000dbc:	e0fa      	b.n	8000fb4 <__aeabi_ddiv+0x4a0>
 8000dbe:	0020      	movs	r0, r4
 8000dc0:	f001 f952 	bl	8002068 <__clzsi2>
 8000dc4:	0002      	movs	r2, r0
 8000dc6:	3a0b      	subs	r2, #11
 8000dc8:	231d      	movs	r3, #29
 8000dca:	0001      	movs	r1, r0
 8000dcc:	1a9b      	subs	r3, r3, r2
 8000dce:	4652      	mov	r2, sl
 8000dd0:	3908      	subs	r1, #8
 8000dd2:	40da      	lsrs	r2, r3
 8000dd4:	408c      	lsls	r4, r1
 8000dd6:	4314      	orrs	r4, r2
 8000dd8:	4652      	mov	r2, sl
 8000dda:	408a      	lsls	r2, r1
 8000ddc:	4b31      	ldr	r3, [pc, #196]	; (8000ea4 <__aeabi_ddiv+0x390>)
 8000dde:	4458      	add	r0, fp
 8000de0:	469b      	mov	fp, r3
 8000de2:	4483      	add	fp, r0
 8000de4:	2000      	movs	r0, #0
 8000de6:	e6d5      	b.n	8000b94 <__aeabi_ddiv+0x80>
 8000de8:	464b      	mov	r3, r9
 8000dea:	4323      	orrs	r3, r4
 8000dec:	4698      	mov	r8, r3
 8000dee:	d044      	beq.n	8000e7a <__aeabi_ddiv+0x366>
 8000df0:	2c00      	cmp	r4, #0
 8000df2:	d100      	bne.n	8000df6 <__aeabi_ddiv+0x2e2>
 8000df4:	e0ce      	b.n	8000f94 <__aeabi_ddiv+0x480>
 8000df6:	0020      	movs	r0, r4
 8000df8:	f001 f936 	bl	8002068 <__clzsi2>
 8000dfc:	0001      	movs	r1, r0
 8000dfe:	0002      	movs	r2, r0
 8000e00:	390b      	subs	r1, #11
 8000e02:	231d      	movs	r3, #29
 8000e04:	1a5b      	subs	r3, r3, r1
 8000e06:	4649      	mov	r1, r9
 8000e08:	0010      	movs	r0, r2
 8000e0a:	40d9      	lsrs	r1, r3
 8000e0c:	3808      	subs	r0, #8
 8000e0e:	4084      	lsls	r4, r0
 8000e10:	000b      	movs	r3, r1
 8000e12:	464d      	mov	r5, r9
 8000e14:	4323      	orrs	r3, r4
 8000e16:	4698      	mov	r8, r3
 8000e18:	4085      	lsls	r5, r0
 8000e1a:	4823      	ldr	r0, [pc, #140]	; (8000ea8 <__aeabi_ddiv+0x394>)
 8000e1c:	1a83      	subs	r3, r0, r2
 8000e1e:	469b      	mov	fp, r3
 8000e20:	2300      	movs	r3, #0
 8000e22:	4699      	mov	r9, r3
 8000e24:	9300      	str	r3, [sp, #0]
 8000e26:	e69a      	b.n	8000b5e <__aeabi_ddiv+0x4a>
 8000e28:	464b      	mov	r3, r9
 8000e2a:	4323      	orrs	r3, r4
 8000e2c:	4698      	mov	r8, r3
 8000e2e:	d11d      	bne.n	8000e6c <__aeabi_ddiv+0x358>
 8000e30:	2308      	movs	r3, #8
 8000e32:	4699      	mov	r9, r3
 8000e34:	3b06      	subs	r3, #6
 8000e36:	2500      	movs	r5, #0
 8000e38:	4683      	mov	fp, r0
 8000e3a:	9300      	str	r3, [sp, #0]
 8000e3c:	e68f      	b.n	8000b5e <__aeabi_ddiv+0x4a>
 8000e3e:	4652      	mov	r2, sl
 8000e40:	4322      	orrs	r2, r4
 8000e42:	d109      	bne.n	8000e58 <__aeabi_ddiv+0x344>
 8000e44:	2302      	movs	r3, #2
 8000e46:	4649      	mov	r1, r9
 8000e48:	4319      	orrs	r1, r3
 8000e4a:	4b18      	ldr	r3, [pc, #96]	; (8000eac <__aeabi_ddiv+0x398>)
 8000e4c:	4689      	mov	r9, r1
 8000e4e:	469c      	mov	ip, r3
 8000e50:	2400      	movs	r4, #0
 8000e52:	2002      	movs	r0, #2
 8000e54:	44e3      	add	fp, ip
 8000e56:	e69d      	b.n	8000b94 <__aeabi_ddiv+0x80>
 8000e58:	2303      	movs	r3, #3
 8000e5a:	464a      	mov	r2, r9
 8000e5c:	431a      	orrs	r2, r3
 8000e5e:	4b13      	ldr	r3, [pc, #76]	; (8000eac <__aeabi_ddiv+0x398>)
 8000e60:	4691      	mov	r9, r2
 8000e62:	469c      	mov	ip, r3
 8000e64:	4652      	mov	r2, sl
 8000e66:	2003      	movs	r0, #3
 8000e68:	44e3      	add	fp, ip
 8000e6a:	e693      	b.n	8000b94 <__aeabi_ddiv+0x80>
 8000e6c:	230c      	movs	r3, #12
 8000e6e:	4699      	mov	r9, r3
 8000e70:	3b09      	subs	r3, #9
 8000e72:	46a0      	mov	r8, r4
 8000e74:	4683      	mov	fp, r0
 8000e76:	9300      	str	r3, [sp, #0]
 8000e78:	e671      	b.n	8000b5e <__aeabi_ddiv+0x4a>
 8000e7a:	2304      	movs	r3, #4
 8000e7c:	4699      	mov	r9, r3
 8000e7e:	2300      	movs	r3, #0
 8000e80:	469b      	mov	fp, r3
 8000e82:	3301      	adds	r3, #1
 8000e84:	2500      	movs	r5, #0
 8000e86:	9300      	str	r3, [sp, #0]
 8000e88:	e669      	b.n	8000b5e <__aeabi_ddiv+0x4a>
 8000e8a:	46c0      	nop			; (mov r8, r8)
 8000e8c:	000007ff 	.word	0x000007ff
 8000e90:	fffffc01 	.word	0xfffffc01
 8000e94:	080085e8 	.word	0x080085e8
 8000e98:	000003ff 	.word	0x000003ff
 8000e9c:	feffffff 	.word	0xfeffffff
 8000ea0:	000007fe 	.word	0x000007fe
 8000ea4:	000003f3 	.word	0x000003f3
 8000ea8:	fffffc0d 	.word	0xfffffc0d
 8000eac:	fffff801 	.word	0xfffff801
 8000eb0:	4649      	mov	r1, r9
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	4319      	orrs	r1, r3
 8000eb6:	4689      	mov	r9, r1
 8000eb8:	2400      	movs	r4, #0
 8000eba:	2001      	movs	r0, #1
 8000ebc:	e66a      	b.n	8000b94 <__aeabi_ddiv+0x80>
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	2480      	movs	r4, #128	; 0x80
 8000ec2:	469a      	mov	sl, r3
 8000ec4:	2500      	movs	r5, #0
 8000ec6:	4b8a      	ldr	r3, [pc, #552]	; (80010f0 <__aeabi_ddiv+0x5dc>)
 8000ec8:	0324      	lsls	r4, r4, #12
 8000eca:	e67a      	b.n	8000bc2 <__aeabi_ddiv+0xae>
 8000ecc:	2501      	movs	r5, #1
 8000ece:	426d      	negs	r5, r5
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	1a9b      	subs	r3, r3, r2
 8000ed4:	2b38      	cmp	r3, #56	; 0x38
 8000ed6:	dd00      	ble.n	8000eda <__aeabi_ddiv+0x3c6>
 8000ed8:	e670      	b.n	8000bbc <__aeabi_ddiv+0xa8>
 8000eda:	2b1f      	cmp	r3, #31
 8000edc:	dc00      	bgt.n	8000ee0 <__aeabi_ddiv+0x3cc>
 8000ede:	e0bf      	b.n	8001060 <__aeabi_ddiv+0x54c>
 8000ee0:	211f      	movs	r1, #31
 8000ee2:	4249      	negs	r1, r1
 8000ee4:	1a8a      	subs	r2, r1, r2
 8000ee6:	4641      	mov	r1, r8
 8000ee8:	40d1      	lsrs	r1, r2
 8000eea:	000a      	movs	r2, r1
 8000eec:	2b20      	cmp	r3, #32
 8000eee:	d004      	beq.n	8000efa <__aeabi_ddiv+0x3e6>
 8000ef0:	4641      	mov	r1, r8
 8000ef2:	4b80      	ldr	r3, [pc, #512]	; (80010f4 <__aeabi_ddiv+0x5e0>)
 8000ef4:	445b      	add	r3, fp
 8000ef6:	4099      	lsls	r1, r3
 8000ef8:	430d      	orrs	r5, r1
 8000efa:	1e6b      	subs	r3, r5, #1
 8000efc:	419d      	sbcs	r5, r3
 8000efe:	2307      	movs	r3, #7
 8000f00:	432a      	orrs	r2, r5
 8000f02:	001d      	movs	r5, r3
 8000f04:	2400      	movs	r4, #0
 8000f06:	4015      	ands	r5, r2
 8000f08:	4213      	tst	r3, r2
 8000f0a:	d100      	bne.n	8000f0e <__aeabi_ddiv+0x3fa>
 8000f0c:	e0d4      	b.n	80010b8 <__aeabi_ddiv+0x5a4>
 8000f0e:	210f      	movs	r1, #15
 8000f10:	2300      	movs	r3, #0
 8000f12:	4011      	ands	r1, r2
 8000f14:	2904      	cmp	r1, #4
 8000f16:	d100      	bne.n	8000f1a <__aeabi_ddiv+0x406>
 8000f18:	e0cb      	b.n	80010b2 <__aeabi_ddiv+0x59e>
 8000f1a:	1d11      	adds	r1, r2, #4
 8000f1c:	4291      	cmp	r1, r2
 8000f1e:	4192      	sbcs	r2, r2
 8000f20:	4252      	negs	r2, r2
 8000f22:	189b      	adds	r3, r3, r2
 8000f24:	000a      	movs	r2, r1
 8000f26:	0219      	lsls	r1, r3, #8
 8000f28:	d400      	bmi.n	8000f2c <__aeabi_ddiv+0x418>
 8000f2a:	e0c2      	b.n	80010b2 <__aeabi_ddiv+0x59e>
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	2400      	movs	r4, #0
 8000f30:	2500      	movs	r5, #0
 8000f32:	e646      	b.n	8000bc2 <__aeabi_ddiv+0xae>
 8000f34:	2380      	movs	r3, #128	; 0x80
 8000f36:	4641      	mov	r1, r8
 8000f38:	031b      	lsls	r3, r3, #12
 8000f3a:	4219      	tst	r1, r3
 8000f3c:	d008      	beq.n	8000f50 <__aeabi_ddiv+0x43c>
 8000f3e:	421c      	tst	r4, r3
 8000f40:	d106      	bne.n	8000f50 <__aeabi_ddiv+0x43c>
 8000f42:	431c      	orrs	r4, r3
 8000f44:	0324      	lsls	r4, r4, #12
 8000f46:	46ba      	mov	sl, r7
 8000f48:	0015      	movs	r5, r2
 8000f4a:	4b69      	ldr	r3, [pc, #420]	; (80010f0 <__aeabi_ddiv+0x5dc>)
 8000f4c:	0b24      	lsrs	r4, r4, #12
 8000f4e:	e638      	b.n	8000bc2 <__aeabi_ddiv+0xae>
 8000f50:	2480      	movs	r4, #128	; 0x80
 8000f52:	4643      	mov	r3, r8
 8000f54:	0324      	lsls	r4, r4, #12
 8000f56:	431c      	orrs	r4, r3
 8000f58:	0324      	lsls	r4, r4, #12
 8000f5a:	46b2      	mov	sl, r6
 8000f5c:	4b64      	ldr	r3, [pc, #400]	; (80010f0 <__aeabi_ddiv+0x5dc>)
 8000f5e:	0b24      	lsrs	r4, r4, #12
 8000f60:	e62f      	b.n	8000bc2 <__aeabi_ddiv+0xae>
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d100      	bne.n	8000f68 <__aeabi_ddiv+0x454>
 8000f66:	e703      	b.n	8000d70 <__aeabi_ddiv+0x25c>
 8000f68:	19a6      	adds	r6, r4, r6
 8000f6a:	1e68      	subs	r0, r5, #1
 8000f6c:	42a6      	cmp	r6, r4
 8000f6e:	d200      	bcs.n	8000f72 <__aeabi_ddiv+0x45e>
 8000f70:	e08d      	b.n	800108e <__aeabi_ddiv+0x57a>
 8000f72:	428e      	cmp	r6, r1
 8000f74:	d200      	bcs.n	8000f78 <__aeabi_ddiv+0x464>
 8000f76:	e0a3      	b.n	80010c0 <__aeabi_ddiv+0x5ac>
 8000f78:	d100      	bne.n	8000f7c <__aeabi_ddiv+0x468>
 8000f7a:	e0b3      	b.n	80010e4 <__aeabi_ddiv+0x5d0>
 8000f7c:	0005      	movs	r5, r0
 8000f7e:	e6f5      	b.n	8000d6c <__aeabi_ddiv+0x258>
 8000f80:	42aa      	cmp	r2, r5
 8000f82:	d900      	bls.n	8000f86 <__aeabi_ddiv+0x472>
 8000f84:	e639      	b.n	8000bfa <__aeabi_ddiv+0xe6>
 8000f86:	4643      	mov	r3, r8
 8000f88:	07de      	lsls	r6, r3, #31
 8000f8a:	0858      	lsrs	r0, r3, #1
 8000f8c:	086b      	lsrs	r3, r5, #1
 8000f8e:	431e      	orrs	r6, r3
 8000f90:	07ed      	lsls	r5, r5, #31
 8000f92:	e639      	b.n	8000c08 <__aeabi_ddiv+0xf4>
 8000f94:	4648      	mov	r0, r9
 8000f96:	f001 f867 	bl	8002068 <__clzsi2>
 8000f9a:	0001      	movs	r1, r0
 8000f9c:	0002      	movs	r2, r0
 8000f9e:	3115      	adds	r1, #21
 8000fa0:	3220      	adds	r2, #32
 8000fa2:	291c      	cmp	r1, #28
 8000fa4:	dc00      	bgt.n	8000fa8 <__aeabi_ddiv+0x494>
 8000fa6:	e72c      	b.n	8000e02 <__aeabi_ddiv+0x2ee>
 8000fa8:	464b      	mov	r3, r9
 8000faa:	3808      	subs	r0, #8
 8000fac:	4083      	lsls	r3, r0
 8000fae:	2500      	movs	r5, #0
 8000fb0:	4698      	mov	r8, r3
 8000fb2:	e732      	b.n	8000e1a <__aeabi_ddiv+0x306>
 8000fb4:	f001 f858 	bl	8002068 <__clzsi2>
 8000fb8:	0003      	movs	r3, r0
 8000fba:	001a      	movs	r2, r3
 8000fbc:	3215      	adds	r2, #21
 8000fbe:	3020      	adds	r0, #32
 8000fc0:	2a1c      	cmp	r2, #28
 8000fc2:	dc00      	bgt.n	8000fc6 <__aeabi_ddiv+0x4b2>
 8000fc4:	e700      	b.n	8000dc8 <__aeabi_ddiv+0x2b4>
 8000fc6:	4654      	mov	r4, sl
 8000fc8:	3b08      	subs	r3, #8
 8000fca:	2200      	movs	r2, #0
 8000fcc:	409c      	lsls	r4, r3
 8000fce:	e705      	b.n	8000ddc <__aeabi_ddiv+0x2c8>
 8000fd0:	1936      	adds	r6, r6, r4
 8000fd2:	3b01      	subs	r3, #1
 8000fd4:	42b4      	cmp	r4, r6
 8000fd6:	d900      	bls.n	8000fda <__aeabi_ddiv+0x4c6>
 8000fd8:	e6a6      	b.n	8000d28 <__aeabi_ddiv+0x214>
 8000fda:	42b2      	cmp	r2, r6
 8000fdc:	d800      	bhi.n	8000fe0 <__aeabi_ddiv+0x4cc>
 8000fde:	e6a3      	b.n	8000d28 <__aeabi_ddiv+0x214>
 8000fe0:	1e83      	subs	r3, r0, #2
 8000fe2:	1936      	adds	r6, r6, r4
 8000fe4:	e6a0      	b.n	8000d28 <__aeabi_ddiv+0x214>
 8000fe6:	1909      	adds	r1, r1, r4
 8000fe8:	3d01      	subs	r5, #1
 8000fea:	428c      	cmp	r4, r1
 8000fec:	d900      	bls.n	8000ff0 <__aeabi_ddiv+0x4dc>
 8000fee:	e68d      	b.n	8000d0c <__aeabi_ddiv+0x1f8>
 8000ff0:	428a      	cmp	r2, r1
 8000ff2:	d800      	bhi.n	8000ff6 <__aeabi_ddiv+0x4e2>
 8000ff4:	e68a      	b.n	8000d0c <__aeabi_ddiv+0x1f8>
 8000ff6:	1e85      	subs	r5, r0, #2
 8000ff8:	1909      	adds	r1, r1, r4
 8000ffa:	e687      	b.n	8000d0c <__aeabi_ddiv+0x1f8>
 8000ffc:	230f      	movs	r3, #15
 8000ffe:	402b      	ands	r3, r5
 8001000:	2b04      	cmp	r3, #4
 8001002:	d100      	bne.n	8001006 <__aeabi_ddiv+0x4f2>
 8001004:	e6bc      	b.n	8000d80 <__aeabi_ddiv+0x26c>
 8001006:	2305      	movs	r3, #5
 8001008:	425b      	negs	r3, r3
 800100a:	42ab      	cmp	r3, r5
 800100c:	419b      	sbcs	r3, r3
 800100e:	3504      	adds	r5, #4
 8001010:	425b      	negs	r3, r3
 8001012:	08ed      	lsrs	r5, r5, #3
 8001014:	4498      	add	r8, r3
 8001016:	e6b4      	b.n	8000d82 <__aeabi_ddiv+0x26e>
 8001018:	42af      	cmp	r7, r5
 800101a:	d900      	bls.n	800101e <__aeabi_ddiv+0x50a>
 800101c:	e660      	b.n	8000ce0 <__aeabi_ddiv+0x1cc>
 800101e:	4282      	cmp	r2, r0
 8001020:	d804      	bhi.n	800102c <__aeabi_ddiv+0x518>
 8001022:	d000      	beq.n	8001026 <__aeabi_ddiv+0x512>
 8001024:	e65c      	b.n	8000ce0 <__aeabi_ddiv+0x1cc>
 8001026:	42ae      	cmp	r6, r5
 8001028:	d800      	bhi.n	800102c <__aeabi_ddiv+0x518>
 800102a:	e659      	b.n	8000ce0 <__aeabi_ddiv+0x1cc>
 800102c:	2302      	movs	r3, #2
 800102e:	425b      	negs	r3, r3
 8001030:	469c      	mov	ip, r3
 8001032:	9b00      	ldr	r3, [sp, #0]
 8001034:	44e0      	add	r8, ip
 8001036:	469c      	mov	ip, r3
 8001038:	4465      	add	r5, ip
 800103a:	429d      	cmp	r5, r3
 800103c:	419b      	sbcs	r3, r3
 800103e:	425b      	negs	r3, r3
 8001040:	191b      	adds	r3, r3, r4
 8001042:	18c0      	adds	r0, r0, r3
 8001044:	e64d      	b.n	8000ce2 <__aeabi_ddiv+0x1ce>
 8001046:	428a      	cmp	r2, r1
 8001048:	d800      	bhi.n	800104c <__aeabi_ddiv+0x538>
 800104a:	e60e      	b.n	8000c6a <__aeabi_ddiv+0x156>
 800104c:	1e83      	subs	r3, r0, #2
 800104e:	1909      	adds	r1, r1, r4
 8001050:	e60b      	b.n	8000c6a <__aeabi_ddiv+0x156>
 8001052:	428a      	cmp	r2, r1
 8001054:	d800      	bhi.n	8001058 <__aeabi_ddiv+0x544>
 8001056:	e5f4      	b.n	8000c42 <__aeabi_ddiv+0x12e>
 8001058:	1e83      	subs	r3, r0, #2
 800105a:	4698      	mov	r8, r3
 800105c:	1909      	adds	r1, r1, r4
 800105e:	e5f0      	b.n	8000c42 <__aeabi_ddiv+0x12e>
 8001060:	4925      	ldr	r1, [pc, #148]	; (80010f8 <__aeabi_ddiv+0x5e4>)
 8001062:	0028      	movs	r0, r5
 8001064:	4459      	add	r1, fp
 8001066:	408d      	lsls	r5, r1
 8001068:	4642      	mov	r2, r8
 800106a:	408a      	lsls	r2, r1
 800106c:	1e69      	subs	r1, r5, #1
 800106e:	418d      	sbcs	r5, r1
 8001070:	4641      	mov	r1, r8
 8001072:	40d8      	lsrs	r0, r3
 8001074:	40d9      	lsrs	r1, r3
 8001076:	4302      	orrs	r2, r0
 8001078:	432a      	orrs	r2, r5
 800107a:	000b      	movs	r3, r1
 800107c:	0751      	lsls	r1, r2, #29
 800107e:	d100      	bne.n	8001082 <__aeabi_ddiv+0x56e>
 8001080:	e751      	b.n	8000f26 <__aeabi_ddiv+0x412>
 8001082:	210f      	movs	r1, #15
 8001084:	4011      	ands	r1, r2
 8001086:	2904      	cmp	r1, #4
 8001088:	d000      	beq.n	800108c <__aeabi_ddiv+0x578>
 800108a:	e746      	b.n	8000f1a <__aeabi_ddiv+0x406>
 800108c:	e74b      	b.n	8000f26 <__aeabi_ddiv+0x412>
 800108e:	0005      	movs	r5, r0
 8001090:	428e      	cmp	r6, r1
 8001092:	d000      	beq.n	8001096 <__aeabi_ddiv+0x582>
 8001094:	e66a      	b.n	8000d6c <__aeabi_ddiv+0x258>
 8001096:	9a00      	ldr	r2, [sp, #0]
 8001098:	4293      	cmp	r3, r2
 800109a:	d000      	beq.n	800109e <__aeabi_ddiv+0x58a>
 800109c:	e666      	b.n	8000d6c <__aeabi_ddiv+0x258>
 800109e:	e667      	b.n	8000d70 <__aeabi_ddiv+0x25c>
 80010a0:	4a16      	ldr	r2, [pc, #88]	; (80010fc <__aeabi_ddiv+0x5e8>)
 80010a2:	445a      	add	r2, fp
 80010a4:	2a00      	cmp	r2, #0
 80010a6:	dc00      	bgt.n	80010aa <__aeabi_ddiv+0x596>
 80010a8:	e710      	b.n	8000ecc <__aeabi_ddiv+0x3b8>
 80010aa:	2301      	movs	r3, #1
 80010ac:	2500      	movs	r5, #0
 80010ae:	4498      	add	r8, r3
 80010b0:	e667      	b.n	8000d82 <__aeabi_ddiv+0x26e>
 80010b2:	075d      	lsls	r5, r3, #29
 80010b4:	025b      	lsls	r3, r3, #9
 80010b6:	0b1c      	lsrs	r4, r3, #12
 80010b8:	08d2      	lsrs	r2, r2, #3
 80010ba:	2300      	movs	r3, #0
 80010bc:	4315      	orrs	r5, r2
 80010be:	e580      	b.n	8000bc2 <__aeabi_ddiv+0xae>
 80010c0:	9800      	ldr	r0, [sp, #0]
 80010c2:	3d02      	subs	r5, #2
 80010c4:	0042      	lsls	r2, r0, #1
 80010c6:	4282      	cmp	r2, r0
 80010c8:	41bf      	sbcs	r7, r7
 80010ca:	427f      	negs	r7, r7
 80010cc:	193c      	adds	r4, r7, r4
 80010ce:	1936      	adds	r6, r6, r4
 80010d0:	9200      	str	r2, [sp, #0]
 80010d2:	e7dd      	b.n	8001090 <__aeabi_ddiv+0x57c>
 80010d4:	2480      	movs	r4, #128	; 0x80
 80010d6:	4643      	mov	r3, r8
 80010d8:	0324      	lsls	r4, r4, #12
 80010da:	431c      	orrs	r4, r3
 80010dc:	0324      	lsls	r4, r4, #12
 80010de:	4b04      	ldr	r3, [pc, #16]	; (80010f0 <__aeabi_ddiv+0x5dc>)
 80010e0:	0b24      	lsrs	r4, r4, #12
 80010e2:	e56e      	b.n	8000bc2 <__aeabi_ddiv+0xae>
 80010e4:	9a00      	ldr	r2, [sp, #0]
 80010e6:	429a      	cmp	r2, r3
 80010e8:	d3ea      	bcc.n	80010c0 <__aeabi_ddiv+0x5ac>
 80010ea:	0005      	movs	r5, r0
 80010ec:	e7d3      	b.n	8001096 <__aeabi_ddiv+0x582>
 80010ee:	46c0      	nop			; (mov r8, r8)
 80010f0:	000007ff 	.word	0x000007ff
 80010f4:	0000043e 	.word	0x0000043e
 80010f8:	0000041e 	.word	0x0000041e
 80010fc:	000003ff 	.word	0x000003ff

08001100 <__eqdf2>:
 8001100:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001102:	464e      	mov	r6, r9
 8001104:	4645      	mov	r5, r8
 8001106:	46de      	mov	lr, fp
 8001108:	4657      	mov	r7, sl
 800110a:	4690      	mov	r8, r2
 800110c:	b5e0      	push	{r5, r6, r7, lr}
 800110e:	0017      	movs	r7, r2
 8001110:	031a      	lsls	r2, r3, #12
 8001112:	0b12      	lsrs	r2, r2, #12
 8001114:	0005      	movs	r5, r0
 8001116:	4684      	mov	ip, r0
 8001118:	4819      	ldr	r0, [pc, #100]	; (8001180 <__eqdf2+0x80>)
 800111a:	030e      	lsls	r6, r1, #12
 800111c:	004c      	lsls	r4, r1, #1
 800111e:	4691      	mov	r9, r2
 8001120:	005a      	lsls	r2, r3, #1
 8001122:	0fdb      	lsrs	r3, r3, #31
 8001124:	469b      	mov	fp, r3
 8001126:	0b36      	lsrs	r6, r6, #12
 8001128:	0d64      	lsrs	r4, r4, #21
 800112a:	0fc9      	lsrs	r1, r1, #31
 800112c:	0d52      	lsrs	r2, r2, #21
 800112e:	4284      	cmp	r4, r0
 8001130:	d019      	beq.n	8001166 <__eqdf2+0x66>
 8001132:	4282      	cmp	r2, r0
 8001134:	d010      	beq.n	8001158 <__eqdf2+0x58>
 8001136:	2001      	movs	r0, #1
 8001138:	4294      	cmp	r4, r2
 800113a:	d10e      	bne.n	800115a <__eqdf2+0x5a>
 800113c:	454e      	cmp	r6, r9
 800113e:	d10c      	bne.n	800115a <__eqdf2+0x5a>
 8001140:	2001      	movs	r0, #1
 8001142:	45c4      	cmp	ip, r8
 8001144:	d109      	bne.n	800115a <__eqdf2+0x5a>
 8001146:	4559      	cmp	r1, fp
 8001148:	d017      	beq.n	800117a <__eqdf2+0x7a>
 800114a:	2c00      	cmp	r4, #0
 800114c:	d105      	bne.n	800115a <__eqdf2+0x5a>
 800114e:	0030      	movs	r0, r6
 8001150:	4328      	orrs	r0, r5
 8001152:	1e43      	subs	r3, r0, #1
 8001154:	4198      	sbcs	r0, r3
 8001156:	e000      	b.n	800115a <__eqdf2+0x5a>
 8001158:	2001      	movs	r0, #1
 800115a:	bcf0      	pop	{r4, r5, r6, r7}
 800115c:	46bb      	mov	fp, r7
 800115e:	46b2      	mov	sl, r6
 8001160:	46a9      	mov	r9, r5
 8001162:	46a0      	mov	r8, r4
 8001164:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001166:	0033      	movs	r3, r6
 8001168:	2001      	movs	r0, #1
 800116a:	432b      	orrs	r3, r5
 800116c:	d1f5      	bne.n	800115a <__eqdf2+0x5a>
 800116e:	42a2      	cmp	r2, r4
 8001170:	d1f3      	bne.n	800115a <__eqdf2+0x5a>
 8001172:	464b      	mov	r3, r9
 8001174:	433b      	orrs	r3, r7
 8001176:	d1f0      	bne.n	800115a <__eqdf2+0x5a>
 8001178:	e7e2      	b.n	8001140 <__eqdf2+0x40>
 800117a:	2000      	movs	r0, #0
 800117c:	e7ed      	b.n	800115a <__eqdf2+0x5a>
 800117e:	46c0      	nop			; (mov r8, r8)
 8001180:	000007ff 	.word	0x000007ff

08001184 <__gedf2>:
 8001184:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001186:	4647      	mov	r7, r8
 8001188:	46ce      	mov	lr, r9
 800118a:	0004      	movs	r4, r0
 800118c:	0018      	movs	r0, r3
 800118e:	0016      	movs	r6, r2
 8001190:	031b      	lsls	r3, r3, #12
 8001192:	0b1b      	lsrs	r3, r3, #12
 8001194:	4d2d      	ldr	r5, [pc, #180]	; (800124c <__gedf2+0xc8>)
 8001196:	004a      	lsls	r2, r1, #1
 8001198:	4699      	mov	r9, r3
 800119a:	b580      	push	{r7, lr}
 800119c:	0043      	lsls	r3, r0, #1
 800119e:	030f      	lsls	r7, r1, #12
 80011a0:	46a4      	mov	ip, r4
 80011a2:	46b0      	mov	r8, r6
 80011a4:	0b3f      	lsrs	r7, r7, #12
 80011a6:	0d52      	lsrs	r2, r2, #21
 80011a8:	0fc9      	lsrs	r1, r1, #31
 80011aa:	0d5b      	lsrs	r3, r3, #21
 80011ac:	0fc0      	lsrs	r0, r0, #31
 80011ae:	42aa      	cmp	r2, r5
 80011b0:	d021      	beq.n	80011f6 <__gedf2+0x72>
 80011b2:	42ab      	cmp	r3, r5
 80011b4:	d013      	beq.n	80011de <__gedf2+0x5a>
 80011b6:	2a00      	cmp	r2, #0
 80011b8:	d122      	bne.n	8001200 <__gedf2+0x7c>
 80011ba:	433c      	orrs	r4, r7
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d102      	bne.n	80011c6 <__gedf2+0x42>
 80011c0:	464d      	mov	r5, r9
 80011c2:	432e      	orrs	r6, r5
 80011c4:	d022      	beq.n	800120c <__gedf2+0x88>
 80011c6:	2c00      	cmp	r4, #0
 80011c8:	d010      	beq.n	80011ec <__gedf2+0x68>
 80011ca:	4281      	cmp	r1, r0
 80011cc:	d022      	beq.n	8001214 <__gedf2+0x90>
 80011ce:	2002      	movs	r0, #2
 80011d0:	3901      	subs	r1, #1
 80011d2:	4008      	ands	r0, r1
 80011d4:	3801      	subs	r0, #1
 80011d6:	bcc0      	pop	{r6, r7}
 80011d8:	46b9      	mov	r9, r7
 80011da:	46b0      	mov	r8, r6
 80011dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011de:	464d      	mov	r5, r9
 80011e0:	432e      	orrs	r6, r5
 80011e2:	d129      	bne.n	8001238 <__gedf2+0xb4>
 80011e4:	2a00      	cmp	r2, #0
 80011e6:	d1f0      	bne.n	80011ca <__gedf2+0x46>
 80011e8:	433c      	orrs	r4, r7
 80011ea:	d1ee      	bne.n	80011ca <__gedf2+0x46>
 80011ec:	2800      	cmp	r0, #0
 80011ee:	d1f2      	bne.n	80011d6 <__gedf2+0x52>
 80011f0:	2001      	movs	r0, #1
 80011f2:	4240      	negs	r0, r0
 80011f4:	e7ef      	b.n	80011d6 <__gedf2+0x52>
 80011f6:	003d      	movs	r5, r7
 80011f8:	4325      	orrs	r5, r4
 80011fa:	d11d      	bne.n	8001238 <__gedf2+0xb4>
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d0ee      	beq.n	80011de <__gedf2+0x5a>
 8001200:	2b00      	cmp	r3, #0
 8001202:	d1e2      	bne.n	80011ca <__gedf2+0x46>
 8001204:	464c      	mov	r4, r9
 8001206:	4326      	orrs	r6, r4
 8001208:	d1df      	bne.n	80011ca <__gedf2+0x46>
 800120a:	e7e0      	b.n	80011ce <__gedf2+0x4a>
 800120c:	2000      	movs	r0, #0
 800120e:	2c00      	cmp	r4, #0
 8001210:	d0e1      	beq.n	80011d6 <__gedf2+0x52>
 8001212:	e7dc      	b.n	80011ce <__gedf2+0x4a>
 8001214:	429a      	cmp	r2, r3
 8001216:	dc0a      	bgt.n	800122e <__gedf2+0xaa>
 8001218:	dbe8      	blt.n	80011ec <__gedf2+0x68>
 800121a:	454f      	cmp	r7, r9
 800121c:	d8d7      	bhi.n	80011ce <__gedf2+0x4a>
 800121e:	d00e      	beq.n	800123e <__gedf2+0xba>
 8001220:	2000      	movs	r0, #0
 8001222:	454f      	cmp	r7, r9
 8001224:	d2d7      	bcs.n	80011d6 <__gedf2+0x52>
 8001226:	2900      	cmp	r1, #0
 8001228:	d0e2      	beq.n	80011f0 <__gedf2+0x6c>
 800122a:	0008      	movs	r0, r1
 800122c:	e7d3      	b.n	80011d6 <__gedf2+0x52>
 800122e:	4243      	negs	r3, r0
 8001230:	4158      	adcs	r0, r3
 8001232:	0040      	lsls	r0, r0, #1
 8001234:	3801      	subs	r0, #1
 8001236:	e7ce      	b.n	80011d6 <__gedf2+0x52>
 8001238:	2002      	movs	r0, #2
 800123a:	4240      	negs	r0, r0
 800123c:	e7cb      	b.n	80011d6 <__gedf2+0x52>
 800123e:	45c4      	cmp	ip, r8
 8001240:	d8c5      	bhi.n	80011ce <__gedf2+0x4a>
 8001242:	2000      	movs	r0, #0
 8001244:	45c4      	cmp	ip, r8
 8001246:	d2c6      	bcs.n	80011d6 <__gedf2+0x52>
 8001248:	e7ed      	b.n	8001226 <__gedf2+0xa2>
 800124a:	46c0      	nop			; (mov r8, r8)
 800124c:	000007ff 	.word	0x000007ff

08001250 <__ledf2>:
 8001250:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001252:	4647      	mov	r7, r8
 8001254:	46ce      	mov	lr, r9
 8001256:	0004      	movs	r4, r0
 8001258:	0018      	movs	r0, r3
 800125a:	0016      	movs	r6, r2
 800125c:	031b      	lsls	r3, r3, #12
 800125e:	0b1b      	lsrs	r3, r3, #12
 8001260:	4d2c      	ldr	r5, [pc, #176]	; (8001314 <__ledf2+0xc4>)
 8001262:	004a      	lsls	r2, r1, #1
 8001264:	4699      	mov	r9, r3
 8001266:	b580      	push	{r7, lr}
 8001268:	0043      	lsls	r3, r0, #1
 800126a:	030f      	lsls	r7, r1, #12
 800126c:	46a4      	mov	ip, r4
 800126e:	46b0      	mov	r8, r6
 8001270:	0b3f      	lsrs	r7, r7, #12
 8001272:	0d52      	lsrs	r2, r2, #21
 8001274:	0fc9      	lsrs	r1, r1, #31
 8001276:	0d5b      	lsrs	r3, r3, #21
 8001278:	0fc0      	lsrs	r0, r0, #31
 800127a:	42aa      	cmp	r2, r5
 800127c:	d00d      	beq.n	800129a <__ledf2+0x4a>
 800127e:	42ab      	cmp	r3, r5
 8001280:	d010      	beq.n	80012a4 <__ledf2+0x54>
 8001282:	2a00      	cmp	r2, #0
 8001284:	d127      	bne.n	80012d6 <__ledf2+0x86>
 8001286:	433c      	orrs	r4, r7
 8001288:	2b00      	cmp	r3, #0
 800128a:	d111      	bne.n	80012b0 <__ledf2+0x60>
 800128c:	464d      	mov	r5, r9
 800128e:	432e      	orrs	r6, r5
 8001290:	d10e      	bne.n	80012b0 <__ledf2+0x60>
 8001292:	2000      	movs	r0, #0
 8001294:	2c00      	cmp	r4, #0
 8001296:	d015      	beq.n	80012c4 <__ledf2+0x74>
 8001298:	e00e      	b.n	80012b8 <__ledf2+0x68>
 800129a:	003d      	movs	r5, r7
 800129c:	4325      	orrs	r5, r4
 800129e:	d110      	bne.n	80012c2 <__ledf2+0x72>
 80012a0:	4293      	cmp	r3, r2
 80012a2:	d118      	bne.n	80012d6 <__ledf2+0x86>
 80012a4:	464d      	mov	r5, r9
 80012a6:	432e      	orrs	r6, r5
 80012a8:	d10b      	bne.n	80012c2 <__ledf2+0x72>
 80012aa:	2a00      	cmp	r2, #0
 80012ac:	d102      	bne.n	80012b4 <__ledf2+0x64>
 80012ae:	433c      	orrs	r4, r7
 80012b0:	2c00      	cmp	r4, #0
 80012b2:	d00b      	beq.n	80012cc <__ledf2+0x7c>
 80012b4:	4281      	cmp	r1, r0
 80012b6:	d014      	beq.n	80012e2 <__ledf2+0x92>
 80012b8:	2002      	movs	r0, #2
 80012ba:	3901      	subs	r1, #1
 80012bc:	4008      	ands	r0, r1
 80012be:	3801      	subs	r0, #1
 80012c0:	e000      	b.n	80012c4 <__ledf2+0x74>
 80012c2:	2002      	movs	r0, #2
 80012c4:	bcc0      	pop	{r6, r7}
 80012c6:	46b9      	mov	r9, r7
 80012c8:	46b0      	mov	r8, r6
 80012ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012cc:	2800      	cmp	r0, #0
 80012ce:	d1f9      	bne.n	80012c4 <__ledf2+0x74>
 80012d0:	2001      	movs	r0, #1
 80012d2:	4240      	negs	r0, r0
 80012d4:	e7f6      	b.n	80012c4 <__ledf2+0x74>
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d1ec      	bne.n	80012b4 <__ledf2+0x64>
 80012da:	464c      	mov	r4, r9
 80012dc:	4326      	orrs	r6, r4
 80012de:	d1e9      	bne.n	80012b4 <__ledf2+0x64>
 80012e0:	e7ea      	b.n	80012b8 <__ledf2+0x68>
 80012e2:	429a      	cmp	r2, r3
 80012e4:	dd04      	ble.n	80012f0 <__ledf2+0xa0>
 80012e6:	4243      	negs	r3, r0
 80012e8:	4158      	adcs	r0, r3
 80012ea:	0040      	lsls	r0, r0, #1
 80012ec:	3801      	subs	r0, #1
 80012ee:	e7e9      	b.n	80012c4 <__ledf2+0x74>
 80012f0:	429a      	cmp	r2, r3
 80012f2:	dbeb      	blt.n	80012cc <__ledf2+0x7c>
 80012f4:	454f      	cmp	r7, r9
 80012f6:	d8df      	bhi.n	80012b8 <__ledf2+0x68>
 80012f8:	d006      	beq.n	8001308 <__ledf2+0xb8>
 80012fa:	2000      	movs	r0, #0
 80012fc:	454f      	cmp	r7, r9
 80012fe:	d2e1      	bcs.n	80012c4 <__ledf2+0x74>
 8001300:	2900      	cmp	r1, #0
 8001302:	d0e5      	beq.n	80012d0 <__ledf2+0x80>
 8001304:	0008      	movs	r0, r1
 8001306:	e7dd      	b.n	80012c4 <__ledf2+0x74>
 8001308:	45c4      	cmp	ip, r8
 800130a:	d8d5      	bhi.n	80012b8 <__ledf2+0x68>
 800130c:	2000      	movs	r0, #0
 800130e:	45c4      	cmp	ip, r8
 8001310:	d2d8      	bcs.n	80012c4 <__ledf2+0x74>
 8001312:	e7f5      	b.n	8001300 <__ledf2+0xb0>
 8001314:	000007ff 	.word	0x000007ff

08001318 <__aeabi_dmul>:
 8001318:	b5f0      	push	{r4, r5, r6, r7, lr}
 800131a:	4657      	mov	r7, sl
 800131c:	464e      	mov	r6, r9
 800131e:	4645      	mov	r5, r8
 8001320:	46de      	mov	lr, fp
 8001322:	b5e0      	push	{r5, r6, r7, lr}
 8001324:	4698      	mov	r8, r3
 8001326:	030c      	lsls	r4, r1, #12
 8001328:	004b      	lsls	r3, r1, #1
 800132a:	0006      	movs	r6, r0
 800132c:	4692      	mov	sl, r2
 800132e:	b087      	sub	sp, #28
 8001330:	0b24      	lsrs	r4, r4, #12
 8001332:	0d5b      	lsrs	r3, r3, #21
 8001334:	0fcf      	lsrs	r7, r1, #31
 8001336:	2b00      	cmp	r3, #0
 8001338:	d100      	bne.n	800133c <__aeabi_dmul+0x24>
 800133a:	e15c      	b.n	80015f6 <__aeabi_dmul+0x2de>
 800133c:	4ad9      	ldr	r2, [pc, #868]	; (80016a4 <__aeabi_dmul+0x38c>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d100      	bne.n	8001344 <__aeabi_dmul+0x2c>
 8001342:	e175      	b.n	8001630 <__aeabi_dmul+0x318>
 8001344:	0f42      	lsrs	r2, r0, #29
 8001346:	00e4      	lsls	r4, r4, #3
 8001348:	4314      	orrs	r4, r2
 800134a:	2280      	movs	r2, #128	; 0x80
 800134c:	0412      	lsls	r2, r2, #16
 800134e:	4314      	orrs	r4, r2
 8001350:	4ad5      	ldr	r2, [pc, #852]	; (80016a8 <__aeabi_dmul+0x390>)
 8001352:	00c5      	lsls	r5, r0, #3
 8001354:	4694      	mov	ip, r2
 8001356:	4463      	add	r3, ip
 8001358:	9300      	str	r3, [sp, #0]
 800135a:	2300      	movs	r3, #0
 800135c:	4699      	mov	r9, r3
 800135e:	469b      	mov	fp, r3
 8001360:	4643      	mov	r3, r8
 8001362:	4642      	mov	r2, r8
 8001364:	031e      	lsls	r6, r3, #12
 8001366:	0fd2      	lsrs	r2, r2, #31
 8001368:	005b      	lsls	r3, r3, #1
 800136a:	4650      	mov	r0, sl
 800136c:	4690      	mov	r8, r2
 800136e:	0b36      	lsrs	r6, r6, #12
 8001370:	0d5b      	lsrs	r3, r3, #21
 8001372:	d100      	bne.n	8001376 <__aeabi_dmul+0x5e>
 8001374:	e120      	b.n	80015b8 <__aeabi_dmul+0x2a0>
 8001376:	4acb      	ldr	r2, [pc, #812]	; (80016a4 <__aeabi_dmul+0x38c>)
 8001378:	4293      	cmp	r3, r2
 800137a:	d100      	bne.n	800137e <__aeabi_dmul+0x66>
 800137c:	e162      	b.n	8001644 <__aeabi_dmul+0x32c>
 800137e:	49ca      	ldr	r1, [pc, #808]	; (80016a8 <__aeabi_dmul+0x390>)
 8001380:	0f42      	lsrs	r2, r0, #29
 8001382:	468c      	mov	ip, r1
 8001384:	9900      	ldr	r1, [sp, #0]
 8001386:	4463      	add	r3, ip
 8001388:	00f6      	lsls	r6, r6, #3
 800138a:	468c      	mov	ip, r1
 800138c:	4316      	orrs	r6, r2
 800138e:	2280      	movs	r2, #128	; 0x80
 8001390:	449c      	add	ip, r3
 8001392:	0412      	lsls	r2, r2, #16
 8001394:	4663      	mov	r3, ip
 8001396:	4316      	orrs	r6, r2
 8001398:	00c2      	lsls	r2, r0, #3
 800139a:	2000      	movs	r0, #0
 800139c:	9300      	str	r3, [sp, #0]
 800139e:	9900      	ldr	r1, [sp, #0]
 80013a0:	4643      	mov	r3, r8
 80013a2:	3101      	adds	r1, #1
 80013a4:	468c      	mov	ip, r1
 80013a6:	4649      	mov	r1, r9
 80013a8:	407b      	eors	r3, r7
 80013aa:	9301      	str	r3, [sp, #4]
 80013ac:	290f      	cmp	r1, #15
 80013ae:	d826      	bhi.n	80013fe <__aeabi_dmul+0xe6>
 80013b0:	4bbe      	ldr	r3, [pc, #760]	; (80016ac <__aeabi_dmul+0x394>)
 80013b2:	0089      	lsls	r1, r1, #2
 80013b4:	5859      	ldr	r1, [r3, r1]
 80013b6:	468f      	mov	pc, r1
 80013b8:	4643      	mov	r3, r8
 80013ba:	9301      	str	r3, [sp, #4]
 80013bc:	0034      	movs	r4, r6
 80013be:	0015      	movs	r5, r2
 80013c0:	4683      	mov	fp, r0
 80013c2:	465b      	mov	r3, fp
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d016      	beq.n	80013f6 <__aeabi_dmul+0xde>
 80013c8:	2b03      	cmp	r3, #3
 80013ca:	d100      	bne.n	80013ce <__aeabi_dmul+0xb6>
 80013cc:	e203      	b.n	80017d6 <__aeabi_dmul+0x4be>
 80013ce:	2b01      	cmp	r3, #1
 80013d0:	d000      	beq.n	80013d4 <__aeabi_dmul+0xbc>
 80013d2:	e0cd      	b.n	8001570 <__aeabi_dmul+0x258>
 80013d4:	2200      	movs	r2, #0
 80013d6:	2400      	movs	r4, #0
 80013d8:	2500      	movs	r5, #0
 80013da:	9b01      	ldr	r3, [sp, #4]
 80013dc:	0512      	lsls	r2, r2, #20
 80013de:	4322      	orrs	r2, r4
 80013e0:	07db      	lsls	r3, r3, #31
 80013e2:	431a      	orrs	r2, r3
 80013e4:	0028      	movs	r0, r5
 80013e6:	0011      	movs	r1, r2
 80013e8:	b007      	add	sp, #28
 80013ea:	bcf0      	pop	{r4, r5, r6, r7}
 80013ec:	46bb      	mov	fp, r7
 80013ee:	46b2      	mov	sl, r6
 80013f0:	46a9      	mov	r9, r5
 80013f2:	46a0      	mov	r8, r4
 80013f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013f6:	2400      	movs	r4, #0
 80013f8:	2500      	movs	r5, #0
 80013fa:	4aaa      	ldr	r2, [pc, #680]	; (80016a4 <__aeabi_dmul+0x38c>)
 80013fc:	e7ed      	b.n	80013da <__aeabi_dmul+0xc2>
 80013fe:	0c28      	lsrs	r0, r5, #16
 8001400:	042d      	lsls	r5, r5, #16
 8001402:	0c2d      	lsrs	r5, r5, #16
 8001404:	002b      	movs	r3, r5
 8001406:	0c11      	lsrs	r1, r2, #16
 8001408:	0412      	lsls	r2, r2, #16
 800140a:	0c12      	lsrs	r2, r2, #16
 800140c:	4353      	muls	r3, r2
 800140e:	4698      	mov	r8, r3
 8001410:	0013      	movs	r3, r2
 8001412:	002f      	movs	r7, r5
 8001414:	4343      	muls	r3, r0
 8001416:	4699      	mov	r9, r3
 8001418:	434f      	muls	r7, r1
 800141a:	444f      	add	r7, r9
 800141c:	46bb      	mov	fp, r7
 800141e:	4647      	mov	r7, r8
 8001420:	000b      	movs	r3, r1
 8001422:	0c3f      	lsrs	r7, r7, #16
 8001424:	46ba      	mov	sl, r7
 8001426:	4343      	muls	r3, r0
 8001428:	44da      	add	sl, fp
 800142a:	9302      	str	r3, [sp, #8]
 800142c:	45d1      	cmp	r9, sl
 800142e:	d904      	bls.n	800143a <__aeabi_dmul+0x122>
 8001430:	2780      	movs	r7, #128	; 0x80
 8001432:	027f      	lsls	r7, r7, #9
 8001434:	46b9      	mov	r9, r7
 8001436:	444b      	add	r3, r9
 8001438:	9302      	str	r3, [sp, #8]
 800143a:	4653      	mov	r3, sl
 800143c:	0c1b      	lsrs	r3, r3, #16
 800143e:	469b      	mov	fp, r3
 8001440:	4653      	mov	r3, sl
 8001442:	041f      	lsls	r7, r3, #16
 8001444:	4643      	mov	r3, r8
 8001446:	041b      	lsls	r3, r3, #16
 8001448:	0c1b      	lsrs	r3, r3, #16
 800144a:	4698      	mov	r8, r3
 800144c:	003b      	movs	r3, r7
 800144e:	4443      	add	r3, r8
 8001450:	9304      	str	r3, [sp, #16]
 8001452:	0c33      	lsrs	r3, r6, #16
 8001454:	0436      	lsls	r6, r6, #16
 8001456:	0c36      	lsrs	r6, r6, #16
 8001458:	4698      	mov	r8, r3
 800145a:	0033      	movs	r3, r6
 800145c:	4343      	muls	r3, r0
 800145e:	4699      	mov	r9, r3
 8001460:	4643      	mov	r3, r8
 8001462:	4343      	muls	r3, r0
 8001464:	002f      	movs	r7, r5
 8001466:	469a      	mov	sl, r3
 8001468:	4643      	mov	r3, r8
 800146a:	4377      	muls	r7, r6
 800146c:	435d      	muls	r5, r3
 800146e:	0c38      	lsrs	r0, r7, #16
 8001470:	444d      	add	r5, r9
 8001472:	1945      	adds	r5, r0, r5
 8001474:	45a9      	cmp	r9, r5
 8001476:	d903      	bls.n	8001480 <__aeabi_dmul+0x168>
 8001478:	2380      	movs	r3, #128	; 0x80
 800147a:	025b      	lsls	r3, r3, #9
 800147c:	4699      	mov	r9, r3
 800147e:	44ca      	add	sl, r9
 8001480:	043f      	lsls	r7, r7, #16
 8001482:	0c28      	lsrs	r0, r5, #16
 8001484:	0c3f      	lsrs	r7, r7, #16
 8001486:	042d      	lsls	r5, r5, #16
 8001488:	19ed      	adds	r5, r5, r7
 800148a:	0c27      	lsrs	r7, r4, #16
 800148c:	0424      	lsls	r4, r4, #16
 800148e:	0c24      	lsrs	r4, r4, #16
 8001490:	0003      	movs	r3, r0
 8001492:	0020      	movs	r0, r4
 8001494:	4350      	muls	r0, r2
 8001496:	437a      	muls	r2, r7
 8001498:	4691      	mov	r9, r2
 800149a:	003a      	movs	r2, r7
 800149c:	4453      	add	r3, sl
 800149e:	9305      	str	r3, [sp, #20]
 80014a0:	0c03      	lsrs	r3, r0, #16
 80014a2:	469a      	mov	sl, r3
 80014a4:	434a      	muls	r2, r1
 80014a6:	4361      	muls	r1, r4
 80014a8:	4449      	add	r1, r9
 80014aa:	4451      	add	r1, sl
 80014ac:	44ab      	add	fp, r5
 80014ae:	4589      	cmp	r9, r1
 80014b0:	d903      	bls.n	80014ba <__aeabi_dmul+0x1a2>
 80014b2:	2380      	movs	r3, #128	; 0x80
 80014b4:	025b      	lsls	r3, r3, #9
 80014b6:	4699      	mov	r9, r3
 80014b8:	444a      	add	r2, r9
 80014ba:	0400      	lsls	r0, r0, #16
 80014bc:	0c0b      	lsrs	r3, r1, #16
 80014be:	0c00      	lsrs	r0, r0, #16
 80014c0:	0409      	lsls	r1, r1, #16
 80014c2:	1809      	adds	r1, r1, r0
 80014c4:	0020      	movs	r0, r4
 80014c6:	4699      	mov	r9, r3
 80014c8:	4643      	mov	r3, r8
 80014ca:	4370      	muls	r0, r6
 80014cc:	435c      	muls	r4, r3
 80014ce:	437e      	muls	r6, r7
 80014d0:	435f      	muls	r7, r3
 80014d2:	0c03      	lsrs	r3, r0, #16
 80014d4:	4698      	mov	r8, r3
 80014d6:	19a4      	adds	r4, r4, r6
 80014d8:	4444      	add	r4, r8
 80014da:	444a      	add	r2, r9
 80014dc:	9703      	str	r7, [sp, #12]
 80014de:	42a6      	cmp	r6, r4
 80014e0:	d904      	bls.n	80014ec <__aeabi_dmul+0x1d4>
 80014e2:	2380      	movs	r3, #128	; 0x80
 80014e4:	025b      	lsls	r3, r3, #9
 80014e6:	4698      	mov	r8, r3
 80014e8:	4447      	add	r7, r8
 80014ea:	9703      	str	r7, [sp, #12]
 80014ec:	0423      	lsls	r3, r4, #16
 80014ee:	9e02      	ldr	r6, [sp, #8]
 80014f0:	469a      	mov	sl, r3
 80014f2:	9b05      	ldr	r3, [sp, #20]
 80014f4:	445e      	add	r6, fp
 80014f6:	4698      	mov	r8, r3
 80014f8:	42ae      	cmp	r6, r5
 80014fa:	41ad      	sbcs	r5, r5
 80014fc:	1876      	adds	r6, r6, r1
 80014fe:	428e      	cmp	r6, r1
 8001500:	4189      	sbcs	r1, r1
 8001502:	0400      	lsls	r0, r0, #16
 8001504:	0c00      	lsrs	r0, r0, #16
 8001506:	4450      	add	r0, sl
 8001508:	4440      	add	r0, r8
 800150a:	426d      	negs	r5, r5
 800150c:	1947      	adds	r7, r0, r5
 800150e:	46b8      	mov	r8, r7
 8001510:	4693      	mov	fp, r2
 8001512:	4249      	negs	r1, r1
 8001514:	4689      	mov	r9, r1
 8001516:	44c3      	add	fp, r8
 8001518:	44d9      	add	r9, fp
 800151a:	4298      	cmp	r0, r3
 800151c:	4180      	sbcs	r0, r0
 800151e:	45a8      	cmp	r8, r5
 8001520:	41ad      	sbcs	r5, r5
 8001522:	4593      	cmp	fp, r2
 8001524:	4192      	sbcs	r2, r2
 8001526:	4589      	cmp	r9, r1
 8001528:	4189      	sbcs	r1, r1
 800152a:	426d      	negs	r5, r5
 800152c:	4240      	negs	r0, r0
 800152e:	4328      	orrs	r0, r5
 8001530:	0c24      	lsrs	r4, r4, #16
 8001532:	4252      	negs	r2, r2
 8001534:	4249      	negs	r1, r1
 8001536:	430a      	orrs	r2, r1
 8001538:	9b03      	ldr	r3, [sp, #12]
 800153a:	1900      	adds	r0, r0, r4
 800153c:	1880      	adds	r0, r0, r2
 800153e:	18c7      	adds	r7, r0, r3
 8001540:	464b      	mov	r3, r9
 8001542:	0ddc      	lsrs	r4, r3, #23
 8001544:	9b04      	ldr	r3, [sp, #16]
 8001546:	0275      	lsls	r5, r6, #9
 8001548:	431d      	orrs	r5, r3
 800154a:	1e6a      	subs	r2, r5, #1
 800154c:	4195      	sbcs	r5, r2
 800154e:	464b      	mov	r3, r9
 8001550:	0df6      	lsrs	r6, r6, #23
 8001552:	027f      	lsls	r7, r7, #9
 8001554:	4335      	orrs	r5, r6
 8001556:	025a      	lsls	r2, r3, #9
 8001558:	433c      	orrs	r4, r7
 800155a:	4315      	orrs	r5, r2
 800155c:	01fb      	lsls	r3, r7, #7
 800155e:	d400      	bmi.n	8001562 <__aeabi_dmul+0x24a>
 8001560:	e11c      	b.n	800179c <__aeabi_dmul+0x484>
 8001562:	2101      	movs	r1, #1
 8001564:	086a      	lsrs	r2, r5, #1
 8001566:	400d      	ands	r5, r1
 8001568:	4315      	orrs	r5, r2
 800156a:	07e2      	lsls	r2, r4, #31
 800156c:	4315      	orrs	r5, r2
 800156e:	0864      	lsrs	r4, r4, #1
 8001570:	494f      	ldr	r1, [pc, #316]	; (80016b0 <__aeabi_dmul+0x398>)
 8001572:	4461      	add	r1, ip
 8001574:	2900      	cmp	r1, #0
 8001576:	dc00      	bgt.n	800157a <__aeabi_dmul+0x262>
 8001578:	e0b0      	b.n	80016dc <__aeabi_dmul+0x3c4>
 800157a:	076b      	lsls	r3, r5, #29
 800157c:	d009      	beq.n	8001592 <__aeabi_dmul+0x27a>
 800157e:	220f      	movs	r2, #15
 8001580:	402a      	ands	r2, r5
 8001582:	2a04      	cmp	r2, #4
 8001584:	d005      	beq.n	8001592 <__aeabi_dmul+0x27a>
 8001586:	1d2a      	adds	r2, r5, #4
 8001588:	42aa      	cmp	r2, r5
 800158a:	41ad      	sbcs	r5, r5
 800158c:	426d      	negs	r5, r5
 800158e:	1964      	adds	r4, r4, r5
 8001590:	0015      	movs	r5, r2
 8001592:	01e3      	lsls	r3, r4, #7
 8001594:	d504      	bpl.n	80015a0 <__aeabi_dmul+0x288>
 8001596:	2180      	movs	r1, #128	; 0x80
 8001598:	4a46      	ldr	r2, [pc, #280]	; (80016b4 <__aeabi_dmul+0x39c>)
 800159a:	00c9      	lsls	r1, r1, #3
 800159c:	4014      	ands	r4, r2
 800159e:	4461      	add	r1, ip
 80015a0:	4a45      	ldr	r2, [pc, #276]	; (80016b8 <__aeabi_dmul+0x3a0>)
 80015a2:	4291      	cmp	r1, r2
 80015a4:	dd00      	ble.n	80015a8 <__aeabi_dmul+0x290>
 80015a6:	e726      	b.n	80013f6 <__aeabi_dmul+0xde>
 80015a8:	0762      	lsls	r2, r4, #29
 80015aa:	08ed      	lsrs	r5, r5, #3
 80015ac:	0264      	lsls	r4, r4, #9
 80015ae:	0549      	lsls	r1, r1, #21
 80015b0:	4315      	orrs	r5, r2
 80015b2:	0b24      	lsrs	r4, r4, #12
 80015b4:	0d4a      	lsrs	r2, r1, #21
 80015b6:	e710      	b.n	80013da <__aeabi_dmul+0xc2>
 80015b8:	4652      	mov	r2, sl
 80015ba:	4332      	orrs	r2, r6
 80015bc:	d100      	bne.n	80015c0 <__aeabi_dmul+0x2a8>
 80015be:	e07f      	b.n	80016c0 <__aeabi_dmul+0x3a8>
 80015c0:	2e00      	cmp	r6, #0
 80015c2:	d100      	bne.n	80015c6 <__aeabi_dmul+0x2ae>
 80015c4:	e0dc      	b.n	8001780 <__aeabi_dmul+0x468>
 80015c6:	0030      	movs	r0, r6
 80015c8:	f000 fd4e 	bl	8002068 <__clzsi2>
 80015cc:	0002      	movs	r2, r0
 80015ce:	3a0b      	subs	r2, #11
 80015d0:	231d      	movs	r3, #29
 80015d2:	0001      	movs	r1, r0
 80015d4:	1a9b      	subs	r3, r3, r2
 80015d6:	4652      	mov	r2, sl
 80015d8:	3908      	subs	r1, #8
 80015da:	40da      	lsrs	r2, r3
 80015dc:	408e      	lsls	r6, r1
 80015de:	4316      	orrs	r6, r2
 80015e0:	4652      	mov	r2, sl
 80015e2:	408a      	lsls	r2, r1
 80015e4:	9b00      	ldr	r3, [sp, #0]
 80015e6:	4935      	ldr	r1, [pc, #212]	; (80016bc <__aeabi_dmul+0x3a4>)
 80015e8:	1a18      	subs	r0, r3, r0
 80015ea:	0003      	movs	r3, r0
 80015ec:	468c      	mov	ip, r1
 80015ee:	4463      	add	r3, ip
 80015f0:	2000      	movs	r0, #0
 80015f2:	9300      	str	r3, [sp, #0]
 80015f4:	e6d3      	b.n	800139e <__aeabi_dmul+0x86>
 80015f6:	0025      	movs	r5, r4
 80015f8:	4305      	orrs	r5, r0
 80015fa:	d04a      	beq.n	8001692 <__aeabi_dmul+0x37a>
 80015fc:	2c00      	cmp	r4, #0
 80015fe:	d100      	bne.n	8001602 <__aeabi_dmul+0x2ea>
 8001600:	e0b0      	b.n	8001764 <__aeabi_dmul+0x44c>
 8001602:	0020      	movs	r0, r4
 8001604:	f000 fd30 	bl	8002068 <__clzsi2>
 8001608:	0001      	movs	r1, r0
 800160a:	0002      	movs	r2, r0
 800160c:	390b      	subs	r1, #11
 800160e:	231d      	movs	r3, #29
 8001610:	0010      	movs	r0, r2
 8001612:	1a5b      	subs	r3, r3, r1
 8001614:	0031      	movs	r1, r6
 8001616:	0035      	movs	r5, r6
 8001618:	3808      	subs	r0, #8
 800161a:	4084      	lsls	r4, r0
 800161c:	40d9      	lsrs	r1, r3
 800161e:	4085      	lsls	r5, r0
 8001620:	430c      	orrs	r4, r1
 8001622:	4826      	ldr	r0, [pc, #152]	; (80016bc <__aeabi_dmul+0x3a4>)
 8001624:	1a83      	subs	r3, r0, r2
 8001626:	9300      	str	r3, [sp, #0]
 8001628:	2300      	movs	r3, #0
 800162a:	4699      	mov	r9, r3
 800162c:	469b      	mov	fp, r3
 800162e:	e697      	b.n	8001360 <__aeabi_dmul+0x48>
 8001630:	0005      	movs	r5, r0
 8001632:	4325      	orrs	r5, r4
 8001634:	d126      	bne.n	8001684 <__aeabi_dmul+0x36c>
 8001636:	2208      	movs	r2, #8
 8001638:	9300      	str	r3, [sp, #0]
 800163a:	2302      	movs	r3, #2
 800163c:	2400      	movs	r4, #0
 800163e:	4691      	mov	r9, r2
 8001640:	469b      	mov	fp, r3
 8001642:	e68d      	b.n	8001360 <__aeabi_dmul+0x48>
 8001644:	4652      	mov	r2, sl
 8001646:	9b00      	ldr	r3, [sp, #0]
 8001648:	4332      	orrs	r2, r6
 800164a:	d110      	bne.n	800166e <__aeabi_dmul+0x356>
 800164c:	4915      	ldr	r1, [pc, #84]	; (80016a4 <__aeabi_dmul+0x38c>)
 800164e:	2600      	movs	r6, #0
 8001650:	468c      	mov	ip, r1
 8001652:	4463      	add	r3, ip
 8001654:	4649      	mov	r1, r9
 8001656:	9300      	str	r3, [sp, #0]
 8001658:	2302      	movs	r3, #2
 800165a:	4319      	orrs	r1, r3
 800165c:	4689      	mov	r9, r1
 800165e:	2002      	movs	r0, #2
 8001660:	e69d      	b.n	800139e <__aeabi_dmul+0x86>
 8001662:	465b      	mov	r3, fp
 8001664:	9701      	str	r7, [sp, #4]
 8001666:	2b02      	cmp	r3, #2
 8001668:	d000      	beq.n	800166c <__aeabi_dmul+0x354>
 800166a:	e6ad      	b.n	80013c8 <__aeabi_dmul+0xb0>
 800166c:	e6c3      	b.n	80013f6 <__aeabi_dmul+0xde>
 800166e:	4a0d      	ldr	r2, [pc, #52]	; (80016a4 <__aeabi_dmul+0x38c>)
 8001670:	2003      	movs	r0, #3
 8001672:	4694      	mov	ip, r2
 8001674:	4463      	add	r3, ip
 8001676:	464a      	mov	r2, r9
 8001678:	9300      	str	r3, [sp, #0]
 800167a:	2303      	movs	r3, #3
 800167c:	431a      	orrs	r2, r3
 800167e:	4691      	mov	r9, r2
 8001680:	4652      	mov	r2, sl
 8001682:	e68c      	b.n	800139e <__aeabi_dmul+0x86>
 8001684:	220c      	movs	r2, #12
 8001686:	9300      	str	r3, [sp, #0]
 8001688:	2303      	movs	r3, #3
 800168a:	0005      	movs	r5, r0
 800168c:	4691      	mov	r9, r2
 800168e:	469b      	mov	fp, r3
 8001690:	e666      	b.n	8001360 <__aeabi_dmul+0x48>
 8001692:	2304      	movs	r3, #4
 8001694:	4699      	mov	r9, r3
 8001696:	2300      	movs	r3, #0
 8001698:	9300      	str	r3, [sp, #0]
 800169a:	3301      	adds	r3, #1
 800169c:	2400      	movs	r4, #0
 800169e:	469b      	mov	fp, r3
 80016a0:	e65e      	b.n	8001360 <__aeabi_dmul+0x48>
 80016a2:	46c0      	nop			; (mov r8, r8)
 80016a4:	000007ff 	.word	0x000007ff
 80016a8:	fffffc01 	.word	0xfffffc01
 80016ac:	08008628 	.word	0x08008628
 80016b0:	000003ff 	.word	0x000003ff
 80016b4:	feffffff 	.word	0xfeffffff
 80016b8:	000007fe 	.word	0x000007fe
 80016bc:	fffffc0d 	.word	0xfffffc0d
 80016c0:	4649      	mov	r1, r9
 80016c2:	2301      	movs	r3, #1
 80016c4:	4319      	orrs	r1, r3
 80016c6:	4689      	mov	r9, r1
 80016c8:	2600      	movs	r6, #0
 80016ca:	2001      	movs	r0, #1
 80016cc:	e667      	b.n	800139e <__aeabi_dmul+0x86>
 80016ce:	2300      	movs	r3, #0
 80016d0:	2480      	movs	r4, #128	; 0x80
 80016d2:	2500      	movs	r5, #0
 80016d4:	4a43      	ldr	r2, [pc, #268]	; (80017e4 <__aeabi_dmul+0x4cc>)
 80016d6:	9301      	str	r3, [sp, #4]
 80016d8:	0324      	lsls	r4, r4, #12
 80016da:	e67e      	b.n	80013da <__aeabi_dmul+0xc2>
 80016dc:	2001      	movs	r0, #1
 80016de:	1a40      	subs	r0, r0, r1
 80016e0:	2838      	cmp	r0, #56	; 0x38
 80016e2:	dd00      	ble.n	80016e6 <__aeabi_dmul+0x3ce>
 80016e4:	e676      	b.n	80013d4 <__aeabi_dmul+0xbc>
 80016e6:	281f      	cmp	r0, #31
 80016e8:	dd5b      	ble.n	80017a2 <__aeabi_dmul+0x48a>
 80016ea:	221f      	movs	r2, #31
 80016ec:	0023      	movs	r3, r4
 80016ee:	4252      	negs	r2, r2
 80016f0:	1a51      	subs	r1, r2, r1
 80016f2:	40cb      	lsrs	r3, r1
 80016f4:	0019      	movs	r1, r3
 80016f6:	2820      	cmp	r0, #32
 80016f8:	d003      	beq.n	8001702 <__aeabi_dmul+0x3ea>
 80016fa:	4a3b      	ldr	r2, [pc, #236]	; (80017e8 <__aeabi_dmul+0x4d0>)
 80016fc:	4462      	add	r2, ip
 80016fe:	4094      	lsls	r4, r2
 8001700:	4325      	orrs	r5, r4
 8001702:	1e6a      	subs	r2, r5, #1
 8001704:	4195      	sbcs	r5, r2
 8001706:	002a      	movs	r2, r5
 8001708:	430a      	orrs	r2, r1
 800170a:	2107      	movs	r1, #7
 800170c:	000d      	movs	r5, r1
 800170e:	2400      	movs	r4, #0
 8001710:	4015      	ands	r5, r2
 8001712:	4211      	tst	r1, r2
 8001714:	d05b      	beq.n	80017ce <__aeabi_dmul+0x4b6>
 8001716:	210f      	movs	r1, #15
 8001718:	2400      	movs	r4, #0
 800171a:	4011      	ands	r1, r2
 800171c:	2904      	cmp	r1, #4
 800171e:	d053      	beq.n	80017c8 <__aeabi_dmul+0x4b0>
 8001720:	1d11      	adds	r1, r2, #4
 8001722:	4291      	cmp	r1, r2
 8001724:	4192      	sbcs	r2, r2
 8001726:	4252      	negs	r2, r2
 8001728:	18a4      	adds	r4, r4, r2
 800172a:	000a      	movs	r2, r1
 800172c:	0223      	lsls	r3, r4, #8
 800172e:	d54b      	bpl.n	80017c8 <__aeabi_dmul+0x4b0>
 8001730:	2201      	movs	r2, #1
 8001732:	2400      	movs	r4, #0
 8001734:	2500      	movs	r5, #0
 8001736:	e650      	b.n	80013da <__aeabi_dmul+0xc2>
 8001738:	2380      	movs	r3, #128	; 0x80
 800173a:	031b      	lsls	r3, r3, #12
 800173c:	421c      	tst	r4, r3
 800173e:	d009      	beq.n	8001754 <__aeabi_dmul+0x43c>
 8001740:	421e      	tst	r6, r3
 8001742:	d107      	bne.n	8001754 <__aeabi_dmul+0x43c>
 8001744:	4333      	orrs	r3, r6
 8001746:	031c      	lsls	r4, r3, #12
 8001748:	4643      	mov	r3, r8
 800174a:	0015      	movs	r5, r2
 800174c:	0b24      	lsrs	r4, r4, #12
 800174e:	4a25      	ldr	r2, [pc, #148]	; (80017e4 <__aeabi_dmul+0x4cc>)
 8001750:	9301      	str	r3, [sp, #4]
 8001752:	e642      	b.n	80013da <__aeabi_dmul+0xc2>
 8001754:	2280      	movs	r2, #128	; 0x80
 8001756:	0312      	lsls	r2, r2, #12
 8001758:	4314      	orrs	r4, r2
 800175a:	0324      	lsls	r4, r4, #12
 800175c:	4a21      	ldr	r2, [pc, #132]	; (80017e4 <__aeabi_dmul+0x4cc>)
 800175e:	0b24      	lsrs	r4, r4, #12
 8001760:	9701      	str	r7, [sp, #4]
 8001762:	e63a      	b.n	80013da <__aeabi_dmul+0xc2>
 8001764:	f000 fc80 	bl	8002068 <__clzsi2>
 8001768:	0001      	movs	r1, r0
 800176a:	0002      	movs	r2, r0
 800176c:	3115      	adds	r1, #21
 800176e:	3220      	adds	r2, #32
 8001770:	291c      	cmp	r1, #28
 8001772:	dc00      	bgt.n	8001776 <__aeabi_dmul+0x45e>
 8001774:	e74b      	b.n	800160e <__aeabi_dmul+0x2f6>
 8001776:	0034      	movs	r4, r6
 8001778:	3808      	subs	r0, #8
 800177a:	2500      	movs	r5, #0
 800177c:	4084      	lsls	r4, r0
 800177e:	e750      	b.n	8001622 <__aeabi_dmul+0x30a>
 8001780:	f000 fc72 	bl	8002068 <__clzsi2>
 8001784:	0003      	movs	r3, r0
 8001786:	001a      	movs	r2, r3
 8001788:	3215      	adds	r2, #21
 800178a:	3020      	adds	r0, #32
 800178c:	2a1c      	cmp	r2, #28
 800178e:	dc00      	bgt.n	8001792 <__aeabi_dmul+0x47a>
 8001790:	e71e      	b.n	80015d0 <__aeabi_dmul+0x2b8>
 8001792:	4656      	mov	r6, sl
 8001794:	3b08      	subs	r3, #8
 8001796:	2200      	movs	r2, #0
 8001798:	409e      	lsls	r6, r3
 800179a:	e723      	b.n	80015e4 <__aeabi_dmul+0x2cc>
 800179c:	9b00      	ldr	r3, [sp, #0]
 800179e:	469c      	mov	ip, r3
 80017a0:	e6e6      	b.n	8001570 <__aeabi_dmul+0x258>
 80017a2:	4912      	ldr	r1, [pc, #72]	; (80017ec <__aeabi_dmul+0x4d4>)
 80017a4:	0022      	movs	r2, r4
 80017a6:	4461      	add	r1, ip
 80017a8:	002e      	movs	r6, r5
 80017aa:	408d      	lsls	r5, r1
 80017ac:	408a      	lsls	r2, r1
 80017ae:	40c6      	lsrs	r6, r0
 80017b0:	1e69      	subs	r1, r5, #1
 80017b2:	418d      	sbcs	r5, r1
 80017b4:	4332      	orrs	r2, r6
 80017b6:	432a      	orrs	r2, r5
 80017b8:	40c4      	lsrs	r4, r0
 80017ba:	0753      	lsls	r3, r2, #29
 80017bc:	d0b6      	beq.n	800172c <__aeabi_dmul+0x414>
 80017be:	210f      	movs	r1, #15
 80017c0:	4011      	ands	r1, r2
 80017c2:	2904      	cmp	r1, #4
 80017c4:	d1ac      	bne.n	8001720 <__aeabi_dmul+0x408>
 80017c6:	e7b1      	b.n	800172c <__aeabi_dmul+0x414>
 80017c8:	0765      	lsls	r5, r4, #29
 80017ca:	0264      	lsls	r4, r4, #9
 80017cc:	0b24      	lsrs	r4, r4, #12
 80017ce:	08d2      	lsrs	r2, r2, #3
 80017d0:	4315      	orrs	r5, r2
 80017d2:	2200      	movs	r2, #0
 80017d4:	e601      	b.n	80013da <__aeabi_dmul+0xc2>
 80017d6:	2280      	movs	r2, #128	; 0x80
 80017d8:	0312      	lsls	r2, r2, #12
 80017da:	4314      	orrs	r4, r2
 80017dc:	0324      	lsls	r4, r4, #12
 80017de:	4a01      	ldr	r2, [pc, #4]	; (80017e4 <__aeabi_dmul+0x4cc>)
 80017e0:	0b24      	lsrs	r4, r4, #12
 80017e2:	e5fa      	b.n	80013da <__aeabi_dmul+0xc2>
 80017e4:	000007ff 	.word	0x000007ff
 80017e8:	0000043e 	.word	0x0000043e
 80017ec:	0000041e 	.word	0x0000041e

080017f0 <__aeabi_dsub>:
 80017f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017f2:	4657      	mov	r7, sl
 80017f4:	464e      	mov	r6, r9
 80017f6:	4645      	mov	r5, r8
 80017f8:	46de      	mov	lr, fp
 80017fa:	b5e0      	push	{r5, r6, r7, lr}
 80017fc:	001e      	movs	r6, r3
 80017fe:	0017      	movs	r7, r2
 8001800:	004a      	lsls	r2, r1, #1
 8001802:	030b      	lsls	r3, r1, #12
 8001804:	0d52      	lsrs	r2, r2, #21
 8001806:	0a5b      	lsrs	r3, r3, #9
 8001808:	4690      	mov	r8, r2
 800180a:	0f42      	lsrs	r2, r0, #29
 800180c:	431a      	orrs	r2, r3
 800180e:	0fcd      	lsrs	r5, r1, #31
 8001810:	4ccd      	ldr	r4, [pc, #820]	; (8001b48 <__aeabi_dsub+0x358>)
 8001812:	0331      	lsls	r1, r6, #12
 8001814:	00c3      	lsls	r3, r0, #3
 8001816:	4694      	mov	ip, r2
 8001818:	0070      	lsls	r0, r6, #1
 800181a:	0f7a      	lsrs	r2, r7, #29
 800181c:	0a49      	lsrs	r1, r1, #9
 800181e:	00ff      	lsls	r7, r7, #3
 8001820:	469a      	mov	sl, r3
 8001822:	46b9      	mov	r9, r7
 8001824:	0d40      	lsrs	r0, r0, #21
 8001826:	0ff6      	lsrs	r6, r6, #31
 8001828:	4311      	orrs	r1, r2
 800182a:	42a0      	cmp	r0, r4
 800182c:	d100      	bne.n	8001830 <__aeabi_dsub+0x40>
 800182e:	e0b1      	b.n	8001994 <__aeabi_dsub+0x1a4>
 8001830:	2201      	movs	r2, #1
 8001832:	4056      	eors	r6, r2
 8001834:	46b3      	mov	fp, r6
 8001836:	42b5      	cmp	r5, r6
 8001838:	d100      	bne.n	800183c <__aeabi_dsub+0x4c>
 800183a:	e088      	b.n	800194e <__aeabi_dsub+0x15e>
 800183c:	4642      	mov	r2, r8
 800183e:	1a12      	subs	r2, r2, r0
 8001840:	2a00      	cmp	r2, #0
 8001842:	dc00      	bgt.n	8001846 <__aeabi_dsub+0x56>
 8001844:	e0ae      	b.n	80019a4 <__aeabi_dsub+0x1b4>
 8001846:	2800      	cmp	r0, #0
 8001848:	d100      	bne.n	800184c <__aeabi_dsub+0x5c>
 800184a:	e0c1      	b.n	80019d0 <__aeabi_dsub+0x1e0>
 800184c:	48be      	ldr	r0, [pc, #760]	; (8001b48 <__aeabi_dsub+0x358>)
 800184e:	4580      	cmp	r8, r0
 8001850:	d100      	bne.n	8001854 <__aeabi_dsub+0x64>
 8001852:	e151      	b.n	8001af8 <__aeabi_dsub+0x308>
 8001854:	2080      	movs	r0, #128	; 0x80
 8001856:	0400      	lsls	r0, r0, #16
 8001858:	4301      	orrs	r1, r0
 800185a:	2a38      	cmp	r2, #56	; 0x38
 800185c:	dd00      	ble.n	8001860 <__aeabi_dsub+0x70>
 800185e:	e17b      	b.n	8001b58 <__aeabi_dsub+0x368>
 8001860:	2a1f      	cmp	r2, #31
 8001862:	dd00      	ble.n	8001866 <__aeabi_dsub+0x76>
 8001864:	e1ee      	b.n	8001c44 <__aeabi_dsub+0x454>
 8001866:	2020      	movs	r0, #32
 8001868:	003e      	movs	r6, r7
 800186a:	1a80      	subs	r0, r0, r2
 800186c:	000c      	movs	r4, r1
 800186e:	40d6      	lsrs	r6, r2
 8001870:	40d1      	lsrs	r1, r2
 8001872:	4087      	lsls	r7, r0
 8001874:	4662      	mov	r2, ip
 8001876:	4084      	lsls	r4, r0
 8001878:	1a52      	subs	r2, r2, r1
 800187a:	1e78      	subs	r0, r7, #1
 800187c:	4187      	sbcs	r7, r0
 800187e:	4694      	mov	ip, r2
 8001880:	4334      	orrs	r4, r6
 8001882:	4327      	orrs	r7, r4
 8001884:	1bdc      	subs	r4, r3, r7
 8001886:	42a3      	cmp	r3, r4
 8001888:	419b      	sbcs	r3, r3
 800188a:	4662      	mov	r2, ip
 800188c:	425b      	negs	r3, r3
 800188e:	1ad3      	subs	r3, r2, r3
 8001890:	4699      	mov	r9, r3
 8001892:	464b      	mov	r3, r9
 8001894:	021b      	lsls	r3, r3, #8
 8001896:	d400      	bmi.n	800189a <__aeabi_dsub+0xaa>
 8001898:	e118      	b.n	8001acc <__aeabi_dsub+0x2dc>
 800189a:	464b      	mov	r3, r9
 800189c:	0258      	lsls	r0, r3, #9
 800189e:	0a43      	lsrs	r3, r0, #9
 80018a0:	4699      	mov	r9, r3
 80018a2:	464b      	mov	r3, r9
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d100      	bne.n	80018aa <__aeabi_dsub+0xba>
 80018a8:	e137      	b.n	8001b1a <__aeabi_dsub+0x32a>
 80018aa:	4648      	mov	r0, r9
 80018ac:	f000 fbdc 	bl	8002068 <__clzsi2>
 80018b0:	0001      	movs	r1, r0
 80018b2:	3908      	subs	r1, #8
 80018b4:	2320      	movs	r3, #32
 80018b6:	0022      	movs	r2, r4
 80018b8:	4648      	mov	r0, r9
 80018ba:	1a5b      	subs	r3, r3, r1
 80018bc:	40da      	lsrs	r2, r3
 80018be:	4088      	lsls	r0, r1
 80018c0:	408c      	lsls	r4, r1
 80018c2:	4643      	mov	r3, r8
 80018c4:	4310      	orrs	r0, r2
 80018c6:	4588      	cmp	r8, r1
 80018c8:	dd00      	ble.n	80018cc <__aeabi_dsub+0xdc>
 80018ca:	e136      	b.n	8001b3a <__aeabi_dsub+0x34a>
 80018cc:	1ac9      	subs	r1, r1, r3
 80018ce:	1c4b      	adds	r3, r1, #1
 80018d0:	2b1f      	cmp	r3, #31
 80018d2:	dd00      	ble.n	80018d6 <__aeabi_dsub+0xe6>
 80018d4:	e0ea      	b.n	8001aac <__aeabi_dsub+0x2bc>
 80018d6:	2220      	movs	r2, #32
 80018d8:	0026      	movs	r6, r4
 80018da:	1ad2      	subs	r2, r2, r3
 80018dc:	0001      	movs	r1, r0
 80018de:	4094      	lsls	r4, r2
 80018e0:	40de      	lsrs	r6, r3
 80018e2:	40d8      	lsrs	r0, r3
 80018e4:	2300      	movs	r3, #0
 80018e6:	4091      	lsls	r1, r2
 80018e8:	1e62      	subs	r2, r4, #1
 80018ea:	4194      	sbcs	r4, r2
 80018ec:	4681      	mov	r9, r0
 80018ee:	4698      	mov	r8, r3
 80018f0:	4331      	orrs	r1, r6
 80018f2:	430c      	orrs	r4, r1
 80018f4:	0763      	lsls	r3, r4, #29
 80018f6:	d009      	beq.n	800190c <__aeabi_dsub+0x11c>
 80018f8:	230f      	movs	r3, #15
 80018fa:	4023      	ands	r3, r4
 80018fc:	2b04      	cmp	r3, #4
 80018fe:	d005      	beq.n	800190c <__aeabi_dsub+0x11c>
 8001900:	1d23      	adds	r3, r4, #4
 8001902:	42a3      	cmp	r3, r4
 8001904:	41a4      	sbcs	r4, r4
 8001906:	4264      	negs	r4, r4
 8001908:	44a1      	add	r9, r4
 800190a:	001c      	movs	r4, r3
 800190c:	464b      	mov	r3, r9
 800190e:	021b      	lsls	r3, r3, #8
 8001910:	d400      	bmi.n	8001914 <__aeabi_dsub+0x124>
 8001912:	e0de      	b.n	8001ad2 <__aeabi_dsub+0x2e2>
 8001914:	4641      	mov	r1, r8
 8001916:	4b8c      	ldr	r3, [pc, #560]	; (8001b48 <__aeabi_dsub+0x358>)
 8001918:	3101      	adds	r1, #1
 800191a:	4299      	cmp	r1, r3
 800191c:	d100      	bne.n	8001920 <__aeabi_dsub+0x130>
 800191e:	e0e7      	b.n	8001af0 <__aeabi_dsub+0x300>
 8001920:	464b      	mov	r3, r9
 8001922:	488a      	ldr	r0, [pc, #552]	; (8001b4c <__aeabi_dsub+0x35c>)
 8001924:	08e4      	lsrs	r4, r4, #3
 8001926:	4003      	ands	r3, r0
 8001928:	0018      	movs	r0, r3
 800192a:	0549      	lsls	r1, r1, #21
 800192c:	075b      	lsls	r3, r3, #29
 800192e:	0240      	lsls	r0, r0, #9
 8001930:	4323      	orrs	r3, r4
 8001932:	0d4a      	lsrs	r2, r1, #21
 8001934:	0b04      	lsrs	r4, r0, #12
 8001936:	0512      	lsls	r2, r2, #20
 8001938:	07ed      	lsls	r5, r5, #31
 800193a:	4322      	orrs	r2, r4
 800193c:	432a      	orrs	r2, r5
 800193e:	0018      	movs	r0, r3
 8001940:	0011      	movs	r1, r2
 8001942:	bcf0      	pop	{r4, r5, r6, r7}
 8001944:	46bb      	mov	fp, r7
 8001946:	46b2      	mov	sl, r6
 8001948:	46a9      	mov	r9, r5
 800194a:	46a0      	mov	r8, r4
 800194c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800194e:	4642      	mov	r2, r8
 8001950:	1a12      	subs	r2, r2, r0
 8001952:	2a00      	cmp	r2, #0
 8001954:	dd52      	ble.n	80019fc <__aeabi_dsub+0x20c>
 8001956:	2800      	cmp	r0, #0
 8001958:	d100      	bne.n	800195c <__aeabi_dsub+0x16c>
 800195a:	e09c      	b.n	8001a96 <__aeabi_dsub+0x2a6>
 800195c:	45a0      	cmp	r8, r4
 800195e:	d100      	bne.n	8001962 <__aeabi_dsub+0x172>
 8001960:	e0ca      	b.n	8001af8 <__aeabi_dsub+0x308>
 8001962:	2080      	movs	r0, #128	; 0x80
 8001964:	0400      	lsls	r0, r0, #16
 8001966:	4301      	orrs	r1, r0
 8001968:	2a38      	cmp	r2, #56	; 0x38
 800196a:	dd00      	ble.n	800196e <__aeabi_dsub+0x17e>
 800196c:	e149      	b.n	8001c02 <__aeabi_dsub+0x412>
 800196e:	2a1f      	cmp	r2, #31
 8001970:	dc00      	bgt.n	8001974 <__aeabi_dsub+0x184>
 8001972:	e197      	b.n	8001ca4 <__aeabi_dsub+0x4b4>
 8001974:	0010      	movs	r0, r2
 8001976:	000e      	movs	r6, r1
 8001978:	3820      	subs	r0, #32
 800197a:	40c6      	lsrs	r6, r0
 800197c:	2a20      	cmp	r2, #32
 800197e:	d004      	beq.n	800198a <__aeabi_dsub+0x19a>
 8001980:	2040      	movs	r0, #64	; 0x40
 8001982:	1a82      	subs	r2, r0, r2
 8001984:	4091      	lsls	r1, r2
 8001986:	430f      	orrs	r7, r1
 8001988:	46b9      	mov	r9, r7
 800198a:	464c      	mov	r4, r9
 800198c:	1e62      	subs	r2, r4, #1
 800198e:	4194      	sbcs	r4, r2
 8001990:	4334      	orrs	r4, r6
 8001992:	e13a      	b.n	8001c0a <__aeabi_dsub+0x41a>
 8001994:	000a      	movs	r2, r1
 8001996:	433a      	orrs	r2, r7
 8001998:	d028      	beq.n	80019ec <__aeabi_dsub+0x1fc>
 800199a:	46b3      	mov	fp, r6
 800199c:	42b5      	cmp	r5, r6
 800199e:	d02b      	beq.n	80019f8 <__aeabi_dsub+0x208>
 80019a0:	4a6b      	ldr	r2, [pc, #428]	; (8001b50 <__aeabi_dsub+0x360>)
 80019a2:	4442      	add	r2, r8
 80019a4:	2a00      	cmp	r2, #0
 80019a6:	d05d      	beq.n	8001a64 <__aeabi_dsub+0x274>
 80019a8:	4642      	mov	r2, r8
 80019aa:	4644      	mov	r4, r8
 80019ac:	1a82      	subs	r2, r0, r2
 80019ae:	2c00      	cmp	r4, #0
 80019b0:	d000      	beq.n	80019b4 <__aeabi_dsub+0x1c4>
 80019b2:	e0f5      	b.n	8001ba0 <__aeabi_dsub+0x3b0>
 80019b4:	4665      	mov	r5, ip
 80019b6:	431d      	orrs	r5, r3
 80019b8:	d100      	bne.n	80019bc <__aeabi_dsub+0x1cc>
 80019ba:	e19c      	b.n	8001cf6 <__aeabi_dsub+0x506>
 80019bc:	1e55      	subs	r5, r2, #1
 80019be:	2a01      	cmp	r2, #1
 80019c0:	d100      	bne.n	80019c4 <__aeabi_dsub+0x1d4>
 80019c2:	e1fb      	b.n	8001dbc <__aeabi_dsub+0x5cc>
 80019c4:	4c60      	ldr	r4, [pc, #384]	; (8001b48 <__aeabi_dsub+0x358>)
 80019c6:	42a2      	cmp	r2, r4
 80019c8:	d100      	bne.n	80019cc <__aeabi_dsub+0x1dc>
 80019ca:	e1bd      	b.n	8001d48 <__aeabi_dsub+0x558>
 80019cc:	002a      	movs	r2, r5
 80019ce:	e0f0      	b.n	8001bb2 <__aeabi_dsub+0x3c2>
 80019d0:	0008      	movs	r0, r1
 80019d2:	4338      	orrs	r0, r7
 80019d4:	d100      	bne.n	80019d8 <__aeabi_dsub+0x1e8>
 80019d6:	e0c3      	b.n	8001b60 <__aeabi_dsub+0x370>
 80019d8:	1e50      	subs	r0, r2, #1
 80019da:	2a01      	cmp	r2, #1
 80019dc:	d100      	bne.n	80019e0 <__aeabi_dsub+0x1f0>
 80019de:	e1a8      	b.n	8001d32 <__aeabi_dsub+0x542>
 80019e0:	4c59      	ldr	r4, [pc, #356]	; (8001b48 <__aeabi_dsub+0x358>)
 80019e2:	42a2      	cmp	r2, r4
 80019e4:	d100      	bne.n	80019e8 <__aeabi_dsub+0x1f8>
 80019e6:	e087      	b.n	8001af8 <__aeabi_dsub+0x308>
 80019e8:	0002      	movs	r2, r0
 80019ea:	e736      	b.n	800185a <__aeabi_dsub+0x6a>
 80019ec:	2201      	movs	r2, #1
 80019ee:	4056      	eors	r6, r2
 80019f0:	46b3      	mov	fp, r6
 80019f2:	42b5      	cmp	r5, r6
 80019f4:	d000      	beq.n	80019f8 <__aeabi_dsub+0x208>
 80019f6:	e721      	b.n	800183c <__aeabi_dsub+0x4c>
 80019f8:	4a55      	ldr	r2, [pc, #340]	; (8001b50 <__aeabi_dsub+0x360>)
 80019fa:	4442      	add	r2, r8
 80019fc:	2a00      	cmp	r2, #0
 80019fe:	d100      	bne.n	8001a02 <__aeabi_dsub+0x212>
 8001a00:	e0b5      	b.n	8001b6e <__aeabi_dsub+0x37e>
 8001a02:	4642      	mov	r2, r8
 8001a04:	4644      	mov	r4, r8
 8001a06:	1a82      	subs	r2, r0, r2
 8001a08:	2c00      	cmp	r4, #0
 8001a0a:	d100      	bne.n	8001a0e <__aeabi_dsub+0x21e>
 8001a0c:	e138      	b.n	8001c80 <__aeabi_dsub+0x490>
 8001a0e:	4e4e      	ldr	r6, [pc, #312]	; (8001b48 <__aeabi_dsub+0x358>)
 8001a10:	42b0      	cmp	r0, r6
 8001a12:	d100      	bne.n	8001a16 <__aeabi_dsub+0x226>
 8001a14:	e1de      	b.n	8001dd4 <__aeabi_dsub+0x5e4>
 8001a16:	2680      	movs	r6, #128	; 0x80
 8001a18:	4664      	mov	r4, ip
 8001a1a:	0436      	lsls	r6, r6, #16
 8001a1c:	4334      	orrs	r4, r6
 8001a1e:	46a4      	mov	ip, r4
 8001a20:	2a38      	cmp	r2, #56	; 0x38
 8001a22:	dd00      	ble.n	8001a26 <__aeabi_dsub+0x236>
 8001a24:	e196      	b.n	8001d54 <__aeabi_dsub+0x564>
 8001a26:	2a1f      	cmp	r2, #31
 8001a28:	dd00      	ble.n	8001a2c <__aeabi_dsub+0x23c>
 8001a2a:	e224      	b.n	8001e76 <__aeabi_dsub+0x686>
 8001a2c:	2620      	movs	r6, #32
 8001a2e:	1ab4      	subs	r4, r6, r2
 8001a30:	46a2      	mov	sl, r4
 8001a32:	4664      	mov	r4, ip
 8001a34:	4656      	mov	r6, sl
 8001a36:	40b4      	lsls	r4, r6
 8001a38:	46a1      	mov	r9, r4
 8001a3a:	001c      	movs	r4, r3
 8001a3c:	464e      	mov	r6, r9
 8001a3e:	40d4      	lsrs	r4, r2
 8001a40:	4326      	orrs	r6, r4
 8001a42:	0034      	movs	r4, r6
 8001a44:	4656      	mov	r6, sl
 8001a46:	40b3      	lsls	r3, r6
 8001a48:	1e5e      	subs	r6, r3, #1
 8001a4a:	41b3      	sbcs	r3, r6
 8001a4c:	431c      	orrs	r4, r3
 8001a4e:	4663      	mov	r3, ip
 8001a50:	40d3      	lsrs	r3, r2
 8001a52:	18c9      	adds	r1, r1, r3
 8001a54:	19e4      	adds	r4, r4, r7
 8001a56:	42bc      	cmp	r4, r7
 8001a58:	41bf      	sbcs	r7, r7
 8001a5a:	427f      	negs	r7, r7
 8001a5c:	46b9      	mov	r9, r7
 8001a5e:	4680      	mov	r8, r0
 8001a60:	4489      	add	r9, r1
 8001a62:	e0d8      	b.n	8001c16 <__aeabi_dsub+0x426>
 8001a64:	4640      	mov	r0, r8
 8001a66:	4c3b      	ldr	r4, [pc, #236]	; (8001b54 <__aeabi_dsub+0x364>)
 8001a68:	3001      	adds	r0, #1
 8001a6a:	4220      	tst	r0, r4
 8001a6c:	d000      	beq.n	8001a70 <__aeabi_dsub+0x280>
 8001a6e:	e0b4      	b.n	8001bda <__aeabi_dsub+0x3ea>
 8001a70:	4640      	mov	r0, r8
 8001a72:	2800      	cmp	r0, #0
 8001a74:	d000      	beq.n	8001a78 <__aeabi_dsub+0x288>
 8001a76:	e144      	b.n	8001d02 <__aeabi_dsub+0x512>
 8001a78:	4660      	mov	r0, ip
 8001a7a:	4318      	orrs	r0, r3
 8001a7c:	d100      	bne.n	8001a80 <__aeabi_dsub+0x290>
 8001a7e:	e190      	b.n	8001da2 <__aeabi_dsub+0x5b2>
 8001a80:	0008      	movs	r0, r1
 8001a82:	4338      	orrs	r0, r7
 8001a84:	d000      	beq.n	8001a88 <__aeabi_dsub+0x298>
 8001a86:	e1aa      	b.n	8001dde <__aeabi_dsub+0x5ee>
 8001a88:	4661      	mov	r1, ip
 8001a8a:	08db      	lsrs	r3, r3, #3
 8001a8c:	0749      	lsls	r1, r1, #29
 8001a8e:	430b      	orrs	r3, r1
 8001a90:	4661      	mov	r1, ip
 8001a92:	08cc      	lsrs	r4, r1, #3
 8001a94:	e027      	b.n	8001ae6 <__aeabi_dsub+0x2f6>
 8001a96:	0008      	movs	r0, r1
 8001a98:	4338      	orrs	r0, r7
 8001a9a:	d061      	beq.n	8001b60 <__aeabi_dsub+0x370>
 8001a9c:	1e50      	subs	r0, r2, #1
 8001a9e:	2a01      	cmp	r2, #1
 8001aa0:	d100      	bne.n	8001aa4 <__aeabi_dsub+0x2b4>
 8001aa2:	e139      	b.n	8001d18 <__aeabi_dsub+0x528>
 8001aa4:	42a2      	cmp	r2, r4
 8001aa6:	d027      	beq.n	8001af8 <__aeabi_dsub+0x308>
 8001aa8:	0002      	movs	r2, r0
 8001aaa:	e75d      	b.n	8001968 <__aeabi_dsub+0x178>
 8001aac:	0002      	movs	r2, r0
 8001aae:	391f      	subs	r1, #31
 8001ab0:	40ca      	lsrs	r2, r1
 8001ab2:	0011      	movs	r1, r2
 8001ab4:	2b20      	cmp	r3, #32
 8001ab6:	d003      	beq.n	8001ac0 <__aeabi_dsub+0x2d0>
 8001ab8:	2240      	movs	r2, #64	; 0x40
 8001aba:	1ad3      	subs	r3, r2, r3
 8001abc:	4098      	lsls	r0, r3
 8001abe:	4304      	orrs	r4, r0
 8001ac0:	1e63      	subs	r3, r4, #1
 8001ac2:	419c      	sbcs	r4, r3
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	4699      	mov	r9, r3
 8001ac8:	4698      	mov	r8, r3
 8001aca:	430c      	orrs	r4, r1
 8001acc:	0763      	lsls	r3, r4, #29
 8001ace:	d000      	beq.n	8001ad2 <__aeabi_dsub+0x2e2>
 8001ad0:	e712      	b.n	80018f8 <__aeabi_dsub+0x108>
 8001ad2:	464b      	mov	r3, r9
 8001ad4:	464a      	mov	r2, r9
 8001ad6:	08e4      	lsrs	r4, r4, #3
 8001ad8:	075b      	lsls	r3, r3, #29
 8001ada:	4323      	orrs	r3, r4
 8001adc:	08d4      	lsrs	r4, r2, #3
 8001ade:	4642      	mov	r2, r8
 8001ae0:	4919      	ldr	r1, [pc, #100]	; (8001b48 <__aeabi_dsub+0x358>)
 8001ae2:	428a      	cmp	r2, r1
 8001ae4:	d00e      	beq.n	8001b04 <__aeabi_dsub+0x314>
 8001ae6:	0324      	lsls	r4, r4, #12
 8001ae8:	0552      	lsls	r2, r2, #21
 8001aea:	0b24      	lsrs	r4, r4, #12
 8001aec:	0d52      	lsrs	r2, r2, #21
 8001aee:	e722      	b.n	8001936 <__aeabi_dsub+0x146>
 8001af0:	000a      	movs	r2, r1
 8001af2:	2400      	movs	r4, #0
 8001af4:	2300      	movs	r3, #0
 8001af6:	e71e      	b.n	8001936 <__aeabi_dsub+0x146>
 8001af8:	08db      	lsrs	r3, r3, #3
 8001afa:	4662      	mov	r2, ip
 8001afc:	0752      	lsls	r2, r2, #29
 8001afe:	4313      	orrs	r3, r2
 8001b00:	4662      	mov	r2, ip
 8001b02:	08d4      	lsrs	r4, r2, #3
 8001b04:	001a      	movs	r2, r3
 8001b06:	4322      	orrs	r2, r4
 8001b08:	d100      	bne.n	8001b0c <__aeabi_dsub+0x31c>
 8001b0a:	e1fc      	b.n	8001f06 <__aeabi_dsub+0x716>
 8001b0c:	2280      	movs	r2, #128	; 0x80
 8001b0e:	0312      	lsls	r2, r2, #12
 8001b10:	4314      	orrs	r4, r2
 8001b12:	0324      	lsls	r4, r4, #12
 8001b14:	4a0c      	ldr	r2, [pc, #48]	; (8001b48 <__aeabi_dsub+0x358>)
 8001b16:	0b24      	lsrs	r4, r4, #12
 8001b18:	e70d      	b.n	8001936 <__aeabi_dsub+0x146>
 8001b1a:	0020      	movs	r0, r4
 8001b1c:	f000 faa4 	bl	8002068 <__clzsi2>
 8001b20:	0001      	movs	r1, r0
 8001b22:	3118      	adds	r1, #24
 8001b24:	291f      	cmp	r1, #31
 8001b26:	dc00      	bgt.n	8001b2a <__aeabi_dsub+0x33a>
 8001b28:	e6c4      	b.n	80018b4 <__aeabi_dsub+0xc4>
 8001b2a:	3808      	subs	r0, #8
 8001b2c:	4084      	lsls	r4, r0
 8001b2e:	4643      	mov	r3, r8
 8001b30:	0020      	movs	r0, r4
 8001b32:	2400      	movs	r4, #0
 8001b34:	4588      	cmp	r8, r1
 8001b36:	dc00      	bgt.n	8001b3a <__aeabi_dsub+0x34a>
 8001b38:	e6c8      	b.n	80018cc <__aeabi_dsub+0xdc>
 8001b3a:	4a04      	ldr	r2, [pc, #16]	; (8001b4c <__aeabi_dsub+0x35c>)
 8001b3c:	1a5b      	subs	r3, r3, r1
 8001b3e:	4010      	ands	r0, r2
 8001b40:	4698      	mov	r8, r3
 8001b42:	4681      	mov	r9, r0
 8001b44:	e6d6      	b.n	80018f4 <__aeabi_dsub+0x104>
 8001b46:	46c0      	nop			; (mov r8, r8)
 8001b48:	000007ff 	.word	0x000007ff
 8001b4c:	ff7fffff 	.word	0xff7fffff
 8001b50:	fffff801 	.word	0xfffff801
 8001b54:	000007fe 	.word	0x000007fe
 8001b58:	430f      	orrs	r7, r1
 8001b5a:	1e7a      	subs	r2, r7, #1
 8001b5c:	4197      	sbcs	r7, r2
 8001b5e:	e691      	b.n	8001884 <__aeabi_dsub+0x94>
 8001b60:	4661      	mov	r1, ip
 8001b62:	08db      	lsrs	r3, r3, #3
 8001b64:	0749      	lsls	r1, r1, #29
 8001b66:	430b      	orrs	r3, r1
 8001b68:	4661      	mov	r1, ip
 8001b6a:	08cc      	lsrs	r4, r1, #3
 8001b6c:	e7b8      	b.n	8001ae0 <__aeabi_dsub+0x2f0>
 8001b6e:	4640      	mov	r0, r8
 8001b70:	4cd3      	ldr	r4, [pc, #844]	; (8001ec0 <__aeabi_dsub+0x6d0>)
 8001b72:	3001      	adds	r0, #1
 8001b74:	4220      	tst	r0, r4
 8001b76:	d000      	beq.n	8001b7a <__aeabi_dsub+0x38a>
 8001b78:	e0a2      	b.n	8001cc0 <__aeabi_dsub+0x4d0>
 8001b7a:	4640      	mov	r0, r8
 8001b7c:	2800      	cmp	r0, #0
 8001b7e:	d000      	beq.n	8001b82 <__aeabi_dsub+0x392>
 8001b80:	e101      	b.n	8001d86 <__aeabi_dsub+0x596>
 8001b82:	4660      	mov	r0, ip
 8001b84:	4318      	orrs	r0, r3
 8001b86:	d100      	bne.n	8001b8a <__aeabi_dsub+0x39a>
 8001b88:	e15e      	b.n	8001e48 <__aeabi_dsub+0x658>
 8001b8a:	0008      	movs	r0, r1
 8001b8c:	4338      	orrs	r0, r7
 8001b8e:	d000      	beq.n	8001b92 <__aeabi_dsub+0x3a2>
 8001b90:	e15f      	b.n	8001e52 <__aeabi_dsub+0x662>
 8001b92:	4661      	mov	r1, ip
 8001b94:	08db      	lsrs	r3, r3, #3
 8001b96:	0749      	lsls	r1, r1, #29
 8001b98:	430b      	orrs	r3, r1
 8001b9a:	4661      	mov	r1, ip
 8001b9c:	08cc      	lsrs	r4, r1, #3
 8001b9e:	e7a2      	b.n	8001ae6 <__aeabi_dsub+0x2f6>
 8001ba0:	4dc8      	ldr	r5, [pc, #800]	; (8001ec4 <__aeabi_dsub+0x6d4>)
 8001ba2:	42a8      	cmp	r0, r5
 8001ba4:	d100      	bne.n	8001ba8 <__aeabi_dsub+0x3b8>
 8001ba6:	e0cf      	b.n	8001d48 <__aeabi_dsub+0x558>
 8001ba8:	2580      	movs	r5, #128	; 0x80
 8001baa:	4664      	mov	r4, ip
 8001bac:	042d      	lsls	r5, r5, #16
 8001bae:	432c      	orrs	r4, r5
 8001bb0:	46a4      	mov	ip, r4
 8001bb2:	2a38      	cmp	r2, #56	; 0x38
 8001bb4:	dc56      	bgt.n	8001c64 <__aeabi_dsub+0x474>
 8001bb6:	2a1f      	cmp	r2, #31
 8001bb8:	dd00      	ble.n	8001bbc <__aeabi_dsub+0x3cc>
 8001bba:	e0d1      	b.n	8001d60 <__aeabi_dsub+0x570>
 8001bbc:	2520      	movs	r5, #32
 8001bbe:	001e      	movs	r6, r3
 8001bc0:	1aad      	subs	r5, r5, r2
 8001bc2:	4664      	mov	r4, ip
 8001bc4:	40ab      	lsls	r3, r5
 8001bc6:	40ac      	lsls	r4, r5
 8001bc8:	40d6      	lsrs	r6, r2
 8001bca:	1e5d      	subs	r5, r3, #1
 8001bcc:	41ab      	sbcs	r3, r5
 8001bce:	4334      	orrs	r4, r6
 8001bd0:	4323      	orrs	r3, r4
 8001bd2:	4664      	mov	r4, ip
 8001bd4:	40d4      	lsrs	r4, r2
 8001bd6:	1b09      	subs	r1, r1, r4
 8001bd8:	e049      	b.n	8001c6e <__aeabi_dsub+0x47e>
 8001bda:	4660      	mov	r0, ip
 8001bdc:	1bdc      	subs	r4, r3, r7
 8001bde:	1a46      	subs	r6, r0, r1
 8001be0:	42a3      	cmp	r3, r4
 8001be2:	4180      	sbcs	r0, r0
 8001be4:	4240      	negs	r0, r0
 8001be6:	4681      	mov	r9, r0
 8001be8:	0030      	movs	r0, r6
 8001bea:	464e      	mov	r6, r9
 8001bec:	1b80      	subs	r0, r0, r6
 8001bee:	4681      	mov	r9, r0
 8001bf0:	0200      	lsls	r0, r0, #8
 8001bf2:	d476      	bmi.n	8001ce2 <__aeabi_dsub+0x4f2>
 8001bf4:	464b      	mov	r3, r9
 8001bf6:	4323      	orrs	r3, r4
 8001bf8:	d000      	beq.n	8001bfc <__aeabi_dsub+0x40c>
 8001bfa:	e652      	b.n	80018a2 <__aeabi_dsub+0xb2>
 8001bfc:	2400      	movs	r4, #0
 8001bfe:	2500      	movs	r5, #0
 8001c00:	e771      	b.n	8001ae6 <__aeabi_dsub+0x2f6>
 8001c02:	4339      	orrs	r1, r7
 8001c04:	000c      	movs	r4, r1
 8001c06:	1e62      	subs	r2, r4, #1
 8001c08:	4194      	sbcs	r4, r2
 8001c0a:	18e4      	adds	r4, r4, r3
 8001c0c:	429c      	cmp	r4, r3
 8001c0e:	419b      	sbcs	r3, r3
 8001c10:	425b      	negs	r3, r3
 8001c12:	4463      	add	r3, ip
 8001c14:	4699      	mov	r9, r3
 8001c16:	464b      	mov	r3, r9
 8001c18:	021b      	lsls	r3, r3, #8
 8001c1a:	d400      	bmi.n	8001c1e <__aeabi_dsub+0x42e>
 8001c1c:	e756      	b.n	8001acc <__aeabi_dsub+0x2dc>
 8001c1e:	2301      	movs	r3, #1
 8001c20:	469c      	mov	ip, r3
 8001c22:	4ba8      	ldr	r3, [pc, #672]	; (8001ec4 <__aeabi_dsub+0x6d4>)
 8001c24:	44e0      	add	r8, ip
 8001c26:	4598      	cmp	r8, r3
 8001c28:	d038      	beq.n	8001c9c <__aeabi_dsub+0x4ac>
 8001c2a:	464b      	mov	r3, r9
 8001c2c:	48a6      	ldr	r0, [pc, #664]	; (8001ec8 <__aeabi_dsub+0x6d8>)
 8001c2e:	2201      	movs	r2, #1
 8001c30:	4003      	ands	r3, r0
 8001c32:	0018      	movs	r0, r3
 8001c34:	0863      	lsrs	r3, r4, #1
 8001c36:	4014      	ands	r4, r2
 8001c38:	431c      	orrs	r4, r3
 8001c3a:	07c3      	lsls	r3, r0, #31
 8001c3c:	431c      	orrs	r4, r3
 8001c3e:	0843      	lsrs	r3, r0, #1
 8001c40:	4699      	mov	r9, r3
 8001c42:	e657      	b.n	80018f4 <__aeabi_dsub+0x104>
 8001c44:	0010      	movs	r0, r2
 8001c46:	000e      	movs	r6, r1
 8001c48:	3820      	subs	r0, #32
 8001c4a:	40c6      	lsrs	r6, r0
 8001c4c:	2a20      	cmp	r2, #32
 8001c4e:	d004      	beq.n	8001c5a <__aeabi_dsub+0x46a>
 8001c50:	2040      	movs	r0, #64	; 0x40
 8001c52:	1a82      	subs	r2, r0, r2
 8001c54:	4091      	lsls	r1, r2
 8001c56:	430f      	orrs	r7, r1
 8001c58:	46b9      	mov	r9, r7
 8001c5a:	464f      	mov	r7, r9
 8001c5c:	1e7a      	subs	r2, r7, #1
 8001c5e:	4197      	sbcs	r7, r2
 8001c60:	4337      	orrs	r7, r6
 8001c62:	e60f      	b.n	8001884 <__aeabi_dsub+0x94>
 8001c64:	4662      	mov	r2, ip
 8001c66:	431a      	orrs	r2, r3
 8001c68:	0013      	movs	r3, r2
 8001c6a:	1e5a      	subs	r2, r3, #1
 8001c6c:	4193      	sbcs	r3, r2
 8001c6e:	1afc      	subs	r4, r7, r3
 8001c70:	42a7      	cmp	r7, r4
 8001c72:	41bf      	sbcs	r7, r7
 8001c74:	427f      	negs	r7, r7
 8001c76:	1bcb      	subs	r3, r1, r7
 8001c78:	4699      	mov	r9, r3
 8001c7a:	465d      	mov	r5, fp
 8001c7c:	4680      	mov	r8, r0
 8001c7e:	e608      	b.n	8001892 <__aeabi_dsub+0xa2>
 8001c80:	4666      	mov	r6, ip
 8001c82:	431e      	orrs	r6, r3
 8001c84:	d100      	bne.n	8001c88 <__aeabi_dsub+0x498>
 8001c86:	e0be      	b.n	8001e06 <__aeabi_dsub+0x616>
 8001c88:	1e56      	subs	r6, r2, #1
 8001c8a:	2a01      	cmp	r2, #1
 8001c8c:	d100      	bne.n	8001c90 <__aeabi_dsub+0x4a0>
 8001c8e:	e109      	b.n	8001ea4 <__aeabi_dsub+0x6b4>
 8001c90:	4c8c      	ldr	r4, [pc, #560]	; (8001ec4 <__aeabi_dsub+0x6d4>)
 8001c92:	42a2      	cmp	r2, r4
 8001c94:	d100      	bne.n	8001c98 <__aeabi_dsub+0x4a8>
 8001c96:	e119      	b.n	8001ecc <__aeabi_dsub+0x6dc>
 8001c98:	0032      	movs	r2, r6
 8001c9a:	e6c1      	b.n	8001a20 <__aeabi_dsub+0x230>
 8001c9c:	4642      	mov	r2, r8
 8001c9e:	2400      	movs	r4, #0
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	e648      	b.n	8001936 <__aeabi_dsub+0x146>
 8001ca4:	2020      	movs	r0, #32
 8001ca6:	000c      	movs	r4, r1
 8001ca8:	1a80      	subs	r0, r0, r2
 8001caa:	003e      	movs	r6, r7
 8001cac:	4087      	lsls	r7, r0
 8001cae:	4084      	lsls	r4, r0
 8001cb0:	40d6      	lsrs	r6, r2
 8001cb2:	1e78      	subs	r0, r7, #1
 8001cb4:	4187      	sbcs	r7, r0
 8001cb6:	40d1      	lsrs	r1, r2
 8001cb8:	4334      	orrs	r4, r6
 8001cba:	433c      	orrs	r4, r7
 8001cbc:	448c      	add	ip, r1
 8001cbe:	e7a4      	b.n	8001c0a <__aeabi_dsub+0x41a>
 8001cc0:	4a80      	ldr	r2, [pc, #512]	; (8001ec4 <__aeabi_dsub+0x6d4>)
 8001cc2:	4290      	cmp	r0, r2
 8001cc4:	d100      	bne.n	8001cc8 <__aeabi_dsub+0x4d8>
 8001cc6:	e0e9      	b.n	8001e9c <__aeabi_dsub+0x6ac>
 8001cc8:	19df      	adds	r7, r3, r7
 8001cca:	429f      	cmp	r7, r3
 8001ccc:	419b      	sbcs	r3, r3
 8001cce:	4461      	add	r1, ip
 8001cd0:	425b      	negs	r3, r3
 8001cd2:	18c9      	adds	r1, r1, r3
 8001cd4:	07cc      	lsls	r4, r1, #31
 8001cd6:	087f      	lsrs	r7, r7, #1
 8001cd8:	084b      	lsrs	r3, r1, #1
 8001cda:	4699      	mov	r9, r3
 8001cdc:	4680      	mov	r8, r0
 8001cde:	433c      	orrs	r4, r7
 8001ce0:	e6f4      	b.n	8001acc <__aeabi_dsub+0x2dc>
 8001ce2:	1afc      	subs	r4, r7, r3
 8001ce4:	42a7      	cmp	r7, r4
 8001ce6:	41bf      	sbcs	r7, r7
 8001ce8:	4663      	mov	r3, ip
 8001cea:	427f      	negs	r7, r7
 8001cec:	1ac9      	subs	r1, r1, r3
 8001cee:	1bcb      	subs	r3, r1, r7
 8001cf0:	4699      	mov	r9, r3
 8001cf2:	465d      	mov	r5, fp
 8001cf4:	e5d5      	b.n	80018a2 <__aeabi_dsub+0xb2>
 8001cf6:	08ff      	lsrs	r7, r7, #3
 8001cf8:	074b      	lsls	r3, r1, #29
 8001cfa:	465d      	mov	r5, fp
 8001cfc:	433b      	orrs	r3, r7
 8001cfe:	08cc      	lsrs	r4, r1, #3
 8001d00:	e6ee      	b.n	8001ae0 <__aeabi_dsub+0x2f0>
 8001d02:	4662      	mov	r2, ip
 8001d04:	431a      	orrs	r2, r3
 8001d06:	d000      	beq.n	8001d0a <__aeabi_dsub+0x51a>
 8001d08:	e082      	b.n	8001e10 <__aeabi_dsub+0x620>
 8001d0a:	000b      	movs	r3, r1
 8001d0c:	433b      	orrs	r3, r7
 8001d0e:	d11b      	bne.n	8001d48 <__aeabi_dsub+0x558>
 8001d10:	2480      	movs	r4, #128	; 0x80
 8001d12:	2500      	movs	r5, #0
 8001d14:	0324      	lsls	r4, r4, #12
 8001d16:	e6f9      	b.n	8001b0c <__aeabi_dsub+0x31c>
 8001d18:	19dc      	adds	r4, r3, r7
 8001d1a:	429c      	cmp	r4, r3
 8001d1c:	419b      	sbcs	r3, r3
 8001d1e:	4461      	add	r1, ip
 8001d20:	4689      	mov	r9, r1
 8001d22:	425b      	negs	r3, r3
 8001d24:	4499      	add	r9, r3
 8001d26:	464b      	mov	r3, r9
 8001d28:	021b      	lsls	r3, r3, #8
 8001d2a:	d444      	bmi.n	8001db6 <__aeabi_dsub+0x5c6>
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	4698      	mov	r8, r3
 8001d30:	e6cc      	b.n	8001acc <__aeabi_dsub+0x2dc>
 8001d32:	1bdc      	subs	r4, r3, r7
 8001d34:	4662      	mov	r2, ip
 8001d36:	42a3      	cmp	r3, r4
 8001d38:	419b      	sbcs	r3, r3
 8001d3a:	1a51      	subs	r1, r2, r1
 8001d3c:	425b      	negs	r3, r3
 8001d3e:	1acb      	subs	r3, r1, r3
 8001d40:	4699      	mov	r9, r3
 8001d42:	2301      	movs	r3, #1
 8001d44:	4698      	mov	r8, r3
 8001d46:	e5a4      	b.n	8001892 <__aeabi_dsub+0xa2>
 8001d48:	08ff      	lsrs	r7, r7, #3
 8001d4a:	074b      	lsls	r3, r1, #29
 8001d4c:	465d      	mov	r5, fp
 8001d4e:	433b      	orrs	r3, r7
 8001d50:	08cc      	lsrs	r4, r1, #3
 8001d52:	e6d7      	b.n	8001b04 <__aeabi_dsub+0x314>
 8001d54:	4662      	mov	r2, ip
 8001d56:	431a      	orrs	r2, r3
 8001d58:	0014      	movs	r4, r2
 8001d5a:	1e63      	subs	r3, r4, #1
 8001d5c:	419c      	sbcs	r4, r3
 8001d5e:	e679      	b.n	8001a54 <__aeabi_dsub+0x264>
 8001d60:	0015      	movs	r5, r2
 8001d62:	4664      	mov	r4, ip
 8001d64:	3d20      	subs	r5, #32
 8001d66:	40ec      	lsrs	r4, r5
 8001d68:	46a0      	mov	r8, r4
 8001d6a:	2a20      	cmp	r2, #32
 8001d6c:	d005      	beq.n	8001d7a <__aeabi_dsub+0x58a>
 8001d6e:	2540      	movs	r5, #64	; 0x40
 8001d70:	4664      	mov	r4, ip
 8001d72:	1aaa      	subs	r2, r5, r2
 8001d74:	4094      	lsls	r4, r2
 8001d76:	4323      	orrs	r3, r4
 8001d78:	469a      	mov	sl, r3
 8001d7a:	4654      	mov	r4, sl
 8001d7c:	1e63      	subs	r3, r4, #1
 8001d7e:	419c      	sbcs	r4, r3
 8001d80:	4643      	mov	r3, r8
 8001d82:	4323      	orrs	r3, r4
 8001d84:	e773      	b.n	8001c6e <__aeabi_dsub+0x47e>
 8001d86:	4662      	mov	r2, ip
 8001d88:	431a      	orrs	r2, r3
 8001d8a:	d023      	beq.n	8001dd4 <__aeabi_dsub+0x5e4>
 8001d8c:	000a      	movs	r2, r1
 8001d8e:	433a      	orrs	r2, r7
 8001d90:	d000      	beq.n	8001d94 <__aeabi_dsub+0x5a4>
 8001d92:	e0a0      	b.n	8001ed6 <__aeabi_dsub+0x6e6>
 8001d94:	4662      	mov	r2, ip
 8001d96:	08db      	lsrs	r3, r3, #3
 8001d98:	0752      	lsls	r2, r2, #29
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	4662      	mov	r2, ip
 8001d9e:	08d4      	lsrs	r4, r2, #3
 8001da0:	e6b0      	b.n	8001b04 <__aeabi_dsub+0x314>
 8001da2:	000b      	movs	r3, r1
 8001da4:	433b      	orrs	r3, r7
 8001da6:	d100      	bne.n	8001daa <__aeabi_dsub+0x5ba>
 8001da8:	e728      	b.n	8001bfc <__aeabi_dsub+0x40c>
 8001daa:	08ff      	lsrs	r7, r7, #3
 8001dac:	074b      	lsls	r3, r1, #29
 8001dae:	465d      	mov	r5, fp
 8001db0:	433b      	orrs	r3, r7
 8001db2:	08cc      	lsrs	r4, r1, #3
 8001db4:	e697      	b.n	8001ae6 <__aeabi_dsub+0x2f6>
 8001db6:	2302      	movs	r3, #2
 8001db8:	4698      	mov	r8, r3
 8001dba:	e736      	b.n	8001c2a <__aeabi_dsub+0x43a>
 8001dbc:	1afc      	subs	r4, r7, r3
 8001dbe:	42a7      	cmp	r7, r4
 8001dc0:	41bf      	sbcs	r7, r7
 8001dc2:	4663      	mov	r3, ip
 8001dc4:	427f      	negs	r7, r7
 8001dc6:	1ac9      	subs	r1, r1, r3
 8001dc8:	1bcb      	subs	r3, r1, r7
 8001dca:	4699      	mov	r9, r3
 8001dcc:	2301      	movs	r3, #1
 8001dce:	465d      	mov	r5, fp
 8001dd0:	4698      	mov	r8, r3
 8001dd2:	e55e      	b.n	8001892 <__aeabi_dsub+0xa2>
 8001dd4:	074b      	lsls	r3, r1, #29
 8001dd6:	08ff      	lsrs	r7, r7, #3
 8001dd8:	433b      	orrs	r3, r7
 8001dda:	08cc      	lsrs	r4, r1, #3
 8001ddc:	e692      	b.n	8001b04 <__aeabi_dsub+0x314>
 8001dde:	1bdc      	subs	r4, r3, r7
 8001de0:	4660      	mov	r0, ip
 8001de2:	42a3      	cmp	r3, r4
 8001de4:	41b6      	sbcs	r6, r6
 8001de6:	1a40      	subs	r0, r0, r1
 8001de8:	4276      	negs	r6, r6
 8001dea:	1b80      	subs	r0, r0, r6
 8001dec:	4681      	mov	r9, r0
 8001dee:	0200      	lsls	r0, r0, #8
 8001df0:	d560      	bpl.n	8001eb4 <__aeabi_dsub+0x6c4>
 8001df2:	1afc      	subs	r4, r7, r3
 8001df4:	42a7      	cmp	r7, r4
 8001df6:	41bf      	sbcs	r7, r7
 8001df8:	4663      	mov	r3, ip
 8001dfa:	427f      	negs	r7, r7
 8001dfc:	1ac9      	subs	r1, r1, r3
 8001dfe:	1bcb      	subs	r3, r1, r7
 8001e00:	4699      	mov	r9, r3
 8001e02:	465d      	mov	r5, fp
 8001e04:	e576      	b.n	80018f4 <__aeabi_dsub+0x104>
 8001e06:	08ff      	lsrs	r7, r7, #3
 8001e08:	074b      	lsls	r3, r1, #29
 8001e0a:	433b      	orrs	r3, r7
 8001e0c:	08cc      	lsrs	r4, r1, #3
 8001e0e:	e667      	b.n	8001ae0 <__aeabi_dsub+0x2f0>
 8001e10:	000a      	movs	r2, r1
 8001e12:	08db      	lsrs	r3, r3, #3
 8001e14:	433a      	orrs	r2, r7
 8001e16:	d100      	bne.n	8001e1a <__aeabi_dsub+0x62a>
 8001e18:	e66f      	b.n	8001afa <__aeabi_dsub+0x30a>
 8001e1a:	4662      	mov	r2, ip
 8001e1c:	0752      	lsls	r2, r2, #29
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	4662      	mov	r2, ip
 8001e22:	08d4      	lsrs	r4, r2, #3
 8001e24:	2280      	movs	r2, #128	; 0x80
 8001e26:	0312      	lsls	r2, r2, #12
 8001e28:	4214      	tst	r4, r2
 8001e2a:	d007      	beq.n	8001e3c <__aeabi_dsub+0x64c>
 8001e2c:	08c8      	lsrs	r0, r1, #3
 8001e2e:	4210      	tst	r0, r2
 8001e30:	d104      	bne.n	8001e3c <__aeabi_dsub+0x64c>
 8001e32:	465d      	mov	r5, fp
 8001e34:	0004      	movs	r4, r0
 8001e36:	08fb      	lsrs	r3, r7, #3
 8001e38:	0749      	lsls	r1, r1, #29
 8001e3a:	430b      	orrs	r3, r1
 8001e3c:	0f5a      	lsrs	r2, r3, #29
 8001e3e:	00db      	lsls	r3, r3, #3
 8001e40:	08db      	lsrs	r3, r3, #3
 8001e42:	0752      	lsls	r2, r2, #29
 8001e44:	4313      	orrs	r3, r2
 8001e46:	e65d      	b.n	8001b04 <__aeabi_dsub+0x314>
 8001e48:	074b      	lsls	r3, r1, #29
 8001e4a:	08ff      	lsrs	r7, r7, #3
 8001e4c:	433b      	orrs	r3, r7
 8001e4e:	08cc      	lsrs	r4, r1, #3
 8001e50:	e649      	b.n	8001ae6 <__aeabi_dsub+0x2f6>
 8001e52:	19dc      	adds	r4, r3, r7
 8001e54:	429c      	cmp	r4, r3
 8001e56:	419b      	sbcs	r3, r3
 8001e58:	4461      	add	r1, ip
 8001e5a:	4689      	mov	r9, r1
 8001e5c:	425b      	negs	r3, r3
 8001e5e:	4499      	add	r9, r3
 8001e60:	464b      	mov	r3, r9
 8001e62:	021b      	lsls	r3, r3, #8
 8001e64:	d400      	bmi.n	8001e68 <__aeabi_dsub+0x678>
 8001e66:	e631      	b.n	8001acc <__aeabi_dsub+0x2dc>
 8001e68:	464a      	mov	r2, r9
 8001e6a:	4b17      	ldr	r3, [pc, #92]	; (8001ec8 <__aeabi_dsub+0x6d8>)
 8001e6c:	401a      	ands	r2, r3
 8001e6e:	2301      	movs	r3, #1
 8001e70:	4691      	mov	r9, r2
 8001e72:	4698      	mov	r8, r3
 8001e74:	e62a      	b.n	8001acc <__aeabi_dsub+0x2dc>
 8001e76:	0016      	movs	r6, r2
 8001e78:	4664      	mov	r4, ip
 8001e7a:	3e20      	subs	r6, #32
 8001e7c:	40f4      	lsrs	r4, r6
 8001e7e:	46a0      	mov	r8, r4
 8001e80:	2a20      	cmp	r2, #32
 8001e82:	d005      	beq.n	8001e90 <__aeabi_dsub+0x6a0>
 8001e84:	2640      	movs	r6, #64	; 0x40
 8001e86:	4664      	mov	r4, ip
 8001e88:	1ab2      	subs	r2, r6, r2
 8001e8a:	4094      	lsls	r4, r2
 8001e8c:	4323      	orrs	r3, r4
 8001e8e:	469a      	mov	sl, r3
 8001e90:	4654      	mov	r4, sl
 8001e92:	1e63      	subs	r3, r4, #1
 8001e94:	419c      	sbcs	r4, r3
 8001e96:	4643      	mov	r3, r8
 8001e98:	431c      	orrs	r4, r3
 8001e9a:	e5db      	b.n	8001a54 <__aeabi_dsub+0x264>
 8001e9c:	0002      	movs	r2, r0
 8001e9e:	2400      	movs	r4, #0
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	e548      	b.n	8001936 <__aeabi_dsub+0x146>
 8001ea4:	19dc      	adds	r4, r3, r7
 8001ea6:	42bc      	cmp	r4, r7
 8001ea8:	41bf      	sbcs	r7, r7
 8001eaa:	4461      	add	r1, ip
 8001eac:	4689      	mov	r9, r1
 8001eae:	427f      	negs	r7, r7
 8001eb0:	44b9      	add	r9, r7
 8001eb2:	e738      	b.n	8001d26 <__aeabi_dsub+0x536>
 8001eb4:	464b      	mov	r3, r9
 8001eb6:	4323      	orrs	r3, r4
 8001eb8:	d100      	bne.n	8001ebc <__aeabi_dsub+0x6cc>
 8001eba:	e69f      	b.n	8001bfc <__aeabi_dsub+0x40c>
 8001ebc:	e606      	b.n	8001acc <__aeabi_dsub+0x2dc>
 8001ebe:	46c0      	nop			; (mov r8, r8)
 8001ec0:	000007fe 	.word	0x000007fe
 8001ec4:	000007ff 	.word	0x000007ff
 8001ec8:	ff7fffff 	.word	0xff7fffff
 8001ecc:	08ff      	lsrs	r7, r7, #3
 8001ece:	074b      	lsls	r3, r1, #29
 8001ed0:	433b      	orrs	r3, r7
 8001ed2:	08cc      	lsrs	r4, r1, #3
 8001ed4:	e616      	b.n	8001b04 <__aeabi_dsub+0x314>
 8001ed6:	4662      	mov	r2, ip
 8001ed8:	08db      	lsrs	r3, r3, #3
 8001eda:	0752      	lsls	r2, r2, #29
 8001edc:	4313      	orrs	r3, r2
 8001ede:	4662      	mov	r2, ip
 8001ee0:	08d4      	lsrs	r4, r2, #3
 8001ee2:	2280      	movs	r2, #128	; 0x80
 8001ee4:	0312      	lsls	r2, r2, #12
 8001ee6:	4214      	tst	r4, r2
 8001ee8:	d007      	beq.n	8001efa <__aeabi_dsub+0x70a>
 8001eea:	08c8      	lsrs	r0, r1, #3
 8001eec:	4210      	tst	r0, r2
 8001eee:	d104      	bne.n	8001efa <__aeabi_dsub+0x70a>
 8001ef0:	465d      	mov	r5, fp
 8001ef2:	0004      	movs	r4, r0
 8001ef4:	08fb      	lsrs	r3, r7, #3
 8001ef6:	0749      	lsls	r1, r1, #29
 8001ef8:	430b      	orrs	r3, r1
 8001efa:	0f5a      	lsrs	r2, r3, #29
 8001efc:	00db      	lsls	r3, r3, #3
 8001efe:	0752      	lsls	r2, r2, #29
 8001f00:	08db      	lsrs	r3, r3, #3
 8001f02:	4313      	orrs	r3, r2
 8001f04:	e5fe      	b.n	8001b04 <__aeabi_dsub+0x314>
 8001f06:	2300      	movs	r3, #0
 8001f08:	4a01      	ldr	r2, [pc, #4]	; (8001f10 <__aeabi_dsub+0x720>)
 8001f0a:	001c      	movs	r4, r3
 8001f0c:	e513      	b.n	8001936 <__aeabi_dsub+0x146>
 8001f0e:	46c0      	nop			; (mov r8, r8)
 8001f10:	000007ff 	.word	0x000007ff

08001f14 <__aeabi_dcmpun>:
 8001f14:	b570      	push	{r4, r5, r6, lr}
 8001f16:	0005      	movs	r5, r0
 8001f18:	480c      	ldr	r0, [pc, #48]	; (8001f4c <__aeabi_dcmpun+0x38>)
 8001f1a:	031c      	lsls	r4, r3, #12
 8001f1c:	0016      	movs	r6, r2
 8001f1e:	005b      	lsls	r3, r3, #1
 8001f20:	030a      	lsls	r2, r1, #12
 8001f22:	0049      	lsls	r1, r1, #1
 8001f24:	0b12      	lsrs	r2, r2, #12
 8001f26:	0d49      	lsrs	r1, r1, #21
 8001f28:	0b24      	lsrs	r4, r4, #12
 8001f2a:	0d5b      	lsrs	r3, r3, #21
 8001f2c:	4281      	cmp	r1, r0
 8001f2e:	d008      	beq.n	8001f42 <__aeabi_dcmpun+0x2e>
 8001f30:	4a06      	ldr	r2, [pc, #24]	; (8001f4c <__aeabi_dcmpun+0x38>)
 8001f32:	2000      	movs	r0, #0
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d103      	bne.n	8001f40 <__aeabi_dcmpun+0x2c>
 8001f38:	0020      	movs	r0, r4
 8001f3a:	4330      	orrs	r0, r6
 8001f3c:	1e43      	subs	r3, r0, #1
 8001f3e:	4198      	sbcs	r0, r3
 8001f40:	bd70      	pop	{r4, r5, r6, pc}
 8001f42:	2001      	movs	r0, #1
 8001f44:	432a      	orrs	r2, r5
 8001f46:	d1fb      	bne.n	8001f40 <__aeabi_dcmpun+0x2c>
 8001f48:	e7f2      	b.n	8001f30 <__aeabi_dcmpun+0x1c>
 8001f4a:	46c0      	nop			; (mov r8, r8)
 8001f4c:	000007ff 	.word	0x000007ff

08001f50 <__aeabi_d2iz>:
 8001f50:	000a      	movs	r2, r1
 8001f52:	b530      	push	{r4, r5, lr}
 8001f54:	4c13      	ldr	r4, [pc, #76]	; (8001fa4 <__aeabi_d2iz+0x54>)
 8001f56:	0053      	lsls	r3, r2, #1
 8001f58:	0309      	lsls	r1, r1, #12
 8001f5a:	0005      	movs	r5, r0
 8001f5c:	0b09      	lsrs	r1, r1, #12
 8001f5e:	2000      	movs	r0, #0
 8001f60:	0d5b      	lsrs	r3, r3, #21
 8001f62:	0fd2      	lsrs	r2, r2, #31
 8001f64:	42a3      	cmp	r3, r4
 8001f66:	dd04      	ble.n	8001f72 <__aeabi_d2iz+0x22>
 8001f68:	480f      	ldr	r0, [pc, #60]	; (8001fa8 <__aeabi_d2iz+0x58>)
 8001f6a:	4283      	cmp	r3, r0
 8001f6c:	dd02      	ble.n	8001f74 <__aeabi_d2iz+0x24>
 8001f6e:	4b0f      	ldr	r3, [pc, #60]	; (8001fac <__aeabi_d2iz+0x5c>)
 8001f70:	18d0      	adds	r0, r2, r3
 8001f72:	bd30      	pop	{r4, r5, pc}
 8001f74:	2080      	movs	r0, #128	; 0x80
 8001f76:	0340      	lsls	r0, r0, #13
 8001f78:	4301      	orrs	r1, r0
 8001f7a:	480d      	ldr	r0, [pc, #52]	; (8001fb0 <__aeabi_d2iz+0x60>)
 8001f7c:	1ac0      	subs	r0, r0, r3
 8001f7e:	281f      	cmp	r0, #31
 8001f80:	dd08      	ble.n	8001f94 <__aeabi_d2iz+0x44>
 8001f82:	480c      	ldr	r0, [pc, #48]	; (8001fb4 <__aeabi_d2iz+0x64>)
 8001f84:	1ac3      	subs	r3, r0, r3
 8001f86:	40d9      	lsrs	r1, r3
 8001f88:	000b      	movs	r3, r1
 8001f8a:	4258      	negs	r0, r3
 8001f8c:	2a00      	cmp	r2, #0
 8001f8e:	d1f0      	bne.n	8001f72 <__aeabi_d2iz+0x22>
 8001f90:	0018      	movs	r0, r3
 8001f92:	e7ee      	b.n	8001f72 <__aeabi_d2iz+0x22>
 8001f94:	4c08      	ldr	r4, [pc, #32]	; (8001fb8 <__aeabi_d2iz+0x68>)
 8001f96:	40c5      	lsrs	r5, r0
 8001f98:	46a4      	mov	ip, r4
 8001f9a:	4463      	add	r3, ip
 8001f9c:	4099      	lsls	r1, r3
 8001f9e:	000b      	movs	r3, r1
 8001fa0:	432b      	orrs	r3, r5
 8001fa2:	e7f2      	b.n	8001f8a <__aeabi_d2iz+0x3a>
 8001fa4:	000003fe 	.word	0x000003fe
 8001fa8:	0000041d 	.word	0x0000041d
 8001fac:	7fffffff 	.word	0x7fffffff
 8001fb0:	00000433 	.word	0x00000433
 8001fb4:	00000413 	.word	0x00000413
 8001fb8:	fffffbed 	.word	0xfffffbed

08001fbc <__aeabi_i2d>:
 8001fbc:	b570      	push	{r4, r5, r6, lr}
 8001fbe:	2800      	cmp	r0, #0
 8001fc0:	d016      	beq.n	8001ff0 <__aeabi_i2d+0x34>
 8001fc2:	17c3      	asrs	r3, r0, #31
 8001fc4:	18c5      	adds	r5, r0, r3
 8001fc6:	405d      	eors	r5, r3
 8001fc8:	0fc4      	lsrs	r4, r0, #31
 8001fca:	0028      	movs	r0, r5
 8001fcc:	f000 f84c 	bl	8002068 <__clzsi2>
 8001fd0:	4a11      	ldr	r2, [pc, #68]	; (8002018 <__aeabi_i2d+0x5c>)
 8001fd2:	1a12      	subs	r2, r2, r0
 8001fd4:	280a      	cmp	r0, #10
 8001fd6:	dc16      	bgt.n	8002006 <__aeabi_i2d+0x4a>
 8001fd8:	0003      	movs	r3, r0
 8001fda:	002e      	movs	r6, r5
 8001fdc:	3315      	adds	r3, #21
 8001fde:	409e      	lsls	r6, r3
 8001fe0:	230b      	movs	r3, #11
 8001fe2:	1a18      	subs	r0, r3, r0
 8001fe4:	40c5      	lsrs	r5, r0
 8001fe6:	0552      	lsls	r2, r2, #21
 8001fe8:	032d      	lsls	r5, r5, #12
 8001fea:	0b2d      	lsrs	r5, r5, #12
 8001fec:	0d53      	lsrs	r3, r2, #21
 8001fee:	e003      	b.n	8001ff8 <__aeabi_i2d+0x3c>
 8001ff0:	2400      	movs	r4, #0
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	2500      	movs	r5, #0
 8001ff6:	2600      	movs	r6, #0
 8001ff8:	051b      	lsls	r3, r3, #20
 8001ffa:	432b      	orrs	r3, r5
 8001ffc:	07e4      	lsls	r4, r4, #31
 8001ffe:	4323      	orrs	r3, r4
 8002000:	0030      	movs	r0, r6
 8002002:	0019      	movs	r1, r3
 8002004:	bd70      	pop	{r4, r5, r6, pc}
 8002006:	380b      	subs	r0, #11
 8002008:	4085      	lsls	r5, r0
 800200a:	0552      	lsls	r2, r2, #21
 800200c:	032d      	lsls	r5, r5, #12
 800200e:	2600      	movs	r6, #0
 8002010:	0b2d      	lsrs	r5, r5, #12
 8002012:	0d53      	lsrs	r3, r2, #21
 8002014:	e7f0      	b.n	8001ff8 <__aeabi_i2d+0x3c>
 8002016:	46c0      	nop			; (mov r8, r8)
 8002018:	0000041e 	.word	0x0000041e

0800201c <__aeabi_ui2d>:
 800201c:	b510      	push	{r4, lr}
 800201e:	1e04      	subs	r4, r0, #0
 8002020:	d010      	beq.n	8002044 <__aeabi_ui2d+0x28>
 8002022:	f000 f821 	bl	8002068 <__clzsi2>
 8002026:	4b0f      	ldr	r3, [pc, #60]	; (8002064 <__aeabi_ui2d+0x48>)
 8002028:	1a1b      	subs	r3, r3, r0
 800202a:	280a      	cmp	r0, #10
 800202c:	dc11      	bgt.n	8002052 <__aeabi_ui2d+0x36>
 800202e:	220b      	movs	r2, #11
 8002030:	0021      	movs	r1, r4
 8002032:	1a12      	subs	r2, r2, r0
 8002034:	40d1      	lsrs	r1, r2
 8002036:	3015      	adds	r0, #21
 8002038:	030a      	lsls	r2, r1, #12
 800203a:	055b      	lsls	r3, r3, #21
 800203c:	4084      	lsls	r4, r0
 800203e:	0b12      	lsrs	r2, r2, #12
 8002040:	0d5b      	lsrs	r3, r3, #21
 8002042:	e001      	b.n	8002048 <__aeabi_ui2d+0x2c>
 8002044:	2300      	movs	r3, #0
 8002046:	2200      	movs	r2, #0
 8002048:	051b      	lsls	r3, r3, #20
 800204a:	4313      	orrs	r3, r2
 800204c:	0020      	movs	r0, r4
 800204e:	0019      	movs	r1, r3
 8002050:	bd10      	pop	{r4, pc}
 8002052:	0022      	movs	r2, r4
 8002054:	380b      	subs	r0, #11
 8002056:	4082      	lsls	r2, r0
 8002058:	055b      	lsls	r3, r3, #21
 800205a:	0312      	lsls	r2, r2, #12
 800205c:	2400      	movs	r4, #0
 800205e:	0b12      	lsrs	r2, r2, #12
 8002060:	0d5b      	lsrs	r3, r3, #21
 8002062:	e7f1      	b.n	8002048 <__aeabi_ui2d+0x2c>
 8002064:	0000041e 	.word	0x0000041e

08002068 <__clzsi2>:
 8002068:	211c      	movs	r1, #28
 800206a:	2301      	movs	r3, #1
 800206c:	041b      	lsls	r3, r3, #16
 800206e:	4298      	cmp	r0, r3
 8002070:	d301      	bcc.n	8002076 <__clzsi2+0xe>
 8002072:	0c00      	lsrs	r0, r0, #16
 8002074:	3910      	subs	r1, #16
 8002076:	0a1b      	lsrs	r3, r3, #8
 8002078:	4298      	cmp	r0, r3
 800207a:	d301      	bcc.n	8002080 <__clzsi2+0x18>
 800207c:	0a00      	lsrs	r0, r0, #8
 800207e:	3908      	subs	r1, #8
 8002080:	091b      	lsrs	r3, r3, #4
 8002082:	4298      	cmp	r0, r3
 8002084:	d301      	bcc.n	800208a <__clzsi2+0x22>
 8002086:	0900      	lsrs	r0, r0, #4
 8002088:	3904      	subs	r1, #4
 800208a:	a202      	add	r2, pc, #8	; (adr r2, 8002094 <__clzsi2+0x2c>)
 800208c:	5c10      	ldrb	r0, [r2, r0]
 800208e:	1840      	adds	r0, r0, r1
 8002090:	4770      	bx	lr
 8002092:	46c0      	nop			; (mov r8, r8)
 8002094:	02020304 	.word	0x02020304
 8002098:	01010101 	.word	0x01010101
	...

080020a4 <Read_Sensors>:
		Error_Handler();
	}
}

void Read_Sensors()
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
	for(int i = 0; i < NUM_SENSORS; ++i)
 80020aa:	2300      	movs	r3, #0
 80020ac:	607b      	str	r3, [r7, #4]
 80020ae:	e02d      	b.n	800210c <Read_Sensors+0x68>
	{
		//HAL_Delay(100);
		sConfig.Channel = channels[i];
 80020b0:	4b1a      	ldr	r3, [pc, #104]	; (800211c <Read_Sensors+0x78>)
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	0092      	lsls	r2, r2, #2
 80020b6:	58d2      	ldr	r2, [r2, r3]
 80020b8:	4b19      	ldr	r3, [pc, #100]	; (8002120 <Read_Sensors+0x7c>)
 80020ba:	601a      	str	r2, [r3, #0]
		//sConfig.Rank = ranks[i];
		if(HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020bc:	4a18      	ldr	r2, [pc, #96]	; (8002120 <Read_Sensors+0x7c>)
 80020be:	4b19      	ldr	r3, [pc, #100]	; (8002124 <Read_Sensors+0x80>)
 80020c0:	0011      	movs	r1, r2
 80020c2:	0018      	movs	r0, r3
 80020c4:	f001 f858 	bl	8003178 <HAL_ADC_ConfigChannel>
 80020c8:	1e03      	subs	r3, r0, #0
 80020ca:	d001      	beq.n	80020d0 <Read_Sensors+0x2c>
		{
			Error_Handler();
 80020cc:	f000 f994 	bl	80023f8 <Error_Handler>
		}

		HAL_ADC_Start(&hadc1);
 80020d0:	4b14      	ldr	r3, [pc, #80]	; (8002124 <Read_Sensors+0x80>)
 80020d2:	0018      	movs	r0, r3
 80020d4:	f000 ff26 	bl	8002f24 <HAL_ADC_Start>
		if(HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK)
 80020d8:	2301      	movs	r3, #1
 80020da:	425a      	negs	r2, r3
 80020dc:	4b11      	ldr	r3, [pc, #68]	; (8002124 <Read_Sensors+0x80>)
 80020de:	0011      	movs	r1, r2
 80020e0:	0018      	movs	r0, r3
 80020e2:	f000 ffa9 	bl	8003038 <HAL_ADC_PollForConversion>
 80020e6:	1e03      	subs	r3, r0, #0
 80020e8:	d109      	bne.n	80020fe <Read_Sensors+0x5a>
		{
			values[i] = HAL_ADC_GetValue(&hadc1);
 80020ea:	4b0e      	ldr	r3, [pc, #56]	; (8002124 <Read_Sensors+0x80>)
 80020ec:	0018      	movs	r0, r3
 80020ee:	f001 f837 	bl	8003160 <HAL_ADC_GetValue>
 80020f2:	0003      	movs	r3, r0
 80020f4:	b299      	uxth	r1, r3
 80020f6:	4b0c      	ldr	r3, [pc, #48]	; (8002128 <Read_Sensors+0x84>)
 80020f8:	687a      	ldr	r2, [r7, #4]
 80020fa:	0052      	lsls	r2, r2, #1
 80020fc:	52d1      	strh	r1, [r2, r3]
		}
		HAL_ADC_Stop(&hadc1);
 80020fe:	4b09      	ldr	r3, [pc, #36]	; (8002124 <Read_Sensors+0x80>)
 8002100:	0018      	movs	r0, r3
 8002102:	f000 ff5d 	bl	8002fc0 <HAL_ADC_Stop>
	for(int i = 0; i < NUM_SENSORS; ++i)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	3301      	adds	r3, #1
 800210a:	607b      	str	r3, [r7, #4]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2b04      	cmp	r3, #4
 8002110:	ddce      	ble.n	80020b0 <Read_Sensors+0xc>
	*(values + channel) = HAL_ADC_GetValue(&hadc1);
	HAL_ADC_Stop(&hadc1);
	HAL_Delay(100);
}
	 */
}
 8002112:	46c0      	nop			; (mov r8, r8)
 8002114:	46c0      	nop			; (mov r8, r8)
 8002116:	46bd      	mov	sp, r7
 8002118:	b002      	add	sp, #8
 800211a:	bd80      	pop	{r7, pc}
 800211c:	20000000 	.word	0x20000000
 8002120:	200002c8 	.word	0x200002c8
 8002124:	2000020c 	.word	0x2000020c
 8002128:	200002bc 	.word	0x200002bc

0800212c <Determine_Turns>:

uint8_t Determine_Turns()
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
	Read_Sensors();
 8002132:	f7ff ffb7 	bl	80020a4 <Read_Sensors>

	uint8_t turn = 10;
 8002136:	1dfb      	adds	r3, r7, #7
 8002138:	220a      	movs	r2, #10
 800213a:	701a      	strb	r2, [r3, #0]

	for(int i = 0; i < NUM_SENSORS; ++i)
 800213c:	2300      	movs	r3, #0
 800213e:	603b      	str	r3, [r7, #0]
 8002140:	e00f      	b.n	8002162 <Determine_Turns+0x36>
	{
		// going through each sensor.
		// turn = 0 is bottom is all is covered
		// values go lower if they are blocked.
		// Assume that all are blocked.
		if(values[i] > THRESHOLD && turn > 5)
 8002142:	4b0c      	ldr	r3, [pc, #48]	; (8002174 <Determine_Turns+0x48>)
 8002144:	683a      	ldr	r2, [r7, #0]
 8002146:	0052      	lsls	r2, r2, #1
 8002148:	5ad3      	ldrh	r3, [r2, r3]
 800214a:	2b0f      	cmp	r3, #15
 800214c:	d906      	bls.n	800215c <Determine_Turns+0x30>
 800214e:	1dfb      	adds	r3, r7, #7
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	2b05      	cmp	r3, #5
 8002154:	d902      	bls.n	800215c <Determine_Turns+0x30>
		{
			turn = i;
 8002156:	1dfb      	adds	r3, r7, #7
 8002158:	683a      	ldr	r2, [r7, #0]
 800215a:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NUM_SENSORS; ++i)
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	3301      	adds	r3, #1
 8002160:	603b      	str	r3, [r7, #0]
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	2b04      	cmp	r3, #4
 8002166:	ddec      	ble.n	8002142 <Determine_Turns+0x16>
		}
	}

	return turn;
 8002168:	1dfb      	adds	r3, r7, #7
 800216a:	781b      	ldrb	r3, [r3, #0]
}
 800216c:	0018      	movs	r0, r3
 800216e:	46bd      	mov	sp, r7
 8002170:	b002      	add	sp, #8
 8002172:	bd80      	pop	{r7, pc}
 8002174:	200002bc 	.word	0x200002bc

08002178 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800217c:	f000 fb1c 	bl	80027b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002180:	f000 f818 	bl	80021b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002184:	f000 f8f2 	bl	800236c <MX_GPIO_Init>
  MX_ADC1_Init();
 8002188:	f000 f85c 	bl	8002244 <MX_ADC1_Init>
  MX_I2C2_Init();
 800218c:	f000 f8ae 	bl	80022ec <MX_I2C2_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  turn_count = Determine_Turns();
 8002190:	f7ff ffcc 	bl	800212c <Determine_Turns>
 8002194:	0003      	movs	r3, r0
 8002196:	001a      	movs	r2, r3
 8002198:	4b04      	ldr	r3, [pc, #16]	; (80021ac <main+0x34>)
 800219a:	701a      	strb	r2, [r3, #0]

	  HAL_I2C_Slave_Transmit(&hi2c2, &turn_count, 1, 100);
 800219c:	4903      	ldr	r1, [pc, #12]	; (80021ac <main+0x34>)
 800219e:	4804      	ldr	r0, [pc, #16]	; (80021b0 <main+0x38>)
 80021a0:	2364      	movs	r3, #100	; 0x64
 80021a2:	2201      	movs	r2, #1
 80021a4:	f001 fe52 	bl	8003e4c <HAL_I2C_Slave_Transmit>
	  turn_count = Determine_Turns();
 80021a8:	e7f2      	b.n	8002190 <main+0x18>
 80021aa:	46c0      	nop			; (mov r8, r8)
 80021ac:	200002c6 	.word	0x200002c6
 80021b0:	20000270 	.word	0x20000270

080021b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021b4:	b590      	push	{r4, r7, lr}
 80021b6:	b093      	sub	sp, #76	; 0x4c
 80021b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021ba:	2414      	movs	r4, #20
 80021bc:	193b      	adds	r3, r7, r4
 80021be:	0018      	movs	r0, r3
 80021c0:	2334      	movs	r3, #52	; 0x34
 80021c2:	001a      	movs	r2, r3
 80021c4:	2100      	movs	r1, #0
 80021c6:	f003 fc2d 	bl	8005a24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021ca:	1d3b      	adds	r3, r7, #4
 80021cc:	0018      	movs	r0, r3
 80021ce:	2310      	movs	r3, #16
 80021d0:	001a      	movs	r2, r3
 80021d2:	2100      	movs	r1, #0
 80021d4:	f003 fc26 	bl	8005a24 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80021d8:	2380      	movs	r3, #128	; 0x80
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	0018      	movs	r0, r3
 80021de:	f002 ff17 	bl	8005010 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80021e2:	193b      	adds	r3, r7, r4
 80021e4:	2202      	movs	r2, #2
 80021e6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021e8:	193b      	adds	r3, r7, r4
 80021ea:	2280      	movs	r2, #128	; 0x80
 80021ec:	0052      	lsls	r2, r2, #1
 80021ee:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80021f0:	193b      	adds	r3, r7, r4
 80021f2:	2200      	movs	r2, #0
 80021f4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80021f6:	193b      	adds	r3, r7, r4
 80021f8:	2240      	movs	r2, #64	; 0x40
 80021fa:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80021fc:	193b      	adds	r3, r7, r4
 80021fe:	2200      	movs	r2, #0
 8002200:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002202:	193b      	adds	r3, r7, r4
 8002204:	0018      	movs	r0, r3
 8002206:	f002 ff43 	bl	8005090 <HAL_RCC_OscConfig>
 800220a:	1e03      	subs	r3, r0, #0
 800220c:	d001      	beq.n	8002212 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800220e:	f000 f8f3 	bl	80023f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002212:	1d3b      	adds	r3, r7, #4
 8002214:	2207      	movs	r2, #7
 8002216:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002218:	1d3b      	adds	r3, r7, #4
 800221a:	2200      	movs	r2, #0
 800221c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800221e:	1d3b      	adds	r3, r7, #4
 8002220:	2200      	movs	r2, #0
 8002222:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002224:	1d3b      	adds	r3, r7, #4
 8002226:	2200      	movs	r2, #0
 8002228:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800222a:	1d3b      	adds	r3, r7, #4
 800222c:	2100      	movs	r1, #0
 800222e:	0018      	movs	r0, r3
 8002230:	f003 fa44 	bl	80056bc <HAL_RCC_ClockConfig>
 8002234:	1e03      	subs	r3, r0, #0
 8002236:	d001      	beq.n	800223c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8002238:	f000 f8de 	bl	80023f8 <Error_Handler>
  }
}
 800223c:	46c0      	nop			; (mov r8, r8)
 800223e:	46bd      	mov	sp, r7
 8002240:	b013      	add	sp, #76	; 0x4c
 8002242:	bd90      	pop	{r4, r7, pc}

08002244 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b084      	sub	sp, #16
 8002248:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800224a:	1d3b      	adds	r3, r7, #4
 800224c:	0018      	movs	r0, r3
 800224e:	230c      	movs	r3, #12
 8002250:	001a      	movs	r2, r3
 8002252:	2100      	movs	r1, #0
 8002254:	f003 fbe6 	bl	8005a24 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002258:	4b22      	ldr	r3, [pc, #136]	; (80022e4 <MX_ADC1_Init+0xa0>)
 800225a:	4a23      	ldr	r2, [pc, #140]	; (80022e8 <MX_ADC1_Init+0xa4>)
 800225c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800225e:	4b21      	ldr	r3, [pc, #132]	; (80022e4 <MX_ADC1_Init+0xa0>)
 8002260:	2280      	movs	r2, #128	; 0x80
 8002262:	05d2      	lsls	r2, r2, #23
 8002264:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_6B;
 8002266:	4b1f      	ldr	r3, [pc, #124]	; (80022e4 <MX_ADC1_Init+0xa0>)
 8002268:	2218      	movs	r2, #24
 800226a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800226c:	4b1d      	ldr	r3, [pc, #116]	; (80022e4 <MX_ADC1_Init+0xa0>)
 800226e:	2200      	movs	r2, #0
 8002270:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002272:	4b1c      	ldr	r3, [pc, #112]	; (80022e4 <MX_ADC1_Init+0xa0>)
 8002274:	2280      	movs	r2, #128	; 0x80
 8002276:	0392      	lsls	r2, r2, #14
 8002278:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800227a:	4b1a      	ldr	r3, [pc, #104]	; (80022e4 <MX_ADC1_Init+0xa0>)
 800227c:	2204      	movs	r2, #4
 800227e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002280:	4b18      	ldr	r3, [pc, #96]	; (80022e4 <MX_ADC1_Init+0xa0>)
 8002282:	2200      	movs	r2, #0
 8002284:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8002286:	4b17      	ldr	r3, [pc, #92]	; (80022e4 <MX_ADC1_Init+0xa0>)
 8002288:	2200      	movs	r2, #0
 800228a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800228c:	4b15      	ldr	r3, [pc, #84]	; (80022e4 <MX_ADC1_Init+0xa0>)
 800228e:	2200      	movs	r2, #0
 8002290:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 5;
 8002292:	4b14      	ldr	r3, [pc, #80]	; (80022e4 <MX_ADC1_Init+0xa0>)
 8002294:	2205      	movs	r2, #5
 8002296:	61da      	str	r2, [r3, #28]
  //hadc1.Init.DiscontinuousConvMode = ENABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002298:	4b12      	ldr	r3, [pc, #72]	; (80022e4 <MX_ADC1_Init+0xa0>)
 800229a:	2200      	movs	r2, #0
 800229c:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800229e:	4b11      	ldr	r3, [pc, #68]	; (80022e4 <MX_ADC1_Init+0xa0>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80022a4:	4b0f      	ldr	r3, [pc, #60]	; (80022e4 <MX_ADC1_Init+0xa0>)
 80022a6:	222c      	movs	r2, #44	; 0x2c
 80022a8:	2100      	movs	r1, #0
 80022aa:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80022ac:	4b0d      	ldr	r3, [pc, #52]	; (80022e4 <MX_ADC1_Init+0xa0>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80022b2:	4b0c      	ldr	r3, [pc, #48]	; (80022e4 <MX_ADC1_Init+0xa0>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80022b8:	4b0a      	ldr	r3, [pc, #40]	; (80022e4 <MX_ADC1_Init+0xa0>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80022be:	4b09      	ldr	r3, [pc, #36]	; (80022e4 <MX_ADC1_Init+0xa0>)
 80022c0:	223c      	movs	r2, #60	; 0x3c
 80022c2:	2100      	movs	r1, #0
 80022c4:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80022c6:	4b07      	ldr	r3, [pc, #28]	; (80022e4 <MX_ADC1_Init+0xa0>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80022cc:	4b05      	ldr	r3, [pc, #20]	; (80022e4 <MX_ADC1_Init+0xa0>)
 80022ce:	0018      	movs	r0, r3
 80022d0:	f000 fc4a 	bl	8002b68 <HAL_ADC_Init>
 80022d4:	1e03      	subs	r3, r0, #0
 80022d6:	d001      	beq.n	80022dc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80022d8:	f000 f88e 	bl	80023f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80022dc:	46c0      	nop			; (mov r8, r8)
 80022de:	46bd      	mov	sp, r7
 80022e0:	b004      	add	sp, #16
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	2000020c 	.word	0x2000020c
 80022e8:	40012400 	.word	0x40012400

080022ec <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80022f0:	4b1b      	ldr	r3, [pc, #108]	; (8002360 <MX_I2C2_Init+0x74>)
 80022f2:	4a1c      	ldr	r2, [pc, #112]	; (8002364 <MX_I2C2_Init+0x78>)
 80022f4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00303D5B;
 80022f6:	4b1a      	ldr	r3, [pc, #104]	; (8002360 <MX_I2C2_Init+0x74>)
 80022f8:	4a1b      	ldr	r2, [pc, #108]	; (8002368 <MX_I2C2_Init+0x7c>)
 80022fa:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 128;
 80022fc:	4b18      	ldr	r3, [pc, #96]	; (8002360 <MX_I2C2_Init+0x74>)
 80022fe:	2280      	movs	r2, #128	; 0x80
 8002300:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002302:	4b17      	ldr	r3, [pc, #92]	; (8002360 <MX_I2C2_Init+0x74>)
 8002304:	2201      	movs	r2, #1
 8002306:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002308:	4b15      	ldr	r3, [pc, #84]	; (8002360 <MX_I2C2_Init+0x74>)
 800230a:	2200      	movs	r2, #0
 800230c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800230e:	4b14      	ldr	r3, [pc, #80]	; (8002360 <MX_I2C2_Init+0x74>)
 8002310:	2200      	movs	r2, #0
 8002312:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002314:	4b12      	ldr	r3, [pc, #72]	; (8002360 <MX_I2C2_Init+0x74>)
 8002316:	2200      	movs	r2, #0
 8002318:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800231a:	4b11      	ldr	r3, [pc, #68]	; (8002360 <MX_I2C2_Init+0x74>)
 800231c:	2200      	movs	r2, #0
 800231e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002320:	4b0f      	ldr	r3, [pc, #60]	; (8002360 <MX_I2C2_Init+0x74>)
 8002322:	2200      	movs	r2, #0
 8002324:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002326:	4b0e      	ldr	r3, [pc, #56]	; (8002360 <MX_I2C2_Init+0x74>)
 8002328:	0018      	movs	r0, r3
 800232a:	f001 fcf9 	bl	8003d20 <HAL_I2C_Init>
 800232e:	1e03      	subs	r3, r0, #0
 8002330:	d001      	beq.n	8002336 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8002332:	f000 f861 	bl	80023f8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002336:	4b0a      	ldr	r3, [pc, #40]	; (8002360 <MX_I2C2_Init+0x74>)
 8002338:	2100      	movs	r1, #0
 800233a:	0018      	movs	r0, r3
 800233c:	f002 fdd0 	bl	8004ee0 <HAL_I2CEx_ConfigAnalogFilter>
 8002340:	1e03      	subs	r3, r0, #0
 8002342:	d001      	beq.n	8002348 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002344:	f000 f858 	bl	80023f8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002348:	4b05      	ldr	r3, [pc, #20]	; (8002360 <MX_I2C2_Init+0x74>)
 800234a:	2100      	movs	r1, #0
 800234c:	0018      	movs	r0, r3
 800234e:	f002 fe13 	bl	8004f78 <HAL_I2CEx_ConfigDigitalFilter>
 8002352:	1e03      	subs	r3, r0, #0
 8002354:	d001      	beq.n	800235a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8002356:	f000 f84f 	bl	80023f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800235a:	46c0      	nop			; (mov r8, r8)
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	20000270 	.word	0x20000270
 8002364:	40005800 	.word	0x40005800
 8002368:	00303d5b 	.word	0x00303d5b

0800236c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800236c:	b590      	push	{r4, r7, lr}
 800236e:	b089      	sub	sp, #36	; 0x24
 8002370:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002372:	240c      	movs	r4, #12
 8002374:	193b      	adds	r3, r7, r4
 8002376:	0018      	movs	r0, r3
 8002378:	2314      	movs	r3, #20
 800237a:	001a      	movs	r2, r3
 800237c:	2100      	movs	r1, #0
 800237e:	f003 fb51 	bl	8005a24 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002382:	4b1c      	ldr	r3, [pc, #112]	; (80023f4 <MX_GPIO_Init+0x88>)
 8002384:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002386:	4b1b      	ldr	r3, [pc, #108]	; (80023f4 <MX_GPIO_Init+0x88>)
 8002388:	2101      	movs	r1, #1
 800238a:	430a      	orrs	r2, r1
 800238c:	635a      	str	r2, [r3, #52]	; 0x34
 800238e:	4b19      	ldr	r3, [pc, #100]	; (80023f4 <MX_GPIO_Init+0x88>)
 8002390:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002392:	2201      	movs	r2, #1
 8002394:	4013      	ands	r3, r2
 8002396:	60bb      	str	r3, [r7, #8]
 8002398:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800239a:	4b16      	ldr	r3, [pc, #88]	; (80023f4 <MX_GPIO_Init+0x88>)
 800239c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800239e:	4b15      	ldr	r3, [pc, #84]	; (80023f4 <MX_GPIO_Init+0x88>)
 80023a0:	2102      	movs	r1, #2
 80023a2:	430a      	orrs	r2, r1
 80023a4:	635a      	str	r2, [r3, #52]	; 0x34
 80023a6:	4b13      	ldr	r3, [pc, #76]	; (80023f4 <MX_GPIO_Init+0x88>)
 80023a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023aa:	2202      	movs	r2, #2
 80023ac:	4013      	ands	r3, r2
 80023ae:	607b      	str	r3, [r7, #4]
 80023b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 80023b2:	2380      	movs	r3, #128	; 0x80
 80023b4:	0219      	lsls	r1, r3, #8
 80023b6:	23a0      	movs	r3, #160	; 0xa0
 80023b8:	05db      	lsls	r3, r3, #23
 80023ba:	2200      	movs	r2, #0
 80023bc:	0018      	movs	r0, r3
 80023be:	f001 fc91 	bl	8003ce4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80023c2:	193b      	adds	r3, r7, r4
 80023c4:	2280      	movs	r2, #128	; 0x80
 80023c6:	0212      	lsls	r2, r2, #8
 80023c8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023ca:	193b      	adds	r3, r7, r4
 80023cc:	2201      	movs	r2, #1
 80023ce:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d0:	193b      	adds	r3, r7, r4
 80023d2:	2200      	movs	r2, #0
 80023d4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023d6:	193b      	adds	r3, r7, r4
 80023d8:	2200      	movs	r2, #0
 80023da:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023dc:	193a      	adds	r2, r7, r4
 80023de:	23a0      	movs	r3, #160	; 0xa0
 80023e0:	05db      	lsls	r3, r3, #23
 80023e2:	0011      	movs	r1, r2
 80023e4:	0018      	movs	r0, r3
 80023e6:	f001 fb19 	bl	8003a1c <HAL_GPIO_Init>

}
 80023ea:	46c0      	nop			; (mov r8, r8)
 80023ec:	46bd      	mov	sp, r7
 80023ee:	b009      	add	sp, #36	; 0x24
 80023f0:	bd90      	pop	{r4, r7, pc}
 80023f2:	46c0      	nop			; (mov r8, r8)
 80023f4:	40021000 	.word	0x40021000

080023f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023fc:	b672      	cpsid	i
}
 80023fe:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002400:	e7fe      	b.n	8002400 <Error_Handler+0x8>
	...

08002404 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800240a:	4b0f      	ldr	r3, [pc, #60]	; (8002448 <HAL_MspInit+0x44>)
 800240c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800240e:	4b0e      	ldr	r3, [pc, #56]	; (8002448 <HAL_MspInit+0x44>)
 8002410:	2101      	movs	r1, #1
 8002412:	430a      	orrs	r2, r1
 8002414:	641a      	str	r2, [r3, #64]	; 0x40
 8002416:	4b0c      	ldr	r3, [pc, #48]	; (8002448 <HAL_MspInit+0x44>)
 8002418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241a:	2201      	movs	r2, #1
 800241c:	4013      	ands	r3, r2
 800241e:	607b      	str	r3, [r7, #4]
 8002420:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002422:	4b09      	ldr	r3, [pc, #36]	; (8002448 <HAL_MspInit+0x44>)
 8002424:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002426:	4b08      	ldr	r3, [pc, #32]	; (8002448 <HAL_MspInit+0x44>)
 8002428:	2180      	movs	r1, #128	; 0x80
 800242a:	0549      	lsls	r1, r1, #21
 800242c:	430a      	orrs	r2, r1
 800242e:	63da      	str	r2, [r3, #60]	; 0x3c
 8002430:	4b05      	ldr	r3, [pc, #20]	; (8002448 <HAL_MspInit+0x44>)
 8002432:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002434:	2380      	movs	r3, #128	; 0x80
 8002436:	055b      	lsls	r3, r3, #21
 8002438:	4013      	ands	r3, r2
 800243a:	603b      	str	r3, [r7, #0]
 800243c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800243e:	46c0      	nop			; (mov r8, r8)
 8002440:	46bd      	mov	sp, r7
 8002442:	b002      	add	sp, #8
 8002444:	bd80      	pop	{r7, pc}
 8002446:	46c0      	nop			; (mov r8, r8)
 8002448:	40021000 	.word	0x40021000

0800244c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800244c:	b590      	push	{r4, r7, lr}
 800244e:	b08b      	sub	sp, #44	; 0x2c
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002454:	2414      	movs	r4, #20
 8002456:	193b      	adds	r3, r7, r4
 8002458:	0018      	movs	r0, r3
 800245a:	2314      	movs	r3, #20
 800245c:	001a      	movs	r2, r3
 800245e:	2100      	movs	r1, #0
 8002460:	f003 fae0 	bl	8005a24 <memset>
  if(hadc->Instance==ADC1)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a18      	ldr	r2, [pc, #96]	; (80024cc <HAL_ADC_MspInit+0x80>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d129      	bne.n	80024c2 <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800246e:	4b18      	ldr	r3, [pc, #96]	; (80024d0 <HAL_ADC_MspInit+0x84>)
 8002470:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002472:	4b17      	ldr	r3, [pc, #92]	; (80024d0 <HAL_ADC_MspInit+0x84>)
 8002474:	2180      	movs	r1, #128	; 0x80
 8002476:	0349      	lsls	r1, r1, #13
 8002478:	430a      	orrs	r2, r1
 800247a:	641a      	str	r2, [r3, #64]	; 0x40
 800247c:	4b14      	ldr	r3, [pc, #80]	; (80024d0 <HAL_ADC_MspInit+0x84>)
 800247e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002480:	2380      	movs	r3, #128	; 0x80
 8002482:	035b      	lsls	r3, r3, #13
 8002484:	4013      	ands	r3, r2
 8002486:	613b      	str	r3, [r7, #16]
 8002488:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800248a:	4b11      	ldr	r3, [pc, #68]	; (80024d0 <HAL_ADC_MspInit+0x84>)
 800248c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800248e:	4b10      	ldr	r3, [pc, #64]	; (80024d0 <HAL_ADC_MspInit+0x84>)
 8002490:	2101      	movs	r1, #1
 8002492:	430a      	orrs	r2, r1
 8002494:	635a      	str	r2, [r3, #52]	; 0x34
 8002496:	4b0e      	ldr	r3, [pc, #56]	; (80024d0 <HAL_ADC_MspInit+0x84>)
 8002498:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800249a:	2201      	movs	r2, #1
 800249c:	4013      	ands	r3, r2
 800249e:	60fb      	str	r3, [r7, #12]
 80024a0:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80024a2:	193b      	adds	r3, r7, r4
 80024a4:	22f9      	movs	r2, #249	; 0xf9
 80024a6:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024a8:	193b      	adds	r3, r7, r4
 80024aa:	2203      	movs	r2, #3
 80024ac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ae:	193b      	adds	r3, r7, r4
 80024b0:	2200      	movs	r2, #0
 80024b2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024b4:	193a      	adds	r2, r7, r4
 80024b6:	23a0      	movs	r3, #160	; 0xa0
 80024b8:	05db      	lsls	r3, r3, #23
 80024ba:	0011      	movs	r1, r2
 80024bc:	0018      	movs	r0, r3
 80024be:	f001 faad 	bl	8003a1c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80024c2:	46c0      	nop			; (mov r8, r8)
 80024c4:	46bd      	mov	sp, r7
 80024c6:	b00b      	add	sp, #44	; 0x2c
 80024c8:	bd90      	pop	{r4, r7, pc}
 80024ca:	46c0      	nop			; (mov r8, r8)
 80024cc:	40012400 	.word	0x40012400
 80024d0:	40021000 	.word	0x40021000

080024d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80024d4:	b590      	push	{r4, r7, lr}
 80024d6:	b08b      	sub	sp, #44	; 0x2c
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024dc:	2414      	movs	r4, #20
 80024de:	193b      	adds	r3, r7, r4
 80024e0:	0018      	movs	r0, r3
 80024e2:	2314      	movs	r3, #20
 80024e4:	001a      	movs	r2, r3
 80024e6:	2100      	movs	r1, #0
 80024e8:	f003 fa9c 	bl	8005a24 <memset>
  if(hi2c->Instance==I2C2)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a1f      	ldr	r2, [pc, #124]	; (8002570 <HAL_I2C_MspInit+0x9c>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d138      	bne.n	8002568 <HAL_I2C_MspInit+0x94>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024f6:	4b1f      	ldr	r3, [pc, #124]	; (8002574 <HAL_I2C_MspInit+0xa0>)
 80024f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80024fa:	4b1e      	ldr	r3, [pc, #120]	; (8002574 <HAL_I2C_MspInit+0xa0>)
 80024fc:	2102      	movs	r1, #2
 80024fe:	430a      	orrs	r2, r1
 8002500:	635a      	str	r2, [r3, #52]	; 0x34
 8002502:	4b1c      	ldr	r3, [pc, #112]	; (8002574 <HAL_I2C_MspInit+0xa0>)
 8002504:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002506:	2202      	movs	r2, #2
 8002508:	4013      	ands	r3, r2
 800250a:	613b      	str	r3, [r7, #16]
 800250c:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800250e:	193b      	adds	r3, r7, r4
 8002510:	22c0      	movs	r2, #192	; 0xc0
 8002512:	0112      	lsls	r2, r2, #4
 8002514:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002516:	0021      	movs	r1, r4
 8002518:	187b      	adds	r3, r7, r1
 800251a:	2212      	movs	r2, #18
 800251c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800251e:	187b      	adds	r3, r7, r1
 8002520:	2200      	movs	r2, #0
 8002522:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002524:	187b      	adds	r3, r7, r1
 8002526:	2200      	movs	r2, #0
 8002528:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 800252a:	187b      	adds	r3, r7, r1
 800252c:	2206      	movs	r2, #6
 800252e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002530:	187b      	adds	r3, r7, r1
 8002532:	4a11      	ldr	r2, [pc, #68]	; (8002578 <HAL_I2C_MspInit+0xa4>)
 8002534:	0019      	movs	r1, r3
 8002536:	0010      	movs	r0, r2
 8002538:	f001 fa70 	bl	8003a1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800253c:	4b0d      	ldr	r3, [pc, #52]	; (8002574 <HAL_I2C_MspInit+0xa0>)
 800253e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002540:	4b0c      	ldr	r3, [pc, #48]	; (8002574 <HAL_I2C_MspInit+0xa0>)
 8002542:	2180      	movs	r1, #128	; 0x80
 8002544:	03c9      	lsls	r1, r1, #15
 8002546:	430a      	orrs	r2, r1
 8002548:	63da      	str	r2, [r3, #60]	; 0x3c
 800254a:	4b0a      	ldr	r3, [pc, #40]	; (8002574 <HAL_I2C_MspInit+0xa0>)
 800254c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800254e:	2380      	movs	r3, #128	; 0x80
 8002550:	03db      	lsls	r3, r3, #15
 8002552:	4013      	ands	r3, r2
 8002554:	60fb      	str	r3, [r7, #12]
 8002556:	68fb      	ldr	r3, [r7, #12]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_IRQn, 0, 0);
 8002558:	2200      	movs	r2, #0
 800255a:	2100      	movs	r1, #0
 800255c:	2018      	movs	r0, #24
 800255e:	f001 f9b5 	bl	80038cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_IRQn);
 8002562:	2018      	movs	r0, #24
 8002564:	f001 f9c7 	bl	80038f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002568:	46c0      	nop			; (mov r8, r8)
 800256a:	46bd      	mov	sp, r7
 800256c:	b00b      	add	sp, #44	; 0x2c
 800256e:	bd90      	pop	{r4, r7, pc}
 8002570:	40005800 	.word	0x40005800
 8002574:	40021000 	.word	0x40021000
 8002578:	50000400 	.word	0x50000400

0800257c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002580:	e7fe      	b.n	8002580 <NMI_Handler+0x4>

08002582 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002582:	b580      	push	{r7, lr}
 8002584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002586:	e7fe      	b.n	8002586 <HardFault_Handler+0x4>

08002588 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800258c:	46c0      	nop			; (mov r8, r8)
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}

08002592 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002592:	b580      	push	{r7, lr}
 8002594:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002596:	46c0      	nop			; (mov r8, r8)
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}

0800259c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025a0:	f000 f974 	bl	800288c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025a4:	46c0      	nop			; (mov r8, r8)
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
	...

080025ac <I2C2_IRQHandler>:

/**
  * @brief This function handles I2C2 Interrupt.
  */
void I2C2_IRQHandler(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_IRQn 0 */

  /* USER CODE END I2C2_IRQn 0 */
  if (hi2c2.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 80025b0:	4b09      	ldr	r3, [pc, #36]	; (80025d8 <I2C2_IRQHandler+0x2c>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	699a      	ldr	r2, [r3, #24]
 80025b6:	23e0      	movs	r3, #224	; 0xe0
 80025b8:	00db      	lsls	r3, r3, #3
 80025ba:	4013      	ands	r3, r2
 80025bc:	d004      	beq.n	80025c8 <I2C2_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c2);
 80025be:	4b06      	ldr	r3, [pc, #24]	; (80025d8 <I2C2_IRQHandler+0x2c>)
 80025c0:	0018      	movs	r0, r3
 80025c2:	f001 fd73 	bl	80040ac <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c2);
  }
  /* USER CODE BEGIN I2C2_IRQn 1 */

  /* USER CODE END I2C2_IRQn 1 */
}
 80025c6:	e003      	b.n	80025d0 <I2C2_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c2);
 80025c8:	4b03      	ldr	r3, [pc, #12]	; (80025d8 <I2C2_IRQHandler+0x2c>)
 80025ca:	0018      	movs	r0, r3
 80025cc:	f001 fd54 	bl	8004078 <HAL_I2C_EV_IRQHandler>
}
 80025d0:	46c0      	nop			; (mov r8, r8)
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	46c0      	nop			; (mov r8, r8)
 80025d8:	20000270 	.word	0x20000270

080025dc <_getpid>:
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0
 80025e0:	2301      	movs	r3, #1
 80025e2:	0018      	movs	r0, r3
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <_kill>:
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	6039      	str	r1, [r7, #0]
 80025f2:	f003 f9ed 	bl	80059d0 <__errno>
 80025f6:	0003      	movs	r3, r0
 80025f8:	2216      	movs	r2, #22
 80025fa:	601a      	str	r2, [r3, #0]
 80025fc:	2301      	movs	r3, #1
 80025fe:	425b      	negs	r3, r3
 8002600:	0018      	movs	r0, r3
 8002602:	46bd      	mov	sp, r7
 8002604:	b002      	add	sp, #8
 8002606:	bd80      	pop	{r7, pc}

08002608 <_exit>:
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	2301      	movs	r3, #1
 8002612:	425a      	negs	r2, r3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	0011      	movs	r1, r2
 8002618:	0018      	movs	r0, r3
 800261a:	f7ff ffe5 	bl	80025e8 <_kill>
 800261e:	e7fe      	b.n	800261e <_exit+0x16>

08002620 <_read>:
 8002620:	b580      	push	{r7, lr}
 8002622:	b086      	sub	sp, #24
 8002624:	af00      	add	r7, sp, #0
 8002626:	60f8      	str	r0, [r7, #12]
 8002628:	60b9      	str	r1, [r7, #8]
 800262a:	607a      	str	r2, [r7, #4]
 800262c:	2300      	movs	r3, #0
 800262e:	617b      	str	r3, [r7, #20]
 8002630:	e00a      	b.n	8002648 <_read+0x28>
 8002632:	e000      	b.n	8002636 <_read+0x16>
 8002634:	bf00      	nop
 8002636:	0001      	movs	r1, r0
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	1c5a      	adds	r2, r3, #1
 800263c:	60ba      	str	r2, [r7, #8]
 800263e:	b2ca      	uxtb	r2, r1
 8002640:	701a      	strb	r2, [r3, #0]
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	3301      	adds	r3, #1
 8002646:	617b      	str	r3, [r7, #20]
 8002648:	697a      	ldr	r2, [r7, #20]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	429a      	cmp	r2, r3
 800264e:	dbf0      	blt.n	8002632 <_read+0x12>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	0018      	movs	r0, r3
 8002654:	46bd      	mov	sp, r7
 8002656:	b006      	add	sp, #24
 8002658:	bd80      	pop	{r7, pc}

0800265a <_write>:
 800265a:	b580      	push	{r7, lr}
 800265c:	b086      	sub	sp, #24
 800265e:	af00      	add	r7, sp, #0
 8002660:	60f8      	str	r0, [r7, #12]
 8002662:	60b9      	str	r1, [r7, #8]
 8002664:	607a      	str	r2, [r7, #4]
 8002666:	2300      	movs	r3, #0
 8002668:	617b      	str	r3, [r7, #20]
 800266a:	e009      	b.n	8002680 <_write+0x26>
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	1c5a      	adds	r2, r3, #1
 8002670:	60ba      	str	r2, [r7, #8]
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	0018      	movs	r0, r3
 8002676:	e000      	b.n	800267a <_write+0x20>
 8002678:	bf00      	nop
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	3301      	adds	r3, #1
 800267e:	617b      	str	r3, [r7, #20]
 8002680:	697a      	ldr	r2, [r7, #20]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	429a      	cmp	r2, r3
 8002686:	dbf1      	blt.n	800266c <_write+0x12>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	0018      	movs	r0, r3
 800268c:	46bd      	mov	sp, r7
 800268e:	b006      	add	sp, #24
 8002690:	bd80      	pop	{r7, pc}

08002692 <_close>:
 8002692:	b580      	push	{r7, lr}
 8002694:	b082      	sub	sp, #8
 8002696:	af00      	add	r7, sp, #0
 8002698:	6078      	str	r0, [r7, #4]
 800269a:	2301      	movs	r3, #1
 800269c:	425b      	negs	r3, r3
 800269e:	0018      	movs	r0, r3
 80026a0:	46bd      	mov	sp, r7
 80026a2:	b002      	add	sp, #8
 80026a4:	bd80      	pop	{r7, pc}

080026a6 <_fstat>:
 80026a6:	b580      	push	{r7, lr}
 80026a8:	b082      	sub	sp, #8
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	6078      	str	r0, [r7, #4]
 80026ae:	6039      	str	r1, [r7, #0]
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	2280      	movs	r2, #128	; 0x80
 80026b4:	0192      	lsls	r2, r2, #6
 80026b6:	605a      	str	r2, [r3, #4]
 80026b8:	2300      	movs	r3, #0
 80026ba:	0018      	movs	r0, r3
 80026bc:	46bd      	mov	sp, r7
 80026be:	b002      	add	sp, #8
 80026c0:	bd80      	pop	{r7, pc}

080026c2 <_isatty>:
 80026c2:	b580      	push	{r7, lr}
 80026c4:	b082      	sub	sp, #8
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	6078      	str	r0, [r7, #4]
 80026ca:	2301      	movs	r3, #1
 80026cc:	0018      	movs	r0, r3
 80026ce:	46bd      	mov	sp, r7
 80026d0:	b002      	add	sp, #8
 80026d2:	bd80      	pop	{r7, pc}

080026d4 <_lseek>:
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b084      	sub	sp, #16
 80026d8:	af00      	add	r7, sp, #0
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	60b9      	str	r1, [r7, #8]
 80026de:	607a      	str	r2, [r7, #4]
 80026e0:	2300      	movs	r3, #0
 80026e2:	0018      	movs	r0, r3
 80026e4:	46bd      	mov	sp, r7
 80026e6:	b004      	add	sp, #16
 80026e8:	bd80      	pop	{r7, pc}
	...

080026ec <_sbrk>:
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b086      	sub	sp, #24
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	4a14      	ldr	r2, [pc, #80]	; (8002748 <_sbrk+0x5c>)
 80026f6:	4b15      	ldr	r3, [pc, #84]	; (800274c <_sbrk+0x60>)
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	617b      	str	r3, [r7, #20]
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	613b      	str	r3, [r7, #16]
 8002700:	4b13      	ldr	r3, [pc, #76]	; (8002750 <_sbrk+0x64>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d102      	bne.n	800270e <_sbrk+0x22>
 8002708:	4b11      	ldr	r3, [pc, #68]	; (8002750 <_sbrk+0x64>)
 800270a:	4a12      	ldr	r2, [pc, #72]	; (8002754 <_sbrk+0x68>)
 800270c:	601a      	str	r2, [r3, #0]
 800270e:	4b10      	ldr	r3, [pc, #64]	; (8002750 <_sbrk+0x64>)
 8002710:	681a      	ldr	r2, [r3, #0]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	18d3      	adds	r3, r2, r3
 8002716:	693a      	ldr	r2, [r7, #16]
 8002718:	429a      	cmp	r2, r3
 800271a:	d207      	bcs.n	800272c <_sbrk+0x40>
 800271c:	f003 f958 	bl	80059d0 <__errno>
 8002720:	0003      	movs	r3, r0
 8002722:	220c      	movs	r2, #12
 8002724:	601a      	str	r2, [r3, #0]
 8002726:	2301      	movs	r3, #1
 8002728:	425b      	negs	r3, r3
 800272a:	e009      	b.n	8002740 <_sbrk+0x54>
 800272c:	4b08      	ldr	r3, [pc, #32]	; (8002750 <_sbrk+0x64>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	60fb      	str	r3, [r7, #12]
 8002732:	4b07      	ldr	r3, [pc, #28]	; (8002750 <_sbrk+0x64>)
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	18d2      	adds	r2, r2, r3
 800273a:	4b05      	ldr	r3, [pc, #20]	; (8002750 <_sbrk+0x64>)
 800273c:	601a      	str	r2, [r3, #0]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	0018      	movs	r0, r3
 8002742:	46bd      	mov	sp, r7
 8002744:	b006      	add	sp, #24
 8002746:	bd80      	pop	{r7, pc}
 8002748:	20004800 	.word	0x20004800
 800274c:	00000400 	.word	0x00000400
 8002750:	200002d4 	.word	0x200002d4
 8002754:	200002f0 	.word	0x200002f0

08002758 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800275c:	46c0      	nop			; (mov r8, r8)
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
	...

08002764 <Reset_Handler>:
 8002764:	480d      	ldr	r0, [pc, #52]	; (800279c <LoopForever+0x2>)
 8002766:	4685      	mov	sp, r0
 8002768:	f7ff fff6 	bl	8002758 <SystemInit>
 800276c:	480c      	ldr	r0, [pc, #48]	; (80027a0 <LoopForever+0x6>)
 800276e:	490d      	ldr	r1, [pc, #52]	; (80027a4 <LoopForever+0xa>)
 8002770:	4a0d      	ldr	r2, [pc, #52]	; (80027a8 <LoopForever+0xe>)
 8002772:	2300      	movs	r3, #0
 8002774:	e002      	b.n	800277c <LoopCopyDataInit>

08002776 <CopyDataInit>:
 8002776:	58d4      	ldr	r4, [r2, r3]
 8002778:	50c4      	str	r4, [r0, r3]
 800277a:	3304      	adds	r3, #4

0800277c <LoopCopyDataInit>:
 800277c:	18c4      	adds	r4, r0, r3
 800277e:	428c      	cmp	r4, r1
 8002780:	d3f9      	bcc.n	8002776 <CopyDataInit>
 8002782:	4a0a      	ldr	r2, [pc, #40]	; (80027ac <LoopForever+0x12>)
 8002784:	4c0a      	ldr	r4, [pc, #40]	; (80027b0 <LoopForever+0x16>)
 8002786:	2300      	movs	r3, #0
 8002788:	e001      	b.n	800278e <LoopFillZerobss>

0800278a <FillZerobss>:
 800278a:	6013      	str	r3, [r2, #0]
 800278c:	3204      	adds	r2, #4

0800278e <LoopFillZerobss>:
 800278e:	42a2      	cmp	r2, r4
 8002790:	d3fb      	bcc.n	800278a <FillZerobss>
 8002792:	f003 f923 	bl	80059dc <__libc_init_array>
 8002796:	f7ff fcef 	bl	8002178 <main>

0800279a <LoopForever>:
 800279a:	e7fe      	b.n	800279a <LoopForever>
 800279c:	20004800 	.word	0x20004800
 80027a0:	20000000 	.word	0x20000000
 80027a4:	200001f0 	.word	0x200001f0
 80027a8:	08008a8c 	.word	0x08008a8c
 80027ac:	200001f0 	.word	0x200001f0
 80027b0:	200002ec 	.word	0x200002ec

080027b4 <ADC1_IRQHandler>:
 80027b4:	e7fe      	b.n	80027b4 <ADC1_IRQHandler>
	...

080027b8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b082      	sub	sp, #8
 80027bc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80027be:	1dfb      	adds	r3, r7, #7
 80027c0:	2200      	movs	r2, #0
 80027c2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027c4:	4b0b      	ldr	r3, [pc, #44]	; (80027f4 <HAL_Init+0x3c>)
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	4b0a      	ldr	r3, [pc, #40]	; (80027f4 <HAL_Init+0x3c>)
 80027ca:	2180      	movs	r1, #128	; 0x80
 80027cc:	0049      	lsls	r1, r1, #1
 80027ce:	430a      	orrs	r2, r1
 80027d0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80027d2:	2000      	movs	r0, #0
 80027d4:	f000 f810 	bl	80027f8 <HAL_InitTick>
 80027d8:	1e03      	subs	r3, r0, #0
 80027da:	d003      	beq.n	80027e4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80027dc:	1dfb      	adds	r3, r7, #7
 80027de:	2201      	movs	r2, #1
 80027e0:	701a      	strb	r2, [r3, #0]
 80027e2:	e001      	b.n	80027e8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80027e4:	f7ff fe0e 	bl	8002404 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80027e8:	1dfb      	adds	r3, r7, #7
 80027ea:	781b      	ldrb	r3, [r3, #0]
}
 80027ec:	0018      	movs	r0, r3
 80027ee:	46bd      	mov	sp, r7
 80027f0:	b002      	add	sp, #8
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	40022000 	.word	0x40022000

080027f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027f8:	b590      	push	{r4, r7, lr}
 80027fa:	b085      	sub	sp, #20
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002800:	230f      	movs	r3, #15
 8002802:	18fb      	adds	r3, r7, r3
 8002804:	2200      	movs	r2, #0
 8002806:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8002808:	4b1d      	ldr	r3, [pc, #116]	; (8002880 <HAL_InitTick+0x88>)
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d02b      	beq.n	8002868 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8002810:	4b1c      	ldr	r3, [pc, #112]	; (8002884 <HAL_InitTick+0x8c>)
 8002812:	681c      	ldr	r4, [r3, #0]
 8002814:	4b1a      	ldr	r3, [pc, #104]	; (8002880 <HAL_InitTick+0x88>)
 8002816:	781b      	ldrb	r3, [r3, #0]
 8002818:	0019      	movs	r1, r3
 800281a:	23fa      	movs	r3, #250	; 0xfa
 800281c:	0098      	lsls	r0, r3, #2
 800281e:	f7fd fc89 	bl	8000134 <__udivsi3>
 8002822:	0003      	movs	r3, r0
 8002824:	0019      	movs	r1, r3
 8002826:	0020      	movs	r0, r4
 8002828:	f7fd fc84 	bl	8000134 <__udivsi3>
 800282c:	0003      	movs	r3, r0
 800282e:	0018      	movs	r0, r3
 8002830:	f001 f871 	bl	8003916 <HAL_SYSTICK_Config>
 8002834:	1e03      	subs	r3, r0, #0
 8002836:	d112      	bne.n	800285e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2b03      	cmp	r3, #3
 800283c:	d80a      	bhi.n	8002854 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800283e:	6879      	ldr	r1, [r7, #4]
 8002840:	2301      	movs	r3, #1
 8002842:	425b      	negs	r3, r3
 8002844:	2200      	movs	r2, #0
 8002846:	0018      	movs	r0, r3
 8002848:	f001 f840 	bl	80038cc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800284c:	4b0e      	ldr	r3, [pc, #56]	; (8002888 <HAL_InitTick+0x90>)
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	601a      	str	r2, [r3, #0]
 8002852:	e00d      	b.n	8002870 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8002854:	230f      	movs	r3, #15
 8002856:	18fb      	adds	r3, r7, r3
 8002858:	2201      	movs	r2, #1
 800285a:	701a      	strb	r2, [r3, #0]
 800285c:	e008      	b.n	8002870 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800285e:	230f      	movs	r3, #15
 8002860:	18fb      	adds	r3, r7, r3
 8002862:	2201      	movs	r2, #1
 8002864:	701a      	strb	r2, [r3, #0]
 8002866:	e003      	b.n	8002870 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002868:	230f      	movs	r3, #15
 800286a:	18fb      	adds	r3, r7, r3
 800286c:	2201      	movs	r2, #1
 800286e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002870:	230f      	movs	r3, #15
 8002872:	18fb      	adds	r3, r7, r3
 8002874:	781b      	ldrb	r3, [r3, #0]
}
 8002876:	0018      	movs	r0, r3
 8002878:	46bd      	mov	sp, r7
 800287a:	b005      	add	sp, #20
 800287c:	bd90      	pop	{r4, r7, pc}
 800287e:	46c0      	nop			; (mov r8, r8)
 8002880:	2000001c 	.word	0x2000001c
 8002884:	20000014 	.word	0x20000014
 8002888:	20000018 	.word	0x20000018

0800288c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002890:	4b05      	ldr	r3, [pc, #20]	; (80028a8 <HAL_IncTick+0x1c>)
 8002892:	781b      	ldrb	r3, [r3, #0]
 8002894:	001a      	movs	r2, r3
 8002896:	4b05      	ldr	r3, [pc, #20]	; (80028ac <HAL_IncTick+0x20>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	18d2      	adds	r2, r2, r3
 800289c:	4b03      	ldr	r3, [pc, #12]	; (80028ac <HAL_IncTick+0x20>)
 800289e:	601a      	str	r2, [r3, #0]
}
 80028a0:	46c0      	nop			; (mov r8, r8)
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	46c0      	nop			; (mov r8, r8)
 80028a8:	2000001c 	.word	0x2000001c
 80028ac:	200002d8 	.word	0x200002d8

080028b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0
  return uwTick;
 80028b4:	4b02      	ldr	r3, [pc, #8]	; (80028c0 <HAL_GetTick+0x10>)
 80028b6:	681b      	ldr	r3, [r3, #0]
}
 80028b8:	0018      	movs	r0, r3
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	46c0      	nop			; (mov r8, r8)
 80028c0:	200002d8 	.word	0x200002d8

080028c4 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
 80028cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a05      	ldr	r2, [pc, #20]	; (80028e8 <LL_ADC_SetCommonPathInternalCh+0x24>)
 80028d4:	401a      	ands	r2, r3
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	431a      	orrs	r2, r3
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	601a      	str	r2, [r3, #0]
}
 80028de:	46c0      	nop			; (mov r8, r8)
 80028e0:	46bd      	mov	sp, r7
 80028e2:	b002      	add	sp, #8
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	46c0      	nop			; (mov r8, r8)
 80028e8:	fe3fffff 	.word	0xfe3fffff

080028ec <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	23e0      	movs	r3, #224	; 0xe0
 80028fa:	045b      	lsls	r3, r3, #17
 80028fc:	4013      	ands	r3, r2
}
 80028fe:	0018      	movs	r0, r3
 8002900:	46bd      	mov	sp, r7
 8002902:	b002      	add	sp, #8
 8002904:	bd80      	pop	{r7, pc}

08002906 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8002906:	b580      	push	{r7, lr}
 8002908:	b084      	sub	sp, #16
 800290a:	af00      	add	r7, sp, #0
 800290c:	60f8      	str	r0, [r7, #12]
 800290e:	60b9      	str	r1, [r7, #8]
 8002910:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	695b      	ldr	r3, [r3, #20]
 8002916:	68ba      	ldr	r2, [r7, #8]
 8002918:	2104      	movs	r1, #4
 800291a:	400a      	ands	r2, r1
 800291c:	2107      	movs	r1, #7
 800291e:	4091      	lsls	r1, r2
 8002920:	000a      	movs	r2, r1
 8002922:	43d2      	mvns	r2, r2
 8002924:	401a      	ands	r2, r3
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	2104      	movs	r1, #4
 800292a:	400b      	ands	r3, r1
 800292c:	6879      	ldr	r1, [r7, #4]
 800292e:	4099      	lsls	r1, r3
 8002930:	000b      	movs	r3, r1
 8002932:	431a      	orrs	r2, r3
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8002938:	46c0      	nop			; (mov r8, r8)
 800293a:	46bd      	mov	sp, r7
 800293c:	b004      	add	sp, #16
 800293e:	bd80      	pop	{r7, pc}

08002940 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b082      	sub	sp, #8
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	68da      	ldr	r2, [r3, #12]
 800294c:	23c0      	movs	r3, #192	; 0xc0
 800294e:	011b      	lsls	r3, r3, #4
 8002950:	4013      	ands	r3, r2
 8002952:	d101      	bne.n	8002958 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002954:	2301      	movs	r3, #1
 8002956:	e000      	b.n	800295a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002958:	2300      	movs	r3, #0
}
 800295a:	0018      	movs	r0, r3
 800295c:	46bd      	mov	sp, r7
 800295e:	b002      	add	sp, #8
 8002960:	bd80      	pop	{r7, pc}

08002962 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002962:	b580      	push	{r7, lr}
 8002964:	b084      	sub	sp, #16
 8002966:	af00      	add	r7, sp, #0
 8002968:	60f8      	str	r0, [r7, #12]
 800296a:	60b9      	str	r1, [r7, #8]
 800296c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002972:	68ba      	ldr	r2, [r7, #8]
 8002974:	211f      	movs	r1, #31
 8002976:	400a      	ands	r2, r1
 8002978:	210f      	movs	r1, #15
 800297a:	4091      	lsls	r1, r2
 800297c:	000a      	movs	r2, r1
 800297e:	43d2      	mvns	r2, r2
 8002980:	401a      	ands	r2, r3
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	0e9b      	lsrs	r3, r3, #26
 8002986:	210f      	movs	r1, #15
 8002988:	4019      	ands	r1, r3
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	201f      	movs	r0, #31
 800298e:	4003      	ands	r3, r0
 8002990:	4099      	lsls	r1, r3
 8002992:	000b      	movs	r3, r1
 8002994:	431a      	orrs	r2, r3
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800299a:	46c0      	nop			; (mov r8, r8)
 800299c:	46bd      	mov	sp, r7
 800299e:	b004      	add	sp, #16
 80029a0:	bd80      	pop	{r7, pc}

080029a2 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80029a2:	b580      	push	{r7, lr}
 80029a4:	b082      	sub	sp, #8
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
 80029aa:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	035b      	lsls	r3, r3, #13
 80029b4:	0b5b      	lsrs	r3, r3, #13
 80029b6:	431a      	orrs	r2, r3
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	629a      	str	r2, [r3, #40]	; 0x28
}
 80029bc:	46c0      	nop			; (mov r8, r8)
 80029be:	46bd      	mov	sp, r7
 80029c0:	b002      	add	sp, #8
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b082      	sub	sp, #8
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029d2:	683a      	ldr	r2, [r7, #0]
 80029d4:	0352      	lsls	r2, r2, #13
 80029d6:	0b52      	lsrs	r2, r2, #13
 80029d8:	43d2      	mvns	r2, r2
 80029da:	401a      	ands	r2, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	629a      	str	r2, [r3, #40]	; 0x28
}
 80029e0:	46c0      	nop			; (mov r8, r8)
 80029e2:	46bd      	mov	sp, r7
 80029e4:	b002      	add	sp, #8
 80029e6:	bd80      	pop	{r7, pc}

080029e8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	60b9      	str	r1, [r7, #8]
 80029f2:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	695b      	ldr	r3, [r3, #20]
 80029f8:	68ba      	ldr	r2, [r7, #8]
 80029fa:	0212      	lsls	r2, r2, #8
 80029fc:	43d2      	mvns	r2, r2
 80029fe:	401a      	ands	r2, r3
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	021b      	lsls	r3, r3, #8
 8002a04:	6879      	ldr	r1, [r7, #4]
 8002a06:	400b      	ands	r3, r1
 8002a08:	4904      	ldr	r1, [pc, #16]	; (8002a1c <LL_ADC_SetChannelSamplingTime+0x34>)
 8002a0a:	400b      	ands	r3, r1
 8002a0c:	431a      	orrs	r2, r3
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8002a12:	46c0      	nop			; (mov r8, r8)
 8002a14:	46bd      	mov	sp, r7
 8002a16:	b004      	add	sp, #16
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	46c0      	nop			; (mov r8, r8)
 8002a1c:	07ffff00 	.word	0x07ffff00

08002a20 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b082      	sub	sp, #8
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	4a05      	ldr	r2, [pc, #20]	; (8002a44 <LL_ADC_EnableInternalRegulator+0x24>)
 8002a2e:	4013      	ands	r3, r2
 8002a30:	2280      	movs	r2, #128	; 0x80
 8002a32:	0552      	lsls	r2, r2, #21
 8002a34:	431a      	orrs	r2, r3
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002a3a:	46c0      	nop			; (mov r8, r8)
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	b002      	add	sp, #8
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	46c0      	nop			; (mov r8, r8)
 8002a44:	6fffffe8 	.word	0x6fffffe8

08002a48 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	689a      	ldr	r2, [r3, #8]
 8002a54:	2380      	movs	r3, #128	; 0x80
 8002a56:	055b      	lsls	r3, r3, #21
 8002a58:	401a      	ands	r2, r3
 8002a5a:	2380      	movs	r3, #128	; 0x80
 8002a5c:	055b      	lsls	r3, r3, #21
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	d101      	bne.n	8002a66 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8002a62:	2301      	movs	r3, #1
 8002a64:	e000      	b.n	8002a68 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8002a66:	2300      	movs	r3, #0
}
 8002a68:	0018      	movs	r0, r3
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	b002      	add	sp, #8
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	4a04      	ldr	r2, [pc, #16]	; (8002a90 <LL_ADC_Enable+0x20>)
 8002a7e:	4013      	ands	r3, r2
 8002a80:	2201      	movs	r2, #1
 8002a82:	431a      	orrs	r2, r3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002a88:	46c0      	nop			; (mov r8, r8)
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	b002      	add	sp, #8
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	7fffffe8 	.word	0x7fffffe8

08002a94 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	4a04      	ldr	r2, [pc, #16]	; (8002ab4 <LL_ADC_Disable+0x20>)
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	2202      	movs	r2, #2
 8002aa6:	431a      	orrs	r2, r3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002aac:	46c0      	nop			; (mov r8, r8)
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	b002      	add	sp, #8
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	7fffffe8 	.word	0x7fffffe8

08002ab8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d101      	bne.n	8002ad0 <LL_ADC_IsEnabled+0x18>
 8002acc:	2301      	movs	r3, #1
 8002ace:	e000      	b.n	8002ad2 <LL_ADC_IsEnabled+0x1a>
 8002ad0:	2300      	movs	r3, #0
}
 8002ad2:	0018      	movs	r0, r3
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	b002      	add	sp, #8
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b082      	sub	sp, #8
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	2202      	movs	r2, #2
 8002ae8:	4013      	ands	r3, r2
 8002aea:	2b02      	cmp	r3, #2
 8002aec:	d101      	bne.n	8002af2 <LL_ADC_IsDisableOngoing+0x18>
 8002aee:	2301      	movs	r3, #1
 8002af0:	e000      	b.n	8002af4 <LL_ADC_IsDisableOngoing+0x1a>
 8002af2:	2300      	movs	r3, #0
}
 8002af4:	0018      	movs	r0, r3
 8002af6:	46bd      	mov	sp, r7
 8002af8:	b002      	add	sp, #8
 8002afa:	bd80      	pop	{r7, pc}

08002afc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b082      	sub	sp, #8
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	4a04      	ldr	r2, [pc, #16]	; (8002b1c <LL_ADC_REG_StartConversion+0x20>)
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	2204      	movs	r2, #4
 8002b0e:	431a      	orrs	r2, r3
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002b14:	46c0      	nop			; (mov r8, r8)
 8002b16:	46bd      	mov	sp, r7
 8002b18:	b002      	add	sp, #8
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	7fffffe8 	.word	0x7fffffe8

08002b20 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	4a04      	ldr	r2, [pc, #16]	; (8002b40 <LL_ADC_REG_StopConversion+0x20>)
 8002b2e:	4013      	ands	r3, r2
 8002b30:	2210      	movs	r2, #16
 8002b32:	431a      	orrs	r2, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002b38:	46c0      	nop			; (mov r8, r8)
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	b002      	add	sp, #8
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	7fffffe8 	.word	0x7fffffe8

08002b44 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	2204      	movs	r2, #4
 8002b52:	4013      	ands	r3, r2
 8002b54:	2b04      	cmp	r3, #4
 8002b56:	d101      	bne.n	8002b5c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e000      	b.n	8002b5e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002b5c:	2300      	movs	r3, #0
}
 8002b5e:	0018      	movs	r0, r3
 8002b60:	46bd      	mov	sp, r7
 8002b62:	b002      	add	sp, #8
 8002b64:	bd80      	pop	{r7, pc}
	...

08002b68 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b088      	sub	sp, #32
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b70:	231f      	movs	r3, #31
 8002b72:	18fb      	adds	r3, r7, r3
 8002b74:	2200      	movs	r2, #0
 8002b76:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002b80:	2300      	movs	r3, #0
 8002b82:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d101      	bne.n	8002b8e <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e1b1      	b.n	8002ef2 <HAL_ADC_Init+0x38a>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d10a      	bne.n	8002bac <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	0018      	movs	r0, r3
 8002b9a:	f7ff fc57 	bl	800244c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2254      	movs	r2, #84	; 0x54
 8002ba8:	2100      	movs	r1, #0
 8002baa:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	0018      	movs	r0, r3
 8002bb2:	f7ff ff49 	bl	8002a48 <LL_ADC_IsInternalRegulatorEnabled>
 8002bb6:	1e03      	subs	r3, r0, #0
 8002bb8:	d115      	bne.n	8002be6 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	0018      	movs	r0, r3
 8002bc0:	f7ff ff2e 	bl	8002a20 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002bc4:	4bcd      	ldr	r3, [pc, #820]	; (8002efc <HAL_ADC_Init+0x394>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	49cd      	ldr	r1, [pc, #820]	; (8002f00 <HAL_ADC_Init+0x398>)
 8002bca:	0018      	movs	r0, r3
 8002bcc:	f7fd fab2 	bl	8000134 <__udivsi3>
 8002bd0:	0003      	movs	r3, r0
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	005b      	lsls	r3, r3, #1
 8002bd6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002bd8:	e002      	b.n	8002be0 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	3b01      	subs	r3, #1
 8002bde:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d1f9      	bne.n	8002bda <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	0018      	movs	r0, r3
 8002bec:	f7ff ff2c 	bl	8002a48 <LL_ADC_IsInternalRegulatorEnabled>
 8002bf0:	1e03      	subs	r3, r0, #0
 8002bf2:	d10f      	bne.n	8002c14 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bf8:	2210      	movs	r2, #16
 8002bfa:	431a      	orrs	r2, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c04:	2201      	movs	r2, #1
 8002c06:	431a      	orrs	r2, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002c0c:	231f      	movs	r3, #31
 8002c0e:	18fb      	adds	r3, r7, r3
 8002c10:	2201      	movs	r2, #1
 8002c12:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	0018      	movs	r0, r3
 8002c1a:	f7ff ff93 	bl	8002b44 <LL_ADC_REG_IsConversionOngoing>
 8002c1e:	0003      	movs	r3, r0
 8002c20:	60fb      	str	r3, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c26:	2210      	movs	r2, #16
 8002c28:	4013      	ands	r3, r2
 8002c2a:	d000      	beq.n	8002c2e <HAL_ADC_Init+0xc6>
 8002c2c:	e154      	b.n	8002ed8 <HAL_ADC_Init+0x370>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d000      	beq.n	8002c36 <HAL_ADC_Init+0xce>
 8002c34:	e150      	b.n	8002ed8 <HAL_ADC_Init+0x370>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c3a:	4ab2      	ldr	r2, [pc, #712]	; (8002f04 <HAL_ADC_Init+0x39c>)
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	2202      	movs	r2, #2
 8002c40:	431a      	orrs	r2, r3
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	0018      	movs	r0, r3
 8002c4c:	f7ff ff34 	bl	8002ab8 <LL_ADC_IsEnabled>
 8002c50:	1e03      	subs	r3, r0, #0
 8002c52:	d156      	bne.n	8002d02 <HAL_ADC_Init+0x19a>
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	2218      	movs	r2, #24
 8002c5c:	4393      	bics	r3, r2
 8002c5e:	0019      	movs	r1, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	689a      	ldr	r2, [r3, #8]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES,
                 hadc->Init.Resolution);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	0f9b      	lsrs	r3, r3, #30
 8002c72:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	697a      	ldr	r2, [r7, #20]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	223c      	movs	r2, #60	; 0x3c
 8002c84:	5c9b      	ldrb	r3, [r3, r2]
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d111      	bne.n	8002cae <HAL_ADC_Init+0x146>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	0f9b      	lsrs	r3, r3, #30
 8002c90:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002c96:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8002c9c:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8002ca2:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	2201      	movs	r2, #1
 8002caa:	4313      	orrs	r3, r2
 8002cac:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	691b      	ldr	r3, [r3, #16]
 8002cb4:	4a94      	ldr	r2, [pc, #592]	; (8002f08 <HAL_ADC_Init+0x3a0>)
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	0019      	movs	r1, r3
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	697a      	ldr	r2, [r7, #20]
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	685a      	ldr	r2, [r3, #4]
 8002cc8:	23c0      	movs	r3, #192	; 0xc0
 8002cca:	061b      	lsls	r3, r3, #24
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d018      	beq.n	8002d02 <HAL_ADC_Init+0x19a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002cd4:	2380      	movs	r3, #128	; 0x80
 8002cd6:	05db      	lsls	r3, r3, #23
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d012      	beq.n	8002d02 <HAL_ADC_Init+0x19a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002ce0:	2380      	movs	r3, #128	; 0x80
 8002ce2:	061b      	lsls	r3, r3, #24
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d00c      	beq.n	8002d02 <HAL_ADC_Init+0x19a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8002ce8:	4b88      	ldr	r3, [pc, #544]	; (8002f0c <HAL_ADC_Init+0x3a4>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a88      	ldr	r2, [pc, #544]	; (8002f10 <HAL_ADC_Init+0x3a8>)
 8002cee:	4013      	ands	r3, r2
 8002cf0:	0019      	movs	r1, r3
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	685a      	ldr	r2, [r3, #4]
 8002cf6:	23f0      	movs	r3, #240	; 0xf0
 8002cf8:	039b      	lsls	r3, r3, #14
 8002cfa:	401a      	ands	r2, r3
 8002cfc:	4b83      	ldr	r3, [pc, #524]	; (8002f0c <HAL_ADC_Init+0x3a4>)
 8002cfe:	430a      	orrs	r2, r1
 8002d00:	601a      	str	r2, [r3, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	7e1b      	ldrb	r3, [r3, #24]
 8002d06:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	7e5b      	ldrb	r3, [r3, #25]
 8002d0c:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002d0e:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	7e9b      	ldrb	r3, [r3, #26]
 8002d14:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002d16:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d002      	beq.n	8002d26 <HAL_ADC_Init+0x1be>
 8002d20:	2380      	movs	r3, #128	; 0x80
 8002d22:	015b      	lsls	r3, r3, #5
 8002d24:	e000      	b.n	8002d28 <HAL_ADC_Init+0x1c0>
 8002d26:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002d28:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                           |
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002d2e:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	691b      	ldr	r3, [r3, #16]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	da04      	bge.n	8002d42 <HAL_ADC_Init+0x1da>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	691b      	ldr	r3, [r3, #16]
 8002d3c:	005b      	lsls	r3, r3, #1
 8002d3e:	085b      	lsrs	r3, r3, #1
 8002d40:	e001      	b.n	8002d46 <HAL_ADC_Init+0x1de>
 8002d42:	2380      	movs	r3, #128	; 0x80
 8002d44:	039b      	lsls	r3, r3, #14
                 hadc->Init.DataAlign                                           |
 8002d46:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	212c      	movs	r1, #44	; 0x2c
 8002d4c:	5c5b      	ldrb	r3, [r3, r1]
 8002d4e:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002d50:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002d52:	69ba      	ldr	r2, [r7, #24]
 8002d54:	4313      	orrs	r3, r2
 8002d56:	61bb      	str	r3, [r7, #24]

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2220      	movs	r2, #32
 8002d5c:	5c9b      	ldrb	r3, [r3, r2]
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d115      	bne.n	8002d8e <HAL_ADC_Init+0x226>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	7e9b      	ldrb	r3, [r3, #26]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d105      	bne.n	8002d76 <HAL_ADC_Init+0x20e>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002d6a:	69bb      	ldr	r3, [r7, #24]
 8002d6c:	2280      	movs	r2, #128	; 0x80
 8002d6e:	0252      	lsls	r2, r2, #9
 8002d70:	4313      	orrs	r3, r2
 8002d72:	61bb      	str	r3, [r7, #24]
 8002d74:	e00b      	b.n	8002d8e <HAL_ADC_Init+0x226>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */

        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d7a:	2220      	movs	r2, #32
 8002d7c:	431a      	orrs	r2, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d86:	2201      	movs	r2, #1
 8002d88:	431a      	orrs	r2, r3
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d00a      	beq.n	8002dac <HAL_ADC_Init+0x244>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d9a:	23e0      	movs	r3, #224	; 0xe0
 8002d9c:	005b      	lsls	r3, r3, #1
 8002d9e:	401a      	ands	r2, r3
                   hadc->Init.ExternalTrigConvEdge);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002da4:	4313      	orrs	r3, r2
 8002da6:	69ba      	ldr	r2, [r7, #24]
 8002da8:	4313      	orrs	r3, r2
 8002daa:	61bb      	str	r3, [r7, #24]
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	68db      	ldr	r3, [r3, #12]
 8002db2:	4a58      	ldr	r2, [pc, #352]	; (8002f14 <HAL_ADC_Init+0x3ac>)
 8002db4:	4013      	ands	r3, r2
 8002db6:	0019      	movs	r1, r3
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	69ba      	ldr	r2, [r7, #24]
 8002dbe:	430a      	orrs	r2, r1
 8002dc0:	60da      	str	r2, [r3, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	691b      	ldr	r3, [r3, #16]
 8002dc8:	4a53      	ldr	r2, [pc, #332]	; (8002f18 <HAL_ADC_Init+0x3b0>)
 8002dca:	4013      	ands	r3, r2
 8002dcc:	0019      	movs	r1, r3
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	697a      	ldr	r2, [r7, #20]
 8002dd4:	430a      	orrs	r2, r1
 8002dd6:	611a      	str	r2, [r3, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS,
               tmpCFGR2);

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6818      	ldr	r0, [r3, #0]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002de0:	001a      	movs	r2, r3
 8002de2:	2100      	movs	r1, #0
 8002de4:	f7ff fd8f 	bl	8002906 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6818      	ldr	r0, [r3, #0]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002df0:	494a      	ldr	r1, [pc, #296]	; (8002f1c <HAL_ADC_Init+0x3b4>)
 8002df2:	001a      	movs	r2, r3
 8002df4:	f7ff fd87 	bl	8002906 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	691b      	ldr	r3, [r3, #16]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d109      	bne.n	8002e14 <HAL_ADC_Init+0x2ac>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	2110      	movs	r1, #16
 8002e0c:	4249      	negs	r1, r1
 8002e0e:	430a      	orrs	r2, r1
 8002e10:	629a      	str	r2, [r3, #40]	; 0x28
 8002e12:	e03a      	b.n	8002e8a <HAL_ADC_Init+0x322>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	691a      	ldr	r2, [r3, #16]
 8002e18:	2380      	movs	r3, #128	; 0x80
 8002e1a:	039b      	lsls	r3, r3, #14
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d134      	bne.n	8002e8a <HAL_ADC_Init+0x322>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8002e20:	2300      	movs	r3, #0
 8002e22:	613b      	str	r3, [r7, #16]
 8002e24:	e00c      	b.n	8002e40 <HAL_ADC_Init+0x2d8>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	40da      	lsrs	r2, r3
 8002e30:	0013      	movs	r3, r2
 8002e32:	220f      	movs	r2, #15
 8002e34:	4013      	ands	r3, r2
 8002e36:	2b0f      	cmp	r3, #15
 8002e38:	d006      	beq.n	8002e48 <HAL_ADC_Init+0x2e0>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	3301      	adds	r3, #1
 8002e3e:	613b      	str	r3, [r7, #16]
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	2b07      	cmp	r3, #7
 8002e44:	d9ef      	bls.n	8002e26 <HAL_ADC_Init+0x2be>
 8002e46:	e000      	b.n	8002e4a <HAL_ADC_Init+0x2e2>
            ADC_CHSELR_SQ1)
        {
          break;
 8002e48:	46c0      	nop			; (mov r8, r8)
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d109      	bne.n	8002e64 <HAL_ADC_Init+0x2fc>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	2110      	movs	r1, #16
 8002e5c:	4249      	negs	r1, r1
 8002e5e:	430a      	orrs	r2, r1
 8002e60:	629a      	str	r2, [r3, #40]	; 0x28
 8002e62:	e012      	b.n	8002e8a <HAL_ADC_Init+0x322>
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	69db      	ldr	r3, [r3, #28]
 8002e6e:	3b01      	subs	r3, #1
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	221c      	movs	r2, #28
 8002e74:	4013      	ands	r3, r2
 8002e76:	2210      	movs	r2, #16
 8002e78:	4252      	negs	r2, r2
 8002e7a:	409a      	lsls	r2, r3
 8002e7c:	0011      	movs	r1, r2
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	430a      	orrs	r2, r1
 8002e88:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	4a23      	ldr	r2, [pc, #140]	; (8002f20 <HAL_ADC_Init+0x3b8>)
 8002e92:	4013      	ands	r3, r2
 8002e94:	69ba      	ldr	r2, [r7, #24]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d10b      	bne.n	8002eb2 <HAL_ADC_Init+0x34a>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ea4:	2203      	movs	r2, #3
 8002ea6:	4393      	bics	r3, r2
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	431a      	orrs	r2, r3
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8002eb0:	e01c      	b.n	8002eec <HAL_ADC_Init+0x384>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eb6:	2212      	movs	r2, #18
 8002eb8:	4393      	bics	r3, r2
 8002eba:	2210      	movs	r2, #16
 8002ebc:	431a      	orrs	r2, r3
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	431a      	orrs	r2, r3
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8002ece:	231f      	movs	r3, #31
 8002ed0:	18fb      	adds	r3, r7, r3
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8002ed6:	e009      	b.n	8002eec <HAL_ADC_Init+0x384>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002edc:	2210      	movs	r2, #16
 8002ede:	431a      	orrs	r2, r3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002ee4:	231f      	movs	r3, #31
 8002ee6:	18fb      	adds	r3, r7, r3
 8002ee8:	2201      	movs	r2, #1
 8002eea:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8002eec:	231f      	movs	r3, #31
 8002eee:	18fb      	adds	r3, r7, r3
 8002ef0:	781b      	ldrb	r3, [r3, #0]
}
 8002ef2:	0018      	movs	r0, r3
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	b008      	add	sp, #32
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	46c0      	nop			; (mov r8, r8)
 8002efc:	20000014 	.word	0x20000014
 8002f00:	00030d40 	.word	0x00030d40
 8002f04:	fffffefd 	.word	0xfffffefd
 8002f08:	1ffffc02 	.word	0x1ffffc02
 8002f0c:	40012708 	.word	0x40012708
 8002f10:	ffc3ffff 	.word	0xffc3ffff
 8002f14:	fffe0219 	.word	0xfffe0219
 8002f18:	dffffc02 	.word	0xdffffc02
 8002f1c:	07ffff04 	.word	0x07ffff04
 8002f20:	833fffe7 	.word	0x833fffe7

08002f24 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002f24:	b5b0      	push	{r4, r5, r7, lr}
 8002f26:	b084      	sub	sp, #16
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	0018      	movs	r0, r3
 8002f32:	f7ff fe07 	bl	8002b44 <LL_ADC_REG_IsConversionOngoing>
 8002f36:	1e03      	subs	r3, r0, #0
 8002f38:	d135      	bne.n	8002fa6 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2254      	movs	r2, #84	; 0x54
 8002f3e:	5c9b      	ldrb	r3, [r3, r2]
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d101      	bne.n	8002f48 <HAL_ADC_Start+0x24>
 8002f44:	2302      	movs	r3, #2
 8002f46:	e035      	b.n	8002fb4 <HAL_ADC_Start+0x90>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2254      	movs	r2, #84	; 0x54
 8002f4c:	2101      	movs	r1, #1
 8002f4e:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002f50:	250f      	movs	r5, #15
 8002f52:	197c      	adds	r4, r7, r5
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	0018      	movs	r0, r3
 8002f58:	f000 fb28 	bl	80035ac <ADC_Enable>
 8002f5c:	0003      	movs	r3, r0
 8002f5e:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002f60:	197b      	adds	r3, r7, r5
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d119      	bne.n	8002f9c <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f6c:	4a13      	ldr	r2, [pc, #76]	; (8002fbc <HAL_ADC_Start+0x98>)
 8002f6e:	4013      	ands	r3, r2
 8002f70:	2280      	movs	r2, #128	; 0x80
 8002f72:	0052      	lsls	r2, r2, #1
 8002f74:	431a      	orrs	r2, r3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	221c      	movs	r2, #28
 8002f86:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2254      	movs	r2, #84	; 0x54
 8002f8c:	2100      	movs	r1, #0
 8002f8e:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	0018      	movs	r0, r3
 8002f96:	f7ff fdb1 	bl	8002afc <LL_ADC_REG_StartConversion>
 8002f9a:	e008      	b.n	8002fae <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2254      	movs	r2, #84	; 0x54
 8002fa0:	2100      	movs	r1, #0
 8002fa2:	5499      	strb	r1, [r3, r2]
 8002fa4:	e003      	b.n	8002fae <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002fa6:	230f      	movs	r3, #15
 8002fa8:	18fb      	adds	r3, r7, r3
 8002faa:	2202      	movs	r2, #2
 8002fac:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8002fae:	230f      	movs	r3, #15
 8002fb0:	18fb      	adds	r3, r7, r3
 8002fb2:	781b      	ldrb	r3, [r3, #0]
}
 8002fb4:	0018      	movs	r0, r3
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	b004      	add	sp, #16
 8002fba:	bdb0      	pop	{r4, r5, r7, pc}
 8002fbc:	fffff0fe 	.word	0xfffff0fe

08002fc0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002fc0:	b5b0      	push	{r4, r5, r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2254      	movs	r2, #84	; 0x54
 8002fcc:	5c9b      	ldrb	r3, [r3, r2]
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	d101      	bne.n	8002fd6 <HAL_ADC_Stop+0x16>
 8002fd2:	2302      	movs	r3, #2
 8002fd4:	e029      	b.n	800302a <HAL_ADC_Stop+0x6a>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2254      	movs	r2, #84	; 0x54
 8002fda:	2101      	movs	r1, #1
 8002fdc:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8002fde:	250f      	movs	r5, #15
 8002fe0:	197c      	adds	r4, r7, r5
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	0018      	movs	r0, r3
 8002fe6:	f000 fa9f 	bl	8003528 <ADC_ConversionStop>
 8002fea:	0003      	movs	r3, r0
 8002fec:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002fee:	197b      	adds	r3, r7, r5
 8002ff0:	781b      	ldrb	r3, [r3, #0]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d112      	bne.n	800301c <HAL_ADC_Stop+0x5c>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002ff6:	197c      	adds	r4, r7, r5
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	0018      	movs	r0, r3
 8002ffc:	f000 fb5c 	bl	80036b8 <ADC_Disable>
 8003000:	0003      	movs	r3, r0
 8003002:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003004:	197b      	adds	r3, r7, r5
 8003006:	781b      	ldrb	r3, [r3, #0]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d107      	bne.n	800301c <HAL_ADC_Stop+0x5c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003010:	4a08      	ldr	r2, [pc, #32]	; (8003034 <HAL_ADC_Stop+0x74>)
 8003012:	4013      	ands	r3, r2
 8003014:	2201      	movs	r2, #1
 8003016:	431a      	orrs	r2, r3
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2254      	movs	r2, #84	; 0x54
 8003020:	2100      	movs	r1, #0
 8003022:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8003024:	230f      	movs	r3, #15
 8003026:	18fb      	adds	r3, r7, r3
 8003028:	781b      	ldrb	r3, [r3, #0]
}
 800302a:	0018      	movs	r0, r3
 800302c:	46bd      	mov	sp, r7
 800302e:	b004      	add	sp, #16
 8003030:	bdb0      	pop	{r4, r5, r7, pc}
 8003032:	46c0      	nop			; (mov r8, r8)
 8003034:	fffffefe 	.word	0xfffffefe

08003038 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b084      	sub	sp, #16
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	695b      	ldr	r3, [r3, #20]
 8003046:	2b08      	cmp	r3, #8
 8003048:	d102      	bne.n	8003050 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 800304a:	2308      	movs	r3, #8
 800304c:	60fb      	str	r3, [r7, #12]
 800304e:	e00f      	b.n	8003070 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	2201      	movs	r2, #1
 8003058:	4013      	ands	r3, r2
 800305a:	d007      	beq.n	800306c <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003060:	2220      	movs	r2, #32
 8003062:	431a      	orrs	r2, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	e072      	b.n	8003152 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 800306c:	2304      	movs	r3, #4
 800306e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003070:	f7ff fc1e 	bl	80028b0 <HAL_GetTick>
 8003074:	0003      	movs	r3, r0
 8003076:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8003078:	e01f      	b.n	80030ba <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	3301      	adds	r3, #1
 800307e:	d01c      	beq.n	80030ba <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003080:	f7ff fc16 	bl	80028b0 <HAL_GetTick>
 8003084:	0002      	movs	r2, r0
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	683a      	ldr	r2, [r7, #0]
 800308c:	429a      	cmp	r2, r3
 800308e:	d302      	bcc.n	8003096 <HAL_ADC_PollForConversion+0x5e>
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d111      	bne.n	80030ba <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	68fa      	ldr	r2, [r7, #12]
 800309e:	4013      	ands	r3, r2
 80030a0:	d10b      	bne.n	80030ba <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030a6:	2204      	movs	r2, #4
 80030a8:	431a      	orrs	r2, r3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2254      	movs	r2, #84	; 0x54
 80030b2:	2100      	movs	r1, #0
 80030b4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e04b      	b.n	8003152 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	68fa      	ldr	r2, [r7, #12]
 80030c2:	4013      	ands	r3, r2
 80030c4:	d0d9      	beq.n	800307a <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ca:	2280      	movs	r2, #128	; 0x80
 80030cc:	0092      	lsls	r2, r2, #2
 80030ce:	431a      	orrs	r2, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	0018      	movs	r0, r3
 80030da:	f7ff fc31 	bl	8002940 <LL_ADC_REG_IsTriggerSourceSWStart>
 80030de:	1e03      	subs	r3, r0, #0
 80030e0:	d02e      	beq.n	8003140 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	7e9b      	ldrb	r3, [r3, #26]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d12a      	bne.n	8003140 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	2208      	movs	r2, #8
 80030f2:	4013      	ands	r3, r2
 80030f4:	2b08      	cmp	r3, #8
 80030f6:	d123      	bne.n	8003140 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	0018      	movs	r0, r3
 80030fe:	f7ff fd21 	bl	8002b44 <LL_ADC_REG_IsConversionOngoing>
 8003102:	1e03      	subs	r3, r0, #0
 8003104:	d110      	bne.n	8003128 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	685a      	ldr	r2, [r3, #4]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	210c      	movs	r1, #12
 8003112:	438a      	bics	r2, r1
 8003114:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800311a:	4a10      	ldr	r2, [pc, #64]	; (800315c <HAL_ADC_PollForConversion+0x124>)
 800311c:	4013      	ands	r3, r2
 800311e:	2201      	movs	r2, #1
 8003120:	431a      	orrs	r2, r3
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	659a      	str	r2, [r3, #88]	; 0x58
 8003126:	e00b      	b.n	8003140 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800312c:	2220      	movs	r2, #32
 800312e:	431a      	orrs	r2, r3
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003138:	2201      	movs	r2, #1
 800313a:	431a      	orrs	r2, r3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	7e1b      	ldrb	r3, [r3, #24]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d103      	bne.n	8003150 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	220c      	movs	r2, #12
 800314e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003150:	2300      	movs	r3, #0
}
 8003152:	0018      	movs	r0, r3
 8003154:	46bd      	mov	sp, r7
 8003156:	b004      	add	sp, #16
 8003158:	bd80      	pop	{r7, pc}
 800315a:	46c0      	nop			; (mov r8, r8)
 800315c:	fffffefe 	.word	0xfffffefe

08003160 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800316e:	0018      	movs	r0, r3
 8003170:	46bd      	mov	sp, r7
 8003172:	b002      	add	sp, #8
 8003174:	bd80      	pop	{r7, pc}
	...

08003178 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b086      	sub	sp, #24
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003182:	2317      	movs	r3, #23
 8003184:	18fb      	adds	r3, r7, r3
 8003186:	2200      	movs	r2, #0
 8003188:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800318a:	2300      	movs	r3, #0
 800318c:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2254      	movs	r2, #84	; 0x54
 8003192:	5c9b      	ldrb	r3, [r3, r2]
 8003194:	2b01      	cmp	r3, #1
 8003196:	d101      	bne.n	800319c <HAL_ADC_ConfigChannel+0x24>
 8003198:	2302      	movs	r3, #2
 800319a:	e1c0      	b.n	800351e <HAL_ADC_ConfigChannel+0x3a6>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2254      	movs	r2, #84	; 0x54
 80031a0:	2101      	movs	r1, #1
 80031a2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	0018      	movs	r0, r3
 80031aa:	f7ff fccb 	bl	8002b44 <LL_ADC_REG_IsConversionOngoing>
 80031ae:	1e03      	subs	r3, r0, #0
 80031b0:	d000      	beq.n	80031b4 <HAL_ADC_ConfigChannel+0x3c>
 80031b2:	e1a3      	b.n	80034fc <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	2b02      	cmp	r3, #2
 80031ba:	d100      	bne.n	80031be <HAL_ADC_ConfigChannel+0x46>
 80031bc:	e143      	b.n	8003446 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	691a      	ldr	r2, [r3, #16]
 80031c2:	2380      	movs	r3, #128	; 0x80
 80031c4:	061b      	lsls	r3, r3, #24
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d004      	beq.n	80031d4 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80031ce:	4ac1      	ldr	r2, [pc, #772]	; (80034d4 <HAL_ADC_ConfigChannel+0x35c>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d108      	bne.n	80031e6 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	0019      	movs	r1, r3
 80031de:	0010      	movs	r0, r2
 80031e0:	f7ff fbdf 	bl	80029a2 <LL_ADC_REG_SetSequencerChAdd>
 80031e4:	e0c9      	b.n	800337a <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	211f      	movs	r1, #31
 80031f0:	400b      	ands	r3, r1
 80031f2:	210f      	movs	r1, #15
 80031f4:	4099      	lsls	r1, r3
 80031f6:	000b      	movs	r3, r1
 80031f8:	43db      	mvns	r3, r3
 80031fa:	4013      	ands	r3, r2
 80031fc:	0019      	movs	r1, r3
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	035b      	lsls	r3, r3, #13
 8003204:	0b5b      	lsrs	r3, r3, #13
 8003206:	d105      	bne.n	8003214 <HAL_ADC_ConfigChannel+0x9c>
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	0e9b      	lsrs	r3, r3, #26
 800320e:	221f      	movs	r2, #31
 8003210:	4013      	ands	r3, r2
 8003212:	e098      	b.n	8003346 <HAL_ADC_ConfigChannel+0x1ce>
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	2201      	movs	r2, #1
 800321a:	4013      	ands	r3, r2
 800321c:	d000      	beq.n	8003220 <HAL_ADC_ConfigChannel+0xa8>
 800321e:	e091      	b.n	8003344 <HAL_ADC_ConfigChannel+0x1cc>
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2202      	movs	r2, #2
 8003226:	4013      	ands	r3, r2
 8003228:	d000      	beq.n	800322c <HAL_ADC_ConfigChannel+0xb4>
 800322a:	e089      	b.n	8003340 <HAL_ADC_ConfigChannel+0x1c8>
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	2204      	movs	r2, #4
 8003232:	4013      	ands	r3, r2
 8003234:	d000      	beq.n	8003238 <HAL_ADC_ConfigChannel+0xc0>
 8003236:	e081      	b.n	800333c <HAL_ADC_ConfigChannel+0x1c4>
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	2208      	movs	r2, #8
 800323e:	4013      	ands	r3, r2
 8003240:	d000      	beq.n	8003244 <HAL_ADC_ConfigChannel+0xcc>
 8003242:	e079      	b.n	8003338 <HAL_ADC_ConfigChannel+0x1c0>
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2210      	movs	r2, #16
 800324a:	4013      	ands	r3, r2
 800324c:	d000      	beq.n	8003250 <HAL_ADC_ConfigChannel+0xd8>
 800324e:	e071      	b.n	8003334 <HAL_ADC_ConfigChannel+0x1bc>
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	2220      	movs	r2, #32
 8003256:	4013      	ands	r3, r2
 8003258:	d000      	beq.n	800325c <HAL_ADC_ConfigChannel+0xe4>
 800325a:	e069      	b.n	8003330 <HAL_ADC_ConfigChannel+0x1b8>
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2240      	movs	r2, #64	; 0x40
 8003262:	4013      	ands	r3, r2
 8003264:	d000      	beq.n	8003268 <HAL_ADC_ConfigChannel+0xf0>
 8003266:	e061      	b.n	800332c <HAL_ADC_ConfigChannel+0x1b4>
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	2280      	movs	r2, #128	; 0x80
 800326e:	4013      	ands	r3, r2
 8003270:	d000      	beq.n	8003274 <HAL_ADC_ConfigChannel+0xfc>
 8003272:	e059      	b.n	8003328 <HAL_ADC_ConfigChannel+0x1b0>
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	2380      	movs	r3, #128	; 0x80
 800327a:	005b      	lsls	r3, r3, #1
 800327c:	4013      	ands	r3, r2
 800327e:	d151      	bne.n	8003324 <HAL_ADC_ConfigChannel+0x1ac>
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	2380      	movs	r3, #128	; 0x80
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	4013      	ands	r3, r2
 800328a:	d149      	bne.n	8003320 <HAL_ADC_ConfigChannel+0x1a8>
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	2380      	movs	r3, #128	; 0x80
 8003292:	00db      	lsls	r3, r3, #3
 8003294:	4013      	ands	r3, r2
 8003296:	d141      	bne.n	800331c <HAL_ADC_ConfigChannel+0x1a4>
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	2380      	movs	r3, #128	; 0x80
 800329e:	011b      	lsls	r3, r3, #4
 80032a0:	4013      	ands	r3, r2
 80032a2:	d139      	bne.n	8003318 <HAL_ADC_ConfigChannel+0x1a0>
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	2380      	movs	r3, #128	; 0x80
 80032aa:	015b      	lsls	r3, r3, #5
 80032ac:	4013      	ands	r3, r2
 80032ae:	d131      	bne.n	8003314 <HAL_ADC_ConfigChannel+0x19c>
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	2380      	movs	r3, #128	; 0x80
 80032b6:	019b      	lsls	r3, r3, #6
 80032b8:	4013      	ands	r3, r2
 80032ba:	d129      	bne.n	8003310 <HAL_ADC_ConfigChannel+0x198>
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	2380      	movs	r3, #128	; 0x80
 80032c2:	01db      	lsls	r3, r3, #7
 80032c4:	4013      	ands	r3, r2
 80032c6:	d121      	bne.n	800330c <HAL_ADC_ConfigChannel+0x194>
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	2380      	movs	r3, #128	; 0x80
 80032ce:	021b      	lsls	r3, r3, #8
 80032d0:	4013      	ands	r3, r2
 80032d2:	d119      	bne.n	8003308 <HAL_ADC_ConfigChannel+0x190>
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	2380      	movs	r3, #128	; 0x80
 80032da:	025b      	lsls	r3, r3, #9
 80032dc:	4013      	ands	r3, r2
 80032de:	d111      	bne.n	8003304 <HAL_ADC_ConfigChannel+0x18c>
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	2380      	movs	r3, #128	; 0x80
 80032e6:	029b      	lsls	r3, r3, #10
 80032e8:	4013      	ands	r3, r2
 80032ea:	d109      	bne.n	8003300 <HAL_ADC_ConfigChannel+0x188>
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	2380      	movs	r3, #128	; 0x80
 80032f2:	02db      	lsls	r3, r3, #11
 80032f4:	4013      	ands	r3, r2
 80032f6:	d001      	beq.n	80032fc <HAL_ADC_ConfigChannel+0x184>
 80032f8:	2312      	movs	r3, #18
 80032fa:	e024      	b.n	8003346 <HAL_ADC_ConfigChannel+0x1ce>
 80032fc:	2300      	movs	r3, #0
 80032fe:	e022      	b.n	8003346 <HAL_ADC_ConfigChannel+0x1ce>
 8003300:	2311      	movs	r3, #17
 8003302:	e020      	b.n	8003346 <HAL_ADC_ConfigChannel+0x1ce>
 8003304:	2310      	movs	r3, #16
 8003306:	e01e      	b.n	8003346 <HAL_ADC_ConfigChannel+0x1ce>
 8003308:	230f      	movs	r3, #15
 800330a:	e01c      	b.n	8003346 <HAL_ADC_ConfigChannel+0x1ce>
 800330c:	230e      	movs	r3, #14
 800330e:	e01a      	b.n	8003346 <HAL_ADC_ConfigChannel+0x1ce>
 8003310:	230d      	movs	r3, #13
 8003312:	e018      	b.n	8003346 <HAL_ADC_ConfigChannel+0x1ce>
 8003314:	230c      	movs	r3, #12
 8003316:	e016      	b.n	8003346 <HAL_ADC_ConfigChannel+0x1ce>
 8003318:	230b      	movs	r3, #11
 800331a:	e014      	b.n	8003346 <HAL_ADC_ConfigChannel+0x1ce>
 800331c:	230a      	movs	r3, #10
 800331e:	e012      	b.n	8003346 <HAL_ADC_ConfigChannel+0x1ce>
 8003320:	2309      	movs	r3, #9
 8003322:	e010      	b.n	8003346 <HAL_ADC_ConfigChannel+0x1ce>
 8003324:	2308      	movs	r3, #8
 8003326:	e00e      	b.n	8003346 <HAL_ADC_ConfigChannel+0x1ce>
 8003328:	2307      	movs	r3, #7
 800332a:	e00c      	b.n	8003346 <HAL_ADC_ConfigChannel+0x1ce>
 800332c:	2306      	movs	r3, #6
 800332e:	e00a      	b.n	8003346 <HAL_ADC_ConfigChannel+0x1ce>
 8003330:	2305      	movs	r3, #5
 8003332:	e008      	b.n	8003346 <HAL_ADC_ConfigChannel+0x1ce>
 8003334:	2304      	movs	r3, #4
 8003336:	e006      	b.n	8003346 <HAL_ADC_ConfigChannel+0x1ce>
 8003338:	2303      	movs	r3, #3
 800333a:	e004      	b.n	8003346 <HAL_ADC_ConfigChannel+0x1ce>
 800333c:	2302      	movs	r3, #2
 800333e:	e002      	b.n	8003346 <HAL_ADC_ConfigChannel+0x1ce>
 8003340:	2301      	movs	r3, #1
 8003342:	e000      	b.n	8003346 <HAL_ADC_ConfigChannel+0x1ce>
 8003344:	2300      	movs	r3, #0
 8003346:	683a      	ldr	r2, [r7, #0]
 8003348:	6852      	ldr	r2, [r2, #4]
 800334a:	201f      	movs	r0, #31
 800334c:	4002      	ands	r2, r0
 800334e:	4093      	lsls	r3, r2
 8003350:	000a      	movs	r2, r1
 8003352:	431a      	orrs	r2, r3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	089b      	lsrs	r3, r3, #2
 800335e:	1c5a      	adds	r2, r3, #1
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	69db      	ldr	r3, [r3, #28]
 8003364:	429a      	cmp	r2, r3
 8003366:	d808      	bhi.n	800337a <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6818      	ldr	r0, [r3, #0]
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	6859      	ldr	r1, [r3, #4]
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	001a      	movs	r2, r3
 8003376:	f7ff faf4 	bl	8002962 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6818      	ldr	r0, [r3, #0]
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	6819      	ldr	r1, [r3, #0]
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	001a      	movs	r2, r3
 8003388:	f7ff fb2e 	bl	80029e8 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	2b00      	cmp	r3, #0
 8003392:	db00      	blt.n	8003396 <HAL_ADC_ConfigChannel+0x21e>
 8003394:	e0bc      	b.n	8003510 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003396:	4b50      	ldr	r3, [pc, #320]	; (80034d8 <HAL_ADC_ConfigChannel+0x360>)
 8003398:	0018      	movs	r0, r3
 800339a:	f7ff faa7 	bl	80028ec <LL_ADC_GetCommonPathInternalCh>
 800339e:	0003      	movs	r3, r0
 80033a0:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a4d      	ldr	r2, [pc, #308]	; (80034dc <HAL_ADC_ConfigChannel+0x364>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d122      	bne.n	80033f2 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80033ac:	693a      	ldr	r2, [r7, #16]
 80033ae:	2380      	movs	r3, #128	; 0x80
 80033b0:	041b      	lsls	r3, r3, #16
 80033b2:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80033b4:	d11d      	bne.n	80033f2 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	2280      	movs	r2, #128	; 0x80
 80033ba:	0412      	lsls	r2, r2, #16
 80033bc:	4313      	orrs	r3, r2
 80033be:	4a46      	ldr	r2, [pc, #280]	; (80034d8 <HAL_ADC_ConfigChannel+0x360>)
 80033c0:	0019      	movs	r1, r3
 80033c2:	0010      	movs	r0, r2
 80033c4:	f7ff fa7e 	bl	80028c4 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80033c8:	4b45      	ldr	r3, [pc, #276]	; (80034e0 <HAL_ADC_ConfigChannel+0x368>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4945      	ldr	r1, [pc, #276]	; (80034e4 <HAL_ADC_ConfigChannel+0x36c>)
 80033ce:	0018      	movs	r0, r3
 80033d0:	f7fc feb0 	bl	8000134 <__udivsi3>
 80033d4:	0003      	movs	r3, r0
 80033d6:	1c5a      	adds	r2, r3, #1
 80033d8:	0013      	movs	r3, r2
 80033da:	005b      	lsls	r3, r3, #1
 80033dc:	189b      	adds	r3, r3, r2
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80033e2:	e002      	b.n	80033ea <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	3b01      	subs	r3, #1
 80033e8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d1f9      	bne.n	80033e4 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80033f0:	e08e      	b.n	8003510 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a3c      	ldr	r2, [pc, #240]	; (80034e8 <HAL_ADC_ConfigChannel+0x370>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d10e      	bne.n	800341a <HAL_ADC_ConfigChannel+0x2a2>
 80033fc:	693a      	ldr	r2, [r7, #16]
 80033fe:	2380      	movs	r3, #128	; 0x80
 8003400:	045b      	lsls	r3, r3, #17
 8003402:	4013      	ands	r3, r2
 8003404:	d109      	bne.n	800341a <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	2280      	movs	r2, #128	; 0x80
 800340a:	0452      	lsls	r2, r2, #17
 800340c:	4313      	orrs	r3, r2
 800340e:	4a32      	ldr	r2, [pc, #200]	; (80034d8 <HAL_ADC_ConfigChannel+0x360>)
 8003410:	0019      	movs	r1, r3
 8003412:	0010      	movs	r0, r2
 8003414:	f7ff fa56 	bl	80028c4 <LL_ADC_SetCommonPathInternalCh>
 8003418:	e07a      	b.n	8003510 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a33      	ldr	r2, [pc, #204]	; (80034ec <HAL_ADC_ConfigChannel+0x374>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d000      	beq.n	8003426 <HAL_ADC_ConfigChannel+0x2ae>
 8003424:	e074      	b.n	8003510 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003426:	693a      	ldr	r2, [r7, #16]
 8003428:	2380      	movs	r3, #128	; 0x80
 800342a:	03db      	lsls	r3, r3, #15
 800342c:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800342e:	d000      	beq.n	8003432 <HAL_ADC_ConfigChannel+0x2ba>
 8003430:	e06e      	b.n	8003510 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	2280      	movs	r2, #128	; 0x80
 8003436:	03d2      	lsls	r2, r2, #15
 8003438:	4313      	orrs	r3, r2
 800343a:	4a27      	ldr	r2, [pc, #156]	; (80034d8 <HAL_ADC_ConfigChannel+0x360>)
 800343c:	0019      	movs	r1, r3
 800343e:	0010      	movs	r0, r2
 8003440:	f7ff fa40 	bl	80028c4 <LL_ADC_SetCommonPathInternalCh>
 8003444:	e064      	b.n	8003510 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	691a      	ldr	r2, [r3, #16]
 800344a:	2380      	movs	r3, #128	; 0x80
 800344c:	061b      	lsls	r3, r3, #24
 800344e:	429a      	cmp	r2, r3
 8003450:	d004      	beq.n	800345c <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003456:	4a1f      	ldr	r2, [pc, #124]	; (80034d4 <HAL_ADC_ConfigChannel+0x35c>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d107      	bne.n	800346c <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	0019      	movs	r1, r3
 8003466:	0010      	movs	r0, r2
 8003468:	f7ff faac 	bl	80029c4 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	2b00      	cmp	r3, #0
 8003472:	da4d      	bge.n	8003510 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003474:	4b18      	ldr	r3, [pc, #96]	; (80034d8 <HAL_ADC_ConfigChannel+0x360>)
 8003476:	0018      	movs	r0, r3
 8003478:	f7ff fa38 	bl	80028ec <LL_ADC_GetCommonPathInternalCh>
 800347c:	0003      	movs	r3, r0
 800347e:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a15      	ldr	r2, [pc, #84]	; (80034dc <HAL_ADC_ConfigChannel+0x364>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d108      	bne.n	800349c <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	4a18      	ldr	r2, [pc, #96]	; (80034f0 <HAL_ADC_ConfigChannel+0x378>)
 800348e:	4013      	ands	r3, r2
 8003490:	4a11      	ldr	r2, [pc, #68]	; (80034d8 <HAL_ADC_ConfigChannel+0x360>)
 8003492:	0019      	movs	r1, r3
 8003494:	0010      	movs	r0, r2
 8003496:	f7ff fa15 	bl	80028c4 <LL_ADC_SetCommonPathInternalCh>
 800349a:	e039      	b.n	8003510 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a11      	ldr	r2, [pc, #68]	; (80034e8 <HAL_ADC_ConfigChannel+0x370>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d108      	bne.n	80034b8 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	4a12      	ldr	r2, [pc, #72]	; (80034f4 <HAL_ADC_ConfigChannel+0x37c>)
 80034aa:	4013      	ands	r3, r2
 80034ac:	4a0a      	ldr	r2, [pc, #40]	; (80034d8 <HAL_ADC_ConfigChannel+0x360>)
 80034ae:	0019      	movs	r1, r3
 80034b0:	0010      	movs	r0, r2
 80034b2:	f7ff fa07 	bl	80028c4 <LL_ADC_SetCommonPathInternalCh>
 80034b6:	e02b      	b.n	8003510 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a0b      	ldr	r2, [pc, #44]	; (80034ec <HAL_ADC_ConfigChannel+0x374>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d126      	bne.n	8003510 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	4a0c      	ldr	r2, [pc, #48]	; (80034f8 <HAL_ADC_ConfigChannel+0x380>)
 80034c6:	4013      	ands	r3, r2
 80034c8:	4a03      	ldr	r2, [pc, #12]	; (80034d8 <HAL_ADC_ConfigChannel+0x360>)
 80034ca:	0019      	movs	r1, r3
 80034cc:	0010      	movs	r0, r2
 80034ce:	f7ff f9f9 	bl	80028c4 <LL_ADC_SetCommonPathInternalCh>
 80034d2:	e01d      	b.n	8003510 <HAL_ADC_ConfigChannel+0x398>
 80034d4:	80000004 	.word	0x80000004
 80034d8:	40012708 	.word	0x40012708
 80034dc:	b0001000 	.word	0xb0001000
 80034e0:	20000014 	.word	0x20000014
 80034e4:	00030d40 	.word	0x00030d40
 80034e8:	b8004000 	.word	0xb8004000
 80034ec:	b4002000 	.word	0xb4002000
 80034f0:	ff7fffff 	.word	0xff7fffff
 80034f4:	feffffff 	.word	0xfeffffff
 80034f8:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003500:	2220      	movs	r2, #32
 8003502:	431a      	orrs	r2, r3
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003508:	2317      	movs	r3, #23
 800350a:	18fb      	adds	r3, r7, r3
 800350c:	2201      	movs	r2, #1
 800350e:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2254      	movs	r2, #84	; 0x54
 8003514:	2100      	movs	r1, #0
 8003516:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8003518:	2317      	movs	r3, #23
 800351a:	18fb      	adds	r3, r7, r3
 800351c:	781b      	ldrb	r3, [r3, #0]
}
 800351e:	0018      	movs	r0, r3
 8003520:	46bd      	mov	sp, r7
 8003522:	b006      	add	sp, #24
 8003524:	bd80      	pop	{r7, pc}
 8003526:	46c0      	nop			; (mov r8, r8)

08003528 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b084      	sub	sp, #16
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	0018      	movs	r0, r3
 8003536:	f7ff fb05 	bl	8002b44 <LL_ADC_REG_IsConversionOngoing>
 800353a:	1e03      	subs	r3, r0, #0
 800353c:	d031      	beq.n	80035a2 <ADC_ConversionStop+0x7a>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	0018      	movs	r0, r3
 8003544:	f7ff fac9 	bl	8002ada <LL_ADC_IsDisableOngoing>
 8003548:	1e03      	subs	r3, r0, #0
 800354a:	d104      	bne.n	8003556 <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	0018      	movs	r0, r3
 8003552:	f7ff fae5 	bl	8002b20 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003556:	f7ff f9ab 	bl	80028b0 <HAL_GetTick>
 800355a:	0003      	movs	r3, r0
 800355c:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800355e:	e01a      	b.n	8003596 <ADC_ConversionStop+0x6e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003560:	f7ff f9a6 	bl	80028b0 <HAL_GetTick>
 8003564:	0002      	movs	r2, r0
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	2b02      	cmp	r3, #2
 800356c:	d913      	bls.n	8003596 <ADC_ConversionStop+0x6e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	2204      	movs	r2, #4
 8003576:	4013      	ands	r3, r2
 8003578:	d00d      	beq.n	8003596 <ADC_ConversionStop+0x6e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800357e:	2210      	movs	r2, #16
 8003580:	431a      	orrs	r2, r3
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800358a:	2201      	movs	r2, #1
 800358c:	431a      	orrs	r2, r3
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e006      	b.n	80035a4 <ADC_ConversionStop+0x7c>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	2204      	movs	r2, #4
 800359e:	4013      	ands	r3, r2
 80035a0:	d1de      	bne.n	8003560 <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80035a2:	2300      	movs	r3, #0
}
 80035a4:	0018      	movs	r0, r3
 80035a6:	46bd      	mov	sp, r7
 80035a8:	b004      	add	sp, #16
 80035aa:	bd80      	pop	{r7, pc}

080035ac <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b084      	sub	sp, #16
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80035b4:	2300      	movs	r3, #0
 80035b6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	0018      	movs	r0, r3
 80035be:	f7ff fa7b 	bl	8002ab8 <LL_ADC_IsEnabled>
 80035c2:	1e03      	subs	r3, r0, #0
 80035c4:	d000      	beq.n	80035c8 <ADC_Enable+0x1c>
 80035c6:	e069      	b.n	800369c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	4a36      	ldr	r2, [pc, #216]	; (80036a8 <ADC_Enable+0xfc>)
 80035d0:	4013      	ands	r3, r2
 80035d2:	d00d      	beq.n	80035f0 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035d8:	2210      	movs	r2, #16
 80035da:	431a      	orrs	r2, r3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035e4:	2201      	movs	r2, #1
 80035e6:	431a      	orrs	r2, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e056      	b.n	800369e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	0018      	movs	r0, r3
 80035f6:	f7ff fa3b 	bl	8002a70 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80035fa:	4b2c      	ldr	r3, [pc, #176]	; (80036ac <ADC_Enable+0x100>)
 80035fc:	0018      	movs	r0, r3
 80035fe:	f7ff f975 	bl	80028ec <LL_ADC_GetCommonPathInternalCh>
 8003602:	0002      	movs	r2, r0
 8003604:	2380      	movs	r3, #128	; 0x80
 8003606:	041b      	lsls	r3, r3, #16
 8003608:	4013      	ands	r3, r2
 800360a:	d00f      	beq.n	800362c <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800360c:	4b28      	ldr	r3, [pc, #160]	; (80036b0 <ADC_Enable+0x104>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4928      	ldr	r1, [pc, #160]	; (80036b4 <ADC_Enable+0x108>)
 8003612:	0018      	movs	r0, r3
 8003614:	f7fc fd8e 	bl	8000134 <__udivsi3>
 8003618:	0003      	movs	r3, r0
 800361a:	3301      	adds	r3, #1
 800361c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800361e:	e002      	b.n	8003626 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	3b01      	subs	r3, #1
 8003624:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d1f9      	bne.n	8003620 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	7e5b      	ldrb	r3, [r3, #25]
 8003630:	2b01      	cmp	r3, #1
 8003632:	d033      	beq.n	800369c <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003634:	f7ff f93c 	bl	80028b0 <HAL_GetTick>
 8003638:	0003      	movs	r3, r0
 800363a:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800363c:	e027      	b.n	800368e <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	0018      	movs	r0, r3
 8003644:	f7ff fa38 	bl	8002ab8 <LL_ADC_IsEnabled>
 8003648:	1e03      	subs	r3, r0, #0
 800364a:	d104      	bne.n	8003656 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	0018      	movs	r0, r3
 8003652:	f7ff fa0d 	bl	8002a70 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003656:	f7ff f92b 	bl	80028b0 <HAL_GetTick>
 800365a:	0002      	movs	r2, r0
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	1ad3      	subs	r3, r2, r3
 8003660:	2b02      	cmp	r3, #2
 8003662:	d914      	bls.n	800368e <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2201      	movs	r2, #1
 800366c:	4013      	ands	r3, r2
 800366e:	2b01      	cmp	r3, #1
 8003670:	d00d      	beq.n	800368e <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003676:	2210      	movs	r2, #16
 8003678:	431a      	orrs	r2, r3
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003682:	2201      	movs	r2, #1
 8003684:	431a      	orrs	r2, r3
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e007      	b.n	800369e <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	2201      	movs	r2, #1
 8003696:	4013      	ands	r3, r2
 8003698:	2b01      	cmp	r3, #1
 800369a:	d1d0      	bne.n	800363e <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800369c:	2300      	movs	r3, #0
}
 800369e:	0018      	movs	r0, r3
 80036a0:	46bd      	mov	sp, r7
 80036a2:	b004      	add	sp, #16
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	46c0      	nop			; (mov r8, r8)
 80036a8:	80000017 	.word	0x80000017
 80036ac:	40012708 	.word	0x40012708
 80036b0:	20000014 	.word	0x20000014
 80036b4:	00030d40 	.word	0x00030d40

080036b8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b084      	sub	sp, #16
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	0018      	movs	r0, r3
 80036c6:	f7ff fa08 	bl	8002ada <LL_ADC_IsDisableOngoing>
 80036ca:	0003      	movs	r3, r0
 80036cc:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	0018      	movs	r0, r3
 80036d4:	f7ff f9f0 	bl	8002ab8 <LL_ADC_IsEnabled>
 80036d8:	1e03      	subs	r3, r0, #0
 80036da:	d046      	beq.n	800376a <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d143      	bne.n	800376a <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	689b      	ldr	r3, [r3, #8]
 80036e8:	2205      	movs	r2, #5
 80036ea:	4013      	ands	r3, r2
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d10d      	bne.n	800370c <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	0018      	movs	r0, r3
 80036f6:	f7ff f9cd 	bl	8002a94 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	2203      	movs	r2, #3
 8003700:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003702:	f7ff f8d5 	bl	80028b0 <HAL_GetTick>
 8003706:	0003      	movs	r3, r0
 8003708:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800370a:	e028      	b.n	800375e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003710:	2210      	movs	r2, #16
 8003712:	431a      	orrs	r2, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800371c:	2201      	movs	r2, #1
 800371e:	431a      	orrs	r2, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e021      	b.n	800376c <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003728:	f7ff f8c2 	bl	80028b0 <HAL_GetTick>
 800372c:	0002      	movs	r2, r0
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	1ad3      	subs	r3, r2, r3
 8003732:	2b02      	cmp	r3, #2
 8003734:	d913      	bls.n	800375e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	2201      	movs	r2, #1
 800373e:	4013      	ands	r3, r2
 8003740:	d00d      	beq.n	800375e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003746:	2210      	movs	r2, #16
 8003748:	431a      	orrs	r2, r3
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003752:	2201      	movs	r2, #1
 8003754:	431a      	orrs	r2, r3
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e006      	b.n	800376c <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	2201      	movs	r2, #1
 8003766:	4013      	ands	r3, r2
 8003768:	d1de      	bne.n	8003728 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800376a:	2300      	movs	r3, #0
}
 800376c:	0018      	movs	r0, r3
 800376e:	46bd      	mov	sp, r7
 8003770:	b004      	add	sp, #16
 8003772:	bd80      	pop	{r7, pc}

08003774 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b082      	sub	sp, #8
 8003778:	af00      	add	r7, sp, #0
 800377a:	0002      	movs	r2, r0
 800377c:	1dfb      	adds	r3, r7, #7
 800377e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003780:	1dfb      	adds	r3, r7, #7
 8003782:	781b      	ldrb	r3, [r3, #0]
 8003784:	2b7f      	cmp	r3, #127	; 0x7f
 8003786:	d809      	bhi.n	800379c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003788:	1dfb      	adds	r3, r7, #7
 800378a:	781b      	ldrb	r3, [r3, #0]
 800378c:	001a      	movs	r2, r3
 800378e:	231f      	movs	r3, #31
 8003790:	401a      	ands	r2, r3
 8003792:	4b04      	ldr	r3, [pc, #16]	; (80037a4 <__NVIC_EnableIRQ+0x30>)
 8003794:	2101      	movs	r1, #1
 8003796:	4091      	lsls	r1, r2
 8003798:	000a      	movs	r2, r1
 800379a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800379c:	46c0      	nop			; (mov r8, r8)
 800379e:	46bd      	mov	sp, r7
 80037a0:	b002      	add	sp, #8
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	e000e100 	.word	0xe000e100

080037a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037a8:	b590      	push	{r4, r7, lr}
 80037aa:	b083      	sub	sp, #12
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	0002      	movs	r2, r0
 80037b0:	6039      	str	r1, [r7, #0]
 80037b2:	1dfb      	adds	r3, r7, #7
 80037b4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80037b6:	1dfb      	adds	r3, r7, #7
 80037b8:	781b      	ldrb	r3, [r3, #0]
 80037ba:	2b7f      	cmp	r3, #127	; 0x7f
 80037bc:	d828      	bhi.n	8003810 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80037be:	4a2f      	ldr	r2, [pc, #188]	; (800387c <__NVIC_SetPriority+0xd4>)
 80037c0:	1dfb      	adds	r3, r7, #7
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	b25b      	sxtb	r3, r3
 80037c6:	089b      	lsrs	r3, r3, #2
 80037c8:	33c0      	adds	r3, #192	; 0xc0
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	589b      	ldr	r3, [r3, r2]
 80037ce:	1dfa      	adds	r2, r7, #7
 80037d0:	7812      	ldrb	r2, [r2, #0]
 80037d2:	0011      	movs	r1, r2
 80037d4:	2203      	movs	r2, #3
 80037d6:	400a      	ands	r2, r1
 80037d8:	00d2      	lsls	r2, r2, #3
 80037da:	21ff      	movs	r1, #255	; 0xff
 80037dc:	4091      	lsls	r1, r2
 80037de:	000a      	movs	r2, r1
 80037e0:	43d2      	mvns	r2, r2
 80037e2:	401a      	ands	r2, r3
 80037e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	019b      	lsls	r3, r3, #6
 80037ea:	22ff      	movs	r2, #255	; 0xff
 80037ec:	401a      	ands	r2, r3
 80037ee:	1dfb      	adds	r3, r7, #7
 80037f0:	781b      	ldrb	r3, [r3, #0]
 80037f2:	0018      	movs	r0, r3
 80037f4:	2303      	movs	r3, #3
 80037f6:	4003      	ands	r3, r0
 80037f8:	00db      	lsls	r3, r3, #3
 80037fa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80037fc:	481f      	ldr	r0, [pc, #124]	; (800387c <__NVIC_SetPriority+0xd4>)
 80037fe:	1dfb      	adds	r3, r7, #7
 8003800:	781b      	ldrb	r3, [r3, #0]
 8003802:	b25b      	sxtb	r3, r3
 8003804:	089b      	lsrs	r3, r3, #2
 8003806:	430a      	orrs	r2, r1
 8003808:	33c0      	adds	r3, #192	; 0xc0
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800380e:	e031      	b.n	8003874 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003810:	4a1b      	ldr	r2, [pc, #108]	; (8003880 <__NVIC_SetPriority+0xd8>)
 8003812:	1dfb      	adds	r3, r7, #7
 8003814:	781b      	ldrb	r3, [r3, #0]
 8003816:	0019      	movs	r1, r3
 8003818:	230f      	movs	r3, #15
 800381a:	400b      	ands	r3, r1
 800381c:	3b08      	subs	r3, #8
 800381e:	089b      	lsrs	r3, r3, #2
 8003820:	3306      	adds	r3, #6
 8003822:	009b      	lsls	r3, r3, #2
 8003824:	18d3      	adds	r3, r2, r3
 8003826:	3304      	adds	r3, #4
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	1dfa      	adds	r2, r7, #7
 800382c:	7812      	ldrb	r2, [r2, #0]
 800382e:	0011      	movs	r1, r2
 8003830:	2203      	movs	r2, #3
 8003832:	400a      	ands	r2, r1
 8003834:	00d2      	lsls	r2, r2, #3
 8003836:	21ff      	movs	r1, #255	; 0xff
 8003838:	4091      	lsls	r1, r2
 800383a:	000a      	movs	r2, r1
 800383c:	43d2      	mvns	r2, r2
 800383e:	401a      	ands	r2, r3
 8003840:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	019b      	lsls	r3, r3, #6
 8003846:	22ff      	movs	r2, #255	; 0xff
 8003848:	401a      	ands	r2, r3
 800384a:	1dfb      	adds	r3, r7, #7
 800384c:	781b      	ldrb	r3, [r3, #0]
 800384e:	0018      	movs	r0, r3
 8003850:	2303      	movs	r3, #3
 8003852:	4003      	ands	r3, r0
 8003854:	00db      	lsls	r3, r3, #3
 8003856:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003858:	4809      	ldr	r0, [pc, #36]	; (8003880 <__NVIC_SetPriority+0xd8>)
 800385a:	1dfb      	adds	r3, r7, #7
 800385c:	781b      	ldrb	r3, [r3, #0]
 800385e:	001c      	movs	r4, r3
 8003860:	230f      	movs	r3, #15
 8003862:	4023      	ands	r3, r4
 8003864:	3b08      	subs	r3, #8
 8003866:	089b      	lsrs	r3, r3, #2
 8003868:	430a      	orrs	r2, r1
 800386a:	3306      	adds	r3, #6
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	18c3      	adds	r3, r0, r3
 8003870:	3304      	adds	r3, #4
 8003872:	601a      	str	r2, [r3, #0]
}
 8003874:	46c0      	nop			; (mov r8, r8)
 8003876:	46bd      	mov	sp, r7
 8003878:	b003      	add	sp, #12
 800387a:	bd90      	pop	{r4, r7, pc}
 800387c:	e000e100 	.word	0xe000e100
 8003880:	e000ed00 	.word	0xe000ed00

08003884 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	1e5a      	subs	r2, r3, #1
 8003890:	2380      	movs	r3, #128	; 0x80
 8003892:	045b      	lsls	r3, r3, #17
 8003894:	429a      	cmp	r2, r3
 8003896:	d301      	bcc.n	800389c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003898:	2301      	movs	r3, #1
 800389a:	e010      	b.n	80038be <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800389c:	4b0a      	ldr	r3, [pc, #40]	; (80038c8 <SysTick_Config+0x44>)
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	3a01      	subs	r2, #1
 80038a2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038a4:	2301      	movs	r3, #1
 80038a6:	425b      	negs	r3, r3
 80038a8:	2103      	movs	r1, #3
 80038aa:	0018      	movs	r0, r3
 80038ac:	f7ff ff7c 	bl	80037a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038b0:	4b05      	ldr	r3, [pc, #20]	; (80038c8 <SysTick_Config+0x44>)
 80038b2:	2200      	movs	r2, #0
 80038b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038b6:	4b04      	ldr	r3, [pc, #16]	; (80038c8 <SysTick_Config+0x44>)
 80038b8:	2207      	movs	r2, #7
 80038ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038bc:	2300      	movs	r3, #0
}
 80038be:	0018      	movs	r0, r3
 80038c0:	46bd      	mov	sp, r7
 80038c2:	b002      	add	sp, #8
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	46c0      	nop			; (mov r8, r8)
 80038c8:	e000e010 	.word	0xe000e010

080038cc <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b084      	sub	sp, #16
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	60b9      	str	r1, [r7, #8]
 80038d4:	607a      	str	r2, [r7, #4]
 80038d6:	210f      	movs	r1, #15
 80038d8:	187b      	adds	r3, r7, r1
 80038da:	1c02      	adds	r2, r0, #0
 80038dc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80038de:	68ba      	ldr	r2, [r7, #8]
 80038e0:	187b      	adds	r3, r7, r1
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	b25b      	sxtb	r3, r3
 80038e6:	0011      	movs	r1, r2
 80038e8:	0018      	movs	r0, r3
 80038ea:	f7ff ff5d 	bl	80037a8 <__NVIC_SetPriority>
}
 80038ee:	46c0      	nop			; (mov r8, r8)
 80038f0:	46bd      	mov	sp, r7
 80038f2:	b004      	add	sp, #16
 80038f4:	bd80      	pop	{r7, pc}

080038f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038f6:	b580      	push	{r7, lr}
 80038f8:	b082      	sub	sp, #8
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	0002      	movs	r2, r0
 80038fe:	1dfb      	adds	r3, r7, #7
 8003900:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003902:	1dfb      	adds	r3, r7, #7
 8003904:	781b      	ldrb	r3, [r3, #0]
 8003906:	b25b      	sxtb	r3, r3
 8003908:	0018      	movs	r0, r3
 800390a:	f7ff ff33 	bl	8003774 <__NVIC_EnableIRQ>
}
 800390e:	46c0      	nop			; (mov r8, r8)
 8003910:	46bd      	mov	sp, r7
 8003912:	b002      	add	sp, #8
 8003914:	bd80      	pop	{r7, pc}

08003916 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003916:	b580      	push	{r7, lr}
 8003918:	b082      	sub	sp, #8
 800391a:	af00      	add	r7, sp, #0
 800391c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	0018      	movs	r0, r3
 8003922:	f7ff ffaf 	bl	8003884 <SysTick_Config>
 8003926:	0003      	movs	r3, r0
}
 8003928:	0018      	movs	r0, r3
 800392a:	46bd      	mov	sp, r7
 800392c:	b002      	add	sp, #8
 800392e:	bd80      	pop	{r7, pc}

08003930 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003938:	210f      	movs	r1, #15
 800393a:	187b      	adds	r3, r7, r1
 800393c:	2200      	movs	r2, #0
 800393e:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2225      	movs	r2, #37	; 0x25
 8003944:	5c9b      	ldrb	r3, [r3, r2]
 8003946:	b2db      	uxtb	r3, r3
 8003948:	2b02      	cmp	r3, #2
 800394a:	d006      	beq.n	800395a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2204      	movs	r2, #4
 8003950:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003952:	187b      	adds	r3, r7, r1
 8003954:	2201      	movs	r2, #1
 8003956:	701a      	strb	r2, [r3, #0]
 8003958:	e049      	b.n	80039ee <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	210e      	movs	r1, #14
 8003966:	438a      	bics	r2, r1
 8003968:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	2101      	movs	r1, #1
 8003976:	438a      	bics	r2, r1
 8003978:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003984:	491d      	ldr	r1, [pc, #116]	; (80039fc <HAL_DMA_Abort_IT+0xcc>)
 8003986:	400a      	ands	r2, r1
 8003988:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 800398a:	4b1d      	ldr	r3, [pc, #116]	; (8003a00 <HAL_DMA_Abort_IT+0xd0>)
 800398c:	6859      	ldr	r1, [r3, #4]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003992:	221c      	movs	r2, #28
 8003994:	4013      	ands	r3, r2
 8003996:	2201      	movs	r2, #1
 8003998:	409a      	lsls	r2, r3
 800399a:	4b19      	ldr	r3, [pc, #100]	; (8003a00 <HAL_DMA_Abort_IT+0xd0>)
 800399c:	430a      	orrs	r2, r1
 800399e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039a4:	687a      	ldr	r2, [r7, #4]
 80039a6:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80039a8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d00c      	beq.n	80039cc <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039bc:	490f      	ldr	r1, [pc, #60]	; (80039fc <HAL_DMA_Abort_IT+0xcc>)
 80039be:	400a      	ands	r2, r1
 80039c0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80039ca:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2225      	movs	r2, #37	; 0x25
 80039d0:	2101      	movs	r1, #1
 80039d2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2224      	movs	r2, #36	; 0x24
 80039d8:	2100      	movs	r1, #0
 80039da:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d004      	beq.n	80039ee <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039e8:	687a      	ldr	r2, [r7, #4]
 80039ea:	0010      	movs	r0, r2
 80039ec:	4798      	blx	r3
    }
  }
  return status;
 80039ee:	230f      	movs	r3, #15
 80039f0:	18fb      	adds	r3, r7, r3
 80039f2:	781b      	ldrb	r3, [r3, #0]
}
 80039f4:	0018      	movs	r0, r3
 80039f6:	46bd      	mov	sp, r7
 80039f8:	b004      	add	sp, #16
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	fffffeff 	.word	0xfffffeff
 8003a00:	40020000 	.word	0x40020000

08003a04 <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b082      	sub	sp, #8
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2225      	movs	r2, #37	; 0x25
 8003a10:	5c9b      	ldrb	r3, [r3, r2]
 8003a12:	b2db      	uxtb	r3, r3
}
 8003a14:	0018      	movs	r0, r3
 8003a16:	46bd      	mov	sp, r7
 8003a18:	b002      	add	sp, #8
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b086      	sub	sp, #24
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
 8003a24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a26:	2300      	movs	r3, #0
 8003a28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a2a:	e147      	b.n	8003cbc <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2101      	movs	r1, #1
 8003a32:	697a      	ldr	r2, [r7, #20]
 8003a34:	4091      	lsls	r1, r2
 8003a36:	000a      	movs	r2, r1
 8003a38:	4013      	ands	r3, r2
 8003a3a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d100      	bne.n	8003a44 <HAL_GPIO_Init+0x28>
 8003a42:	e138      	b.n	8003cb6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	2203      	movs	r2, #3
 8003a4a:	4013      	ands	r3, r2
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d005      	beq.n	8003a5c <HAL_GPIO_Init+0x40>
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	2203      	movs	r2, #3
 8003a56:	4013      	ands	r3, r2
 8003a58:	2b02      	cmp	r3, #2
 8003a5a:	d130      	bne.n	8003abe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	005b      	lsls	r3, r3, #1
 8003a66:	2203      	movs	r2, #3
 8003a68:	409a      	lsls	r2, r3
 8003a6a:	0013      	movs	r3, r2
 8003a6c:	43da      	mvns	r2, r3
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	4013      	ands	r3, r2
 8003a72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	68da      	ldr	r2, [r3, #12]
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	005b      	lsls	r3, r3, #1
 8003a7c:	409a      	lsls	r2, r3
 8003a7e:	0013      	movs	r3, r2
 8003a80:	693a      	ldr	r2, [r7, #16]
 8003a82:	4313      	orrs	r3, r2
 8003a84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	693a      	ldr	r2, [r7, #16]
 8003a8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003a92:	2201      	movs	r2, #1
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	409a      	lsls	r2, r3
 8003a98:	0013      	movs	r3, r2
 8003a9a:	43da      	mvns	r2, r3
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	4013      	ands	r3, r2
 8003aa0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	091b      	lsrs	r3, r3, #4
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	401a      	ands	r2, r3
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	409a      	lsls	r2, r3
 8003ab0:	0013      	movs	r3, r2
 8003ab2:	693a      	ldr	r2, [r7, #16]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	693a      	ldr	r2, [r7, #16]
 8003abc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	2203      	movs	r2, #3
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	2b03      	cmp	r3, #3
 8003ac8:	d017      	beq.n	8003afa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	68db      	ldr	r3, [r3, #12]
 8003ace:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	005b      	lsls	r3, r3, #1
 8003ad4:	2203      	movs	r2, #3
 8003ad6:	409a      	lsls	r2, r3
 8003ad8:	0013      	movs	r3, r2
 8003ada:	43da      	mvns	r2, r3
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	4013      	ands	r3, r2
 8003ae0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	689a      	ldr	r2, [r3, #8]
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	005b      	lsls	r3, r3, #1
 8003aea:	409a      	lsls	r2, r3
 8003aec:	0013      	movs	r3, r2
 8003aee:	693a      	ldr	r2, [r7, #16]
 8003af0:	4313      	orrs	r3, r2
 8003af2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	693a      	ldr	r2, [r7, #16]
 8003af8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	2203      	movs	r2, #3
 8003b00:	4013      	ands	r3, r2
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d123      	bne.n	8003b4e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	08da      	lsrs	r2, r3, #3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	3208      	adds	r2, #8
 8003b0e:	0092      	lsls	r2, r2, #2
 8003b10:	58d3      	ldr	r3, [r2, r3]
 8003b12:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	2207      	movs	r2, #7
 8003b18:	4013      	ands	r3, r2
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	220f      	movs	r2, #15
 8003b1e:	409a      	lsls	r2, r3
 8003b20:	0013      	movs	r3, r2
 8003b22:	43da      	mvns	r2, r3
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	4013      	ands	r3, r2
 8003b28:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	691a      	ldr	r2, [r3, #16]
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	2107      	movs	r1, #7
 8003b32:	400b      	ands	r3, r1
 8003b34:	009b      	lsls	r3, r3, #2
 8003b36:	409a      	lsls	r2, r3
 8003b38:	0013      	movs	r3, r2
 8003b3a:	693a      	ldr	r2, [r7, #16]
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	08da      	lsrs	r2, r3, #3
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	3208      	adds	r2, #8
 8003b48:	0092      	lsls	r2, r2, #2
 8003b4a:	6939      	ldr	r1, [r7, #16]
 8003b4c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	005b      	lsls	r3, r3, #1
 8003b58:	2203      	movs	r2, #3
 8003b5a:	409a      	lsls	r2, r3
 8003b5c:	0013      	movs	r3, r2
 8003b5e:	43da      	mvns	r2, r3
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	4013      	ands	r3, r2
 8003b64:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	2203      	movs	r2, #3
 8003b6c:	401a      	ands	r2, r3
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	005b      	lsls	r3, r3, #1
 8003b72:	409a      	lsls	r2, r3
 8003b74:	0013      	movs	r3, r2
 8003b76:	693a      	ldr	r2, [r7, #16]
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	693a      	ldr	r2, [r7, #16]
 8003b80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	685a      	ldr	r2, [r3, #4]
 8003b86:	23c0      	movs	r3, #192	; 0xc0
 8003b88:	029b      	lsls	r3, r3, #10
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	d100      	bne.n	8003b90 <HAL_GPIO_Init+0x174>
 8003b8e:	e092      	b.n	8003cb6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003b90:	4a50      	ldr	r2, [pc, #320]	; (8003cd4 <HAL_GPIO_Init+0x2b8>)
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	089b      	lsrs	r3, r3, #2
 8003b96:	3318      	adds	r3, #24
 8003b98:	009b      	lsls	r3, r3, #2
 8003b9a:	589b      	ldr	r3, [r3, r2]
 8003b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	2203      	movs	r2, #3
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	00db      	lsls	r3, r3, #3
 8003ba6:	220f      	movs	r2, #15
 8003ba8:	409a      	lsls	r2, r3
 8003baa:	0013      	movs	r3, r2
 8003bac:	43da      	mvns	r2, r3
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	23a0      	movs	r3, #160	; 0xa0
 8003bb8:	05db      	lsls	r3, r3, #23
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d013      	beq.n	8003be6 <HAL_GPIO_Init+0x1ca>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	4a45      	ldr	r2, [pc, #276]	; (8003cd8 <HAL_GPIO_Init+0x2bc>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d00d      	beq.n	8003be2 <HAL_GPIO_Init+0x1c6>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	4a44      	ldr	r2, [pc, #272]	; (8003cdc <HAL_GPIO_Init+0x2c0>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d007      	beq.n	8003bde <HAL_GPIO_Init+0x1c2>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a43      	ldr	r2, [pc, #268]	; (8003ce0 <HAL_GPIO_Init+0x2c4>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d101      	bne.n	8003bda <HAL_GPIO_Init+0x1be>
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e006      	b.n	8003be8 <HAL_GPIO_Init+0x1cc>
 8003bda:	2305      	movs	r3, #5
 8003bdc:	e004      	b.n	8003be8 <HAL_GPIO_Init+0x1cc>
 8003bde:	2302      	movs	r3, #2
 8003be0:	e002      	b.n	8003be8 <HAL_GPIO_Init+0x1cc>
 8003be2:	2301      	movs	r3, #1
 8003be4:	e000      	b.n	8003be8 <HAL_GPIO_Init+0x1cc>
 8003be6:	2300      	movs	r3, #0
 8003be8:	697a      	ldr	r2, [r7, #20]
 8003bea:	2103      	movs	r1, #3
 8003bec:	400a      	ands	r2, r1
 8003bee:	00d2      	lsls	r2, r2, #3
 8003bf0:	4093      	lsls	r3, r2
 8003bf2:	693a      	ldr	r2, [r7, #16]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003bf8:	4936      	ldr	r1, [pc, #216]	; (8003cd4 <HAL_GPIO_Init+0x2b8>)
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	089b      	lsrs	r3, r3, #2
 8003bfe:	3318      	adds	r3, #24
 8003c00:	009b      	lsls	r3, r3, #2
 8003c02:	693a      	ldr	r2, [r7, #16]
 8003c04:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003c06:	4a33      	ldr	r2, [pc, #204]	; (8003cd4 <HAL_GPIO_Init+0x2b8>)
 8003c08:	2380      	movs	r3, #128	; 0x80
 8003c0a:	58d3      	ldr	r3, [r2, r3]
 8003c0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	43da      	mvns	r2, r3
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	4013      	ands	r3, r2
 8003c16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	685a      	ldr	r2, [r3, #4]
 8003c1c:	2380      	movs	r3, #128	; 0x80
 8003c1e:	025b      	lsls	r3, r3, #9
 8003c20:	4013      	ands	r3, r2
 8003c22:	d003      	beq.n	8003c2c <HAL_GPIO_Init+0x210>
        {
          temp |= iocurrent;
 8003c24:	693a      	ldr	r2, [r7, #16]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003c2c:	4929      	ldr	r1, [pc, #164]	; (8003cd4 <HAL_GPIO_Init+0x2b8>)
 8003c2e:	2280      	movs	r2, #128	; 0x80
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 8003c34:	4a27      	ldr	r2, [pc, #156]	; (8003cd4 <HAL_GPIO_Init+0x2b8>)
 8003c36:	2384      	movs	r3, #132	; 0x84
 8003c38:	58d3      	ldr	r3, [r2, r3]
 8003c3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	43da      	mvns	r2, r3
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	4013      	ands	r3, r2
 8003c44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	685a      	ldr	r2, [r3, #4]
 8003c4a:	2380      	movs	r3, #128	; 0x80
 8003c4c:	029b      	lsls	r3, r3, #10
 8003c4e:	4013      	ands	r3, r2
 8003c50:	d003      	beq.n	8003c5a <HAL_GPIO_Init+0x23e>
        {
          temp |= iocurrent;
 8003c52:	693a      	ldr	r2, [r7, #16]
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	4313      	orrs	r3, r2
 8003c58:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003c5a:	491e      	ldr	r1, [pc, #120]	; (8003cd4 <HAL_GPIO_Init+0x2b8>)
 8003c5c:	2284      	movs	r2, #132	; 0x84
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003c62:	4b1c      	ldr	r3, [pc, #112]	; (8003cd4 <HAL_GPIO_Init+0x2b8>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	43da      	mvns	r2, r3
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	4013      	ands	r3, r2
 8003c70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	685a      	ldr	r2, [r3, #4]
 8003c76:	2380      	movs	r3, #128	; 0x80
 8003c78:	035b      	lsls	r3, r3, #13
 8003c7a:	4013      	ands	r3, r2
 8003c7c:	d003      	beq.n	8003c86 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003c7e:	693a      	ldr	r2, [r7, #16]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003c86:	4b13      	ldr	r3, [pc, #76]	; (8003cd4 <HAL_GPIO_Init+0x2b8>)
 8003c88:	693a      	ldr	r2, [r7, #16]
 8003c8a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003c8c:	4b11      	ldr	r3, [pc, #68]	; (8003cd4 <HAL_GPIO_Init+0x2b8>)
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	43da      	mvns	r2, r3
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	4013      	ands	r3, r2
 8003c9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	685a      	ldr	r2, [r3, #4]
 8003ca0:	2380      	movs	r3, #128	; 0x80
 8003ca2:	039b      	lsls	r3, r3, #14
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	d003      	beq.n	8003cb0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003ca8:	693a      	ldr	r2, [r7, #16]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003cb0:	4b08      	ldr	r3, [pc, #32]	; (8003cd4 <HAL_GPIO_Init+0x2b8>)
 8003cb2:	693a      	ldr	r2, [r7, #16]
 8003cb4:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	3301      	adds	r3, #1
 8003cba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	40da      	lsrs	r2, r3
 8003cc4:	1e13      	subs	r3, r2, #0
 8003cc6:	d000      	beq.n	8003cca <HAL_GPIO_Init+0x2ae>
 8003cc8:	e6b0      	b.n	8003a2c <HAL_GPIO_Init+0x10>
  }
}
 8003cca:	46c0      	nop			; (mov r8, r8)
 8003ccc:	46c0      	nop			; (mov r8, r8)
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	b006      	add	sp, #24
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	40021800 	.word	0x40021800
 8003cd8:	50000400 	.word	0x50000400
 8003cdc:	50000800 	.word	0x50000800
 8003ce0:	50000c00 	.word	0x50000c00

08003ce4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b082      	sub	sp, #8
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
 8003cec:	0008      	movs	r0, r1
 8003cee:	0011      	movs	r1, r2
 8003cf0:	1cbb      	adds	r3, r7, #2
 8003cf2:	1c02      	adds	r2, r0, #0
 8003cf4:	801a      	strh	r2, [r3, #0]
 8003cf6:	1c7b      	adds	r3, r7, #1
 8003cf8:	1c0a      	adds	r2, r1, #0
 8003cfa:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003cfc:	1c7b      	adds	r3, r7, #1
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d004      	beq.n	8003d0e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d04:	1cbb      	adds	r3, r7, #2
 8003d06:	881a      	ldrh	r2, [r3, #0]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003d0c:	e003      	b.n	8003d16 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d0e:	1cbb      	adds	r3, r7, #2
 8003d10:	881a      	ldrh	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003d16:	46c0      	nop			; (mov r8, r8)
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	b002      	add	sp, #8
 8003d1c:	bd80      	pop	{r7, pc}
	...

08003d20 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b082      	sub	sp, #8
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d101      	bne.n	8003d32 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e082      	b.n	8003e38 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2241      	movs	r2, #65	; 0x41
 8003d36:	5c9b      	ldrb	r3, [r3, r2]
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d107      	bne.n	8003d4e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2240      	movs	r2, #64	; 0x40
 8003d42:	2100      	movs	r1, #0
 8003d44:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	0018      	movs	r0, r3
 8003d4a:	f7fe fbc3 	bl	80024d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2241      	movs	r2, #65	; 0x41
 8003d52:	2124      	movs	r1, #36	; 0x24
 8003d54:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	2101      	movs	r1, #1
 8003d62:	438a      	bics	r2, r1
 8003d64:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	685a      	ldr	r2, [r3, #4]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4934      	ldr	r1, [pc, #208]	; (8003e40 <HAL_I2C_Init+0x120>)
 8003d70:	400a      	ands	r2, r1
 8003d72:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	689a      	ldr	r2, [r3, #8]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4931      	ldr	r1, [pc, #196]	; (8003e44 <HAL_I2C_Init+0x124>)
 8003d80:	400a      	ands	r2, r1
 8003d82:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d108      	bne.n	8003d9e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	689a      	ldr	r2, [r3, #8]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2180      	movs	r1, #128	; 0x80
 8003d96:	0209      	lsls	r1, r1, #8
 8003d98:	430a      	orrs	r2, r1
 8003d9a:	609a      	str	r2, [r3, #8]
 8003d9c:	e007      	b.n	8003dae <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	689a      	ldr	r2, [r3, #8]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	2184      	movs	r1, #132	; 0x84
 8003da8:	0209      	lsls	r1, r1, #8
 8003daa:	430a      	orrs	r2, r1
 8003dac:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	2b02      	cmp	r3, #2
 8003db4:	d104      	bne.n	8003dc0 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	2280      	movs	r2, #128	; 0x80
 8003dbc:	0112      	lsls	r2, r2, #4
 8003dbe:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	685a      	ldr	r2, [r3, #4]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	491f      	ldr	r1, [pc, #124]	; (8003e48 <HAL_I2C_Init+0x128>)
 8003dcc:	430a      	orrs	r2, r1
 8003dce:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	68da      	ldr	r2, [r3, #12]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	491a      	ldr	r1, [pc, #104]	; (8003e44 <HAL_I2C_Init+0x124>)
 8003ddc:	400a      	ands	r2, r1
 8003dde:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	691a      	ldr	r2, [r3, #16]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	695b      	ldr	r3, [r3, #20]
 8003de8:	431a      	orrs	r2, r3
 8003dea:	0011      	movs	r1, r2
                             (hi2c->Init.OwnAddress2Masks << 8));
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	699b      	ldr	r3, [r3, #24]
 8003df0:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	430a      	orrs	r2, r1
 8003df8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	69d9      	ldr	r1, [r3, #28]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6a1a      	ldr	r2, [r3, #32]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	430a      	orrs	r2, r1
 8003e08:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	2101      	movs	r1, #1
 8003e16:	430a      	orrs	r2, r1
 8003e18:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2241      	movs	r2, #65	; 0x41
 8003e24:	2120      	movs	r1, #32
 8003e26:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2242      	movs	r2, #66	; 0x42
 8003e32:	2100      	movs	r1, #0
 8003e34:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e36:	2300      	movs	r3, #0
}
 8003e38:	0018      	movs	r0, r3
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	b002      	add	sp, #8
 8003e3e:	bd80      	pop	{r7, pc}
 8003e40:	f0ffffff 	.word	0xf0ffffff
 8003e44:	ffff7fff 	.word	0xffff7fff
 8003e48:	02008000 	.word	0x02008000

08003e4c <HAL_I2C_Slave_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                            uint32_t Timeout)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b088      	sub	sp, #32
 8003e50:	af02      	add	r7, sp, #8
 8003e52:	60f8      	str	r0, [r7, #12]
 8003e54:	60b9      	str	r1, [r7, #8]
 8003e56:	603b      	str	r3, [r7, #0]
 8003e58:	1dbb      	adds	r3, r7, #6
 8003e5a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2241      	movs	r2, #65	; 0x41
 8003e60:	5c9b      	ldrb	r3, [r3, r2]
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	2b20      	cmp	r3, #32
 8003e66:	d000      	beq.n	8003e6a <HAL_I2C_Slave_Transmit+0x1e>
 8003e68:	e0fe      	b.n	8004068 <HAL_I2C_Slave_Transmit+0x21c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d003      	beq.n	8003e78 <HAL_I2C_Slave_Transmit+0x2c>
 8003e70:	1dbb      	adds	r3, r7, #6
 8003e72:	881b      	ldrh	r3, [r3, #0]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d105      	bne.n	8003e84 <HAL_I2C_Slave_Transmit+0x38>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2280      	movs	r2, #128	; 0x80
 8003e7c:	0092      	lsls	r2, r2, #2
 8003e7e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	e0f2      	b.n	800406a <HAL_I2C_Slave_Transmit+0x21e>
    }
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2240      	movs	r2, #64	; 0x40
 8003e88:	5c9b      	ldrb	r3, [r3, r2]
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	d101      	bne.n	8003e92 <HAL_I2C_Slave_Transmit+0x46>
 8003e8e:	2302      	movs	r3, #2
 8003e90:	e0eb      	b.n	800406a <HAL_I2C_Slave_Transmit+0x21e>
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2240      	movs	r2, #64	; 0x40
 8003e96:	2101      	movs	r1, #1
 8003e98:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003e9a:	f7fe fd09 	bl	80028b0 <HAL_GetTick>
 8003e9e:	0003      	movs	r3, r0
 8003ea0:	617b      	str	r3, [r7, #20]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2241      	movs	r2, #65	; 0x41
 8003ea6:	2121      	movs	r1, #33	; 0x21
 8003ea8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2242      	movs	r2, #66	; 0x42
 8003eae:	2120      	movs	r1, #32
 8003eb0:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	68ba      	ldr	r2, [r7, #8]
 8003ebc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	1dba      	adds	r2, r7, #6
 8003ec2:	8812      	ldrh	r2, [r2, #0]
 8003ec4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	685a      	ldr	r2, [r3, #4]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4967      	ldr	r1, [pc, #412]	; (8004074 <HAL_I2C_Slave_Transmit+0x228>)
 8003ed8:	400a      	ands	r2, r1
 8003eda:	605a      	str	r2, [r3, #4]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8003edc:	683a      	ldr	r2, [r7, #0]
 8003ede:	68f8      	ldr	r0, [r7, #12]
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	9300      	str	r3, [sp, #0]
 8003ee4:	0013      	movs	r3, r2
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	2108      	movs	r1, #8
 8003eea:	f000 fe61 	bl	8004bb0 <I2C_WaitOnFlagUntilTimeout>
 8003eee:	1e03      	subs	r3, r0, #0
 8003ef0:	d00a      	beq.n	8003f08 <HAL_I2C_Slave_Transmit+0xbc>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	685a      	ldr	r2, [r3, #4]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	2180      	movs	r1, #128	; 0x80
 8003efe:	0209      	lsls	r1, r1, #8
 8003f00:	430a      	orrs	r2, r1
 8003f02:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	e0b0      	b.n	800406a <HAL_I2C_Slave_Transmit+0x21e>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	2208      	movs	r2, #8
 8003f0e:	61da      	str	r2, [r3, #28]

    /* If 10bit addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	68db      	ldr	r3, [r3, #12]
 8003f14:	2b02      	cmp	r3, #2
 8003f16:	d119      	bne.n	8003f4c <HAL_I2C_Slave_Transmit+0x100>
    {
      /* Wait until ADDR flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8003f18:	683a      	ldr	r2, [r7, #0]
 8003f1a:	68f8      	ldr	r0, [r7, #12]
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	9300      	str	r3, [sp, #0]
 8003f20:	0013      	movs	r3, r2
 8003f22:	2200      	movs	r2, #0
 8003f24:	2108      	movs	r1, #8
 8003f26:	f000 fe43 	bl	8004bb0 <I2C_WaitOnFlagUntilTimeout>
 8003f2a:	1e03      	subs	r3, r0, #0
 8003f2c:	d00a      	beq.n	8003f44 <HAL_I2C_Slave_Transmit+0xf8>
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	685a      	ldr	r2, [r3, #4]
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	2180      	movs	r1, #128	; 0x80
 8003f3a:	0209      	lsls	r1, r1, #8
 8003f3c:	430a      	orrs	r2, r1
 8003f3e:	605a      	str	r2, [r3, #4]
        return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	e092      	b.n	800406a <HAL_I2C_Slave_Transmit+0x21e>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	2208      	movs	r2, #8
 8003f4a:	61da      	str	r2, [r3, #28]
    }

    /* Wait until DIR flag is set Transmitter mode */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_DIR, RESET, Timeout, tickstart) != HAL_OK)
 8003f4c:	683a      	ldr	r2, [r7, #0]
 8003f4e:	2380      	movs	r3, #128	; 0x80
 8003f50:	0259      	lsls	r1, r3, #9
 8003f52:	68f8      	ldr	r0, [r7, #12]
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	9300      	str	r3, [sp, #0]
 8003f58:	0013      	movs	r3, r2
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	f000 fe28 	bl	8004bb0 <I2C_WaitOnFlagUntilTimeout>
 8003f60:	1e03      	subs	r3, r0, #0
 8003f62:	d02f      	beq.n	8003fc4 <HAL_I2C_Slave_Transmit+0x178>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	685a      	ldr	r2, [r3, #4]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	2180      	movs	r1, #128	; 0x80
 8003f70:	0209      	lsls	r1, r1, #8
 8003f72:	430a      	orrs	r2, r1
 8003f74:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e077      	b.n	800406a <HAL_I2C_Slave_Transmit+0x21e>
    }

    while (hi2c->XferCount > 0U)
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f7a:	697a      	ldr	r2, [r7, #20]
 8003f7c:	6839      	ldr	r1, [r7, #0]
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	0018      	movs	r0, r3
 8003f82:	f000 fe54 	bl	8004c2e <I2C_WaitOnTXISFlagUntilTimeout>
 8003f86:	1e03      	subs	r3, r0, #0
 8003f88:	d00a      	beq.n	8003fa0 <HAL_I2C_Slave_Transmit+0x154>
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	685a      	ldr	r2, [r3, #4]
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	2180      	movs	r1, #128	; 0x80
 8003f96:	0209      	lsls	r1, r1, #8
 8003f98:	430a      	orrs	r2, r1
 8003f9a:	605a      	str	r2, [r3, #4]
        return HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e064      	b.n	800406a <HAL_I2C_Slave_Transmit+0x21e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fa4:	781a      	ldrb	r2, [r3, #0]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb0:	1c5a      	adds	r2, r3, #1
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fba:	b29b      	uxth	r3, r3
 8003fbc:	3b01      	subs	r3, #1
 8003fbe:	b29a      	uxth	r2, r3
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferCount > 0U)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fc8:	b29b      	uxth	r3, r3
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d1d5      	bne.n	8003f7a <HAL_I2C_Slave_Transmit+0x12e>
    }

    /* Wait until STOP flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fce:	697a      	ldr	r2, [r7, #20]
 8003fd0:	6839      	ldr	r1, [r7, #0]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	0018      	movs	r0, r3
 8003fd6:	f000 fe69 	bl	8004cac <I2C_WaitOnSTOPFlagUntilTimeout>
 8003fda:	1e03      	subs	r3, r0, #0
 8003fdc:	d012      	beq.n	8004004 <HAL_I2C_Slave_Transmit+0x1b8>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	685a      	ldr	r2, [r3, #4]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	2180      	movs	r1, #128	; 0x80
 8003fea:	0209      	lsls	r1, r1, #8
 8003fec:	430a      	orrs	r2, r1
 8003fee:	605a      	str	r2, [r3, #4]

      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ff4:	2b04      	cmp	r3, #4
 8003ff6:	d103      	bne.n	8004000 <HAL_I2C_Slave_Transmit+0x1b4>
      {
        /* Normal use case for Transmitter mode */
        /* A NACK is generated to confirm the end of transfer */
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	645a      	str	r2, [r3, #68]	; 0x44
 8003ffe:	e001      	b.n	8004004 <HAL_I2C_Slave_Transmit+0x1b8>
      }
      else
      {
        return HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	e032      	b.n	800406a <HAL_I2C_Slave_Transmit+0x21e>
      }
    }

    /* Clear STOP flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	2220      	movs	r2, #32
 800400a:	61da      	str	r2, [r3, #28]

    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK)
 800400c:	683a      	ldr	r2, [r7, #0]
 800400e:	2380      	movs	r3, #128	; 0x80
 8004010:	0219      	lsls	r1, r3, #8
 8004012:	68f8      	ldr	r0, [r7, #12]
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	9300      	str	r3, [sp, #0]
 8004018:	0013      	movs	r3, r2
 800401a:	2201      	movs	r2, #1
 800401c:	f000 fdc8 	bl	8004bb0 <I2C_WaitOnFlagUntilTimeout>
 8004020:	1e03      	subs	r3, r0, #0
 8004022:	d00a      	beq.n	800403a <HAL_I2C_Slave_Transmit+0x1ee>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	685a      	ldr	r2, [r3, #4]
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	2180      	movs	r1, #128	; 0x80
 8004030:	0209      	lsls	r1, r1, #8
 8004032:	430a      	orrs	r2, r1
 8004034:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e017      	b.n	800406a <HAL_I2C_Slave_Transmit+0x21e>
    }

    /* Disable Address Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	685a      	ldr	r2, [r3, #4]
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	2180      	movs	r1, #128	; 0x80
 8004046:	0209      	lsls	r1, r1, #8
 8004048:	430a      	orrs	r2, r1
 800404a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2241      	movs	r2, #65	; 0x41
 8004050:	2120      	movs	r1, #32
 8004052:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2242      	movs	r2, #66	; 0x42
 8004058:	2100      	movs	r1, #0
 800405a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2240      	movs	r2, #64	; 0x40
 8004060:	2100      	movs	r1, #0
 8004062:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004064:	2300      	movs	r3, #0
 8004066:	e000      	b.n	800406a <HAL_I2C_Slave_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8004068:	2302      	movs	r3, #2
  }
}
 800406a:	0018      	movs	r0, r3
 800406c:	46bd      	mov	sp, r7
 800406e:	b006      	add	sp, #24
 8004070:	bd80      	pop	{r7, pc}
 8004072:	46c0      	nop			; (mov r8, r8)
 8004074:	ffff7fff 	.word	0xffff7fff

08004078 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	699b      	ldr	r3, [r3, #24]
 8004086:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004094:	2b00      	cmp	r3, #0
 8004096:	d005      	beq.n	80040a4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800409c:	68ba      	ldr	r2, [r7, #8]
 800409e:	68f9      	ldr	r1, [r7, #12]
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	4798      	blx	r3
  }
}
 80040a4:	46c0      	nop			; (mov r8, r8)
 80040a6:	46bd      	mov	sp, r7
 80040a8:	b004      	add	sp, #16
 80040aa:	bd80      	pop	{r7, pc}

080040ac <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b086      	sub	sp, #24
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	699b      	ldr	r3, [r3, #24]
 80040ba:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	0a1b      	lsrs	r3, r3, #8
 80040c8:	001a      	movs	r2, r3
 80040ca:	2301      	movs	r3, #1
 80040cc:	4013      	ands	r3, r2
 80040ce:	d010      	beq.n	80040f2 <HAL_I2C_ER_IRQHandler+0x46>
    (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	09db      	lsrs	r3, r3, #7
 80040d4:	001a      	movs	r2, r3
 80040d6:	2301      	movs	r3, #1
 80040d8:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80040da:	d00a      	beq.n	80040f2 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040e0:	2201      	movs	r2, #1
 80040e2:	431a      	orrs	r2, r3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	2280      	movs	r2, #128	; 0x80
 80040ee:	0052      	lsls	r2, r2, #1
 80040f0:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	0a9b      	lsrs	r3, r3, #10
 80040f6:	001a      	movs	r2, r3
 80040f8:	2301      	movs	r3, #1
 80040fa:	4013      	ands	r3, r2
 80040fc:	d010      	beq.n	8004120 <HAL_I2C_ER_IRQHandler+0x74>
    (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	09db      	lsrs	r3, r3, #7
 8004102:	001a      	movs	r2, r3
 8004104:	2301      	movs	r3, #1
 8004106:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004108:	d00a      	beq.n	8004120 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800410e:	2208      	movs	r2, #8
 8004110:	431a      	orrs	r2, r3
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	2280      	movs	r2, #128	; 0x80
 800411c:	00d2      	lsls	r2, r2, #3
 800411e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	0a5b      	lsrs	r3, r3, #9
 8004124:	001a      	movs	r2, r3
 8004126:	2301      	movs	r3, #1
 8004128:	4013      	ands	r3, r2
 800412a:	d010      	beq.n	800414e <HAL_I2C_ER_IRQHandler+0xa2>
    (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	09db      	lsrs	r3, r3, #7
 8004130:	001a      	movs	r2, r3
 8004132:	2301      	movs	r3, #1
 8004134:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004136:	d00a      	beq.n	800414e <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800413c:	2202      	movs	r2, #2
 800413e:	431a      	orrs	r2, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2280      	movs	r2, #128	; 0x80
 800414a:	0092      	lsls	r2, r2, #2
 800414c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004152:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	220b      	movs	r2, #11
 8004158:	4013      	ands	r3, r2
 800415a:	d005      	beq.n	8004168 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 800415c:	68fa      	ldr	r2, [r7, #12]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	0011      	movs	r1, r2
 8004162:	0018      	movs	r0, r3
 8004164:	f000 fbd8 	bl	8004918 <I2C_ITError>
  }
}
 8004168:	46c0      	nop			; (mov r8, r8)
 800416a:	46bd      	mov	sp, r7
 800416c:	b006      	add	sp, #24
 800416e:	bd80      	pop	{r7, pc}

08004170 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b082      	sub	sp, #8
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004178:	46c0      	nop			; (mov r8, r8)
 800417a:	46bd      	mov	sp, r7
 800417c:	b002      	add	sp, #8
 800417e:	bd80      	pop	{r7, pc}

08004180 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b082      	sub	sp, #8
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004188:	46c0      	nop			; (mov r8, r8)
 800418a:	46bd      	mov	sp, r7
 800418c:	b002      	add	sp, #8
 800418e:	bd80      	pop	{r7, pc}

08004190 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b082      	sub	sp, #8
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
 8004198:	0008      	movs	r0, r1
 800419a:	0011      	movs	r1, r2
 800419c:	1cfb      	adds	r3, r7, #3
 800419e:	1c02      	adds	r2, r0, #0
 80041a0:	701a      	strb	r2, [r3, #0]
 80041a2:	003b      	movs	r3, r7
 80041a4:	1c0a      	adds	r2, r1, #0
 80041a6:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80041a8:	46c0      	nop			; (mov r8, r8)
 80041aa:	46bd      	mov	sp, r7
 80041ac:	b002      	add	sp, #8
 80041ae:	bd80      	pop	{r7, pc}

080041b0 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80041b8:	46c0      	nop			; (mov r8, r8)
 80041ba:	46bd      	mov	sp, r7
 80041bc:	b002      	add	sp, #8
 80041be:	bd80      	pop	{r7, pc}

080041c0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b082      	sub	sp, #8
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80041c8:	46c0      	nop			; (mov r8, r8)
 80041ca:	46bd      	mov	sp, r7
 80041cc:	b002      	add	sp, #8
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b082      	sub	sp, #8
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80041d8:	46c0      	nop			; (mov r8, r8)
 80041da:	46bd      	mov	sp, r7
 80041dc:	b002      	add	sp, #8
 80041de:	bd80      	pop	{r7, pc}

080041e0 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                             uint32_t ITSources)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b086      	sub	sp, #24
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	60f8      	str	r0, [r7, #12]
 80041e8:	60b9      	str	r1, [r7, #8]
 80041ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041f0:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2240      	movs	r2, #64	; 0x40
 80041fa:	5c9b      	ldrb	r3, [r3, r2]
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d101      	bne.n	8004204 <I2C_Slave_ISR_IT+0x24>
 8004200:	2302      	movs	r3, #2
 8004202:	e0fa      	b.n	80043fa <I2C_Slave_ISR_IT+0x21a>
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2240      	movs	r2, #64	; 0x40
 8004208:	2101      	movs	r1, #1
 800420a:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	095b      	lsrs	r3, r3, #5
 8004210:	001a      	movs	r2, r3
 8004212:	2301      	movs	r3, #1
 8004214:	4013      	ands	r3, r2
 8004216:	d00b      	beq.n	8004230 <I2C_Slave_ISR_IT+0x50>
    (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	095b      	lsrs	r3, r3, #5
 800421c:	001a      	movs	r2, r3
 800421e:	2301      	movs	r3, #1
 8004220:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004222:	d005      	beq.n	8004230 <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004224:	693a      	ldr	r2, [r7, #16]
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	0011      	movs	r1, r2
 800422a:	0018      	movs	r0, r3
 800422c:	f000 f9f6 	bl	800461c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	091b      	lsrs	r3, r3, #4
 8004234:	001a      	movs	r2, r3
 8004236:	2301      	movs	r3, #1
 8004238:	4013      	ands	r3, r2
 800423a:	d054      	beq.n	80042e6 <I2C_Slave_ISR_IT+0x106>
    (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	091b      	lsrs	r3, r3, #4
 8004240:	001a      	movs	r2, r3
 8004242:	2301      	movs	r3, #1
 8004244:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004246:	d04e      	beq.n	80042e6 <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800424c:	b29b      	uxth	r3, r3
 800424e:	2b00      	cmp	r3, #0
 8004250:	d12d      	bne.n	80042ae <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2241      	movs	r2, #65	; 0x41
 8004256:	5c9b      	ldrb	r3, [r3, r2]
 8004258:	b2db      	uxtb	r3, r3
 800425a:	2b28      	cmp	r3, #40	; 0x28
 800425c:	d10b      	bne.n	8004276 <I2C_Slave_ISR_IT+0x96>
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	2380      	movs	r3, #128	; 0x80
 8004262:	049b      	lsls	r3, r3, #18
 8004264:	429a      	cmp	r2, r3
 8004266:	d106      	bne.n	8004276 <I2C_Slave_ISR_IT+0x96>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004268:	693a      	ldr	r2, [r7, #16]
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	0011      	movs	r1, r2
 800426e:	0018      	movs	r0, r3
 8004270:	f000 faf8 	bl	8004864 <I2C_ITListenCplt>
 8004274:	e036      	b.n	80042e4 <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2241      	movs	r2, #65	; 0x41
 800427a:	5c9b      	ldrb	r3, [r3, r2]
 800427c:	b2db      	uxtb	r3, r3
 800427e:	2b29      	cmp	r3, #41	; 0x29
 8004280:	d110      	bne.n	80042a4 <I2C_Slave_ISR_IT+0xc4>
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	4a5f      	ldr	r2, [pc, #380]	; (8004404 <I2C_Slave_ISR_IT+0x224>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d00c      	beq.n	80042a4 <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	2210      	movs	r2, #16
 8004290:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	0018      	movs	r0, r3
 8004296:	f000 fc4a 	bl	8004b2e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	0018      	movs	r0, r3
 800429e:	f000 f957 	bl	8004550 <I2C_ITSlaveSeqCplt>
 80042a2:	e01f      	b.n	80042e4 <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2210      	movs	r2, #16
 80042aa:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80042ac:	e09d      	b.n	80043ea <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2210      	movs	r2, #16
 80042b4:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ba:	2204      	movs	r2, #4
 80042bc:	431a      	orrs	r2, r3
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d005      	beq.n	80042d4 <I2C_Slave_ISR_IT+0xf4>
 80042c8:	697a      	ldr	r2, [r7, #20]
 80042ca:	2380      	movs	r3, #128	; 0x80
 80042cc:	045b      	lsls	r3, r3, #17
 80042ce:	429a      	cmp	r2, r3
 80042d0:	d000      	beq.n	80042d4 <I2C_Slave_ISR_IT+0xf4>
 80042d2:	e08a      	b.n	80043ea <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	0011      	movs	r1, r2
 80042dc:	0018      	movs	r0, r3
 80042de:	f000 fb1b 	bl	8004918 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80042e2:	e082      	b.n	80043ea <I2C_Slave_ISR_IT+0x20a>
 80042e4:	e081      	b.n	80043ea <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	089b      	lsrs	r3, r3, #2
 80042ea:	001a      	movs	r2, r3
 80042ec:	2301      	movs	r3, #1
 80042ee:	4013      	ands	r3, r2
 80042f0:	d031      	beq.n	8004356 <I2C_Slave_ISR_IT+0x176>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	089b      	lsrs	r3, r3, #2
 80042f6:	001a      	movs	r2, r3
 80042f8:	2301      	movs	r3, #1
 80042fa:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80042fc:	d02b      	beq.n	8004356 <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004302:	b29b      	uxth	r3, r3
 8004304:	2b00      	cmp	r3, #0
 8004306:	d018      	beq.n	800433a <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004312:	b2d2      	uxtb	r2, r2
 8004314:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800431a:	1c5a      	adds	r2, r3, #1
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004324:	3b01      	subs	r3, #1
 8004326:	b29a      	uxth	r2, r3
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004330:	b29b      	uxth	r3, r3
 8004332:	3b01      	subs	r3, #1
 8004334:	b29a      	uxth	r2, r3
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800433e:	b29b      	uxth	r3, r3
 8004340:	2b00      	cmp	r3, #0
 8004342:	d154      	bne.n	80043ee <I2C_Slave_ISR_IT+0x20e>
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	4a2f      	ldr	r2, [pc, #188]	; (8004404 <I2C_Slave_ISR_IT+0x224>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d050      	beq.n	80043ee <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	0018      	movs	r0, r3
 8004350:	f000 f8fe 	bl	8004550 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8004354:	e04b      	b.n	80043ee <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	08db      	lsrs	r3, r3, #3
 800435a:	001a      	movs	r2, r3
 800435c:	2301      	movs	r3, #1
 800435e:	4013      	ands	r3, r2
 8004360:	d00c      	beq.n	800437c <I2C_Slave_ISR_IT+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	08db      	lsrs	r3, r3, #3
 8004366:	001a      	movs	r2, r3
 8004368:	2301      	movs	r3, #1
 800436a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800436c:	d006      	beq.n	800437c <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800436e:	693a      	ldr	r2, [r7, #16]
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	0011      	movs	r1, r2
 8004374:	0018      	movs	r0, r3
 8004376:	f000 f847 	bl	8004408 <I2C_ITAddrCplt>
 800437a:	e039      	b.n	80043f0 <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	085b      	lsrs	r3, r3, #1
 8004380:	001a      	movs	r2, r3
 8004382:	2301      	movs	r3, #1
 8004384:	4013      	ands	r3, r2
 8004386:	d033      	beq.n	80043f0 <I2C_Slave_ISR_IT+0x210>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	085b      	lsrs	r3, r3, #1
 800438c:	001a      	movs	r2, r3
 800438e:	2301      	movs	r3, #1
 8004390:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004392:	d02d      	beq.n	80043f0 <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004398:	b29b      	uxth	r3, r3
 800439a:	2b00      	cmp	r3, #0
 800439c:	d018      	beq.n	80043d0 <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043a2:	781a      	ldrb	r2, [r3, #0]
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ae:	1c5a      	adds	r2, r3, #1
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	3b01      	subs	r3, #1
 80043bc:	b29a      	uxth	r2, r3
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043c6:	3b01      	subs	r3, #1
 80043c8:	b29a      	uxth	r2, r3
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	851a      	strh	r2, [r3, #40]	; 0x28
 80043ce:	e00f      	b.n	80043f0 <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80043d0:	697a      	ldr	r2, [r7, #20]
 80043d2:	2380      	movs	r3, #128	; 0x80
 80043d4:	045b      	lsls	r3, r3, #17
 80043d6:	429a      	cmp	r2, r3
 80043d8:	d002      	beq.n	80043e0 <I2C_Slave_ISR_IT+0x200>
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d107      	bne.n	80043f0 <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	0018      	movs	r0, r3
 80043e4:	f000 f8b4 	bl	8004550 <I2C_ITSlaveSeqCplt>
 80043e8:	e002      	b.n	80043f0 <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 80043ea:	46c0      	nop			; (mov r8, r8)
 80043ec:	e000      	b.n	80043f0 <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 80043ee:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2240      	movs	r2, #64	; 0x40
 80043f4:	2100      	movs	r1, #0
 80043f6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80043f8:	2300      	movs	r3, #0
}
 80043fa:	0018      	movs	r0, r3
 80043fc:	46bd      	mov	sp, r7
 80043fe:	b006      	add	sp, #24
 8004400:	bd80      	pop	{r7, pc}
 8004402:	46c0      	nop			; (mov r8, r8)
 8004404:	ffff0000 	.word	0xffff0000

08004408 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004408:	b5b0      	push	{r4, r5, r7, lr}
 800440a:	b084      	sub	sp, #16
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
 8004410:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2241      	movs	r2, #65	; 0x41
 8004416:	5c9b      	ldrb	r3, [r3, r2]
 8004418:	b2db      	uxtb	r3, r3
 800441a:	001a      	movs	r2, r3
 800441c:	2328      	movs	r3, #40	; 0x28
 800441e:	4013      	ands	r3, r2
 8004420:	2b28      	cmp	r3, #40	; 0x28
 8004422:	d000      	beq.n	8004426 <I2C_ITAddrCplt+0x1e>
 8004424:	e088      	b.n	8004538 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	699b      	ldr	r3, [r3, #24]
 800442c:	0c1b      	lsrs	r3, r3, #16
 800442e:	b2da      	uxtb	r2, r3
 8004430:	250f      	movs	r5, #15
 8004432:	197b      	adds	r3, r7, r5
 8004434:	2101      	movs	r1, #1
 8004436:	400a      	ands	r2, r1
 8004438:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	699b      	ldr	r3, [r3, #24]
 8004440:	0c1b      	lsrs	r3, r3, #16
 8004442:	b29a      	uxth	r2, r3
 8004444:	200c      	movs	r0, #12
 8004446:	183b      	adds	r3, r7, r0
 8004448:	21fe      	movs	r1, #254	; 0xfe
 800444a:	400a      	ands	r2, r1
 800444c:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	b29a      	uxth	r2, r3
 8004456:	240a      	movs	r4, #10
 8004458:	193b      	adds	r3, r7, r4
 800445a:	0592      	lsls	r2, r2, #22
 800445c:	0d92      	lsrs	r2, r2, #22
 800445e:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	68db      	ldr	r3, [r3, #12]
 8004466:	b29a      	uxth	r2, r3
 8004468:	2308      	movs	r3, #8
 800446a:	18fb      	adds	r3, r7, r3
 800446c:	21fe      	movs	r1, #254	; 0xfe
 800446e:	400a      	ands	r2, r1
 8004470:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	68db      	ldr	r3, [r3, #12]
 8004476:	2b02      	cmp	r3, #2
 8004478:	d148      	bne.n	800450c <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800447a:	0021      	movs	r1, r4
 800447c:	187b      	adds	r3, r7, r1
 800447e:	881b      	ldrh	r3, [r3, #0]
 8004480:	09db      	lsrs	r3, r3, #7
 8004482:	b29a      	uxth	r2, r3
 8004484:	183b      	adds	r3, r7, r0
 8004486:	881b      	ldrh	r3, [r3, #0]
 8004488:	4053      	eors	r3, r2
 800448a:	b29b      	uxth	r3, r3
 800448c:	001a      	movs	r2, r3
 800448e:	2306      	movs	r3, #6
 8004490:	4013      	ands	r3, r2
 8004492:	d120      	bne.n	80044d6 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8004494:	183b      	adds	r3, r7, r0
 8004496:	187a      	adds	r2, r7, r1
 8004498:	8812      	ldrh	r2, [r2, #0]
 800449a:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044a0:	1c5a      	adds	r2, r3, #1
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044aa:	2b02      	cmp	r3, #2
 80044ac:	d14c      	bne.n	8004548 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2200      	movs	r2, #0
 80044b2:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2208      	movs	r2, #8
 80044ba:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2240      	movs	r2, #64	; 0x40
 80044c0:	2100      	movs	r1, #0
 80044c2:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80044c4:	183b      	adds	r3, r7, r0
 80044c6:	881a      	ldrh	r2, [r3, #0]
 80044c8:	197b      	adds	r3, r7, r5
 80044ca:	7819      	ldrb	r1, [r3, #0]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	0018      	movs	r0, r3
 80044d0:	f7ff fe5e 	bl	8004190 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80044d4:	e038      	b.n	8004548 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 80044d6:	240c      	movs	r4, #12
 80044d8:	193b      	adds	r3, r7, r4
 80044da:	2208      	movs	r2, #8
 80044dc:	18ba      	adds	r2, r7, r2
 80044de:	8812      	ldrh	r2, [r2, #0]
 80044e0:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80044e2:	2380      	movs	r3, #128	; 0x80
 80044e4:	021a      	lsls	r2, r3, #8
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	0011      	movs	r1, r2
 80044ea:	0018      	movs	r0, r3
 80044ec:	f000 fc94 	bl	8004e18 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2240      	movs	r2, #64	; 0x40
 80044f4:	2100      	movs	r1, #0
 80044f6:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80044f8:	193b      	adds	r3, r7, r4
 80044fa:	881a      	ldrh	r2, [r3, #0]
 80044fc:	230f      	movs	r3, #15
 80044fe:	18fb      	adds	r3, r7, r3
 8004500:	7819      	ldrb	r1, [r3, #0]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	0018      	movs	r0, r3
 8004506:	f7ff fe43 	bl	8004190 <HAL_I2C_AddrCallback>
}
 800450a:	e01d      	b.n	8004548 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800450c:	2380      	movs	r3, #128	; 0x80
 800450e:	021a      	lsls	r2, r3, #8
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	0011      	movs	r1, r2
 8004514:	0018      	movs	r0, r3
 8004516:	f000 fc7f 	bl	8004e18 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2240      	movs	r2, #64	; 0x40
 800451e:	2100      	movs	r1, #0
 8004520:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004522:	230c      	movs	r3, #12
 8004524:	18fb      	adds	r3, r7, r3
 8004526:	881a      	ldrh	r2, [r3, #0]
 8004528:	230f      	movs	r3, #15
 800452a:	18fb      	adds	r3, r7, r3
 800452c:	7819      	ldrb	r1, [r3, #0]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	0018      	movs	r0, r3
 8004532:	f7ff fe2d 	bl	8004190 <HAL_I2C_AddrCallback>
}
 8004536:	e007      	b.n	8004548 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	2208      	movs	r2, #8
 800453e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2240      	movs	r2, #64	; 0x40
 8004544:	2100      	movs	r1, #0
 8004546:	5499      	strb	r1, [r3, r2]
}
 8004548:	46c0      	nop			; (mov r8, r8)
 800454a:	46bd      	mov	sp, r7
 800454c:	b004      	add	sp, #16
 800454e:	bdb0      	pop	{r4, r5, r7, pc}

08004550 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b084      	sub	sp, #16
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2242      	movs	r2, #66	; 0x42
 8004564:	2100      	movs	r1, #0
 8004566:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	0b9b      	lsrs	r3, r3, #14
 800456c:	001a      	movs	r2, r3
 800456e:	2301      	movs	r3, #1
 8004570:	4013      	ands	r3, r2
 8004572:	d008      	beq.n	8004586 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	681a      	ldr	r2, [r3, #0]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4925      	ldr	r1, [pc, #148]	; (8004614 <I2C_ITSlaveSeqCplt+0xc4>)
 8004580:	400a      	ands	r2, r1
 8004582:	601a      	str	r2, [r3, #0]
 8004584:	e00d      	b.n	80045a2 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	0bdb      	lsrs	r3, r3, #15
 800458a:	001a      	movs	r2, r3
 800458c:	2301      	movs	r3, #1
 800458e:	4013      	ands	r3, r2
 8004590:	d007      	beq.n	80045a2 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	681a      	ldr	r2, [r3, #0]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	491e      	ldr	r1, [pc, #120]	; (8004618 <I2C_ITSlaveSeqCplt+0xc8>)
 800459e:	400a      	ands	r2, r1
 80045a0:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2241      	movs	r2, #65	; 0x41
 80045a6:	5c9b      	ldrb	r3, [r3, r2]
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	2b29      	cmp	r3, #41	; 0x29
 80045ac:	d114      	bne.n	80045d8 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2241      	movs	r2, #65	; 0x41
 80045b2:	2128      	movs	r1, #40	; 0x28
 80045b4:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2221      	movs	r2, #33	; 0x21
 80045ba:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2101      	movs	r1, #1
 80045c0:	0018      	movs	r0, r3
 80045c2:	f000 fc29 	bl	8004e18 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2240      	movs	r2, #64	; 0x40
 80045ca:	2100      	movs	r1, #0
 80045cc:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	0018      	movs	r0, r3
 80045d2:	f7ff fdcd 	bl	8004170 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80045d6:	e019      	b.n	800460c <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2241      	movs	r2, #65	; 0x41
 80045dc:	5c9b      	ldrb	r3, [r3, r2]
 80045de:	b2db      	uxtb	r3, r3
 80045e0:	2b2a      	cmp	r3, #42	; 0x2a
 80045e2:	d113      	bne.n	800460c <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2241      	movs	r2, #65	; 0x41
 80045e8:	2128      	movs	r1, #40	; 0x28
 80045ea:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2222      	movs	r2, #34	; 0x22
 80045f0:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2102      	movs	r1, #2
 80045f6:	0018      	movs	r0, r3
 80045f8:	f000 fc0e 	bl	8004e18 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2240      	movs	r2, #64	; 0x40
 8004600:	2100      	movs	r1, #0
 8004602:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	0018      	movs	r0, r3
 8004608:	f7ff fdba 	bl	8004180 <HAL_I2C_SlaveRxCpltCallback>
}
 800460c:	46c0      	nop			; (mov r8, r8)
 800460e:	46bd      	mov	sp, r7
 8004610:	b004      	add	sp, #16
 8004612:	bd80      	pop	{r7, pc}
 8004614:	ffffbfff 	.word	0xffffbfff
 8004618:	ffff7fff 	.word	0xffff7fff

0800461c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b086      	sub	sp, #24
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004632:	200f      	movs	r0, #15
 8004634:	183b      	adds	r3, r7, r0
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	2141      	movs	r1, #65	; 0x41
 800463a:	5c52      	ldrb	r2, [r2, r1]
 800463c:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	2220      	movs	r2, #32
 8004644:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004646:	183b      	adds	r3, r7, r0
 8004648:	781b      	ldrb	r3, [r3, #0]
 800464a:	2b21      	cmp	r3, #33	; 0x21
 800464c:	d003      	beq.n	8004656 <I2C_ITSlaveCplt+0x3a>
 800464e:	183b      	adds	r3, r7, r0
 8004650:	781b      	ldrb	r3, [r3, #0]
 8004652:	2b29      	cmp	r3, #41	; 0x29
 8004654:	d109      	bne.n	800466a <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004656:	4a7d      	ldr	r2, [pc, #500]	; (800484c <I2C_ITSlaveCplt+0x230>)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	0011      	movs	r1, r2
 800465c:	0018      	movs	r0, r3
 800465e:	f000 fbdb 	bl	8004e18 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2221      	movs	r2, #33	; 0x21
 8004666:	631a      	str	r2, [r3, #48]	; 0x30
 8004668:	e011      	b.n	800468e <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800466a:	220f      	movs	r2, #15
 800466c:	18bb      	adds	r3, r7, r2
 800466e:	781b      	ldrb	r3, [r3, #0]
 8004670:	2b22      	cmp	r3, #34	; 0x22
 8004672:	d003      	beq.n	800467c <I2C_ITSlaveCplt+0x60>
 8004674:	18bb      	adds	r3, r7, r2
 8004676:	781b      	ldrb	r3, [r3, #0]
 8004678:	2b2a      	cmp	r3, #42	; 0x2a
 800467a:	d108      	bne.n	800468e <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800467c:	4a74      	ldr	r2, [pc, #464]	; (8004850 <I2C_ITSlaveCplt+0x234>)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	0011      	movs	r1, r2
 8004682:	0018      	movs	r0, r3
 8004684:	f000 fbc8 	bl	8004e18 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2222      	movs	r2, #34	; 0x22
 800468c:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	685a      	ldr	r2, [r3, #4]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	2180      	movs	r1, #128	; 0x80
 800469a:	0209      	lsls	r1, r1, #8
 800469c:	430a      	orrs	r2, r1
 800469e:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	685a      	ldr	r2, [r3, #4]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	496a      	ldr	r1, [pc, #424]	; (8004854 <I2C_ITSlaveCplt+0x238>)
 80046ac:	400a      	ands	r2, r1
 80046ae:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	0018      	movs	r0, r3
 80046b4:	f000 fa3b 	bl	8004b2e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	0b9b      	lsrs	r3, r3, #14
 80046bc:	001a      	movs	r2, r3
 80046be:	2301      	movs	r3, #1
 80046c0:	4013      	ands	r3, r2
 80046c2:	d013      	beq.n	80046ec <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4962      	ldr	r1, [pc, #392]	; (8004858 <I2C_ITSlaveCplt+0x23c>)
 80046d0:	400a      	ands	r2, r1
 80046d2:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d020      	beq.n	800471e <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	b29a      	uxth	r2, r3
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80046ea:	e018      	b.n	800471e <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80046ec:	693b      	ldr	r3, [r7, #16]
 80046ee:	0bdb      	lsrs	r3, r3, #15
 80046f0:	001a      	movs	r2, r3
 80046f2:	2301      	movs	r3, #1
 80046f4:	4013      	ands	r3, r2
 80046f6:	d012      	beq.n	800471e <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4956      	ldr	r1, [pc, #344]	; (800485c <I2C_ITSlaveCplt+0x240>)
 8004704:	400a      	ands	r2, r1
 8004706:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800470c:	2b00      	cmp	r3, #0
 800470e:	d006      	beq.n	800471e <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	b29a      	uxth	r2, r3
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	089b      	lsrs	r3, r3, #2
 8004722:	001a      	movs	r2, r3
 8004724:	2301      	movs	r3, #1
 8004726:	4013      	ands	r3, r2
 8004728:	d020      	beq.n	800476c <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	2204      	movs	r2, #4
 800472e:	4393      	bics	r3, r2
 8004730:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800473c:	b2d2      	uxtb	r2, r2
 800473e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004744:	1c5a      	adds	r2, r3, #1
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800474e:	2b00      	cmp	r3, #0
 8004750:	d00c      	beq.n	800476c <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004756:	3b01      	subs	r3, #1
 8004758:	b29a      	uxth	r2, r3
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004762:	b29b      	uxth	r3, r3
 8004764:	3b01      	subs	r3, #1
 8004766:	b29a      	uxth	r2, r3
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004770:	b29b      	uxth	r3, r3
 8004772:	2b00      	cmp	r3, #0
 8004774:	d005      	beq.n	8004782 <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800477a:	2204      	movs	r2, #4
 800477c:	431a      	orrs	r2, r3
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2242      	movs	r2, #66	; 0x42
 8004786:	2100      	movs	r1, #0
 8004788:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2200      	movs	r2, #0
 800478e:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004794:	2b00      	cmp	r3, #0
 8004796:	d013      	beq.n	80047c0 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	0011      	movs	r1, r2
 80047a0:	0018      	movs	r0, r3
 80047a2:	f000 f8b9 	bl	8004918 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2241      	movs	r2, #65	; 0x41
 80047aa:	5c9b      	ldrb	r3, [r3, r2]
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	2b28      	cmp	r3, #40	; 0x28
 80047b0:	d147      	bne.n	8004842 <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80047b2:	697a      	ldr	r2, [r7, #20]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	0011      	movs	r1, r2
 80047b8:	0018      	movs	r0, r3
 80047ba:	f000 f853 	bl	8004864 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80047be:	e040      	b.n	8004842 <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047c4:	4a26      	ldr	r2, [pc, #152]	; (8004860 <I2C_ITSlaveCplt+0x244>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d016      	beq.n	80047f8 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	0018      	movs	r0, r3
 80047ce:	f7ff febf 	bl	8004550 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	4a22      	ldr	r2, [pc, #136]	; (8004860 <I2C_ITSlaveCplt+0x244>)
 80047d6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2241      	movs	r2, #65	; 0x41
 80047dc:	2120      	movs	r1, #32
 80047de:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2240      	movs	r2, #64	; 0x40
 80047ea:	2100      	movs	r1, #0
 80047ec:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	0018      	movs	r0, r3
 80047f2:	f7ff fcdd 	bl	80041b0 <HAL_I2C_ListenCpltCallback>
}
 80047f6:	e024      	b.n	8004842 <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2241      	movs	r2, #65	; 0x41
 80047fc:	5c9b      	ldrb	r3, [r3, r2]
 80047fe:	b2db      	uxtb	r3, r3
 8004800:	2b22      	cmp	r3, #34	; 0x22
 8004802:	d10f      	bne.n	8004824 <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2241      	movs	r2, #65	; 0x41
 8004808:	2120      	movs	r1, #32
 800480a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2200      	movs	r2, #0
 8004810:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2240      	movs	r2, #64	; 0x40
 8004816:	2100      	movs	r1, #0
 8004818:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	0018      	movs	r0, r3
 800481e:	f7ff fcaf 	bl	8004180 <HAL_I2C_SlaveRxCpltCallback>
}
 8004822:	e00e      	b.n	8004842 <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2241      	movs	r2, #65	; 0x41
 8004828:	2120      	movs	r1, #32
 800482a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2200      	movs	r2, #0
 8004830:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2240      	movs	r2, #64	; 0x40
 8004836:	2100      	movs	r1, #0
 8004838:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	0018      	movs	r0, r3
 800483e:	f7ff fc97 	bl	8004170 <HAL_I2C_SlaveTxCpltCallback>
}
 8004842:	46c0      	nop			; (mov r8, r8)
 8004844:	46bd      	mov	sp, r7
 8004846:	b006      	add	sp, #24
 8004848:	bd80      	pop	{r7, pc}
 800484a:	46c0      	nop			; (mov r8, r8)
 800484c:	00008001 	.word	0x00008001
 8004850:	00008002 	.word	0x00008002
 8004854:	fe00e800 	.word	0xfe00e800
 8004858:	ffffbfff 	.word	0xffffbfff
 800485c:	ffff7fff 	.word	0xffff7fff
 8004860:	ffff0000 	.word	0xffff0000

08004864 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b082      	sub	sp, #8
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
 800486c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	4a27      	ldr	r2, [pc, #156]	; (8004910 <I2C_ITListenCplt+0xac>)
 8004872:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2241      	movs	r2, #65	; 0x41
 800487e:	2120      	movs	r1, #32
 8004880:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2242      	movs	r2, #66	; 0x42
 8004886:	2100      	movs	r1, #0
 8004888:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2200      	movs	r2, #0
 800488e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	089b      	lsrs	r3, r3, #2
 8004894:	001a      	movs	r2, r3
 8004896:	2301      	movs	r3, #1
 8004898:	4013      	ands	r3, r2
 800489a:	d022      	beq.n	80048e2 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048a6:	b2d2      	uxtb	r2, r2
 80048a8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ae:	1c5a      	adds	r2, r3, #1
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d012      	beq.n	80048e2 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048c0:	3b01      	subs	r3, #1
 80048c2:	b29a      	uxth	r2, r3
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048cc:	b29b      	uxth	r3, r3
 80048ce:	3b01      	subs	r3, #1
 80048d0:	b29a      	uxth	r2, r3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048da:	2204      	movs	r2, #4
 80048dc:	431a      	orrs	r2, r3
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80048e2:	4a0c      	ldr	r2, [pc, #48]	; (8004914 <I2C_ITListenCplt+0xb0>)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	0011      	movs	r1, r2
 80048e8:	0018      	movs	r0, r3
 80048ea:	f000 fa95 	bl	8004e18 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	2210      	movs	r2, #16
 80048f4:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2240      	movs	r2, #64	; 0x40
 80048fa:	2100      	movs	r1, #0
 80048fc:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	0018      	movs	r0, r3
 8004902:	f7ff fc55 	bl	80041b0 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004906:	46c0      	nop			; (mov r8, r8)
 8004908:	46bd      	mov	sp, r7
 800490a:	b002      	add	sp, #8
 800490c:	bd80      	pop	{r7, pc}
 800490e:	46c0      	nop			; (mov r8, r8)
 8004910:	ffff0000 	.word	0xffff0000
 8004914:	00008003 	.word	0x00008003

08004918 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b084      	sub	sp, #16
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
 8004920:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004922:	200f      	movs	r0, #15
 8004924:	183b      	adds	r3, r7, r0
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	2141      	movs	r1, #65	; 0x41
 800492a:	5c52      	ldrb	r2, [r2, r1]
 800492c:	701a      	strb	r2, [r3, #0]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2242      	movs	r2, #66	; 0x42
 8004932:	2100      	movs	r1, #0
 8004934:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	4a62      	ldr	r2, [pc, #392]	; (8004ac4 <I2C_ITError+0x1ac>)
 800493a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2200      	movs	r2, #0
 8004940:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	431a      	orrs	r2, r3
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800494e:	183b      	adds	r3, r7, r0
 8004950:	781b      	ldrb	r3, [r3, #0]
 8004952:	2b28      	cmp	r3, #40	; 0x28
 8004954:	d007      	beq.n	8004966 <I2C_ITError+0x4e>
 8004956:	183b      	adds	r3, r7, r0
 8004958:	781b      	ldrb	r3, [r3, #0]
 800495a:	2b29      	cmp	r3, #41	; 0x29
 800495c:	d003      	beq.n	8004966 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800495e:	183b      	adds	r3, r7, r0
 8004960:	781b      	ldrb	r3, [r3, #0]
 8004962:	2b2a      	cmp	r3, #42	; 0x2a
 8004964:	d10c      	bne.n	8004980 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2103      	movs	r1, #3
 800496a:	0018      	movs	r0, r3
 800496c:	f000 fa54 	bl	8004e18 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2241      	movs	r2, #65	; 0x41
 8004974:	2128      	movs	r1, #40	; 0x28
 8004976:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	4a53      	ldr	r2, [pc, #332]	; (8004ac8 <I2C_ITError+0x1b0>)
 800497c:	635a      	str	r2, [r3, #52]	; 0x34
 800497e:	e012      	b.n	80049a6 <I2C_ITError+0x8e>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004980:	4a52      	ldr	r2, [pc, #328]	; (8004acc <I2C_ITError+0x1b4>)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	0011      	movs	r1, r2
 8004986:	0018      	movs	r0, r3
 8004988:	f000 fa46 	bl	8004e18 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2241      	movs	r2, #65	; 0x41
 8004990:	5c9b      	ldrb	r3, [r3, r2]
 8004992:	b2db      	uxtb	r3, r3
 8004994:	2b60      	cmp	r3, #96	; 0x60
 8004996:	d003      	beq.n	80049a0 <I2C_ITError+0x88>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2241      	movs	r2, #65	; 0x41
 800499c:	2120      	movs	r1, #32
 800499e:	5499      	strb	r1, [r3, r2]
    }
    hi2c->XferISR       = NULL;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049aa:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d03b      	beq.n	8004a2c <I2C_ITError+0x114>
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	2b11      	cmp	r3, #17
 80049b8:	d002      	beq.n	80049c0 <I2C_ITError+0xa8>
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	2b21      	cmp	r3, #33	; 0x21
 80049be:	d135      	bne.n	8004a2c <I2C_ITError+0x114>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	2380      	movs	r3, #128	; 0x80
 80049c8:	01db      	lsls	r3, r3, #7
 80049ca:	401a      	ands	r2, r3
 80049cc:	2380      	movs	r3, #128	; 0x80
 80049ce:	01db      	lsls	r3, r3, #7
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d107      	bne.n	80049e4 <I2C_ITError+0xcc>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	493c      	ldr	r1, [pc, #240]	; (8004ad0 <I2C_ITError+0x1b8>)
 80049e0:	400a      	ands	r2, r1
 80049e2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049e8:	0018      	movs	r0, r3
 80049ea:	f7ff f80b 	bl	8003a04 <HAL_DMA_GetState>
 80049ee:	0003      	movs	r3, r0
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	d016      	beq.n	8004a22 <I2C_ITError+0x10a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049f8:	4a36      	ldr	r2, [pc, #216]	; (8004ad4 <I2C_ITError+0x1bc>)
 80049fa:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2240      	movs	r2, #64	; 0x40
 8004a00:	2100      	movs	r1, #0
 8004a02:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a08:	0018      	movs	r0, r3
 8004a0a:	f7fe ff91 	bl	8003930 <HAL_DMA_Abort_IT>
 8004a0e:	1e03      	subs	r3, r0, #0
 8004a10:	d051      	beq.n	8004ab6 <I2C_ITError+0x19e>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a1c:	0018      	movs	r0, r3
 8004a1e:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004a20:	e049      	b.n	8004ab6 <I2C_ITError+0x19e>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	0018      	movs	r0, r3
 8004a26:	f000 f859 	bl	8004adc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004a2a:	e044      	b.n	8004ab6 <I2C_ITError+0x19e>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d03b      	beq.n	8004aac <I2C_ITError+0x194>
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	2b12      	cmp	r3, #18
 8004a38:	d002      	beq.n	8004a40 <I2C_ITError+0x128>
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	2b22      	cmp	r3, #34	; 0x22
 8004a3e:	d135      	bne.n	8004aac <I2C_ITError+0x194>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	2380      	movs	r3, #128	; 0x80
 8004a48:	021b      	lsls	r3, r3, #8
 8004a4a:	401a      	ands	r2, r3
 8004a4c:	2380      	movs	r3, #128	; 0x80
 8004a4e:	021b      	lsls	r3, r3, #8
 8004a50:	429a      	cmp	r2, r3
 8004a52:	d107      	bne.n	8004a64 <I2C_ITError+0x14c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	681a      	ldr	r2, [r3, #0]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	491e      	ldr	r1, [pc, #120]	; (8004ad8 <I2C_ITError+0x1c0>)
 8004a60:	400a      	ands	r2, r1
 8004a62:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a68:	0018      	movs	r0, r3
 8004a6a:	f7fe ffcb 	bl	8003a04 <HAL_DMA_GetState>
 8004a6e:	0003      	movs	r3, r0
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d016      	beq.n	8004aa2 <I2C_ITError+0x18a>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a78:	4a16      	ldr	r2, [pc, #88]	; (8004ad4 <I2C_ITError+0x1bc>)
 8004a7a:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2240      	movs	r2, #64	; 0x40
 8004a80:	2100      	movs	r1, #0
 8004a82:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a88:	0018      	movs	r0, r3
 8004a8a:	f7fe ff51 	bl	8003930 <HAL_DMA_Abort_IT>
 8004a8e:	1e03      	subs	r3, r0, #0
 8004a90:	d013      	beq.n	8004aba <I2C_ITError+0x1a2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a96:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a9c:	0018      	movs	r0, r3
 8004a9e:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004aa0:	e00b      	b.n	8004aba <I2C_ITError+0x1a2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	0018      	movs	r0, r3
 8004aa6:	f000 f819 	bl	8004adc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004aaa:	e006      	b.n	8004aba <I2C_ITError+0x1a2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	0018      	movs	r0, r3
 8004ab0:	f000 f814 	bl	8004adc <I2C_TreatErrorCallback>
  }
}
 8004ab4:	e002      	b.n	8004abc <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004ab6:	46c0      	nop			; (mov r8, r8)
 8004ab8:	e000      	b.n	8004abc <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004aba:	46c0      	nop			; (mov r8, r8)
}
 8004abc:	46c0      	nop			; (mov r8, r8)
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	b004      	add	sp, #16
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	ffff0000 	.word	0xffff0000
 8004ac8:	080041e1 	.word	0x080041e1
 8004acc:	00008003 	.word	0x00008003
 8004ad0:	ffffbfff 	.word	0xffffbfff
 8004ad4:	08004b73 	.word	0x08004b73
 8004ad8:	ffff7fff 	.word	0xffff7fff

08004adc <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b082      	sub	sp, #8
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2241      	movs	r2, #65	; 0x41
 8004ae8:	5c9b      	ldrb	r3, [r3, r2]
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	2b60      	cmp	r3, #96	; 0x60
 8004aee:	d10f      	bne.n	8004b10 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2241      	movs	r2, #65	; 0x41
 8004af4:	2120      	movs	r1, #32
 8004af6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2200      	movs	r2, #0
 8004afc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2240      	movs	r2, #64	; 0x40
 8004b02:	2100      	movs	r1, #0
 8004b04:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	0018      	movs	r0, r3
 8004b0a:	f7ff fb61 	bl	80041d0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004b0e:	e00a      	b.n	8004b26 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2200      	movs	r2, #0
 8004b14:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2240      	movs	r2, #64	; 0x40
 8004b1a:	2100      	movs	r1, #0
 8004b1c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	0018      	movs	r0, r3
 8004b22:	f7ff fb4d 	bl	80041c0 <HAL_I2C_ErrorCallback>
}
 8004b26:	46c0      	nop			; (mov r8, r8)
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	b002      	add	sp, #8
 8004b2c:	bd80      	pop	{r7, pc}

08004b2e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004b2e:	b580      	push	{r7, lr}
 8004b30:	b082      	sub	sp, #8
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	699b      	ldr	r3, [r3, #24]
 8004b3c:	2202      	movs	r2, #2
 8004b3e:	4013      	ands	r3, r2
 8004b40:	2b02      	cmp	r3, #2
 8004b42:	d103      	bne.n	8004b4c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	699b      	ldr	r3, [r3, #24]
 8004b52:	2201      	movs	r2, #1
 8004b54:	4013      	ands	r3, r2
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d007      	beq.n	8004b6a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	699a      	ldr	r2, [r3, #24]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	2101      	movs	r1, #1
 8004b66:	430a      	orrs	r2, r1
 8004b68:	619a      	str	r2, [r3, #24]
  }
}
 8004b6a:	46c0      	nop			; (mov r8, r8)
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	b002      	add	sp, #8
 8004b70:	bd80      	pop	{r7, pc}

08004b72 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004b72:	b580      	push	{r7, lr}
 8004b74:	b084      	sub	sp, #16
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b7e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d003      	beq.n	8004b90 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d003      	beq.n	8004ba0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	0018      	movs	r0, r3
 8004ba4:	f7ff ff9a 	bl	8004adc <I2C_TreatErrorCallback>
}
 8004ba8:	46c0      	nop			; (mov r8, r8)
 8004baa:	46bd      	mov	sp, r7
 8004bac:	b004      	add	sp, #16
 8004bae:	bd80      	pop	{r7, pc}

08004bb0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b084      	sub	sp, #16
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	60f8      	str	r0, [r7, #12]
 8004bb8:	60b9      	str	r1, [r7, #8]
 8004bba:	603b      	str	r3, [r7, #0]
 8004bbc:	1dfb      	adds	r3, r7, #7
 8004bbe:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004bc0:	e021      	b.n	8004c06 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	3301      	adds	r3, #1
 8004bc6:	d01e      	beq.n	8004c06 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bc8:	f7fd fe72 	bl	80028b0 <HAL_GetTick>
 8004bcc:	0002      	movs	r2, r0
 8004bce:	69bb      	ldr	r3, [r7, #24]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	683a      	ldr	r2, [r7, #0]
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d302      	bcc.n	8004bde <I2C_WaitOnFlagUntilTimeout+0x2e>
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d113      	bne.n	8004c06 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004be2:	2220      	movs	r2, #32
 8004be4:	431a      	orrs	r2, r3
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2241      	movs	r2, #65	; 0x41
 8004bee:	2120      	movs	r1, #32
 8004bf0:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2242      	movs	r2, #66	; 0x42
 8004bf6:	2100      	movs	r1, #0
 8004bf8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2240      	movs	r2, #64	; 0x40
 8004bfe:	2100      	movs	r1, #0
 8004c00:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	e00f      	b.n	8004c26 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	699b      	ldr	r3, [r3, #24]
 8004c0c:	68ba      	ldr	r2, [r7, #8]
 8004c0e:	4013      	ands	r3, r2
 8004c10:	68ba      	ldr	r2, [r7, #8]
 8004c12:	1ad3      	subs	r3, r2, r3
 8004c14:	425a      	negs	r2, r3
 8004c16:	4153      	adcs	r3, r2
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	001a      	movs	r2, r3
 8004c1c:	1dfb      	adds	r3, r7, #7
 8004c1e:	781b      	ldrb	r3, [r3, #0]
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d0ce      	beq.n	8004bc2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004c24:	2300      	movs	r3, #0
}
 8004c26:	0018      	movs	r0, r3
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	b004      	add	sp, #16
 8004c2c:	bd80      	pop	{r7, pc}

08004c2e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                           uint32_t Tickstart)
{
 8004c2e:	b580      	push	{r7, lr}
 8004c30:	b084      	sub	sp, #16
 8004c32:	af00      	add	r7, sp, #0
 8004c34:	60f8      	str	r0, [r7, #12]
 8004c36:	60b9      	str	r1, [r7, #8]
 8004c38:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004c3a:	e02b      	b.n	8004c94 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c3c:	687a      	ldr	r2, [r7, #4]
 8004c3e:	68b9      	ldr	r1, [r7, #8]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	0018      	movs	r0, r3
 8004c44:	f000 f86e 	bl	8004d24 <I2C_IsAcknowledgeFailed>
 8004c48:	1e03      	subs	r3, r0, #0
 8004c4a:	d001      	beq.n	8004c50 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e029      	b.n	8004ca4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	3301      	adds	r3, #1
 8004c54:	d01e      	beq.n	8004c94 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c56:	f7fd fe2b 	bl	80028b0 <HAL_GetTick>
 8004c5a:	0002      	movs	r2, r0
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	68ba      	ldr	r2, [r7, #8]
 8004c62:	429a      	cmp	r2, r3
 8004c64:	d302      	bcc.n	8004c6c <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d113      	bne.n	8004c94 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c70:	2220      	movs	r2, #32
 8004c72:	431a      	orrs	r2, r3
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2241      	movs	r2, #65	; 0x41
 8004c7c:	2120      	movs	r1, #32
 8004c7e:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2242      	movs	r2, #66	; 0x42
 8004c84:	2100      	movs	r1, #0
 8004c86:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2240      	movs	r2, #64	; 0x40
 8004c8c:	2100      	movs	r1, #0
 8004c8e:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	e007      	b.n	8004ca4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	699b      	ldr	r3, [r3, #24]
 8004c9a:	2202      	movs	r2, #2
 8004c9c:	4013      	ands	r3, r2
 8004c9e:	2b02      	cmp	r3, #2
 8004ca0:	d1cc      	bne.n	8004c3c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004ca2:	2300      	movs	r3, #0
}
 8004ca4:	0018      	movs	r0, r3
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	b004      	add	sp, #16
 8004caa:	bd80      	pop	{r7, pc}

08004cac <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                           uint32_t Tickstart)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b084      	sub	sp, #16
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	60f8      	str	r0, [r7, #12]
 8004cb4:	60b9      	str	r1, [r7, #8]
 8004cb6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004cb8:	e028      	b.n	8004d0c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	68b9      	ldr	r1, [r7, #8]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	0018      	movs	r0, r3
 8004cc2:	f000 f82f 	bl	8004d24 <I2C_IsAcknowledgeFailed>
 8004cc6:	1e03      	subs	r3, r0, #0
 8004cc8:	d001      	beq.n	8004cce <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e026      	b.n	8004d1c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cce:	f7fd fdef 	bl	80028b0 <HAL_GetTick>
 8004cd2:	0002      	movs	r2, r0
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	1ad3      	subs	r3, r2, r3
 8004cd8:	68ba      	ldr	r2, [r7, #8]
 8004cda:	429a      	cmp	r2, r3
 8004cdc:	d302      	bcc.n	8004ce4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d113      	bne.n	8004d0c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ce8:	2220      	movs	r2, #32
 8004cea:	431a      	orrs	r2, r3
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2241      	movs	r2, #65	; 0x41
 8004cf4:	2120      	movs	r1, #32
 8004cf6:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2242      	movs	r2, #66	; 0x42
 8004cfc:	2100      	movs	r1, #0
 8004cfe:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2240      	movs	r2, #64	; 0x40
 8004d04:	2100      	movs	r1, #0
 8004d06:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	e007      	b.n	8004d1c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	699b      	ldr	r3, [r3, #24]
 8004d12:	2220      	movs	r2, #32
 8004d14:	4013      	ands	r3, r2
 8004d16:	2b20      	cmp	r3, #32
 8004d18:	d1cf      	bne.n	8004cba <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004d1a:	2300      	movs	r3, #0
}
 8004d1c:	0018      	movs	r0, r3
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	b004      	add	sp, #16
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b084      	sub	sp, #16
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	60f8      	str	r0, [r7, #12]
 8004d2c:	60b9      	str	r1, [r7, #8]
 8004d2e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	699b      	ldr	r3, [r3, #24]
 8004d36:	2210      	movs	r2, #16
 8004d38:	4013      	ands	r3, r2
 8004d3a:	2b10      	cmp	r3, #16
 8004d3c:	d164      	bne.n	8004e08 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	685a      	ldr	r2, [r3, #4]
 8004d44:	2380      	movs	r3, #128	; 0x80
 8004d46:	049b      	lsls	r3, r3, #18
 8004d48:	401a      	ands	r2, r3
 8004d4a:	2380      	movs	r3, #128	; 0x80
 8004d4c:	049b      	lsls	r3, r3, #18
 8004d4e:	429a      	cmp	r2, r3
 8004d50:	d02b      	beq.n	8004daa <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	685a      	ldr	r2, [r3, #4]
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	2180      	movs	r1, #128	; 0x80
 8004d5e:	01c9      	lsls	r1, r1, #7
 8004d60:	430a      	orrs	r2, r1
 8004d62:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d64:	e021      	b.n	8004daa <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	3301      	adds	r3, #1
 8004d6a:	d01e      	beq.n	8004daa <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d6c:	f7fd fda0 	bl	80028b0 <HAL_GetTick>
 8004d70:	0002      	movs	r2, r0
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	1ad3      	subs	r3, r2, r3
 8004d76:	68ba      	ldr	r2, [r7, #8]
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	d302      	bcc.n	8004d82 <I2C_IsAcknowledgeFailed+0x5e>
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d113      	bne.n	8004daa <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d86:	2220      	movs	r2, #32
 8004d88:	431a      	orrs	r2, r3
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2241      	movs	r2, #65	; 0x41
 8004d92:	2120      	movs	r1, #32
 8004d94:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2242      	movs	r2, #66	; 0x42
 8004d9a:	2100      	movs	r1, #0
 8004d9c:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2240      	movs	r2, #64	; 0x40
 8004da2:	2100      	movs	r1, #0
 8004da4:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	e02f      	b.n	8004e0a <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	699b      	ldr	r3, [r3, #24]
 8004db0:	2220      	movs	r2, #32
 8004db2:	4013      	ands	r3, r2
 8004db4:	2b20      	cmp	r3, #32
 8004db6:	d1d6      	bne.n	8004d66 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2210      	movs	r2, #16
 8004dbe:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	2220      	movs	r2, #32
 8004dc6:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	0018      	movs	r0, r3
 8004dcc:	f7ff feaf 	bl	8004b2e <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	685a      	ldr	r2, [r3, #4]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	490e      	ldr	r1, [pc, #56]	; (8004e14 <I2C_IsAcknowledgeFailed+0xf0>)
 8004ddc:	400a      	ands	r2, r1
 8004dde:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004de4:	2204      	movs	r2, #4
 8004de6:	431a      	orrs	r2, r3
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2241      	movs	r2, #65	; 0x41
 8004df0:	2120      	movs	r1, #32
 8004df2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2242      	movs	r2, #66	; 0x42
 8004df8:	2100      	movs	r1, #0
 8004dfa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2240      	movs	r2, #64	; 0x40
 8004e00:	2100      	movs	r1, #0
 8004e02:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004e04:	2301      	movs	r3, #1
 8004e06:	e000      	b.n	8004e0a <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8004e08:	2300      	movs	r3, #0
}
 8004e0a:	0018      	movs	r0, r3
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	b004      	add	sp, #16
 8004e10:	bd80      	pop	{r7, pc}
 8004e12:	46c0      	nop			; (mov r8, r8)
 8004e14:	fe00e800 	.word	0xfe00e800

08004e18 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b084      	sub	sp, #16
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	000a      	movs	r2, r1
 8004e22:	1cbb      	adds	r3, r7, #2
 8004e24:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8004e26:	2300      	movs	r3, #0
 8004e28:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004e2a:	1cbb      	adds	r3, r7, #2
 8004e2c:	881b      	ldrh	r3, [r3, #0]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	4013      	ands	r3, r2
 8004e32:	d010      	beq.n	8004e56 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2242      	movs	r2, #66	; 0x42
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2241      	movs	r2, #65	; 0x41
 8004e40:	5c9b      	ldrb	r3, [r3, r2]
 8004e42:	b2db      	uxtb	r3, r3
 8004e44:	001a      	movs	r2, r3
 8004e46:	2328      	movs	r3, #40	; 0x28
 8004e48:	4013      	ands	r3, r2
 8004e4a:	2b28      	cmp	r3, #40	; 0x28
 8004e4c:	d003      	beq.n	8004e56 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	22b0      	movs	r2, #176	; 0xb0
 8004e52:	4313      	orrs	r3, r2
 8004e54:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004e56:	1cbb      	adds	r3, r7, #2
 8004e58:	881b      	ldrh	r3, [r3, #0]
 8004e5a:	2202      	movs	r2, #2
 8004e5c:	4013      	ands	r3, r2
 8004e5e:	d010      	beq.n	8004e82 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2244      	movs	r2, #68	; 0x44
 8004e64:	4313      	orrs	r3, r2
 8004e66:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2241      	movs	r2, #65	; 0x41
 8004e6c:	5c9b      	ldrb	r3, [r3, r2]
 8004e6e:	b2db      	uxtb	r3, r3
 8004e70:	001a      	movs	r2, r3
 8004e72:	2328      	movs	r3, #40	; 0x28
 8004e74:	4013      	ands	r3, r2
 8004e76:	2b28      	cmp	r3, #40	; 0x28
 8004e78:	d003      	beq.n	8004e82 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	22b0      	movs	r2, #176	; 0xb0
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004e82:	1cbb      	adds	r3, r7, #2
 8004e84:	2200      	movs	r2, #0
 8004e86:	5e9b      	ldrsh	r3, [r3, r2]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	da03      	bge.n	8004e94 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	22b8      	movs	r2, #184	; 0xb8
 8004e90:	4313      	orrs	r3, r2
 8004e92:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004e94:	1cbb      	adds	r3, r7, #2
 8004e96:	881b      	ldrh	r3, [r3, #0]
 8004e98:	2b10      	cmp	r3, #16
 8004e9a:	d103      	bne.n	8004ea4 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2290      	movs	r2, #144	; 0x90
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004ea4:	1cbb      	adds	r3, r7, #2
 8004ea6:	881b      	ldrh	r3, [r3, #0]
 8004ea8:	2b20      	cmp	r3, #32
 8004eaa:	d103      	bne.n	8004eb4 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2220      	movs	r2, #32
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004eb4:	1cbb      	adds	r3, r7, #2
 8004eb6:	881b      	ldrh	r3, [r3, #0]
 8004eb8:	2b40      	cmp	r3, #64	; 0x40
 8004eba:	d103      	bne.n	8004ec4 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2240      	movs	r2, #64	; 0x40
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	43d9      	mvns	r1, r3
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	400a      	ands	r2, r1
 8004ed4:	601a      	str	r2, [r3, #0]
}
 8004ed6:	46c0      	nop			; (mov r8, r8)
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	b004      	add	sp, #16
 8004edc:	bd80      	pop	{r7, pc}
	...

08004ee0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b082      	sub	sp, #8
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
 8004ee8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2241      	movs	r2, #65	; 0x41
 8004eee:	5c9b      	ldrb	r3, [r3, r2]
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	2b20      	cmp	r3, #32
 8004ef4:	d138      	bne.n	8004f68 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2240      	movs	r2, #64	; 0x40
 8004efa:	5c9b      	ldrb	r3, [r3, r2]
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d101      	bne.n	8004f04 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004f00:	2302      	movs	r3, #2
 8004f02:	e032      	b.n	8004f6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2240      	movs	r2, #64	; 0x40
 8004f08:	2101      	movs	r1, #1
 8004f0a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2241      	movs	r2, #65	; 0x41
 8004f10:	2124      	movs	r1, #36	; 0x24
 8004f12:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	681a      	ldr	r2, [r3, #0]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	2101      	movs	r1, #1
 8004f20:	438a      	bics	r2, r1
 8004f22:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4911      	ldr	r1, [pc, #68]	; (8004f74 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8004f30:	400a      	ands	r2, r1
 8004f32:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	6819      	ldr	r1, [r3, #0]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	683a      	ldr	r2, [r7, #0]
 8004f40:	430a      	orrs	r2, r1
 8004f42:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	2101      	movs	r1, #1
 8004f50:	430a      	orrs	r2, r1
 8004f52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2241      	movs	r2, #65	; 0x41
 8004f58:	2120      	movs	r1, #32
 8004f5a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2240      	movs	r2, #64	; 0x40
 8004f60:	2100      	movs	r1, #0
 8004f62:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004f64:	2300      	movs	r3, #0
 8004f66:	e000      	b.n	8004f6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004f68:	2302      	movs	r3, #2
  }
}
 8004f6a:	0018      	movs	r0, r3
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	b002      	add	sp, #8
 8004f70:	bd80      	pop	{r7, pc}
 8004f72:	46c0      	nop			; (mov r8, r8)
 8004f74:	ffffefff 	.word	0xffffefff

08004f78 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
 8004f80:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2241      	movs	r2, #65	; 0x41
 8004f86:	5c9b      	ldrb	r3, [r3, r2]
 8004f88:	b2db      	uxtb	r3, r3
 8004f8a:	2b20      	cmp	r3, #32
 8004f8c:	d139      	bne.n	8005002 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2240      	movs	r2, #64	; 0x40
 8004f92:	5c9b      	ldrb	r3, [r3, r2]
 8004f94:	2b01      	cmp	r3, #1
 8004f96:	d101      	bne.n	8004f9c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004f98:	2302      	movs	r3, #2
 8004f9a:	e033      	b.n	8005004 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2240      	movs	r2, #64	; 0x40
 8004fa0:	2101      	movs	r1, #1
 8004fa2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2241      	movs	r2, #65	; 0x41
 8004fa8:	2124      	movs	r1, #36	; 0x24
 8004faa:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	2101      	movs	r1, #1
 8004fb8:	438a      	bics	r2, r1
 8004fba:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	4a11      	ldr	r2, [pc, #68]	; (800500c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004fc8:	4013      	ands	r3, r2
 8004fca:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	021b      	lsls	r3, r3, #8
 8004fd0:	68fa      	ldr	r2, [r7, #12]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	68fa      	ldr	r2, [r7, #12]
 8004fdc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	681a      	ldr	r2, [r3, #0]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	2101      	movs	r1, #1
 8004fea:	430a      	orrs	r2, r1
 8004fec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2241      	movs	r2, #65	; 0x41
 8004ff2:	2120      	movs	r1, #32
 8004ff4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2240      	movs	r2, #64	; 0x40
 8004ffa:	2100      	movs	r1, #0
 8004ffc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004ffe:	2300      	movs	r3, #0
 8005000:	e000      	b.n	8005004 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005002:	2302      	movs	r3, #2
  }
}
 8005004:	0018      	movs	r0, r3
 8005006:	46bd      	mov	sp, r7
 8005008:	b004      	add	sp, #16
 800500a:	bd80      	pop	{r7, pc}
 800500c:	fffff0ff 	.word	0xfffff0ff

08005010 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b084      	sub	sp, #16
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8005018:	4b19      	ldr	r3, [pc, #100]	; (8005080 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a19      	ldr	r2, [pc, #100]	; (8005084 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800501e:	4013      	ands	r3, r2
 8005020:	0019      	movs	r1, r3
 8005022:	4b17      	ldr	r3, [pc, #92]	; (8005080 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005024:	687a      	ldr	r2, [r7, #4]
 8005026:	430a      	orrs	r2, r1
 8005028:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800502a:	687a      	ldr	r2, [r7, #4]
 800502c:	2380      	movs	r3, #128	; 0x80
 800502e:	009b      	lsls	r3, r3, #2
 8005030:	429a      	cmp	r2, r3
 8005032:	d11f      	bne.n	8005074 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8005034:	4b14      	ldr	r3, [pc, #80]	; (8005088 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	0013      	movs	r3, r2
 800503a:	005b      	lsls	r3, r3, #1
 800503c:	189b      	adds	r3, r3, r2
 800503e:	005b      	lsls	r3, r3, #1
 8005040:	4912      	ldr	r1, [pc, #72]	; (800508c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8005042:	0018      	movs	r0, r3
 8005044:	f7fb f876 	bl	8000134 <__udivsi3>
 8005048:	0003      	movs	r3, r0
 800504a:	3301      	adds	r3, #1
 800504c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800504e:	e008      	b.n	8005062 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d003      	beq.n	800505e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	3b01      	subs	r3, #1
 800505a:	60fb      	str	r3, [r7, #12]
 800505c:	e001      	b.n	8005062 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800505e:	2303      	movs	r3, #3
 8005060:	e009      	b.n	8005076 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005062:	4b07      	ldr	r3, [pc, #28]	; (8005080 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005064:	695a      	ldr	r2, [r3, #20]
 8005066:	2380      	movs	r3, #128	; 0x80
 8005068:	00db      	lsls	r3, r3, #3
 800506a:	401a      	ands	r2, r3
 800506c:	2380      	movs	r3, #128	; 0x80
 800506e:	00db      	lsls	r3, r3, #3
 8005070:	429a      	cmp	r2, r3
 8005072:	d0ed      	beq.n	8005050 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8005074:	2300      	movs	r3, #0
}
 8005076:	0018      	movs	r0, r3
 8005078:	46bd      	mov	sp, r7
 800507a:	b004      	add	sp, #16
 800507c:	bd80      	pop	{r7, pc}
 800507e:	46c0      	nop			; (mov r8, r8)
 8005080:	40007000 	.word	0x40007000
 8005084:	fffff9ff 	.word	0xfffff9ff
 8005088:	20000014 	.word	0x20000014
 800508c:	000f4240 	.word	0x000f4240

08005090 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b088      	sub	sp, #32
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d101      	bne.n	80050a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e2f9      	b.n	8005696 <HAL_RCC_OscConfig+0x606>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	2201      	movs	r2, #1
 80050a8:	4013      	ands	r3, r2
 80050aa:	d100      	bne.n	80050ae <HAL_RCC_OscConfig+0x1e>
 80050ac:	e07c      	b.n	80051a8 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050ae:	4bc3      	ldr	r3, [pc, #780]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	2238      	movs	r2, #56	; 0x38
 80050b4:	4013      	ands	r3, r2
 80050b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80050b8:	4bc0      	ldr	r3, [pc, #768]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	2203      	movs	r2, #3
 80050be:	4013      	ands	r3, r2
 80050c0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80050c2:	69bb      	ldr	r3, [r7, #24]
 80050c4:	2b10      	cmp	r3, #16
 80050c6:	d102      	bne.n	80050ce <HAL_RCC_OscConfig+0x3e>
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	2b03      	cmp	r3, #3
 80050cc:	d002      	beq.n	80050d4 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80050ce:	69bb      	ldr	r3, [r7, #24]
 80050d0:	2b08      	cmp	r3, #8
 80050d2:	d10b      	bne.n	80050ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050d4:	4bb9      	ldr	r3, [pc, #740]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	2380      	movs	r3, #128	; 0x80
 80050da:	029b      	lsls	r3, r3, #10
 80050dc:	4013      	ands	r3, r2
 80050de:	d062      	beq.n	80051a6 <HAL_RCC_OscConfig+0x116>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d15e      	bne.n	80051a6 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e2d4      	b.n	8005696 <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	685a      	ldr	r2, [r3, #4]
 80050f0:	2380      	movs	r3, #128	; 0x80
 80050f2:	025b      	lsls	r3, r3, #9
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d107      	bne.n	8005108 <HAL_RCC_OscConfig+0x78>
 80050f8:	4bb0      	ldr	r3, [pc, #704]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	4baf      	ldr	r3, [pc, #700]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 80050fe:	2180      	movs	r1, #128	; 0x80
 8005100:	0249      	lsls	r1, r1, #9
 8005102:	430a      	orrs	r2, r1
 8005104:	601a      	str	r2, [r3, #0]
 8005106:	e020      	b.n	800514a <HAL_RCC_OscConfig+0xba>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	685a      	ldr	r2, [r3, #4]
 800510c:	23a0      	movs	r3, #160	; 0xa0
 800510e:	02db      	lsls	r3, r3, #11
 8005110:	429a      	cmp	r2, r3
 8005112:	d10e      	bne.n	8005132 <HAL_RCC_OscConfig+0xa2>
 8005114:	4ba9      	ldr	r3, [pc, #676]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	4ba8      	ldr	r3, [pc, #672]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 800511a:	2180      	movs	r1, #128	; 0x80
 800511c:	02c9      	lsls	r1, r1, #11
 800511e:	430a      	orrs	r2, r1
 8005120:	601a      	str	r2, [r3, #0]
 8005122:	4ba6      	ldr	r3, [pc, #664]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	4ba5      	ldr	r3, [pc, #660]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 8005128:	2180      	movs	r1, #128	; 0x80
 800512a:	0249      	lsls	r1, r1, #9
 800512c:	430a      	orrs	r2, r1
 800512e:	601a      	str	r2, [r3, #0]
 8005130:	e00b      	b.n	800514a <HAL_RCC_OscConfig+0xba>
 8005132:	4ba2      	ldr	r3, [pc, #648]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	4ba1      	ldr	r3, [pc, #644]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 8005138:	49a1      	ldr	r1, [pc, #644]	; (80053c0 <HAL_RCC_OscConfig+0x330>)
 800513a:	400a      	ands	r2, r1
 800513c:	601a      	str	r2, [r3, #0]
 800513e:	4b9f      	ldr	r3, [pc, #636]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 8005140:	681a      	ldr	r2, [r3, #0]
 8005142:	4b9e      	ldr	r3, [pc, #632]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 8005144:	499f      	ldr	r1, [pc, #636]	; (80053c4 <HAL_RCC_OscConfig+0x334>)
 8005146:	400a      	ands	r2, r1
 8005148:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d014      	beq.n	800517c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005152:	f7fd fbad 	bl	80028b0 <HAL_GetTick>
 8005156:	0003      	movs	r3, r0
 8005158:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800515a:	e008      	b.n	800516e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800515c:	f7fd fba8 	bl	80028b0 <HAL_GetTick>
 8005160:	0002      	movs	r2, r0
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	2b64      	cmp	r3, #100	; 0x64
 8005168:	d901      	bls.n	800516e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800516a:	2303      	movs	r3, #3
 800516c:	e293      	b.n	8005696 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800516e:	4b93      	ldr	r3, [pc, #588]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	2380      	movs	r3, #128	; 0x80
 8005174:	029b      	lsls	r3, r3, #10
 8005176:	4013      	ands	r3, r2
 8005178:	d0f0      	beq.n	800515c <HAL_RCC_OscConfig+0xcc>
 800517a:	e015      	b.n	80051a8 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800517c:	f7fd fb98 	bl	80028b0 <HAL_GetTick>
 8005180:	0003      	movs	r3, r0
 8005182:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005184:	e008      	b.n	8005198 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005186:	f7fd fb93 	bl	80028b0 <HAL_GetTick>
 800518a:	0002      	movs	r2, r0
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	1ad3      	subs	r3, r2, r3
 8005190:	2b64      	cmp	r3, #100	; 0x64
 8005192:	d901      	bls.n	8005198 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005194:	2303      	movs	r3, #3
 8005196:	e27e      	b.n	8005696 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005198:	4b88      	ldr	r3, [pc, #544]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 800519a:	681a      	ldr	r2, [r3, #0]
 800519c:	2380      	movs	r3, #128	; 0x80
 800519e:	029b      	lsls	r3, r3, #10
 80051a0:	4013      	ands	r3, r2
 80051a2:	d1f0      	bne.n	8005186 <HAL_RCC_OscConfig+0xf6>
 80051a4:	e000      	b.n	80051a8 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051a6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	2202      	movs	r2, #2
 80051ae:	4013      	ands	r3, r2
 80051b0:	d100      	bne.n	80051b4 <HAL_RCC_OscConfig+0x124>
 80051b2:	e099      	b.n	80052e8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80051b4:	4b81      	ldr	r3, [pc, #516]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	2238      	movs	r2, #56	; 0x38
 80051ba:	4013      	ands	r3, r2
 80051bc:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80051be:	4b7f      	ldr	r3, [pc, #508]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 80051c0:	68db      	ldr	r3, [r3, #12]
 80051c2:	2203      	movs	r2, #3
 80051c4:	4013      	ands	r3, r2
 80051c6:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80051c8:	69bb      	ldr	r3, [r7, #24]
 80051ca:	2b10      	cmp	r3, #16
 80051cc:	d102      	bne.n	80051d4 <HAL_RCC_OscConfig+0x144>
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	2b02      	cmp	r3, #2
 80051d2:	d002      	beq.n	80051da <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80051d4:	69bb      	ldr	r3, [r7, #24]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d135      	bne.n	8005246 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80051da:	4b78      	ldr	r3, [pc, #480]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	2380      	movs	r3, #128	; 0x80
 80051e0:	00db      	lsls	r3, r3, #3
 80051e2:	4013      	ands	r3, r2
 80051e4:	d005      	beq.n	80051f2 <HAL_RCC_OscConfig+0x162>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	68db      	ldr	r3, [r3, #12]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d101      	bne.n	80051f2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e251      	b.n	8005696 <HAL_RCC_OscConfig+0x606>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051f2:	4b72      	ldr	r3, [pc, #456]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	4a74      	ldr	r2, [pc, #464]	; (80053c8 <HAL_RCC_OscConfig+0x338>)
 80051f8:	4013      	ands	r3, r2
 80051fa:	0019      	movs	r1, r3
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	695b      	ldr	r3, [r3, #20]
 8005200:	021a      	lsls	r2, r3, #8
 8005202:	4b6e      	ldr	r3, [pc, #440]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 8005204:	430a      	orrs	r2, r1
 8005206:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005208:	69bb      	ldr	r3, [r7, #24]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d112      	bne.n	8005234 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800520e:	4b6b      	ldr	r3, [pc, #428]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a6e      	ldr	r2, [pc, #440]	; (80053cc <HAL_RCC_OscConfig+0x33c>)
 8005214:	4013      	ands	r3, r2
 8005216:	0019      	movs	r1, r3
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	691a      	ldr	r2, [r3, #16]
 800521c:	4b67      	ldr	r3, [pc, #412]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 800521e:	430a      	orrs	r2, r1
 8005220:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8005222:	4b66      	ldr	r3, [pc, #408]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	0adb      	lsrs	r3, r3, #11
 8005228:	2207      	movs	r2, #7
 800522a:	4013      	ands	r3, r2
 800522c:	4a68      	ldr	r2, [pc, #416]	; (80053d0 <HAL_RCC_OscConfig+0x340>)
 800522e:	40da      	lsrs	r2, r3
 8005230:	4b68      	ldr	r3, [pc, #416]	; (80053d4 <HAL_RCC_OscConfig+0x344>)
 8005232:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005234:	4b68      	ldr	r3, [pc, #416]	; (80053d8 <HAL_RCC_OscConfig+0x348>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	0018      	movs	r0, r3
 800523a:	f7fd fadd 	bl	80027f8 <HAL_InitTick>
 800523e:	1e03      	subs	r3, r0, #0
 8005240:	d051      	beq.n	80052e6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e227      	b.n	8005696 <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	68db      	ldr	r3, [r3, #12]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d030      	beq.n	80052b0 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800524e:	4b5b      	ldr	r3, [pc, #364]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a5e      	ldr	r2, [pc, #376]	; (80053cc <HAL_RCC_OscConfig+0x33c>)
 8005254:	4013      	ands	r3, r2
 8005256:	0019      	movs	r1, r3
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	691a      	ldr	r2, [r3, #16]
 800525c:	4b57      	ldr	r3, [pc, #348]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 800525e:	430a      	orrs	r2, r1
 8005260:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8005262:	4b56      	ldr	r3, [pc, #344]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	4b55      	ldr	r3, [pc, #340]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 8005268:	2180      	movs	r1, #128	; 0x80
 800526a:	0049      	lsls	r1, r1, #1
 800526c:	430a      	orrs	r2, r1
 800526e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005270:	f7fd fb1e 	bl	80028b0 <HAL_GetTick>
 8005274:	0003      	movs	r3, r0
 8005276:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005278:	e008      	b.n	800528c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800527a:	f7fd fb19 	bl	80028b0 <HAL_GetTick>
 800527e:	0002      	movs	r2, r0
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	1ad3      	subs	r3, r2, r3
 8005284:	2b02      	cmp	r3, #2
 8005286:	d901      	bls.n	800528c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8005288:	2303      	movs	r3, #3
 800528a:	e204      	b.n	8005696 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800528c:	4b4b      	ldr	r3, [pc, #300]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	2380      	movs	r3, #128	; 0x80
 8005292:	00db      	lsls	r3, r3, #3
 8005294:	4013      	ands	r3, r2
 8005296:	d0f0      	beq.n	800527a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005298:	4b48      	ldr	r3, [pc, #288]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	4a4a      	ldr	r2, [pc, #296]	; (80053c8 <HAL_RCC_OscConfig+0x338>)
 800529e:	4013      	ands	r3, r2
 80052a0:	0019      	movs	r1, r3
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	695b      	ldr	r3, [r3, #20]
 80052a6:	021a      	lsls	r2, r3, #8
 80052a8:	4b44      	ldr	r3, [pc, #272]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 80052aa:	430a      	orrs	r2, r1
 80052ac:	605a      	str	r2, [r3, #4]
 80052ae:	e01b      	b.n	80052e8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80052b0:	4b42      	ldr	r3, [pc, #264]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	4b41      	ldr	r3, [pc, #260]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 80052b6:	4949      	ldr	r1, [pc, #292]	; (80053dc <HAL_RCC_OscConfig+0x34c>)
 80052b8:	400a      	ands	r2, r1
 80052ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052bc:	f7fd faf8 	bl	80028b0 <HAL_GetTick>
 80052c0:	0003      	movs	r3, r0
 80052c2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80052c4:	e008      	b.n	80052d8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052c6:	f7fd faf3 	bl	80028b0 <HAL_GetTick>
 80052ca:	0002      	movs	r2, r0
 80052cc:	693b      	ldr	r3, [r7, #16]
 80052ce:	1ad3      	subs	r3, r2, r3
 80052d0:	2b02      	cmp	r3, #2
 80052d2:	d901      	bls.n	80052d8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80052d4:	2303      	movs	r3, #3
 80052d6:	e1de      	b.n	8005696 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80052d8:	4b38      	ldr	r3, [pc, #224]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	2380      	movs	r3, #128	; 0x80
 80052de:	00db      	lsls	r3, r3, #3
 80052e0:	4013      	ands	r3, r2
 80052e2:	d1f0      	bne.n	80052c6 <HAL_RCC_OscConfig+0x236>
 80052e4:	e000      	b.n	80052e8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80052e6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2208      	movs	r2, #8
 80052ee:	4013      	ands	r3, r2
 80052f0:	d047      	beq.n	8005382 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80052f2:	4b32      	ldr	r3, [pc, #200]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 80052f4:	689b      	ldr	r3, [r3, #8]
 80052f6:	2238      	movs	r2, #56	; 0x38
 80052f8:	4013      	ands	r3, r2
 80052fa:	2b18      	cmp	r3, #24
 80052fc:	d10a      	bne.n	8005314 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80052fe:	4b2f      	ldr	r3, [pc, #188]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 8005300:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005302:	2202      	movs	r2, #2
 8005304:	4013      	ands	r3, r2
 8005306:	d03c      	beq.n	8005382 <HAL_RCC_OscConfig+0x2f2>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	699b      	ldr	r3, [r3, #24]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d138      	bne.n	8005382 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	e1c0      	b.n	8005696 <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	699b      	ldr	r3, [r3, #24]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d019      	beq.n	8005350 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800531c:	4b27      	ldr	r3, [pc, #156]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 800531e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005320:	4b26      	ldr	r3, [pc, #152]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 8005322:	2101      	movs	r1, #1
 8005324:	430a      	orrs	r2, r1
 8005326:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005328:	f7fd fac2 	bl	80028b0 <HAL_GetTick>
 800532c:	0003      	movs	r3, r0
 800532e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005330:	e008      	b.n	8005344 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005332:	f7fd fabd 	bl	80028b0 <HAL_GetTick>
 8005336:	0002      	movs	r2, r0
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	1ad3      	subs	r3, r2, r3
 800533c:	2b02      	cmp	r3, #2
 800533e:	d901      	bls.n	8005344 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8005340:	2303      	movs	r3, #3
 8005342:	e1a8      	b.n	8005696 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005344:	4b1d      	ldr	r3, [pc, #116]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 8005346:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005348:	2202      	movs	r2, #2
 800534a:	4013      	ands	r3, r2
 800534c:	d0f1      	beq.n	8005332 <HAL_RCC_OscConfig+0x2a2>
 800534e:	e018      	b.n	8005382 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8005350:	4b1a      	ldr	r3, [pc, #104]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 8005352:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005354:	4b19      	ldr	r3, [pc, #100]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 8005356:	2101      	movs	r1, #1
 8005358:	438a      	bics	r2, r1
 800535a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800535c:	f7fd faa8 	bl	80028b0 <HAL_GetTick>
 8005360:	0003      	movs	r3, r0
 8005362:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005364:	e008      	b.n	8005378 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005366:	f7fd faa3 	bl	80028b0 <HAL_GetTick>
 800536a:	0002      	movs	r2, r0
 800536c:	693b      	ldr	r3, [r7, #16]
 800536e:	1ad3      	subs	r3, r2, r3
 8005370:	2b02      	cmp	r3, #2
 8005372:	d901      	bls.n	8005378 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8005374:	2303      	movs	r3, #3
 8005376:	e18e      	b.n	8005696 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005378:	4b10      	ldr	r3, [pc, #64]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 800537a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800537c:	2202      	movs	r2, #2
 800537e:	4013      	ands	r3, r2
 8005380:	d1f1      	bne.n	8005366 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	2204      	movs	r2, #4
 8005388:	4013      	ands	r3, r2
 800538a:	d100      	bne.n	800538e <HAL_RCC_OscConfig+0x2fe>
 800538c:	e0c6      	b.n	800551c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800538e:	231f      	movs	r3, #31
 8005390:	18fb      	adds	r3, r7, r3
 8005392:	2200      	movs	r2, #0
 8005394:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005396:	4b09      	ldr	r3, [pc, #36]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 8005398:	689b      	ldr	r3, [r3, #8]
 800539a:	2238      	movs	r2, #56	; 0x38
 800539c:	4013      	ands	r3, r2
 800539e:	2b20      	cmp	r3, #32
 80053a0:	d11e      	bne.n	80053e0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80053a2:	4b06      	ldr	r3, [pc, #24]	; (80053bc <HAL_RCC_OscConfig+0x32c>)
 80053a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053a6:	2202      	movs	r2, #2
 80053a8:	4013      	ands	r3, r2
 80053aa:	d100      	bne.n	80053ae <HAL_RCC_OscConfig+0x31e>
 80053ac:	e0b6      	b.n	800551c <HAL_RCC_OscConfig+0x48c>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	689b      	ldr	r3, [r3, #8]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d000      	beq.n	80053b8 <HAL_RCC_OscConfig+0x328>
 80053b6:	e0b1      	b.n	800551c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	e16c      	b.n	8005696 <HAL_RCC_OscConfig+0x606>
 80053bc:	40021000 	.word	0x40021000
 80053c0:	fffeffff 	.word	0xfffeffff
 80053c4:	fffbffff 	.word	0xfffbffff
 80053c8:	ffff80ff 	.word	0xffff80ff
 80053cc:	ffffc7ff 	.word	0xffffc7ff
 80053d0:	00f42400 	.word	0x00f42400
 80053d4:	20000014 	.word	0x20000014
 80053d8:	20000018 	.word	0x20000018
 80053dc:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80053e0:	4baf      	ldr	r3, [pc, #700]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 80053e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80053e4:	2380      	movs	r3, #128	; 0x80
 80053e6:	055b      	lsls	r3, r3, #21
 80053e8:	4013      	ands	r3, r2
 80053ea:	d101      	bne.n	80053f0 <HAL_RCC_OscConfig+0x360>
 80053ec:	2301      	movs	r3, #1
 80053ee:	e000      	b.n	80053f2 <HAL_RCC_OscConfig+0x362>
 80053f0:	2300      	movs	r3, #0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d011      	beq.n	800541a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80053f6:	4baa      	ldr	r3, [pc, #680]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 80053f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80053fa:	4ba9      	ldr	r3, [pc, #676]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 80053fc:	2180      	movs	r1, #128	; 0x80
 80053fe:	0549      	lsls	r1, r1, #21
 8005400:	430a      	orrs	r2, r1
 8005402:	63da      	str	r2, [r3, #60]	; 0x3c
 8005404:	4ba6      	ldr	r3, [pc, #664]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 8005406:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005408:	2380      	movs	r3, #128	; 0x80
 800540a:	055b      	lsls	r3, r3, #21
 800540c:	4013      	ands	r3, r2
 800540e:	60fb      	str	r3, [r7, #12]
 8005410:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8005412:	231f      	movs	r3, #31
 8005414:	18fb      	adds	r3, r7, r3
 8005416:	2201      	movs	r2, #1
 8005418:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800541a:	4ba2      	ldr	r3, [pc, #648]	; (80056a4 <HAL_RCC_OscConfig+0x614>)
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	2380      	movs	r3, #128	; 0x80
 8005420:	005b      	lsls	r3, r3, #1
 8005422:	4013      	ands	r3, r2
 8005424:	d11a      	bne.n	800545c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005426:	4b9f      	ldr	r3, [pc, #636]	; (80056a4 <HAL_RCC_OscConfig+0x614>)
 8005428:	681a      	ldr	r2, [r3, #0]
 800542a:	4b9e      	ldr	r3, [pc, #632]	; (80056a4 <HAL_RCC_OscConfig+0x614>)
 800542c:	2180      	movs	r1, #128	; 0x80
 800542e:	0049      	lsls	r1, r1, #1
 8005430:	430a      	orrs	r2, r1
 8005432:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8005434:	f7fd fa3c 	bl	80028b0 <HAL_GetTick>
 8005438:	0003      	movs	r3, r0
 800543a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800543c:	e008      	b.n	8005450 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800543e:	f7fd fa37 	bl	80028b0 <HAL_GetTick>
 8005442:	0002      	movs	r2, r0
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	1ad3      	subs	r3, r2, r3
 8005448:	2b02      	cmp	r3, #2
 800544a:	d901      	bls.n	8005450 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800544c:	2303      	movs	r3, #3
 800544e:	e122      	b.n	8005696 <HAL_RCC_OscConfig+0x606>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005450:	4b94      	ldr	r3, [pc, #592]	; (80056a4 <HAL_RCC_OscConfig+0x614>)
 8005452:	681a      	ldr	r2, [r3, #0]
 8005454:	2380      	movs	r3, #128	; 0x80
 8005456:	005b      	lsls	r3, r3, #1
 8005458:	4013      	ands	r3, r2
 800545a:	d0f0      	beq.n	800543e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	2b01      	cmp	r3, #1
 8005462:	d106      	bne.n	8005472 <HAL_RCC_OscConfig+0x3e2>
 8005464:	4b8e      	ldr	r3, [pc, #568]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 8005466:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005468:	4b8d      	ldr	r3, [pc, #564]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 800546a:	2101      	movs	r1, #1
 800546c:	430a      	orrs	r2, r1
 800546e:	65da      	str	r2, [r3, #92]	; 0x5c
 8005470:	e01c      	b.n	80054ac <HAL_RCC_OscConfig+0x41c>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	2b05      	cmp	r3, #5
 8005478:	d10c      	bne.n	8005494 <HAL_RCC_OscConfig+0x404>
 800547a:	4b89      	ldr	r3, [pc, #548]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 800547c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800547e:	4b88      	ldr	r3, [pc, #544]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 8005480:	2104      	movs	r1, #4
 8005482:	430a      	orrs	r2, r1
 8005484:	65da      	str	r2, [r3, #92]	; 0x5c
 8005486:	4b86      	ldr	r3, [pc, #536]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 8005488:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800548a:	4b85      	ldr	r3, [pc, #532]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 800548c:	2101      	movs	r1, #1
 800548e:	430a      	orrs	r2, r1
 8005490:	65da      	str	r2, [r3, #92]	; 0x5c
 8005492:	e00b      	b.n	80054ac <HAL_RCC_OscConfig+0x41c>
 8005494:	4b82      	ldr	r3, [pc, #520]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 8005496:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005498:	4b81      	ldr	r3, [pc, #516]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 800549a:	2101      	movs	r1, #1
 800549c:	438a      	bics	r2, r1
 800549e:	65da      	str	r2, [r3, #92]	; 0x5c
 80054a0:	4b7f      	ldr	r3, [pc, #508]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 80054a2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80054a4:	4b7e      	ldr	r3, [pc, #504]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 80054a6:	2104      	movs	r1, #4
 80054a8:	438a      	bics	r2, r1
 80054aa:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d014      	beq.n	80054de <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054b4:	f7fd f9fc 	bl	80028b0 <HAL_GetTick>
 80054b8:	0003      	movs	r3, r0
 80054ba:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054bc:	e009      	b.n	80054d2 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054be:	f7fd f9f7 	bl	80028b0 <HAL_GetTick>
 80054c2:	0002      	movs	r2, r0
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	1ad3      	subs	r3, r2, r3
 80054c8:	4a77      	ldr	r2, [pc, #476]	; (80056a8 <HAL_RCC_OscConfig+0x618>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d901      	bls.n	80054d2 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80054ce:	2303      	movs	r3, #3
 80054d0:	e0e1      	b.n	8005696 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054d2:	4b73      	ldr	r3, [pc, #460]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 80054d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054d6:	2202      	movs	r2, #2
 80054d8:	4013      	ands	r3, r2
 80054da:	d0f0      	beq.n	80054be <HAL_RCC_OscConfig+0x42e>
 80054dc:	e013      	b.n	8005506 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054de:	f7fd f9e7 	bl	80028b0 <HAL_GetTick>
 80054e2:	0003      	movs	r3, r0
 80054e4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80054e6:	e009      	b.n	80054fc <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054e8:	f7fd f9e2 	bl	80028b0 <HAL_GetTick>
 80054ec:	0002      	movs	r2, r0
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	1ad3      	subs	r3, r2, r3
 80054f2:	4a6d      	ldr	r2, [pc, #436]	; (80056a8 <HAL_RCC_OscConfig+0x618>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d901      	bls.n	80054fc <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80054f8:	2303      	movs	r3, #3
 80054fa:	e0cc      	b.n	8005696 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80054fc:	4b68      	ldr	r3, [pc, #416]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 80054fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005500:	2202      	movs	r2, #2
 8005502:	4013      	ands	r3, r2
 8005504:	d1f0      	bne.n	80054e8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005506:	231f      	movs	r3, #31
 8005508:	18fb      	adds	r3, r7, r3
 800550a:	781b      	ldrb	r3, [r3, #0]
 800550c:	2b01      	cmp	r3, #1
 800550e:	d105      	bne.n	800551c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005510:	4b63      	ldr	r3, [pc, #396]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 8005512:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005514:	4b62      	ldr	r3, [pc, #392]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 8005516:	4965      	ldr	r1, [pc, #404]	; (80056ac <HAL_RCC_OscConfig+0x61c>)
 8005518:	400a      	ands	r2, r1
 800551a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	69db      	ldr	r3, [r3, #28]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d100      	bne.n	8005526 <HAL_RCC_OscConfig+0x496>
 8005524:	e0b6      	b.n	8005694 <HAL_RCC_OscConfig+0x604>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005526:	4b5e      	ldr	r3, [pc, #376]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	2238      	movs	r2, #56	; 0x38
 800552c:	4013      	ands	r3, r2
 800552e:	2b10      	cmp	r3, #16
 8005530:	d100      	bne.n	8005534 <HAL_RCC_OscConfig+0x4a4>
 8005532:	e07e      	b.n	8005632 <HAL_RCC_OscConfig+0x5a2>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	69db      	ldr	r3, [r3, #28]
 8005538:	2b02      	cmp	r3, #2
 800553a:	d153      	bne.n	80055e4 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800553c:	4b58      	ldr	r3, [pc, #352]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	4b57      	ldr	r3, [pc, #348]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 8005542:	495b      	ldr	r1, [pc, #364]	; (80056b0 <HAL_RCC_OscConfig+0x620>)
 8005544:	400a      	ands	r2, r1
 8005546:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005548:	f7fd f9b2 	bl	80028b0 <HAL_GetTick>
 800554c:	0003      	movs	r3, r0
 800554e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005550:	e008      	b.n	8005564 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005552:	f7fd f9ad 	bl	80028b0 <HAL_GetTick>
 8005556:	0002      	movs	r2, r0
 8005558:	693b      	ldr	r3, [r7, #16]
 800555a:	1ad3      	subs	r3, r2, r3
 800555c:	2b02      	cmp	r3, #2
 800555e:	d901      	bls.n	8005564 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8005560:	2303      	movs	r3, #3
 8005562:	e098      	b.n	8005696 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005564:	4b4e      	ldr	r3, [pc, #312]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 8005566:	681a      	ldr	r2, [r3, #0]
 8005568:	2380      	movs	r3, #128	; 0x80
 800556a:	049b      	lsls	r3, r3, #18
 800556c:	4013      	ands	r3, r2
 800556e:	d1f0      	bne.n	8005552 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005570:	4b4b      	ldr	r3, [pc, #300]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 8005572:	68db      	ldr	r3, [r3, #12]
 8005574:	4a4f      	ldr	r2, [pc, #316]	; (80056b4 <HAL_RCC_OscConfig+0x624>)
 8005576:	4013      	ands	r3, r2
 8005578:	0019      	movs	r1, r3
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6a1a      	ldr	r2, [r3, #32]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005582:	431a      	orrs	r2, r3
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005588:	021b      	lsls	r3, r3, #8
 800558a:	431a      	orrs	r2, r3
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005590:	431a      	orrs	r2, r3
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005596:	431a      	orrs	r2, r3
 8005598:	4b41      	ldr	r3, [pc, #260]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 800559a:	430a      	orrs	r2, r1
 800559c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800559e:	4b40      	ldr	r3, [pc, #256]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	4b3f      	ldr	r3, [pc, #252]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 80055a4:	2180      	movs	r1, #128	; 0x80
 80055a6:	0449      	lsls	r1, r1, #17
 80055a8:	430a      	orrs	r2, r1
 80055aa:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80055ac:	4b3c      	ldr	r3, [pc, #240]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 80055ae:	68da      	ldr	r2, [r3, #12]
 80055b0:	4b3b      	ldr	r3, [pc, #236]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 80055b2:	2180      	movs	r1, #128	; 0x80
 80055b4:	0549      	lsls	r1, r1, #21
 80055b6:	430a      	orrs	r2, r1
 80055b8:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055ba:	f7fd f979 	bl	80028b0 <HAL_GetTick>
 80055be:	0003      	movs	r3, r0
 80055c0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80055c2:	e008      	b.n	80055d6 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055c4:	f7fd f974 	bl	80028b0 <HAL_GetTick>
 80055c8:	0002      	movs	r2, r0
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	1ad3      	subs	r3, r2, r3
 80055ce:	2b02      	cmp	r3, #2
 80055d0:	d901      	bls.n	80055d6 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 80055d2:	2303      	movs	r3, #3
 80055d4:	e05f      	b.n	8005696 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80055d6:	4b32      	ldr	r3, [pc, #200]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	2380      	movs	r3, #128	; 0x80
 80055dc:	049b      	lsls	r3, r3, #18
 80055de:	4013      	ands	r3, r2
 80055e0:	d0f0      	beq.n	80055c4 <HAL_RCC_OscConfig+0x534>
 80055e2:	e057      	b.n	8005694 <HAL_RCC_OscConfig+0x604>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055e4:	4b2e      	ldr	r3, [pc, #184]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 80055e6:	681a      	ldr	r2, [r3, #0]
 80055e8:	4b2d      	ldr	r3, [pc, #180]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 80055ea:	4931      	ldr	r1, [pc, #196]	; (80056b0 <HAL_RCC_OscConfig+0x620>)
 80055ec:	400a      	ands	r2, r1
 80055ee:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 80055f0:	4b2b      	ldr	r3, [pc, #172]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 80055f2:	68da      	ldr	r2, [r3, #12]
 80055f4:	4b2a      	ldr	r3, [pc, #168]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 80055f6:	2103      	movs	r1, #3
 80055f8:	438a      	bics	r2, r1
 80055fa:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 80055fc:	4b28      	ldr	r3, [pc, #160]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 80055fe:	68da      	ldr	r2, [r3, #12]
 8005600:	4b27      	ldr	r3, [pc, #156]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 8005602:	492d      	ldr	r1, [pc, #180]	; (80056b8 <HAL_RCC_OscConfig+0x628>)
 8005604:	400a      	ands	r2, r1
 8005606:	60da      	str	r2, [r3, #12]
#endif /* RCC_PLLQ_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005608:	f7fd f952 	bl	80028b0 <HAL_GetTick>
 800560c:	0003      	movs	r3, r0
 800560e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005610:	e008      	b.n	8005624 <HAL_RCC_OscConfig+0x594>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005612:	f7fd f94d 	bl	80028b0 <HAL_GetTick>
 8005616:	0002      	movs	r2, r0
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	1ad3      	subs	r3, r2, r3
 800561c:	2b02      	cmp	r3, #2
 800561e:	d901      	bls.n	8005624 <HAL_RCC_OscConfig+0x594>
          {
            return HAL_TIMEOUT;
 8005620:	2303      	movs	r3, #3
 8005622:	e038      	b.n	8005696 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005624:	4b1e      	ldr	r3, [pc, #120]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 8005626:	681a      	ldr	r2, [r3, #0]
 8005628:	2380      	movs	r3, #128	; 0x80
 800562a:	049b      	lsls	r3, r3, #18
 800562c:	4013      	ands	r3, r2
 800562e:	d1f0      	bne.n	8005612 <HAL_RCC_OscConfig+0x582>
 8005630:	e030      	b.n	8005694 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	69db      	ldr	r3, [r3, #28]
 8005636:	2b01      	cmp	r3, #1
 8005638:	d101      	bne.n	800563e <HAL_RCC_OscConfig+0x5ae>
      {
        return HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	e02b      	b.n	8005696 <HAL_RCC_OscConfig+0x606>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800563e:	4b18      	ldr	r3, [pc, #96]	; (80056a0 <HAL_RCC_OscConfig+0x610>)
 8005640:	68db      	ldr	r3, [r3, #12]
 8005642:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	2203      	movs	r2, #3
 8005648:	401a      	ands	r2, r3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6a1b      	ldr	r3, [r3, #32]
 800564e:	429a      	cmp	r2, r3
 8005650:	d11e      	bne.n	8005690 <HAL_RCC_OscConfig+0x600>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	2270      	movs	r2, #112	; 0x70
 8005656:	401a      	ands	r2, r3
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800565c:	429a      	cmp	r2, r3
 800565e:	d117      	bne.n	8005690 <HAL_RCC_OscConfig+0x600>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005660:	697a      	ldr	r2, [r7, #20]
 8005662:	23fe      	movs	r3, #254	; 0xfe
 8005664:	01db      	lsls	r3, r3, #7
 8005666:	401a      	ands	r2, r3
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800566c:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800566e:	429a      	cmp	r2, r3
 8005670:	d10e      	bne.n	8005690 <HAL_RCC_OscConfig+0x600>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005672:	697a      	ldr	r2, [r7, #20]
 8005674:	23f8      	movs	r3, #248	; 0xf8
 8005676:	039b      	lsls	r3, r3, #14
 8005678:	401a      	ands	r2, r3
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800567e:	429a      	cmp	r2, r3
 8005680:	d106      	bne.n	8005690 <HAL_RCC_OscConfig+0x600>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	0f5b      	lsrs	r3, r3, #29
 8005686:	075a      	lsls	r2, r3, #29
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800568c:	429a      	cmp	r2, r3
 800568e:	d001      	beq.n	8005694 <HAL_RCC_OscConfig+0x604>
        {
          return HAL_ERROR;
 8005690:	2301      	movs	r3, #1
 8005692:	e000      	b.n	8005696 <HAL_RCC_OscConfig+0x606>
        }
      }
    }
  }
  return HAL_OK;
 8005694:	2300      	movs	r3, #0
}
 8005696:	0018      	movs	r0, r3
 8005698:	46bd      	mov	sp, r7
 800569a:	b008      	add	sp, #32
 800569c:	bd80      	pop	{r7, pc}
 800569e:	46c0      	nop			; (mov r8, r8)
 80056a0:	40021000 	.word	0x40021000
 80056a4:	40007000 	.word	0x40007000
 80056a8:	00001388 	.word	0x00001388
 80056ac:	efffffff 	.word	0xefffffff
 80056b0:	feffffff 	.word	0xfeffffff
 80056b4:	1fc1808c 	.word	0x1fc1808c
 80056b8:	effeffff 	.word	0xeffeffff

080056bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b084      	sub	sp, #16
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
 80056c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d101      	bne.n	80056d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80056cc:	2301      	movs	r3, #1
 80056ce:	e0e9      	b.n	80058a4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80056d0:	4b76      	ldr	r3, [pc, #472]	; (80058ac <HAL_RCC_ClockConfig+0x1f0>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	2207      	movs	r2, #7
 80056d6:	4013      	ands	r3, r2
 80056d8:	683a      	ldr	r2, [r7, #0]
 80056da:	429a      	cmp	r2, r3
 80056dc:	d91e      	bls.n	800571c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056de:	4b73      	ldr	r3, [pc, #460]	; (80058ac <HAL_RCC_ClockConfig+0x1f0>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	2207      	movs	r2, #7
 80056e4:	4393      	bics	r3, r2
 80056e6:	0019      	movs	r1, r3
 80056e8:	4b70      	ldr	r3, [pc, #448]	; (80058ac <HAL_RCC_ClockConfig+0x1f0>)
 80056ea:	683a      	ldr	r2, [r7, #0]
 80056ec:	430a      	orrs	r2, r1
 80056ee:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80056f0:	f7fd f8de 	bl	80028b0 <HAL_GetTick>
 80056f4:	0003      	movs	r3, r0
 80056f6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80056f8:	e009      	b.n	800570e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056fa:	f7fd f8d9 	bl	80028b0 <HAL_GetTick>
 80056fe:	0002      	movs	r2, r0
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	1ad3      	subs	r3, r2, r3
 8005704:	4a6a      	ldr	r2, [pc, #424]	; (80058b0 <HAL_RCC_ClockConfig+0x1f4>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d901      	bls.n	800570e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800570a:	2303      	movs	r3, #3
 800570c:	e0ca      	b.n	80058a4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800570e:	4b67      	ldr	r3, [pc, #412]	; (80058ac <HAL_RCC_ClockConfig+0x1f0>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	2207      	movs	r2, #7
 8005714:	4013      	ands	r3, r2
 8005716:	683a      	ldr	r2, [r7, #0]
 8005718:	429a      	cmp	r2, r3
 800571a:	d1ee      	bne.n	80056fa <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	2202      	movs	r2, #2
 8005722:	4013      	ands	r3, r2
 8005724:	d015      	beq.n	8005752 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	2204      	movs	r2, #4
 800572c:	4013      	ands	r3, r2
 800572e:	d006      	beq.n	800573e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005730:	4b60      	ldr	r3, [pc, #384]	; (80058b4 <HAL_RCC_ClockConfig+0x1f8>)
 8005732:	689a      	ldr	r2, [r3, #8]
 8005734:	4b5f      	ldr	r3, [pc, #380]	; (80058b4 <HAL_RCC_ClockConfig+0x1f8>)
 8005736:	21e0      	movs	r1, #224	; 0xe0
 8005738:	01c9      	lsls	r1, r1, #7
 800573a:	430a      	orrs	r2, r1
 800573c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800573e:	4b5d      	ldr	r3, [pc, #372]	; (80058b4 <HAL_RCC_ClockConfig+0x1f8>)
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	4a5d      	ldr	r2, [pc, #372]	; (80058b8 <HAL_RCC_ClockConfig+0x1fc>)
 8005744:	4013      	ands	r3, r2
 8005746:	0019      	movs	r1, r3
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	689a      	ldr	r2, [r3, #8]
 800574c:	4b59      	ldr	r3, [pc, #356]	; (80058b4 <HAL_RCC_ClockConfig+0x1f8>)
 800574e:	430a      	orrs	r2, r1
 8005750:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	2201      	movs	r2, #1
 8005758:	4013      	ands	r3, r2
 800575a:	d057      	beq.n	800580c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	2b01      	cmp	r3, #1
 8005762:	d107      	bne.n	8005774 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005764:	4b53      	ldr	r3, [pc, #332]	; (80058b4 <HAL_RCC_ClockConfig+0x1f8>)
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	2380      	movs	r3, #128	; 0x80
 800576a:	029b      	lsls	r3, r3, #10
 800576c:	4013      	ands	r3, r2
 800576e:	d12b      	bne.n	80057c8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005770:	2301      	movs	r3, #1
 8005772:	e097      	b.n	80058a4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	2b02      	cmp	r3, #2
 800577a:	d107      	bne.n	800578c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800577c:	4b4d      	ldr	r3, [pc, #308]	; (80058b4 <HAL_RCC_ClockConfig+0x1f8>)
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	2380      	movs	r3, #128	; 0x80
 8005782:	049b      	lsls	r3, r3, #18
 8005784:	4013      	ands	r3, r2
 8005786:	d11f      	bne.n	80057c8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005788:	2301      	movs	r3, #1
 800578a:	e08b      	b.n	80058a4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d107      	bne.n	80057a4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005794:	4b47      	ldr	r3, [pc, #284]	; (80058b4 <HAL_RCC_ClockConfig+0x1f8>)
 8005796:	681a      	ldr	r2, [r3, #0]
 8005798:	2380      	movs	r3, #128	; 0x80
 800579a:	00db      	lsls	r3, r3, #3
 800579c:	4013      	ands	r3, r2
 800579e:	d113      	bne.n	80057c8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	e07f      	b.n	80058a4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	2b03      	cmp	r3, #3
 80057aa:	d106      	bne.n	80057ba <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80057ac:	4b41      	ldr	r3, [pc, #260]	; (80058b4 <HAL_RCC_ClockConfig+0x1f8>)
 80057ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057b0:	2202      	movs	r2, #2
 80057b2:	4013      	ands	r3, r2
 80057b4:	d108      	bne.n	80057c8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	e074      	b.n	80058a4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057ba:	4b3e      	ldr	r3, [pc, #248]	; (80058b4 <HAL_RCC_ClockConfig+0x1f8>)
 80057bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057be:	2202      	movs	r2, #2
 80057c0:	4013      	ands	r3, r2
 80057c2:	d101      	bne.n	80057c8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	e06d      	b.n	80058a4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80057c8:	4b3a      	ldr	r3, [pc, #232]	; (80058b4 <HAL_RCC_ClockConfig+0x1f8>)
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	2207      	movs	r2, #7
 80057ce:	4393      	bics	r3, r2
 80057d0:	0019      	movs	r1, r3
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	685a      	ldr	r2, [r3, #4]
 80057d6:	4b37      	ldr	r3, [pc, #220]	; (80058b4 <HAL_RCC_ClockConfig+0x1f8>)
 80057d8:	430a      	orrs	r2, r1
 80057da:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057dc:	f7fd f868 	bl	80028b0 <HAL_GetTick>
 80057e0:	0003      	movs	r3, r0
 80057e2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057e4:	e009      	b.n	80057fa <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057e6:	f7fd f863 	bl	80028b0 <HAL_GetTick>
 80057ea:	0002      	movs	r2, r0
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	1ad3      	subs	r3, r2, r3
 80057f0:	4a2f      	ldr	r2, [pc, #188]	; (80058b0 <HAL_RCC_ClockConfig+0x1f4>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d901      	bls.n	80057fa <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80057f6:	2303      	movs	r3, #3
 80057f8:	e054      	b.n	80058a4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057fa:	4b2e      	ldr	r3, [pc, #184]	; (80058b4 <HAL_RCC_ClockConfig+0x1f8>)
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	2238      	movs	r2, #56	; 0x38
 8005800:	401a      	ands	r2, r3
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	00db      	lsls	r3, r3, #3
 8005808:	429a      	cmp	r2, r3
 800580a:	d1ec      	bne.n	80057e6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800580c:	4b27      	ldr	r3, [pc, #156]	; (80058ac <HAL_RCC_ClockConfig+0x1f0>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	2207      	movs	r2, #7
 8005812:	4013      	ands	r3, r2
 8005814:	683a      	ldr	r2, [r7, #0]
 8005816:	429a      	cmp	r2, r3
 8005818:	d21e      	bcs.n	8005858 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800581a:	4b24      	ldr	r3, [pc, #144]	; (80058ac <HAL_RCC_ClockConfig+0x1f0>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	2207      	movs	r2, #7
 8005820:	4393      	bics	r3, r2
 8005822:	0019      	movs	r1, r3
 8005824:	4b21      	ldr	r3, [pc, #132]	; (80058ac <HAL_RCC_ClockConfig+0x1f0>)
 8005826:	683a      	ldr	r2, [r7, #0]
 8005828:	430a      	orrs	r2, r1
 800582a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800582c:	f7fd f840 	bl	80028b0 <HAL_GetTick>
 8005830:	0003      	movs	r3, r0
 8005832:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005834:	e009      	b.n	800584a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005836:	f7fd f83b 	bl	80028b0 <HAL_GetTick>
 800583a:	0002      	movs	r2, r0
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	1ad3      	subs	r3, r2, r3
 8005840:	4a1b      	ldr	r2, [pc, #108]	; (80058b0 <HAL_RCC_ClockConfig+0x1f4>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d901      	bls.n	800584a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8005846:	2303      	movs	r3, #3
 8005848:	e02c      	b.n	80058a4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800584a:	4b18      	ldr	r3, [pc, #96]	; (80058ac <HAL_RCC_ClockConfig+0x1f0>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	2207      	movs	r2, #7
 8005850:	4013      	ands	r3, r2
 8005852:	683a      	ldr	r2, [r7, #0]
 8005854:	429a      	cmp	r2, r3
 8005856:	d1ee      	bne.n	8005836 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	2204      	movs	r2, #4
 800585e:	4013      	ands	r3, r2
 8005860:	d009      	beq.n	8005876 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005862:	4b14      	ldr	r3, [pc, #80]	; (80058b4 <HAL_RCC_ClockConfig+0x1f8>)
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	4a15      	ldr	r2, [pc, #84]	; (80058bc <HAL_RCC_ClockConfig+0x200>)
 8005868:	4013      	ands	r3, r2
 800586a:	0019      	movs	r1, r3
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	68da      	ldr	r2, [r3, #12]
 8005870:	4b10      	ldr	r3, [pc, #64]	; (80058b4 <HAL_RCC_ClockConfig+0x1f8>)
 8005872:	430a      	orrs	r2, r1
 8005874:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005876:	f000 f829 	bl	80058cc <HAL_RCC_GetSysClockFreq>
 800587a:	0001      	movs	r1, r0
 800587c:	4b0d      	ldr	r3, [pc, #52]	; (80058b4 <HAL_RCC_ClockConfig+0x1f8>)
 800587e:	689b      	ldr	r3, [r3, #8]
 8005880:	0a1b      	lsrs	r3, r3, #8
 8005882:	220f      	movs	r2, #15
 8005884:	401a      	ands	r2, r3
 8005886:	4b0e      	ldr	r3, [pc, #56]	; (80058c0 <HAL_RCC_ClockConfig+0x204>)
 8005888:	0092      	lsls	r2, r2, #2
 800588a:	58d3      	ldr	r3, [r2, r3]
 800588c:	221f      	movs	r2, #31
 800588e:	4013      	ands	r3, r2
 8005890:	000a      	movs	r2, r1
 8005892:	40da      	lsrs	r2, r3
 8005894:	4b0b      	ldr	r3, [pc, #44]	; (80058c4 <HAL_RCC_ClockConfig+0x208>)
 8005896:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005898:	4b0b      	ldr	r3, [pc, #44]	; (80058c8 <HAL_RCC_ClockConfig+0x20c>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	0018      	movs	r0, r3
 800589e:	f7fc ffab 	bl	80027f8 <HAL_InitTick>
 80058a2:	0003      	movs	r3, r0
}
 80058a4:	0018      	movs	r0, r3
 80058a6:	46bd      	mov	sp, r7
 80058a8:	b004      	add	sp, #16
 80058aa:	bd80      	pop	{r7, pc}
 80058ac:	40022000 	.word	0x40022000
 80058b0:	00001388 	.word	0x00001388
 80058b4:	40021000 	.word	0x40021000
 80058b8:	fffff0ff 	.word	0xfffff0ff
 80058bc:	ffff8fff 	.word	0xffff8fff
 80058c0:	08008668 	.word	0x08008668
 80058c4:	20000014 	.word	0x20000014
 80058c8:	20000018 	.word	0x20000018

080058cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b086      	sub	sp, #24
 80058d0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80058d2:	4b3c      	ldr	r3, [pc, #240]	; (80059c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	2238      	movs	r2, #56	; 0x38
 80058d8:	4013      	ands	r3, r2
 80058da:	d10f      	bne.n	80058fc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80058dc:	4b39      	ldr	r3, [pc, #228]	; (80059c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	0adb      	lsrs	r3, r3, #11
 80058e2:	2207      	movs	r2, #7
 80058e4:	4013      	ands	r3, r2
 80058e6:	2201      	movs	r2, #1
 80058e8:	409a      	lsls	r2, r3
 80058ea:	0013      	movs	r3, r2
 80058ec:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80058ee:	6839      	ldr	r1, [r7, #0]
 80058f0:	4835      	ldr	r0, [pc, #212]	; (80059c8 <HAL_RCC_GetSysClockFreq+0xfc>)
 80058f2:	f7fa fc1f 	bl	8000134 <__udivsi3>
 80058f6:	0003      	movs	r3, r0
 80058f8:	613b      	str	r3, [r7, #16]
 80058fa:	e05d      	b.n	80059b8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80058fc:	4b31      	ldr	r3, [pc, #196]	; (80059c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80058fe:	689b      	ldr	r3, [r3, #8]
 8005900:	2238      	movs	r2, #56	; 0x38
 8005902:	4013      	ands	r3, r2
 8005904:	2b08      	cmp	r3, #8
 8005906:	d102      	bne.n	800590e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005908:	4b30      	ldr	r3, [pc, #192]	; (80059cc <HAL_RCC_GetSysClockFreq+0x100>)
 800590a:	613b      	str	r3, [r7, #16]
 800590c:	e054      	b.n	80059b8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800590e:	4b2d      	ldr	r3, [pc, #180]	; (80059c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	2238      	movs	r2, #56	; 0x38
 8005914:	4013      	ands	r3, r2
 8005916:	2b10      	cmp	r3, #16
 8005918:	d138      	bne.n	800598c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800591a:	4b2a      	ldr	r3, [pc, #168]	; (80059c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800591c:	68db      	ldr	r3, [r3, #12]
 800591e:	2203      	movs	r2, #3
 8005920:	4013      	ands	r3, r2
 8005922:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005924:	4b27      	ldr	r3, [pc, #156]	; (80059c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005926:	68db      	ldr	r3, [r3, #12]
 8005928:	091b      	lsrs	r3, r3, #4
 800592a:	2207      	movs	r2, #7
 800592c:	4013      	ands	r3, r2
 800592e:	3301      	adds	r3, #1
 8005930:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2b03      	cmp	r3, #3
 8005936:	d10d      	bne.n	8005954 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005938:	68b9      	ldr	r1, [r7, #8]
 800593a:	4824      	ldr	r0, [pc, #144]	; (80059cc <HAL_RCC_GetSysClockFreq+0x100>)
 800593c:	f7fa fbfa 	bl	8000134 <__udivsi3>
 8005940:	0003      	movs	r3, r0
 8005942:	0019      	movs	r1, r3
 8005944:	4b1f      	ldr	r3, [pc, #124]	; (80059c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005946:	68db      	ldr	r3, [r3, #12]
 8005948:	0a1b      	lsrs	r3, r3, #8
 800594a:	227f      	movs	r2, #127	; 0x7f
 800594c:	4013      	ands	r3, r2
 800594e:	434b      	muls	r3, r1
 8005950:	617b      	str	r3, [r7, #20]
        break;
 8005952:	e00d      	b.n	8005970 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005954:	68b9      	ldr	r1, [r7, #8]
 8005956:	481c      	ldr	r0, [pc, #112]	; (80059c8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005958:	f7fa fbec 	bl	8000134 <__udivsi3>
 800595c:	0003      	movs	r3, r0
 800595e:	0019      	movs	r1, r3
 8005960:	4b18      	ldr	r3, [pc, #96]	; (80059c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005962:	68db      	ldr	r3, [r3, #12]
 8005964:	0a1b      	lsrs	r3, r3, #8
 8005966:	227f      	movs	r2, #127	; 0x7f
 8005968:	4013      	ands	r3, r2
 800596a:	434b      	muls	r3, r1
 800596c:	617b      	str	r3, [r7, #20]
        break;
 800596e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005970:	4b14      	ldr	r3, [pc, #80]	; (80059c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005972:	68db      	ldr	r3, [r3, #12]
 8005974:	0f5b      	lsrs	r3, r3, #29
 8005976:	2207      	movs	r2, #7
 8005978:	4013      	ands	r3, r2
 800597a:	3301      	adds	r3, #1
 800597c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800597e:	6879      	ldr	r1, [r7, #4]
 8005980:	6978      	ldr	r0, [r7, #20]
 8005982:	f7fa fbd7 	bl	8000134 <__udivsi3>
 8005986:	0003      	movs	r3, r0
 8005988:	613b      	str	r3, [r7, #16]
 800598a:	e015      	b.n	80059b8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800598c:	4b0d      	ldr	r3, [pc, #52]	; (80059c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	2238      	movs	r2, #56	; 0x38
 8005992:	4013      	ands	r3, r2
 8005994:	2b20      	cmp	r3, #32
 8005996:	d103      	bne.n	80059a0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005998:	2380      	movs	r3, #128	; 0x80
 800599a:	021b      	lsls	r3, r3, #8
 800599c:	613b      	str	r3, [r7, #16]
 800599e:	e00b      	b.n	80059b8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80059a0:	4b08      	ldr	r3, [pc, #32]	; (80059c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80059a2:	689b      	ldr	r3, [r3, #8]
 80059a4:	2238      	movs	r2, #56	; 0x38
 80059a6:	4013      	ands	r3, r2
 80059a8:	2b18      	cmp	r3, #24
 80059aa:	d103      	bne.n	80059b4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80059ac:	23fa      	movs	r3, #250	; 0xfa
 80059ae:	01db      	lsls	r3, r3, #7
 80059b0:	613b      	str	r3, [r7, #16]
 80059b2:	e001      	b.n	80059b8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80059b4:	2300      	movs	r3, #0
 80059b6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80059b8:	693b      	ldr	r3, [r7, #16]
}
 80059ba:	0018      	movs	r0, r3
 80059bc:	46bd      	mov	sp, r7
 80059be:	b006      	add	sp, #24
 80059c0:	bd80      	pop	{r7, pc}
 80059c2:	46c0      	nop			; (mov r8, r8)
 80059c4:	40021000 	.word	0x40021000
 80059c8:	00f42400 	.word	0x00f42400
 80059cc:	007a1200 	.word	0x007a1200

080059d0 <__errno>:
 80059d0:	4b01      	ldr	r3, [pc, #4]	; (80059d8 <__errno+0x8>)
 80059d2:	6818      	ldr	r0, [r3, #0]
 80059d4:	4770      	bx	lr
 80059d6:	46c0      	nop			; (mov r8, r8)
 80059d8:	20000020 	.word	0x20000020

080059dc <__libc_init_array>:
 80059dc:	b570      	push	{r4, r5, r6, lr}
 80059de:	2600      	movs	r6, #0
 80059e0:	4d0c      	ldr	r5, [pc, #48]	; (8005a14 <__libc_init_array+0x38>)
 80059e2:	4c0d      	ldr	r4, [pc, #52]	; (8005a18 <__libc_init_array+0x3c>)
 80059e4:	1b64      	subs	r4, r4, r5
 80059e6:	10a4      	asrs	r4, r4, #2
 80059e8:	42a6      	cmp	r6, r4
 80059ea:	d109      	bne.n	8005a00 <__libc_init_array+0x24>
 80059ec:	2600      	movs	r6, #0
 80059ee:	f002 fdef 	bl	80085d0 <_init>
 80059f2:	4d0a      	ldr	r5, [pc, #40]	; (8005a1c <__libc_init_array+0x40>)
 80059f4:	4c0a      	ldr	r4, [pc, #40]	; (8005a20 <__libc_init_array+0x44>)
 80059f6:	1b64      	subs	r4, r4, r5
 80059f8:	10a4      	asrs	r4, r4, #2
 80059fa:	42a6      	cmp	r6, r4
 80059fc:	d105      	bne.n	8005a0a <__libc_init_array+0x2e>
 80059fe:	bd70      	pop	{r4, r5, r6, pc}
 8005a00:	00b3      	lsls	r3, r6, #2
 8005a02:	58eb      	ldr	r3, [r5, r3]
 8005a04:	4798      	blx	r3
 8005a06:	3601      	adds	r6, #1
 8005a08:	e7ee      	b.n	80059e8 <__libc_init_array+0xc>
 8005a0a:	00b3      	lsls	r3, r6, #2
 8005a0c:	58eb      	ldr	r3, [r5, r3]
 8005a0e:	4798      	blx	r3
 8005a10:	3601      	adds	r6, #1
 8005a12:	e7f2      	b.n	80059fa <__libc_init_array+0x1e>
 8005a14:	08008a84 	.word	0x08008a84
 8005a18:	08008a84 	.word	0x08008a84
 8005a1c:	08008a84 	.word	0x08008a84
 8005a20:	08008a88 	.word	0x08008a88

08005a24 <memset>:
 8005a24:	0003      	movs	r3, r0
 8005a26:	1882      	adds	r2, r0, r2
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d100      	bne.n	8005a2e <memset+0xa>
 8005a2c:	4770      	bx	lr
 8005a2e:	7019      	strb	r1, [r3, #0]
 8005a30:	3301      	adds	r3, #1
 8005a32:	e7f9      	b.n	8005a28 <memset+0x4>

08005a34 <__cvt>:
 8005a34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a36:	001e      	movs	r6, r3
 8005a38:	2300      	movs	r3, #0
 8005a3a:	0014      	movs	r4, r2
 8005a3c:	b08b      	sub	sp, #44	; 0x2c
 8005a3e:	429e      	cmp	r6, r3
 8005a40:	da04      	bge.n	8005a4c <__cvt+0x18>
 8005a42:	2180      	movs	r1, #128	; 0x80
 8005a44:	0609      	lsls	r1, r1, #24
 8005a46:	1873      	adds	r3, r6, r1
 8005a48:	001e      	movs	r6, r3
 8005a4a:	232d      	movs	r3, #45	; 0x2d
 8005a4c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005a4e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005a50:	7013      	strb	r3, [r2, #0]
 8005a52:	2320      	movs	r3, #32
 8005a54:	2203      	movs	r2, #3
 8005a56:	439f      	bics	r7, r3
 8005a58:	2f46      	cmp	r7, #70	; 0x46
 8005a5a:	d007      	beq.n	8005a6c <__cvt+0x38>
 8005a5c:	003b      	movs	r3, r7
 8005a5e:	3b45      	subs	r3, #69	; 0x45
 8005a60:	4259      	negs	r1, r3
 8005a62:	414b      	adcs	r3, r1
 8005a64:	9910      	ldr	r1, [sp, #64]	; 0x40
 8005a66:	3a01      	subs	r2, #1
 8005a68:	18cb      	adds	r3, r1, r3
 8005a6a:	9310      	str	r3, [sp, #64]	; 0x40
 8005a6c:	ab09      	add	r3, sp, #36	; 0x24
 8005a6e:	9304      	str	r3, [sp, #16]
 8005a70:	ab08      	add	r3, sp, #32
 8005a72:	9303      	str	r3, [sp, #12]
 8005a74:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005a76:	9200      	str	r2, [sp, #0]
 8005a78:	9302      	str	r3, [sp, #8]
 8005a7a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005a7c:	0022      	movs	r2, r4
 8005a7e:	9301      	str	r3, [sp, #4]
 8005a80:	0033      	movs	r3, r6
 8005a82:	f000 fcd1 	bl	8006428 <_dtoa_r>
 8005a86:	0005      	movs	r5, r0
 8005a88:	2f47      	cmp	r7, #71	; 0x47
 8005a8a:	d102      	bne.n	8005a92 <__cvt+0x5e>
 8005a8c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005a8e:	07db      	lsls	r3, r3, #31
 8005a90:	d528      	bpl.n	8005ae4 <__cvt+0xb0>
 8005a92:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005a94:	18eb      	adds	r3, r5, r3
 8005a96:	9307      	str	r3, [sp, #28]
 8005a98:	2f46      	cmp	r7, #70	; 0x46
 8005a9a:	d114      	bne.n	8005ac6 <__cvt+0x92>
 8005a9c:	782b      	ldrb	r3, [r5, #0]
 8005a9e:	2b30      	cmp	r3, #48	; 0x30
 8005aa0:	d10c      	bne.n	8005abc <__cvt+0x88>
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	0020      	movs	r0, r4
 8005aa8:	0031      	movs	r1, r6
 8005aaa:	f7fa fcc9 	bl	8000440 <__aeabi_dcmpeq>
 8005aae:	2800      	cmp	r0, #0
 8005ab0:	d104      	bne.n	8005abc <__cvt+0x88>
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005ab6:	1a9b      	subs	r3, r3, r2
 8005ab8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005aba:	6013      	str	r3, [r2, #0]
 8005abc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005abe:	9a07      	ldr	r2, [sp, #28]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	18d3      	adds	r3, r2, r3
 8005ac4:	9307      	str	r3, [sp, #28]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	2300      	movs	r3, #0
 8005aca:	0020      	movs	r0, r4
 8005acc:	0031      	movs	r1, r6
 8005ace:	f7fa fcb7 	bl	8000440 <__aeabi_dcmpeq>
 8005ad2:	2800      	cmp	r0, #0
 8005ad4:	d001      	beq.n	8005ada <__cvt+0xa6>
 8005ad6:	9b07      	ldr	r3, [sp, #28]
 8005ad8:	9309      	str	r3, [sp, #36]	; 0x24
 8005ada:	2230      	movs	r2, #48	; 0x30
 8005adc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ade:	9907      	ldr	r1, [sp, #28]
 8005ae0:	428b      	cmp	r3, r1
 8005ae2:	d306      	bcc.n	8005af2 <__cvt+0xbe>
 8005ae4:	0028      	movs	r0, r5
 8005ae6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ae8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005aea:	1b5b      	subs	r3, r3, r5
 8005aec:	6013      	str	r3, [r2, #0]
 8005aee:	b00b      	add	sp, #44	; 0x2c
 8005af0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005af2:	1c59      	adds	r1, r3, #1
 8005af4:	9109      	str	r1, [sp, #36]	; 0x24
 8005af6:	701a      	strb	r2, [r3, #0]
 8005af8:	e7f0      	b.n	8005adc <__cvt+0xa8>

08005afa <__exponent>:
 8005afa:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005afc:	1c83      	adds	r3, r0, #2
 8005afe:	b087      	sub	sp, #28
 8005b00:	9303      	str	r3, [sp, #12]
 8005b02:	0005      	movs	r5, r0
 8005b04:	000c      	movs	r4, r1
 8005b06:	232b      	movs	r3, #43	; 0x2b
 8005b08:	7002      	strb	r2, [r0, #0]
 8005b0a:	2900      	cmp	r1, #0
 8005b0c:	da01      	bge.n	8005b12 <__exponent+0x18>
 8005b0e:	424c      	negs	r4, r1
 8005b10:	3302      	adds	r3, #2
 8005b12:	706b      	strb	r3, [r5, #1]
 8005b14:	2c09      	cmp	r4, #9
 8005b16:	dd31      	ble.n	8005b7c <__exponent+0x82>
 8005b18:	270a      	movs	r7, #10
 8005b1a:	ab04      	add	r3, sp, #16
 8005b1c:	1dde      	adds	r6, r3, #7
 8005b1e:	0020      	movs	r0, r4
 8005b20:	0039      	movs	r1, r7
 8005b22:	9601      	str	r6, [sp, #4]
 8005b24:	f7fa fc76 	bl	8000414 <__aeabi_idivmod>
 8005b28:	3e01      	subs	r6, #1
 8005b2a:	3130      	adds	r1, #48	; 0x30
 8005b2c:	0020      	movs	r0, r4
 8005b2e:	7031      	strb	r1, [r6, #0]
 8005b30:	0039      	movs	r1, r7
 8005b32:	9402      	str	r4, [sp, #8]
 8005b34:	f7fa fb88 	bl	8000248 <__divsi3>
 8005b38:	9b02      	ldr	r3, [sp, #8]
 8005b3a:	0004      	movs	r4, r0
 8005b3c:	2b63      	cmp	r3, #99	; 0x63
 8005b3e:	dcee      	bgt.n	8005b1e <__exponent+0x24>
 8005b40:	9b01      	ldr	r3, [sp, #4]
 8005b42:	3430      	adds	r4, #48	; 0x30
 8005b44:	1e9a      	subs	r2, r3, #2
 8005b46:	0013      	movs	r3, r2
 8005b48:	9903      	ldr	r1, [sp, #12]
 8005b4a:	7014      	strb	r4, [r2, #0]
 8005b4c:	a804      	add	r0, sp, #16
 8005b4e:	3007      	adds	r0, #7
 8005b50:	4298      	cmp	r0, r3
 8005b52:	d80e      	bhi.n	8005b72 <__exponent+0x78>
 8005b54:	ab04      	add	r3, sp, #16
 8005b56:	3307      	adds	r3, #7
 8005b58:	2000      	movs	r0, #0
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d804      	bhi.n	8005b68 <__exponent+0x6e>
 8005b5e:	ab04      	add	r3, sp, #16
 8005b60:	3009      	adds	r0, #9
 8005b62:	18c0      	adds	r0, r0, r3
 8005b64:	9b01      	ldr	r3, [sp, #4]
 8005b66:	1ac0      	subs	r0, r0, r3
 8005b68:	9b03      	ldr	r3, [sp, #12]
 8005b6a:	1818      	adds	r0, r3, r0
 8005b6c:	1b40      	subs	r0, r0, r5
 8005b6e:	b007      	add	sp, #28
 8005b70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b72:	7818      	ldrb	r0, [r3, #0]
 8005b74:	3301      	adds	r3, #1
 8005b76:	7008      	strb	r0, [r1, #0]
 8005b78:	3101      	adds	r1, #1
 8005b7a:	e7e7      	b.n	8005b4c <__exponent+0x52>
 8005b7c:	2330      	movs	r3, #48	; 0x30
 8005b7e:	18e4      	adds	r4, r4, r3
 8005b80:	70ab      	strb	r3, [r5, #2]
 8005b82:	1d28      	adds	r0, r5, #4
 8005b84:	70ec      	strb	r4, [r5, #3]
 8005b86:	e7f1      	b.n	8005b6c <__exponent+0x72>

08005b88 <_printf_float>:
 8005b88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b8a:	b095      	sub	sp, #84	; 0x54
 8005b8c:	000c      	movs	r4, r1
 8005b8e:	9209      	str	r2, [sp, #36]	; 0x24
 8005b90:	001e      	movs	r6, r3
 8005b92:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8005b94:	0007      	movs	r7, r0
 8005b96:	f001 fa61 	bl	800705c <_localeconv_r>
 8005b9a:	6803      	ldr	r3, [r0, #0]
 8005b9c:	0018      	movs	r0, r3
 8005b9e:	930c      	str	r3, [sp, #48]	; 0x30
 8005ba0:	f7fa faac 	bl	80000fc <strlen>
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	9312      	str	r3, [sp, #72]	; 0x48
 8005ba8:	7e23      	ldrb	r3, [r4, #24]
 8005baa:	2207      	movs	r2, #7
 8005bac:	930a      	str	r3, [sp, #40]	; 0x28
 8005bae:	6823      	ldr	r3, [r4, #0]
 8005bb0:	900e      	str	r0, [sp, #56]	; 0x38
 8005bb2:	930d      	str	r3, [sp, #52]	; 0x34
 8005bb4:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005bb6:	682b      	ldr	r3, [r5, #0]
 8005bb8:	05c9      	lsls	r1, r1, #23
 8005bba:	d547      	bpl.n	8005c4c <_printf_float+0xc4>
 8005bbc:	189b      	adds	r3, r3, r2
 8005bbe:	4393      	bics	r3, r2
 8005bc0:	001a      	movs	r2, r3
 8005bc2:	3208      	adds	r2, #8
 8005bc4:	602a      	str	r2, [r5, #0]
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	64a2      	str	r2, [r4, #72]	; 0x48
 8005bcc:	64e3      	str	r3, [r4, #76]	; 0x4c
 8005bce:	2201      	movs	r2, #1
 8005bd0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005bd2:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8005bd4:	930b      	str	r3, [sp, #44]	; 0x2c
 8005bd6:	006b      	lsls	r3, r5, #1
 8005bd8:	085b      	lsrs	r3, r3, #1
 8005bda:	930f      	str	r3, [sp, #60]	; 0x3c
 8005bdc:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005bde:	4ba7      	ldr	r3, [pc, #668]	; (8005e7c <_printf_float+0x2f4>)
 8005be0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005be2:	4252      	negs	r2, r2
 8005be4:	f7fc f996 	bl	8001f14 <__aeabi_dcmpun>
 8005be8:	2800      	cmp	r0, #0
 8005bea:	d131      	bne.n	8005c50 <_printf_float+0xc8>
 8005bec:	2201      	movs	r2, #1
 8005bee:	4ba3      	ldr	r3, [pc, #652]	; (8005e7c <_printf_float+0x2f4>)
 8005bf0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005bf2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005bf4:	4252      	negs	r2, r2
 8005bf6:	f7fa fc33 	bl	8000460 <__aeabi_dcmple>
 8005bfa:	2800      	cmp	r0, #0
 8005bfc:	d128      	bne.n	8005c50 <_printf_float+0xc8>
 8005bfe:	2200      	movs	r2, #0
 8005c00:	2300      	movs	r3, #0
 8005c02:	0029      	movs	r1, r5
 8005c04:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005c06:	f7fa fc21 	bl	800044c <__aeabi_dcmplt>
 8005c0a:	2800      	cmp	r0, #0
 8005c0c:	d003      	beq.n	8005c16 <_printf_float+0x8e>
 8005c0e:	0023      	movs	r3, r4
 8005c10:	222d      	movs	r2, #45	; 0x2d
 8005c12:	3343      	adds	r3, #67	; 0x43
 8005c14:	701a      	strb	r2, [r3, #0]
 8005c16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c18:	4d99      	ldr	r5, [pc, #612]	; (8005e80 <_printf_float+0x2f8>)
 8005c1a:	2b47      	cmp	r3, #71	; 0x47
 8005c1c:	d900      	bls.n	8005c20 <_printf_float+0x98>
 8005c1e:	4d99      	ldr	r5, [pc, #612]	; (8005e84 <_printf_float+0x2fc>)
 8005c20:	2303      	movs	r3, #3
 8005c22:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005c24:	6123      	str	r3, [r4, #16]
 8005c26:	3301      	adds	r3, #1
 8005c28:	439a      	bics	r2, r3
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	6022      	str	r2, [r4, #0]
 8005c2e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c32:	0021      	movs	r1, r4
 8005c34:	0038      	movs	r0, r7
 8005c36:	9600      	str	r6, [sp, #0]
 8005c38:	aa13      	add	r2, sp, #76	; 0x4c
 8005c3a:	f000 f9e7 	bl	800600c <_printf_common>
 8005c3e:	1c43      	adds	r3, r0, #1
 8005c40:	d000      	beq.n	8005c44 <_printf_float+0xbc>
 8005c42:	e0a2      	b.n	8005d8a <_printf_float+0x202>
 8005c44:	2001      	movs	r0, #1
 8005c46:	4240      	negs	r0, r0
 8005c48:	b015      	add	sp, #84	; 0x54
 8005c4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c4c:	3307      	adds	r3, #7
 8005c4e:	e7b6      	b.n	8005bbe <_printf_float+0x36>
 8005c50:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005c52:	002b      	movs	r3, r5
 8005c54:	0010      	movs	r0, r2
 8005c56:	0029      	movs	r1, r5
 8005c58:	f7fc f95c 	bl	8001f14 <__aeabi_dcmpun>
 8005c5c:	2800      	cmp	r0, #0
 8005c5e:	d00b      	beq.n	8005c78 <_printf_float+0xf0>
 8005c60:	2d00      	cmp	r5, #0
 8005c62:	da03      	bge.n	8005c6c <_printf_float+0xe4>
 8005c64:	0023      	movs	r3, r4
 8005c66:	222d      	movs	r2, #45	; 0x2d
 8005c68:	3343      	adds	r3, #67	; 0x43
 8005c6a:	701a      	strb	r2, [r3, #0]
 8005c6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c6e:	4d86      	ldr	r5, [pc, #536]	; (8005e88 <_printf_float+0x300>)
 8005c70:	2b47      	cmp	r3, #71	; 0x47
 8005c72:	d9d5      	bls.n	8005c20 <_printf_float+0x98>
 8005c74:	4d85      	ldr	r5, [pc, #532]	; (8005e8c <_printf_float+0x304>)
 8005c76:	e7d3      	b.n	8005c20 <_printf_float+0x98>
 8005c78:	2220      	movs	r2, #32
 8005c7a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005c7c:	6863      	ldr	r3, [r4, #4]
 8005c7e:	4391      	bics	r1, r2
 8005c80:	910f      	str	r1, [sp, #60]	; 0x3c
 8005c82:	1c5a      	adds	r2, r3, #1
 8005c84:	d149      	bne.n	8005d1a <_printf_float+0x192>
 8005c86:	3307      	adds	r3, #7
 8005c88:	6063      	str	r3, [r4, #4]
 8005c8a:	2380      	movs	r3, #128	; 0x80
 8005c8c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005c8e:	00db      	lsls	r3, r3, #3
 8005c90:	4313      	orrs	r3, r2
 8005c92:	2200      	movs	r2, #0
 8005c94:	9206      	str	r2, [sp, #24]
 8005c96:	aa12      	add	r2, sp, #72	; 0x48
 8005c98:	9205      	str	r2, [sp, #20]
 8005c9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005c9c:	a908      	add	r1, sp, #32
 8005c9e:	9204      	str	r2, [sp, #16]
 8005ca0:	aa11      	add	r2, sp, #68	; 0x44
 8005ca2:	9203      	str	r2, [sp, #12]
 8005ca4:	2223      	movs	r2, #35	; 0x23
 8005ca6:	6023      	str	r3, [r4, #0]
 8005ca8:	9301      	str	r3, [sp, #4]
 8005caa:	6863      	ldr	r3, [r4, #4]
 8005cac:	1852      	adds	r2, r2, r1
 8005cae:	9202      	str	r2, [sp, #8]
 8005cb0:	9300      	str	r3, [sp, #0]
 8005cb2:	0038      	movs	r0, r7
 8005cb4:	002b      	movs	r3, r5
 8005cb6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005cb8:	f7ff febc 	bl	8005a34 <__cvt>
 8005cbc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005cbe:	0005      	movs	r5, r0
 8005cc0:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005cc2:	2b47      	cmp	r3, #71	; 0x47
 8005cc4:	d108      	bne.n	8005cd8 <_printf_float+0x150>
 8005cc6:	1ccb      	adds	r3, r1, #3
 8005cc8:	db02      	blt.n	8005cd0 <_printf_float+0x148>
 8005cca:	6863      	ldr	r3, [r4, #4]
 8005ccc:	4299      	cmp	r1, r3
 8005cce:	dd48      	ble.n	8005d62 <_printf_float+0x1da>
 8005cd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cd2:	3b02      	subs	r3, #2
 8005cd4:	b2db      	uxtb	r3, r3
 8005cd6:	930a      	str	r3, [sp, #40]	; 0x28
 8005cd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cda:	2b65      	cmp	r3, #101	; 0x65
 8005cdc:	d824      	bhi.n	8005d28 <_printf_float+0x1a0>
 8005cde:	0020      	movs	r0, r4
 8005ce0:	001a      	movs	r2, r3
 8005ce2:	3901      	subs	r1, #1
 8005ce4:	3050      	adds	r0, #80	; 0x50
 8005ce6:	9111      	str	r1, [sp, #68]	; 0x44
 8005ce8:	f7ff ff07 	bl	8005afa <__exponent>
 8005cec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005cee:	900b      	str	r0, [sp, #44]	; 0x2c
 8005cf0:	1813      	adds	r3, r2, r0
 8005cf2:	6123      	str	r3, [r4, #16]
 8005cf4:	2a01      	cmp	r2, #1
 8005cf6:	dc02      	bgt.n	8005cfe <_printf_float+0x176>
 8005cf8:	6822      	ldr	r2, [r4, #0]
 8005cfa:	07d2      	lsls	r2, r2, #31
 8005cfc:	d501      	bpl.n	8005d02 <_printf_float+0x17a>
 8005cfe:	3301      	adds	r3, #1
 8005d00:	6123      	str	r3, [r4, #16]
 8005d02:	2323      	movs	r3, #35	; 0x23
 8005d04:	aa08      	add	r2, sp, #32
 8005d06:	189b      	adds	r3, r3, r2
 8005d08:	781b      	ldrb	r3, [r3, #0]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d100      	bne.n	8005d10 <_printf_float+0x188>
 8005d0e:	e78f      	b.n	8005c30 <_printf_float+0xa8>
 8005d10:	0023      	movs	r3, r4
 8005d12:	222d      	movs	r2, #45	; 0x2d
 8005d14:	3343      	adds	r3, #67	; 0x43
 8005d16:	701a      	strb	r2, [r3, #0]
 8005d18:	e78a      	b.n	8005c30 <_printf_float+0xa8>
 8005d1a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005d1c:	2a47      	cmp	r2, #71	; 0x47
 8005d1e:	d1b4      	bne.n	8005c8a <_printf_float+0x102>
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d1b2      	bne.n	8005c8a <_printf_float+0x102>
 8005d24:	3301      	adds	r3, #1
 8005d26:	e7af      	b.n	8005c88 <_printf_float+0x100>
 8005d28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d2a:	2b66      	cmp	r3, #102	; 0x66
 8005d2c:	d11b      	bne.n	8005d66 <_printf_float+0x1de>
 8005d2e:	6863      	ldr	r3, [r4, #4]
 8005d30:	2900      	cmp	r1, #0
 8005d32:	dd0d      	ble.n	8005d50 <_printf_float+0x1c8>
 8005d34:	6121      	str	r1, [r4, #16]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d102      	bne.n	8005d40 <_printf_float+0x1b8>
 8005d3a:	6822      	ldr	r2, [r4, #0]
 8005d3c:	07d2      	lsls	r2, r2, #31
 8005d3e:	d502      	bpl.n	8005d46 <_printf_float+0x1be>
 8005d40:	3301      	adds	r3, #1
 8005d42:	1859      	adds	r1, r3, r1
 8005d44:	6121      	str	r1, [r4, #16]
 8005d46:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005d48:	65a3      	str	r3, [r4, #88]	; 0x58
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d4e:	e7d8      	b.n	8005d02 <_printf_float+0x17a>
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d103      	bne.n	8005d5c <_printf_float+0x1d4>
 8005d54:	2201      	movs	r2, #1
 8005d56:	6821      	ldr	r1, [r4, #0]
 8005d58:	4211      	tst	r1, r2
 8005d5a:	d000      	beq.n	8005d5e <_printf_float+0x1d6>
 8005d5c:	1c9a      	adds	r2, r3, #2
 8005d5e:	6122      	str	r2, [r4, #16]
 8005d60:	e7f1      	b.n	8005d46 <_printf_float+0x1be>
 8005d62:	2367      	movs	r3, #103	; 0x67
 8005d64:	930a      	str	r3, [sp, #40]	; 0x28
 8005d66:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005d68:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	db06      	blt.n	8005d7c <_printf_float+0x1f4>
 8005d6e:	6822      	ldr	r2, [r4, #0]
 8005d70:	6123      	str	r3, [r4, #16]
 8005d72:	07d2      	lsls	r2, r2, #31
 8005d74:	d5e7      	bpl.n	8005d46 <_printf_float+0x1be>
 8005d76:	3301      	adds	r3, #1
 8005d78:	6123      	str	r3, [r4, #16]
 8005d7a:	e7e4      	b.n	8005d46 <_printf_float+0x1be>
 8005d7c:	2101      	movs	r1, #1
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	dc01      	bgt.n	8005d86 <_printf_float+0x1fe>
 8005d82:	1849      	adds	r1, r1, r1
 8005d84:	1ac9      	subs	r1, r1, r3
 8005d86:	1852      	adds	r2, r2, r1
 8005d88:	e7e9      	b.n	8005d5e <_printf_float+0x1d6>
 8005d8a:	6822      	ldr	r2, [r4, #0]
 8005d8c:	0553      	lsls	r3, r2, #21
 8005d8e:	d407      	bmi.n	8005da0 <_printf_float+0x218>
 8005d90:	6923      	ldr	r3, [r4, #16]
 8005d92:	002a      	movs	r2, r5
 8005d94:	0038      	movs	r0, r7
 8005d96:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005d98:	47b0      	blx	r6
 8005d9a:	1c43      	adds	r3, r0, #1
 8005d9c:	d128      	bne.n	8005df0 <_printf_float+0x268>
 8005d9e:	e751      	b.n	8005c44 <_printf_float+0xbc>
 8005da0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005da2:	2b65      	cmp	r3, #101	; 0x65
 8005da4:	d800      	bhi.n	8005da8 <_printf_float+0x220>
 8005da6:	e0e1      	b.n	8005f6c <_printf_float+0x3e4>
 8005da8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8005daa:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8005dac:	2200      	movs	r2, #0
 8005dae:	2300      	movs	r3, #0
 8005db0:	f7fa fb46 	bl	8000440 <__aeabi_dcmpeq>
 8005db4:	2800      	cmp	r0, #0
 8005db6:	d031      	beq.n	8005e1c <_printf_float+0x294>
 8005db8:	2301      	movs	r3, #1
 8005dba:	0038      	movs	r0, r7
 8005dbc:	4a34      	ldr	r2, [pc, #208]	; (8005e90 <_printf_float+0x308>)
 8005dbe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005dc0:	47b0      	blx	r6
 8005dc2:	1c43      	adds	r3, r0, #1
 8005dc4:	d100      	bne.n	8005dc8 <_printf_float+0x240>
 8005dc6:	e73d      	b.n	8005c44 <_printf_float+0xbc>
 8005dc8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005dca:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	db02      	blt.n	8005dd6 <_printf_float+0x24e>
 8005dd0:	6823      	ldr	r3, [r4, #0]
 8005dd2:	07db      	lsls	r3, r3, #31
 8005dd4:	d50c      	bpl.n	8005df0 <_printf_float+0x268>
 8005dd6:	0038      	movs	r0, r7
 8005dd8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005dda:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005ddc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005dde:	47b0      	blx	r6
 8005de0:	2500      	movs	r5, #0
 8005de2:	1c43      	adds	r3, r0, #1
 8005de4:	d100      	bne.n	8005de8 <_printf_float+0x260>
 8005de6:	e72d      	b.n	8005c44 <_printf_float+0xbc>
 8005de8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005dea:	3b01      	subs	r3, #1
 8005dec:	42ab      	cmp	r3, r5
 8005dee:	dc0a      	bgt.n	8005e06 <_printf_float+0x27e>
 8005df0:	6823      	ldr	r3, [r4, #0]
 8005df2:	079b      	lsls	r3, r3, #30
 8005df4:	d500      	bpl.n	8005df8 <_printf_float+0x270>
 8005df6:	e106      	b.n	8006006 <_printf_float+0x47e>
 8005df8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005dfa:	68e0      	ldr	r0, [r4, #12]
 8005dfc:	4298      	cmp	r0, r3
 8005dfe:	db00      	blt.n	8005e02 <_printf_float+0x27a>
 8005e00:	e722      	b.n	8005c48 <_printf_float+0xc0>
 8005e02:	0018      	movs	r0, r3
 8005e04:	e720      	b.n	8005c48 <_printf_float+0xc0>
 8005e06:	0022      	movs	r2, r4
 8005e08:	2301      	movs	r3, #1
 8005e0a:	0038      	movs	r0, r7
 8005e0c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005e0e:	321a      	adds	r2, #26
 8005e10:	47b0      	blx	r6
 8005e12:	1c43      	adds	r3, r0, #1
 8005e14:	d100      	bne.n	8005e18 <_printf_float+0x290>
 8005e16:	e715      	b.n	8005c44 <_printf_float+0xbc>
 8005e18:	3501      	adds	r5, #1
 8005e1a:	e7e5      	b.n	8005de8 <_printf_float+0x260>
 8005e1c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	dc38      	bgt.n	8005e94 <_printf_float+0x30c>
 8005e22:	2301      	movs	r3, #1
 8005e24:	0038      	movs	r0, r7
 8005e26:	4a1a      	ldr	r2, [pc, #104]	; (8005e90 <_printf_float+0x308>)
 8005e28:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005e2a:	47b0      	blx	r6
 8005e2c:	1c43      	adds	r3, r0, #1
 8005e2e:	d100      	bne.n	8005e32 <_printf_float+0x2aa>
 8005e30:	e708      	b.n	8005c44 <_printf_float+0xbc>
 8005e32:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005e34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005e36:	4313      	orrs	r3, r2
 8005e38:	d102      	bne.n	8005e40 <_printf_float+0x2b8>
 8005e3a:	6823      	ldr	r3, [r4, #0]
 8005e3c:	07db      	lsls	r3, r3, #31
 8005e3e:	d5d7      	bpl.n	8005df0 <_printf_float+0x268>
 8005e40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005e42:	0038      	movs	r0, r7
 8005e44:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005e46:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005e48:	47b0      	blx	r6
 8005e4a:	1c43      	adds	r3, r0, #1
 8005e4c:	d100      	bne.n	8005e50 <_printf_float+0x2c8>
 8005e4e:	e6f9      	b.n	8005c44 <_printf_float+0xbc>
 8005e50:	2300      	movs	r3, #0
 8005e52:	930a      	str	r3, [sp, #40]	; 0x28
 8005e54:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005e56:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e58:	425b      	negs	r3, r3
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	dc01      	bgt.n	8005e62 <_printf_float+0x2da>
 8005e5e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005e60:	e797      	b.n	8005d92 <_printf_float+0x20a>
 8005e62:	0022      	movs	r2, r4
 8005e64:	2301      	movs	r3, #1
 8005e66:	0038      	movs	r0, r7
 8005e68:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005e6a:	321a      	adds	r2, #26
 8005e6c:	47b0      	blx	r6
 8005e6e:	1c43      	adds	r3, r0, #1
 8005e70:	d100      	bne.n	8005e74 <_printf_float+0x2ec>
 8005e72:	e6e7      	b.n	8005c44 <_printf_float+0xbc>
 8005e74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e76:	3301      	adds	r3, #1
 8005e78:	e7eb      	b.n	8005e52 <_printf_float+0x2ca>
 8005e7a:	46c0      	nop			; (mov r8, r8)
 8005e7c:	7fefffff 	.word	0x7fefffff
 8005e80:	080086ac 	.word	0x080086ac
 8005e84:	080086b0 	.word	0x080086b0
 8005e88:	080086b4 	.word	0x080086b4
 8005e8c:	080086b8 	.word	0x080086b8
 8005e90:	080086bc 	.word	0x080086bc
 8005e94:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005e96:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005e98:	920a      	str	r2, [sp, #40]	; 0x28
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	dd00      	ble.n	8005ea0 <_printf_float+0x318>
 8005e9e:	930a      	str	r3, [sp, #40]	; 0x28
 8005ea0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	dc3c      	bgt.n	8005f20 <_printf_float+0x398>
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	930d      	str	r3, [sp, #52]	; 0x34
 8005eaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eac:	43db      	mvns	r3, r3
 8005eae:	17db      	asrs	r3, r3, #31
 8005eb0:	930f      	str	r3, [sp, #60]	; 0x3c
 8005eb2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005eb4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005eb6:	930b      	str	r3, [sp, #44]	; 0x2c
 8005eb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eba:	4013      	ands	r3, r2
 8005ebc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005ebe:	1ad3      	subs	r3, r2, r3
 8005ec0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	dc34      	bgt.n	8005f30 <_printf_float+0x3a8>
 8005ec6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ec8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	db3d      	blt.n	8005f4a <_printf_float+0x3c2>
 8005ece:	6823      	ldr	r3, [r4, #0]
 8005ed0:	07db      	lsls	r3, r3, #31
 8005ed2:	d43a      	bmi.n	8005f4a <_printf_float+0x3c2>
 8005ed4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005ed6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ed8:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005eda:	1ad3      	subs	r3, r2, r3
 8005edc:	1a52      	subs	r2, r2, r1
 8005ede:	920a      	str	r2, [sp, #40]	; 0x28
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	dd00      	ble.n	8005ee6 <_printf_float+0x35e>
 8005ee4:	930a      	str	r3, [sp, #40]	; 0x28
 8005ee6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	dc36      	bgt.n	8005f5a <_printf_float+0x3d2>
 8005eec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eee:	2500      	movs	r5, #0
 8005ef0:	43db      	mvns	r3, r3
 8005ef2:	17db      	asrs	r3, r3, #31
 8005ef4:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ef6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005ef8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005efa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005efc:	1a9b      	subs	r3, r3, r2
 8005efe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f00:	400a      	ands	r2, r1
 8005f02:	1a9b      	subs	r3, r3, r2
 8005f04:	42ab      	cmp	r3, r5
 8005f06:	dc00      	bgt.n	8005f0a <_printf_float+0x382>
 8005f08:	e772      	b.n	8005df0 <_printf_float+0x268>
 8005f0a:	0022      	movs	r2, r4
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	0038      	movs	r0, r7
 8005f10:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f12:	321a      	adds	r2, #26
 8005f14:	47b0      	blx	r6
 8005f16:	1c43      	adds	r3, r0, #1
 8005f18:	d100      	bne.n	8005f1c <_printf_float+0x394>
 8005f1a:	e693      	b.n	8005c44 <_printf_float+0xbc>
 8005f1c:	3501      	adds	r5, #1
 8005f1e:	e7ea      	b.n	8005ef6 <_printf_float+0x36e>
 8005f20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f22:	002a      	movs	r2, r5
 8005f24:	0038      	movs	r0, r7
 8005f26:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f28:	47b0      	blx	r6
 8005f2a:	1c43      	adds	r3, r0, #1
 8005f2c:	d1bb      	bne.n	8005ea6 <_printf_float+0x31e>
 8005f2e:	e689      	b.n	8005c44 <_printf_float+0xbc>
 8005f30:	0022      	movs	r2, r4
 8005f32:	2301      	movs	r3, #1
 8005f34:	0038      	movs	r0, r7
 8005f36:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f38:	321a      	adds	r2, #26
 8005f3a:	47b0      	blx	r6
 8005f3c:	1c43      	adds	r3, r0, #1
 8005f3e:	d100      	bne.n	8005f42 <_printf_float+0x3ba>
 8005f40:	e680      	b.n	8005c44 <_printf_float+0xbc>
 8005f42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f44:	3301      	adds	r3, #1
 8005f46:	930d      	str	r3, [sp, #52]	; 0x34
 8005f48:	e7b3      	b.n	8005eb2 <_printf_float+0x32a>
 8005f4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f4c:	0038      	movs	r0, r7
 8005f4e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f50:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f52:	47b0      	blx	r6
 8005f54:	1c43      	adds	r3, r0, #1
 8005f56:	d1bd      	bne.n	8005ed4 <_printf_float+0x34c>
 8005f58:	e674      	b.n	8005c44 <_printf_float+0xbc>
 8005f5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f5c:	0038      	movs	r0, r7
 8005f5e:	18ea      	adds	r2, r5, r3
 8005f60:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f64:	47b0      	blx	r6
 8005f66:	1c43      	adds	r3, r0, #1
 8005f68:	d1c0      	bne.n	8005eec <_printf_float+0x364>
 8005f6a:	e66b      	b.n	8005c44 <_printf_float+0xbc>
 8005f6c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005f6e:	2b01      	cmp	r3, #1
 8005f70:	dc02      	bgt.n	8005f78 <_printf_float+0x3f0>
 8005f72:	2301      	movs	r3, #1
 8005f74:	421a      	tst	r2, r3
 8005f76:	d034      	beq.n	8005fe2 <_printf_float+0x45a>
 8005f78:	2301      	movs	r3, #1
 8005f7a:	002a      	movs	r2, r5
 8005f7c:	0038      	movs	r0, r7
 8005f7e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f80:	47b0      	blx	r6
 8005f82:	1c43      	adds	r3, r0, #1
 8005f84:	d100      	bne.n	8005f88 <_printf_float+0x400>
 8005f86:	e65d      	b.n	8005c44 <_printf_float+0xbc>
 8005f88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f8a:	0038      	movs	r0, r7
 8005f8c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f8e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f90:	47b0      	blx	r6
 8005f92:	1c43      	adds	r3, r0, #1
 8005f94:	d100      	bne.n	8005f98 <_printf_float+0x410>
 8005f96:	e655      	b.n	8005c44 <_printf_float+0xbc>
 8005f98:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8005f9a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	f7fa fa4e 	bl	8000440 <__aeabi_dcmpeq>
 8005fa4:	2800      	cmp	r0, #0
 8005fa6:	d11a      	bne.n	8005fde <_printf_float+0x456>
 8005fa8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005faa:	1c6a      	adds	r2, r5, #1
 8005fac:	3b01      	subs	r3, #1
 8005fae:	0038      	movs	r0, r7
 8005fb0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005fb2:	47b0      	blx	r6
 8005fb4:	1c43      	adds	r3, r0, #1
 8005fb6:	d10e      	bne.n	8005fd6 <_printf_float+0x44e>
 8005fb8:	e644      	b.n	8005c44 <_printf_float+0xbc>
 8005fba:	0022      	movs	r2, r4
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	0038      	movs	r0, r7
 8005fc0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005fc2:	321a      	adds	r2, #26
 8005fc4:	47b0      	blx	r6
 8005fc6:	1c43      	adds	r3, r0, #1
 8005fc8:	d100      	bne.n	8005fcc <_printf_float+0x444>
 8005fca:	e63b      	b.n	8005c44 <_printf_float+0xbc>
 8005fcc:	3501      	adds	r5, #1
 8005fce:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005fd0:	3b01      	subs	r3, #1
 8005fd2:	42ab      	cmp	r3, r5
 8005fd4:	dcf1      	bgt.n	8005fba <_printf_float+0x432>
 8005fd6:	0022      	movs	r2, r4
 8005fd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005fda:	3250      	adds	r2, #80	; 0x50
 8005fdc:	e6da      	b.n	8005d94 <_printf_float+0x20c>
 8005fde:	2500      	movs	r5, #0
 8005fe0:	e7f5      	b.n	8005fce <_printf_float+0x446>
 8005fe2:	002a      	movs	r2, r5
 8005fe4:	e7e3      	b.n	8005fae <_printf_float+0x426>
 8005fe6:	0022      	movs	r2, r4
 8005fe8:	2301      	movs	r3, #1
 8005fea:	0038      	movs	r0, r7
 8005fec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005fee:	3219      	adds	r2, #25
 8005ff0:	47b0      	blx	r6
 8005ff2:	1c43      	adds	r3, r0, #1
 8005ff4:	d100      	bne.n	8005ff8 <_printf_float+0x470>
 8005ff6:	e625      	b.n	8005c44 <_printf_float+0xbc>
 8005ff8:	3501      	adds	r5, #1
 8005ffa:	68e3      	ldr	r3, [r4, #12]
 8005ffc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005ffe:	1a9b      	subs	r3, r3, r2
 8006000:	42ab      	cmp	r3, r5
 8006002:	dcf0      	bgt.n	8005fe6 <_printf_float+0x45e>
 8006004:	e6f8      	b.n	8005df8 <_printf_float+0x270>
 8006006:	2500      	movs	r5, #0
 8006008:	e7f7      	b.n	8005ffa <_printf_float+0x472>
 800600a:	46c0      	nop			; (mov r8, r8)

0800600c <_printf_common>:
 800600c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800600e:	0015      	movs	r5, r2
 8006010:	9301      	str	r3, [sp, #4]
 8006012:	688a      	ldr	r2, [r1, #8]
 8006014:	690b      	ldr	r3, [r1, #16]
 8006016:	000c      	movs	r4, r1
 8006018:	9000      	str	r0, [sp, #0]
 800601a:	4293      	cmp	r3, r2
 800601c:	da00      	bge.n	8006020 <_printf_common+0x14>
 800601e:	0013      	movs	r3, r2
 8006020:	0022      	movs	r2, r4
 8006022:	602b      	str	r3, [r5, #0]
 8006024:	3243      	adds	r2, #67	; 0x43
 8006026:	7812      	ldrb	r2, [r2, #0]
 8006028:	2a00      	cmp	r2, #0
 800602a:	d001      	beq.n	8006030 <_printf_common+0x24>
 800602c:	3301      	adds	r3, #1
 800602e:	602b      	str	r3, [r5, #0]
 8006030:	6823      	ldr	r3, [r4, #0]
 8006032:	069b      	lsls	r3, r3, #26
 8006034:	d502      	bpl.n	800603c <_printf_common+0x30>
 8006036:	682b      	ldr	r3, [r5, #0]
 8006038:	3302      	adds	r3, #2
 800603a:	602b      	str	r3, [r5, #0]
 800603c:	6822      	ldr	r2, [r4, #0]
 800603e:	2306      	movs	r3, #6
 8006040:	0017      	movs	r7, r2
 8006042:	401f      	ands	r7, r3
 8006044:	421a      	tst	r2, r3
 8006046:	d027      	beq.n	8006098 <_printf_common+0x8c>
 8006048:	0023      	movs	r3, r4
 800604a:	3343      	adds	r3, #67	; 0x43
 800604c:	781b      	ldrb	r3, [r3, #0]
 800604e:	1e5a      	subs	r2, r3, #1
 8006050:	4193      	sbcs	r3, r2
 8006052:	6822      	ldr	r2, [r4, #0]
 8006054:	0692      	lsls	r2, r2, #26
 8006056:	d430      	bmi.n	80060ba <_printf_common+0xae>
 8006058:	0022      	movs	r2, r4
 800605a:	9901      	ldr	r1, [sp, #4]
 800605c:	9800      	ldr	r0, [sp, #0]
 800605e:	9e08      	ldr	r6, [sp, #32]
 8006060:	3243      	adds	r2, #67	; 0x43
 8006062:	47b0      	blx	r6
 8006064:	1c43      	adds	r3, r0, #1
 8006066:	d025      	beq.n	80060b4 <_printf_common+0xa8>
 8006068:	2306      	movs	r3, #6
 800606a:	6820      	ldr	r0, [r4, #0]
 800606c:	682a      	ldr	r2, [r5, #0]
 800606e:	68e1      	ldr	r1, [r4, #12]
 8006070:	2500      	movs	r5, #0
 8006072:	4003      	ands	r3, r0
 8006074:	2b04      	cmp	r3, #4
 8006076:	d103      	bne.n	8006080 <_printf_common+0x74>
 8006078:	1a8d      	subs	r5, r1, r2
 800607a:	43eb      	mvns	r3, r5
 800607c:	17db      	asrs	r3, r3, #31
 800607e:	401d      	ands	r5, r3
 8006080:	68a3      	ldr	r3, [r4, #8]
 8006082:	6922      	ldr	r2, [r4, #16]
 8006084:	4293      	cmp	r3, r2
 8006086:	dd01      	ble.n	800608c <_printf_common+0x80>
 8006088:	1a9b      	subs	r3, r3, r2
 800608a:	18ed      	adds	r5, r5, r3
 800608c:	2700      	movs	r7, #0
 800608e:	42bd      	cmp	r5, r7
 8006090:	d120      	bne.n	80060d4 <_printf_common+0xc8>
 8006092:	2000      	movs	r0, #0
 8006094:	e010      	b.n	80060b8 <_printf_common+0xac>
 8006096:	3701      	adds	r7, #1
 8006098:	68e3      	ldr	r3, [r4, #12]
 800609a:	682a      	ldr	r2, [r5, #0]
 800609c:	1a9b      	subs	r3, r3, r2
 800609e:	42bb      	cmp	r3, r7
 80060a0:	ddd2      	ble.n	8006048 <_printf_common+0x3c>
 80060a2:	0022      	movs	r2, r4
 80060a4:	2301      	movs	r3, #1
 80060a6:	9901      	ldr	r1, [sp, #4]
 80060a8:	9800      	ldr	r0, [sp, #0]
 80060aa:	9e08      	ldr	r6, [sp, #32]
 80060ac:	3219      	adds	r2, #25
 80060ae:	47b0      	blx	r6
 80060b0:	1c43      	adds	r3, r0, #1
 80060b2:	d1f0      	bne.n	8006096 <_printf_common+0x8a>
 80060b4:	2001      	movs	r0, #1
 80060b6:	4240      	negs	r0, r0
 80060b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80060ba:	2030      	movs	r0, #48	; 0x30
 80060bc:	18e1      	adds	r1, r4, r3
 80060be:	3143      	adds	r1, #67	; 0x43
 80060c0:	7008      	strb	r0, [r1, #0]
 80060c2:	0021      	movs	r1, r4
 80060c4:	1c5a      	adds	r2, r3, #1
 80060c6:	3145      	adds	r1, #69	; 0x45
 80060c8:	7809      	ldrb	r1, [r1, #0]
 80060ca:	18a2      	adds	r2, r4, r2
 80060cc:	3243      	adds	r2, #67	; 0x43
 80060ce:	3302      	adds	r3, #2
 80060d0:	7011      	strb	r1, [r2, #0]
 80060d2:	e7c1      	b.n	8006058 <_printf_common+0x4c>
 80060d4:	0022      	movs	r2, r4
 80060d6:	2301      	movs	r3, #1
 80060d8:	9901      	ldr	r1, [sp, #4]
 80060da:	9800      	ldr	r0, [sp, #0]
 80060dc:	9e08      	ldr	r6, [sp, #32]
 80060de:	321a      	adds	r2, #26
 80060e0:	47b0      	blx	r6
 80060e2:	1c43      	adds	r3, r0, #1
 80060e4:	d0e6      	beq.n	80060b4 <_printf_common+0xa8>
 80060e6:	3701      	adds	r7, #1
 80060e8:	e7d1      	b.n	800608e <_printf_common+0x82>
	...

080060ec <_printf_i>:
 80060ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060ee:	b08b      	sub	sp, #44	; 0x2c
 80060f0:	9206      	str	r2, [sp, #24]
 80060f2:	000a      	movs	r2, r1
 80060f4:	3243      	adds	r2, #67	; 0x43
 80060f6:	9307      	str	r3, [sp, #28]
 80060f8:	9005      	str	r0, [sp, #20]
 80060fa:	9204      	str	r2, [sp, #16]
 80060fc:	7e0a      	ldrb	r2, [r1, #24]
 80060fe:	000c      	movs	r4, r1
 8006100:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006102:	2a78      	cmp	r2, #120	; 0x78
 8006104:	d807      	bhi.n	8006116 <_printf_i+0x2a>
 8006106:	2a62      	cmp	r2, #98	; 0x62
 8006108:	d809      	bhi.n	800611e <_printf_i+0x32>
 800610a:	2a00      	cmp	r2, #0
 800610c:	d100      	bne.n	8006110 <_printf_i+0x24>
 800610e:	e0c1      	b.n	8006294 <_printf_i+0x1a8>
 8006110:	2a58      	cmp	r2, #88	; 0x58
 8006112:	d100      	bne.n	8006116 <_printf_i+0x2a>
 8006114:	e08c      	b.n	8006230 <_printf_i+0x144>
 8006116:	0026      	movs	r6, r4
 8006118:	3642      	adds	r6, #66	; 0x42
 800611a:	7032      	strb	r2, [r6, #0]
 800611c:	e022      	b.n	8006164 <_printf_i+0x78>
 800611e:	0010      	movs	r0, r2
 8006120:	3863      	subs	r0, #99	; 0x63
 8006122:	2815      	cmp	r0, #21
 8006124:	d8f7      	bhi.n	8006116 <_printf_i+0x2a>
 8006126:	f7f9 fffb 	bl	8000120 <__gnu_thumb1_case_shi>
 800612a:	0016      	.short	0x0016
 800612c:	fff6001f 	.word	0xfff6001f
 8006130:	fff6fff6 	.word	0xfff6fff6
 8006134:	001ffff6 	.word	0x001ffff6
 8006138:	fff6fff6 	.word	0xfff6fff6
 800613c:	fff6fff6 	.word	0xfff6fff6
 8006140:	003600a8 	.word	0x003600a8
 8006144:	fff6009a 	.word	0xfff6009a
 8006148:	00b9fff6 	.word	0x00b9fff6
 800614c:	0036fff6 	.word	0x0036fff6
 8006150:	fff6fff6 	.word	0xfff6fff6
 8006154:	009e      	.short	0x009e
 8006156:	0026      	movs	r6, r4
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	3642      	adds	r6, #66	; 0x42
 800615c:	1d11      	adds	r1, r2, #4
 800615e:	6019      	str	r1, [r3, #0]
 8006160:	6813      	ldr	r3, [r2, #0]
 8006162:	7033      	strb	r3, [r6, #0]
 8006164:	2301      	movs	r3, #1
 8006166:	e0a7      	b.n	80062b8 <_printf_i+0x1cc>
 8006168:	6808      	ldr	r0, [r1, #0]
 800616a:	6819      	ldr	r1, [r3, #0]
 800616c:	1d0a      	adds	r2, r1, #4
 800616e:	0605      	lsls	r5, r0, #24
 8006170:	d50b      	bpl.n	800618a <_printf_i+0x9e>
 8006172:	680d      	ldr	r5, [r1, #0]
 8006174:	601a      	str	r2, [r3, #0]
 8006176:	2d00      	cmp	r5, #0
 8006178:	da03      	bge.n	8006182 <_printf_i+0x96>
 800617a:	232d      	movs	r3, #45	; 0x2d
 800617c:	9a04      	ldr	r2, [sp, #16]
 800617e:	426d      	negs	r5, r5
 8006180:	7013      	strb	r3, [r2, #0]
 8006182:	4b61      	ldr	r3, [pc, #388]	; (8006308 <_printf_i+0x21c>)
 8006184:	270a      	movs	r7, #10
 8006186:	9303      	str	r3, [sp, #12]
 8006188:	e01b      	b.n	80061c2 <_printf_i+0xd6>
 800618a:	680d      	ldr	r5, [r1, #0]
 800618c:	601a      	str	r2, [r3, #0]
 800618e:	0641      	lsls	r1, r0, #25
 8006190:	d5f1      	bpl.n	8006176 <_printf_i+0x8a>
 8006192:	b22d      	sxth	r5, r5
 8006194:	e7ef      	b.n	8006176 <_printf_i+0x8a>
 8006196:	680d      	ldr	r5, [r1, #0]
 8006198:	6819      	ldr	r1, [r3, #0]
 800619a:	1d08      	adds	r0, r1, #4
 800619c:	6018      	str	r0, [r3, #0]
 800619e:	062e      	lsls	r6, r5, #24
 80061a0:	d501      	bpl.n	80061a6 <_printf_i+0xba>
 80061a2:	680d      	ldr	r5, [r1, #0]
 80061a4:	e003      	b.n	80061ae <_printf_i+0xc2>
 80061a6:	066d      	lsls	r5, r5, #25
 80061a8:	d5fb      	bpl.n	80061a2 <_printf_i+0xb6>
 80061aa:	680d      	ldr	r5, [r1, #0]
 80061ac:	b2ad      	uxth	r5, r5
 80061ae:	4b56      	ldr	r3, [pc, #344]	; (8006308 <_printf_i+0x21c>)
 80061b0:	2708      	movs	r7, #8
 80061b2:	9303      	str	r3, [sp, #12]
 80061b4:	2a6f      	cmp	r2, #111	; 0x6f
 80061b6:	d000      	beq.n	80061ba <_printf_i+0xce>
 80061b8:	3702      	adds	r7, #2
 80061ba:	0023      	movs	r3, r4
 80061bc:	2200      	movs	r2, #0
 80061be:	3343      	adds	r3, #67	; 0x43
 80061c0:	701a      	strb	r2, [r3, #0]
 80061c2:	6863      	ldr	r3, [r4, #4]
 80061c4:	60a3      	str	r3, [r4, #8]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	db03      	blt.n	80061d2 <_printf_i+0xe6>
 80061ca:	2204      	movs	r2, #4
 80061cc:	6821      	ldr	r1, [r4, #0]
 80061ce:	4391      	bics	r1, r2
 80061d0:	6021      	str	r1, [r4, #0]
 80061d2:	2d00      	cmp	r5, #0
 80061d4:	d102      	bne.n	80061dc <_printf_i+0xf0>
 80061d6:	9e04      	ldr	r6, [sp, #16]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d00c      	beq.n	80061f6 <_printf_i+0x10a>
 80061dc:	9e04      	ldr	r6, [sp, #16]
 80061de:	0028      	movs	r0, r5
 80061e0:	0039      	movs	r1, r7
 80061e2:	f7fa f82d 	bl	8000240 <__aeabi_uidivmod>
 80061e6:	9b03      	ldr	r3, [sp, #12]
 80061e8:	3e01      	subs	r6, #1
 80061ea:	5c5b      	ldrb	r3, [r3, r1]
 80061ec:	7033      	strb	r3, [r6, #0]
 80061ee:	002b      	movs	r3, r5
 80061f0:	0005      	movs	r5, r0
 80061f2:	429f      	cmp	r7, r3
 80061f4:	d9f3      	bls.n	80061de <_printf_i+0xf2>
 80061f6:	2f08      	cmp	r7, #8
 80061f8:	d109      	bne.n	800620e <_printf_i+0x122>
 80061fa:	6823      	ldr	r3, [r4, #0]
 80061fc:	07db      	lsls	r3, r3, #31
 80061fe:	d506      	bpl.n	800620e <_printf_i+0x122>
 8006200:	6863      	ldr	r3, [r4, #4]
 8006202:	6922      	ldr	r2, [r4, #16]
 8006204:	4293      	cmp	r3, r2
 8006206:	dc02      	bgt.n	800620e <_printf_i+0x122>
 8006208:	2330      	movs	r3, #48	; 0x30
 800620a:	3e01      	subs	r6, #1
 800620c:	7033      	strb	r3, [r6, #0]
 800620e:	9b04      	ldr	r3, [sp, #16]
 8006210:	1b9b      	subs	r3, r3, r6
 8006212:	6123      	str	r3, [r4, #16]
 8006214:	9b07      	ldr	r3, [sp, #28]
 8006216:	0021      	movs	r1, r4
 8006218:	9300      	str	r3, [sp, #0]
 800621a:	9805      	ldr	r0, [sp, #20]
 800621c:	9b06      	ldr	r3, [sp, #24]
 800621e:	aa09      	add	r2, sp, #36	; 0x24
 8006220:	f7ff fef4 	bl	800600c <_printf_common>
 8006224:	1c43      	adds	r3, r0, #1
 8006226:	d14c      	bne.n	80062c2 <_printf_i+0x1d6>
 8006228:	2001      	movs	r0, #1
 800622a:	4240      	negs	r0, r0
 800622c:	b00b      	add	sp, #44	; 0x2c
 800622e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006230:	3145      	adds	r1, #69	; 0x45
 8006232:	700a      	strb	r2, [r1, #0]
 8006234:	4a34      	ldr	r2, [pc, #208]	; (8006308 <_printf_i+0x21c>)
 8006236:	9203      	str	r2, [sp, #12]
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	6821      	ldr	r1, [r4, #0]
 800623c:	ca20      	ldmia	r2!, {r5}
 800623e:	601a      	str	r2, [r3, #0]
 8006240:	0608      	lsls	r0, r1, #24
 8006242:	d516      	bpl.n	8006272 <_printf_i+0x186>
 8006244:	07cb      	lsls	r3, r1, #31
 8006246:	d502      	bpl.n	800624e <_printf_i+0x162>
 8006248:	2320      	movs	r3, #32
 800624a:	4319      	orrs	r1, r3
 800624c:	6021      	str	r1, [r4, #0]
 800624e:	2710      	movs	r7, #16
 8006250:	2d00      	cmp	r5, #0
 8006252:	d1b2      	bne.n	80061ba <_printf_i+0xce>
 8006254:	2320      	movs	r3, #32
 8006256:	6822      	ldr	r2, [r4, #0]
 8006258:	439a      	bics	r2, r3
 800625a:	6022      	str	r2, [r4, #0]
 800625c:	e7ad      	b.n	80061ba <_printf_i+0xce>
 800625e:	2220      	movs	r2, #32
 8006260:	6809      	ldr	r1, [r1, #0]
 8006262:	430a      	orrs	r2, r1
 8006264:	6022      	str	r2, [r4, #0]
 8006266:	0022      	movs	r2, r4
 8006268:	2178      	movs	r1, #120	; 0x78
 800626a:	3245      	adds	r2, #69	; 0x45
 800626c:	7011      	strb	r1, [r2, #0]
 800626e:	4a27      	ldr	r2, [pc, #156]	; (800630c <_printf_i+0x220>)
 8006270:	e7e1      	b.n	8006236 <_printf_i+0x14a>
 8006272:	0648      	lsls	r0, r1, #25
 8006274:	d5e6      	bpl.n	8006244 <_printf_i+0x158>
 8006276:	b2ad      	uxth	r5, r5
 8006278:	e7e4      	b.n	8006244 <_printf_i+0x158>
 800627a:	681a      	ldr	r2, [r3, #0]
 800627c:	680d      	ldr	r5, [r1, #0]
 800627e:	1d10      	adds	r0, r2, #4
 8006280:	6949      	ldr	r1, [r1, #20]
 8006282:	6018      	str	r0, [r3, #0]
 8006284:	6813      	ldr	r3, [r2, #0]
 8006286:	062e      	lsls	r6, r5, #24
 8006288:	d501      	bpl.n	800628e <_printf_i+0x1a2>
 800628a:	6019      	str	r1, [r3, #0]
 800628c:	e002      	b.n	8006294 <_printf_i+0x1a8>
 800628e:	066d      	lsls	r5, r5, #25
 8006290:	d5fb      	bpl.n	800628a <_printf_i+0x19e>
 8006292:	8019      	strh	r1, [r3, #0]
 8006294:	2300      	movs	r3, #0
 8006296:	9e04      	ldr	r6, [sp, #16]
 8006298:	6123      	str	r3, [r4, #16]
 800629a:	e7bb      	b.n	8006214 <_printf_i+0x128>
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	1d11      	adds	r1, r2, #4
 80062a0:	6019      	str	r1, [r3, #0]
 80062a2:	6816      	ldr	r6, [r2, #0]
 80062a4:	2100      	movs	r1, #0
 80062a6:	0030      	movs	r0, r6
 80062a8:	6862      	ldr	r2, [r4, #4]
 80062aa:	f000 fee5 	bl	8007078 <memchr>
 80062ae:	2800      	cmp	r0, #0
 80062b0:	d001      	beq.n	80062b6 <_printf_i+0x1ca>
 80062b2:	1b80      	subs	r0, r0, r6
 80062b4:	6060      	str	r0, [r4, #4]
 80062b6:	6863      	ldr	r3, [r4, #4]
 80062b8:	6123      	str	r3, [r4, #16]
 80062ba:	2300      	movs	r3, #0
 80062bc:	9a04      	ldr	r2, [sp, #16]
 80062be:	7013      	strb	r3, [r2, #0]
 80062c0:	e7a8      	b.n	8006214 <_printf_i+0x128>
 80062c2:	6923      	ldr	r3, [r4, #16]
 80062c4:	0032      	movs	r2, r6
 80062c6:	9906      	ldr	r1, [sp, #24]
 80062c8:	9805      	ldr	r0, [sp, #20]
 80062ca:	9d07      	ldr	r5, [sp, #28]
 80062cc:	47a8      	blx	r5
 80062ce:	1c43      	adds	r3, r0, #1
 80062d0:	d0aa      	beq.n	8006228 <_printf_i+0x13c>
 80062d2:	6823      	ldr	r3, [r4, #0]
 80062d4:	079b      	lsls	r3, r3, #30
 80062d6:	d415      	bmi.n	8006304 <_printf_i+0x218>
 80062d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062da:	68e0      	ldr	r0, [r4, #12]
 80062dc:	4298      	cmp	r0, r3
 80062de:	daa5      	bge.n	800622c <_printf_i+0x140>
 80062e0:	0018      	movs	r0, r3
 80062e2:	e7a3      	b.n	800622c <_printf_i+0x140>
 80062e4:	0022      	movs	r2, r4
 80062e6:	2301      	movs	r3, #1
 80062e8:	9906      	ldr	r1, [sp, #24]
 80062ea:	9805      	ldr	r0, [sp, #20]
 80062ec:	9e07      	ldr	r6, [sp, #28]
 80062ee:	3219      	adds	r2, #25
 80062f0:	47b0      	blx	r6
 80062f2:	1c43      	adds	r3, r0, #1
 80062f4:	d098      	beq.n	8006228 <_printf_i+0x13c>
 80062f6:	3501      	adds	r5, #1
 80062f8:	68e3      	ldr	r3, [r4, #12]
 80062fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80062fc:	1a9b      	subs	r3, r3, r2
 80062fe:	42ab      	cmp	r3, r5
 8006300:	dcf0      	bgt.n	80062e4 <_printf_i+0x1f8>
 8006302:	e7e9      	b.n	80062d8 <_printf_i+0x1ec>
 8006304:	2500      	movs	r5, #0
 8006306:	e7f7      	b.n	80062f8 <_printf_i+0x20c>
 8006308:	080086be 	.word	0x080086be
 800630c:	080086cf 	.word	0x080086cf

08006310 <quorem>:
 8006310:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006312:	0006      	movs	r6, r0
 8006314:	690b      	ldr	r3, [r1, #16]
 8006316:	6932      	ldr	r2, [r6, #16]
 8006318:	b087      	sub	sp, #28
 800631a:	2000      	movs	r0, #0
 800631c:	9103      	str	r1, [sp, #12]
 800631e:	429a      	cmp	r2, r3
 8006320:	db65      	blt.n	80063ee <quorem+0xde>
 8006322:	3b01      	subs	r3, #1
 8006324:	009c      	lsls	r4, r3, #2
 8006326:	9300      	str	r3, [sp, #0]
 8006328:	000b      	movs	r3, r1
 800632a:	3314      	adds	r3, #20
 800632c:	9305      	str	r3, [sp, #20]
 800632e:	191b      	adds	r3, r3, r4
 8006330:	9304      	str	r3, [sp, #16]
 8006332:	0033      	movs	r3, r6
 8006334:	3314      	adds	r3, #20
 8006336:	9302      	str	r3, [sp, #8]
 8006338:	191c      	adds	r4, r3, r4
 800633a:	9b04      	ldr	r3, [sp, #16]
 800633c:	6827      	ldr	r7, [r4, #0]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	0038      	movs	r0, r7
 8006342:	1c5d      	adds	r5, r3, #1
 8006344:	0029      	movs	r1, r5
 8006346:	9301      	str	r3, [sp, #4]
 8006348:	f7f9 fef4 	bl	8000134 <__udivsi3>
 800634c:	9001      	str	r0, [sp, #4]
 800634e:	42af      	cmp	r7, r5
 8006350:	d324      	bcc.n	800639c <quorem+0x8c>
 8006352:	2500      	movs	r5, #0
 8006354:	46ac      	mov	ip, r5
 8006356:	9802      	ldr	r0, [sp, #8]
 8006358:	9f05      	ldr	r7, [sp, #20]
 800635a:	cf08      	ldmia	r7!, {r3}
 800635c:	9a01      	ldr	r2, [sp, #4]
 800635e:	b299      	uxth	r1, r3
 8006360:	4351      	muls	r1, r2
 8006362:	0c1b      	lsrs	r3, r3, #16
 8006364:	4353      	muls	r3, r2
 8006366:	1949      	adds	r1, r1, r5
 8006368:	0c0a      	lsrs	r2, r1, #16
 800636a:	189b      	adds	r3, r3, r2
 800636c:	6802      	ldr	r2, [r0, #0]
 800636e:	b289      	uxth	r1, r1
 8006370:	b292      	uxth	r2, r2
 8006372:	4462      	add	r2, ip
 8006374:	1a52      	subs	r2, r2, r1
 8006376:	6801      	ldr	r1, [r0, #0]
 8006378:	0c1d      	lsrs	r5, r3, #16
 800637a:	0c09      	lsrs	r1, r1, #16
 800637c:	b29b      	uxth	r3, r3
 800637e:	1acb      	subs	r3, r1, r3
 8006380:	1411      	asrs	r1, r2, #16
 8006382:	185b      	adds	r3, r3, r1
 8006384:	1419      	asrs	r1, r3, #16
 8006386:	b292      	uxth	r2, r2
 8006388:	041b      	lsls	r3, r3, #16
 800638a:	431a      	orrs	r2, r3
 800638c:	9b04      	ldr	r3, [sp, #16]
 800638e:	468c      	mov	ip, r1
 8006390:	c004      	stmia	r0!, {r2}
 8006392:	42bb      	cmp	r3, r7
 8006394:	d2e1      	bcs.n	800635a <quorem+0x4a>
 8006396:	6823      	ldr	r3, [r4, #0]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d030      	beq.n	80063fe <quorem+0xee>
 800639c:	0030      	movs	r0, r6
 800639e:	9903      	ldr	r1, [sp, #12]
 80063a0:	f001 f902 	bl	80075a8 <__mcmp>
 80063a4:	2800      	cmp	r0, #0
 80063a6:	db21      	blt.n	80063ec <quorem+0xdc>
 80063a8:	0030      	movs	r0, r6
 80063aa:	2400      	movs	r4, #0
 80063ac:	9b01      	ldr	r3, [sp, #4]
 80063ae:	9903      	ldr	r1, [sp, #12]
 80063b0:	3301      	adds	r3, #1
 80063b2:	9301      	str	r3, [sp, #4]
 80063b4:	3014      	adds	r0, #20
 80063b6:	3114      	adds	r1, #20
 80063b8:	6803      	ldr	r3, [r0, #0]
 80063ba:	c920      	ldmia	r1!, {r5}
 80063bc:	b29a      	uxth	r2, r3
 80063be:	1914      	adds	r4, r2, r4
 80063c0:	b2aa      	uxth	r2, r5
 80063c2:	1aa2      	subs	r2, r4, r2
 80063c4:	0c1b      	lsrs	r3, r3, #16
 80063c6:	0c2d      	lsrs	r5, r5, #16
 80063c8:	1414      	asrs	r4, r2, #16
 80063ca:	1b5b      	subs	r3, r3, r5
 80063cc:	191b      	adds	r3, r3, r4
 80063ce:	141c      	asrs	r4, r3, #16
 80063d0:	b292      	uxth	r2, r2
 80063d2:	041b      	lsls	r3, r3, #16
 80063d4:	4313      	orrs	r3, r2
 80063d6:	c008      	stmia	r0!, {r3}
 80063d8:	9b04      	ldr	r3, [sp, #16]
 80063da:	428b      	cmp	r3, r1
 80063dc:	d2ec      	bcs.n	80063b8 <quorem+0xa8>
 80063de:	9b00      	ldr	r3, [sp, #0]
 80063e0:	9a02      	ldr	r2, [sp, #8]
 80063e2:	009b      	lsls	r3, r3, #2
 80063e4:	18d3      	adds	r3, r2, r3
 80063e6:	681a      	ldr	r2, [r3, #0]
 80063e8:	2a00      	cmp	r2, #0
 80063ea:	d015      	beq.n	8006418 <quorem+0x108>
 80063ec:	9801      	ldr	r0, [sp, #4]
 80063ee:	b007      	add	sp, #28
 80063f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063f2:	6823      	ldr	r3, [r4, #0]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d106      	bne.n	8006406 <quorem+0xf6>
 80063f8:	9b00      	ldr	r3, [sp, #0]
 80063fa:	3b01      	subs	r3, #1
 80063fc:	9300      	str	r3, [sp, #0]
 80063fe:	9b02      	ldr	r3, [sp, #8]
 8006400:	3c04      	subs	r4, #4
 8006402:	42a3      	cmp	r3, r4
 8006404:	d3f5      	bcc.n	80063f2 <quorem+0xe2>
 8006406:	9b00      	ldr	r3, [sp, #0]
 8006408:	6133      	str	r3, [r6, #16]
 800640a:	e7c7      	b.n	800639c <quorem+0x8c>
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	2a00      	cmp	r2, #0
 8006410:	d106      	bne.n	8006420 <quorem+0x110>
 8006412:	9a00      	ldr	r2, [sp, #0]
 8006414:	3a01      	subs	r2, #1
 8006416:	9200      	str	r2, [sp, #0]
 8006418:	9a02      	ldr	r2, [sp, #8]
 800641a:	3b04      	subs	r3, #4
 800641c:	429a      	cmp	r2, r3
 800641e:	d3f5      	bcc.n	800640c <quorem+0xfc>
 8006420:	9b00      	ldr	r3, [sp, #0]
 8006422:	6133      	str	r3, [r6, #16]
 8006424:	e7e2      	b.n	80063ec <quorem+0xdc>
	...

08006428 <_dtoa_r>:
 8006428:	b5f0      	push	{r4, r5, r6, r7, lr}
 800642a:	b09d      	sub	sp, #116	; 0x74
 800642c:	9202      	str	r2, [sp, #8]
 800642e:	9303      	str	r3, [sp, #12]
 8006430:	9b02      	ldr	r3, [sp, #8]
 8006432:	9c03      	ldr	r4, [sp, #12]
 8006434:	9308      	str	r3, [sp, #32]
 8006436:	9409      	str	r4, [sp, #36]	; 0x24
 8006438:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800643a:	0007      	movs	r7, r0
 800643c:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800643e:	2c00      	cmp	r4, #0
 8006440:	d10e      	bne.n	8006460 <_dtoa_r+0x38>
 8006442:	2010      	movs	r0, #16
 8006444:	f000 fe0e 	bl	8007064 <malloc>
 8006448:	1e02      	subs	r2, r0, #0
 800644a:	6278      	str	r0, [r7, #36]	; 0x24
 800644c:	d104      	bne.n	8006458 <_dtoa_r+0x30>
 800644e:	21ea      	movs	r1, #234	; 0xea
 8006450:	4bc7      	ldr	r3, [pc, #796]	; (8006770 <_dtoa_r+0x348>)
 8006452:	48c8      	ldr	r0, [pc, #800]	; (8006774 <_dtoa_r+0x34c>)
 8006454:	f001 fae0 	bl	8007a18 <__assert_func>
 8006458:	6044      	str	r4, [r0, #4]
 800645a:	6084      	str	r4, [r0, #8]
 800645c:	6004      	str	r4, [r0, #0]
 800645e:	60c4      	str	r4, [r0, #12]
 8006460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006462:	6819      	ldr	r1, [r3, #0]
 8006464:	2900      	cmp	r1, #0
 8006466:	d00a      	beq.n	800647e <_dtoa_r+0x56>
 8006468:	685a      	ldr	r2, [r3, #4]
 800646a:	2301      	movs	r3, #1
 800646c:	4093      	lsls	r3, r2
 800646e:	604a      	str	r2, [r1, #4]
 8006470:	608b      	str	r3, [r1, #8]
 8006472:	0038      	movs	r0, r7
 8006474:	f000 fe58 	bl	8007128 <_Bfree>
 8006478:	2200      	movs	r2, #0
 800647a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800647c:	601a      	str	r2, [r3, #0]
 800647e:	9b03      	ldr	r3, [sp, #12]
 8006480:	2b00      	cmp	r3, #0
 8006482:	da20      	bge.n	80064c6 <_dtoa_r+0x9e>
 8006484:	2301      	movs	r3, #1
 8006486:	602b      	str	r3, [r5, #0]
 8006488:	9b03      	ldr	r3, [sp, #12]
 800648a:	005b      	lsls	r3, r3, #1
 800648c:	085b      	lsrs	r3, r3, #1
 800648e:	9309      	str	r3, [sp, #36]	; 0x24
 8006490:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006492:	4bb9      	ldr	r3, [pc, #740]	; (8006778 <_dtoa_r+0x350>)
 8006494:	4ab8      	ldr	r2, [pc, #736]	; (8006778 <_dtoa_r+0x350>)
 8006496:	402b      	ands	r3, r5
 8006498:	4293      	cmp	r3, r2
 800649a:	d117      	bne.n	80064cc <_dtoa_r+0xa4>
 800649c:	4bb7      	ldr	r3, [pc, #732]	; (800677c <_dtoa_r+0x354>)
 800649e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80064a0:	0328      	lsls	r0, r5, #12
 80064a2:	6013      	str	r3, [r2, #0]
 80064a4:	9b02      	ldr	r3, [sp, #8]
 80064a6:	0b00      	lsrs	r0, r0, #12
 80064a8:	4318      	orrs	r0, r3
 80064aa:	d101      	bne.n	80064b0 <_dtoa_r+0x88>
 80064ac:	f000 fdbf 	bl	800702e <_dtoa_r+0xc06>
 80064b0:	48b3      	ldr	r0, [pc, #716]	; (8006780 <_dtoa_r+0x358>)
 80064b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80064b4:	9006      	str	r0, [sp, #24]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d002      	beq.n	80064c0 <_dtoa_r+0x98>
 80064ba:	4bb2      	ldr	r3, [pc, #712]	; (8006784 <_dtoa_r+0x35c>)
 80064bc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80064be:	6013      	str	r3, [r2, #0]
 80064c0:	9806      	ldr	r0, [sp, #24]
 80064c2:	b01d      	add	sp, #116	; 0x74
 80064c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064c6:	2300      	movs	r3, #0
 80064c8:	602b      	str	r3, [r5, #0]
 80064ca:	e7e1      	b.n	8006490 <_dtoa_r+0x68>
 80064cc:	9b08      	ldr	r3, [sp, #32]
 80064ce:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80064d0:	9312      	str	r3, [sp, #72]	; 0x48
 80064d2:	9413      	str	r4, [sp, #76]	; 0x4c
 80064d4:	9812      	ldr	r0, [sp, #72]	; 0x48
 80064d6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80064d8:	2200      	movs	r2, #0
 80064da:	2300      	movs	r3, #0
 80064dc:	f7f9 ffb0 	bl	8000440 <__aeabi_dcmpeq>
 80064e0:	1e04      	subs	r4, r0, #0
 80064e2:	d009      	beq.n	80064f8 <_dtoa_r+0xd0>
 80064e4:	2301      	movs	r3, #1
 80064e6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80064e8:	6013      	str	r3, [r2, #0]
 80064ea:	4ba7      	ldr	r3, [pc, #668]	; (8006788 <_dtoa_r+0x360>)
 80064ec:	9306      	str	r3, [sp, #24]
 80064ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d0e5      	beq.n	80064c0 <_dtoa_r+0x98>
 80064f4:	4ba5      	ldr	r3, [pc, #660]	; (800678c <_dtoa_r+0x364>)
 80064f6:	e7e1      	b.n	80064bc <_dtoa_r+0x94>
 80064f8:	ab1a      	add	r3, sp, #104	; 0x68
 80064fa:	9301      	str	r3, [sp, #4]
 80064fc:	ab1b      	add	r3, sp, #108	; 0x6c
 80064fe:	9300      	str	r3, [sp, #0]
 8006500:	0038      	movs	r0, r7
 8006502:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006504:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006506:	f001 f903 	bl	8007710 <__d2b>
 800650a:	006e      	lsls	r6, r5, #1
 800650c:	9005      	str	r0, [sp, #20]
 800650e:	0d76      	lsrs	r6, r6, #21
 8006510:	d100      	bne.n	8006514 <_dtoa_r+0xec>
 8006512:	e07c      	b.n	800660e <_dtoa_r+0x1e6>
 8006514:	9812      	ldr	r0, [sp, #72]	; 0x48
 8006516:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8006518:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800651a:	4a9d      	ldr	r2, [pc, #628]	; (8006790 <_dtoa_r+0x368>)
 800651c:	031b      	lsls	r3, r3, #12
 800651e:	0b1b      	lsrs	r3, r3, #12
 8006520:	431a      	orrs	r2, r3
 8006522:	0011      	movs	r1, r2
 8006524:	4b9b      	ldr	r3, [pc, #620]	; (8006794 <_dtoa_r+0x36c>)
 8006526:	9418      	str	r4, [sp, #96]	; 0x60
 8006528:	18f6      	adds	r6, r6, r3
 800652a:	2200      	movs	r2, #0
 800652c:	4b9a      	ldr	r3, [pc, #616]	; (8006798 <_dtoa_r+0x370>)
 800652e:	f7fb f95f 	bl	80017f0 <__aeabi_dsub>
 8006532:	4a9a      	ldr	r2, [pc, #616]	; (800679c <_dtoa_r+0x374>)
 8006534:	4b9a      	ldr	r3, [pc, #616]	; (80067a0 <_dtoa_r+0x378>)
 8006536:	f7fa feef 	bl	8001318 <__aeabi_dmul>
 800653a:	4a9a      	ldr	r2, [pc, #616]	; (80067a4 <_dtoa_r+0x37c>)
 800653c:	4b9a      	ldr	r3, [pc, #616]	; (80067a8 <_dtoa_r+0x380>)
 800653e:	f7f9 ffad 	bl	800049c <__aeabi_dadd>
 8006542:	0004      	movs	r4, r0
 8006544:	0030      	movs	r0, r6
 8006546:	000d      	movs	r5, r1
 8006548:	f7fb fd38 	bl	8001fbc <__aeabi_i2d>
 800654c:	4a97      	ldr	r2, [pc, #604]	; (80067ac <_dtoa_r+0x384>)
 800654e:	4b98      	ldr	r3, [pc, #608]	; (80067b0 <_dtoa_r+0x388>)
 8006550:	f7fa fee2 	bl	8001318 <__aeabi_dmul>
 8006554:	0002      	movs	r2, r0
 8006556:	000b      	movs	r3, r1
 8006558:	0020      	movs	r0, r4
 800655a:	0029      	movs	r1, r5
 800655c:	f7f9 ff9e 	bl	800049c <__aeabi_dadd>
 8006560:	0004      	movs	r4, r0
 8006562:	000d      	movs	r5, r1
 8006564:	f7fb fcf4 	bl	8001f50 <__aeabi_d2iz>
 8006568:	2200      	movs	r2, #0
 800656a:	9002      	str	r0, [sp, #8]
 800656c:	2300      	movs	r3, #0
 800656e:	0020      	movs	r0, r4
 8006570:	0029      	movs	r1, r5
 8006572:	f7f9 ff6b 	bl	800044c <__aeabi_dcmplt>
 8006576:	2800      	cmp	r0, #0
 8006578:	d00b      	beq.n	8006592 <_dtoa_r+0x16a>
 800657a:	9802      	ldr	r0, [sp, #8]
 800657c:	f7fb fd1e 	bl	8001fbc <__aeabi_i2d>
 8006580:	002b      	movs	r3, r5
 8006582:	0022      	movs	r2, r4
 8006584:	f7f9 ff5c 	bl	8000440 <__aeabi_dcmpeq>
 8006588:	4243      	negs	r3, r0
 800658a:	4158      	adcs	r0, r3
 800658c:	9b02      	ldr	r3, [sp, #8]
 800658e:	1a1b      	subs	r3, r3, r0
 8006590:	9302      	str	r3, [sp, #8]
 8006592:	2301      	movs	r3, #1
 8006594:	9316      	str	r3, [sp, #88]	; 0x58
 8006596:	9b02      	ldr	r3, [sp, #8]
 8006598:	2b16      	cmp	r3, #22
 800659a:	d80f      	bhi.n	80065bc <_dtoa_r+0x194>
 800659c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800659e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80065a0:	00da      	lsls	r2, r3, #3
 80065a2:	4b84      	ldr	r3, [pc, #528]	; (80067b4 <_dtoa_r+0x38c>)
 80065a4:	189b      	adds	r3, r3, r2
 80065a6:	681a      	ldr	r2, [r3, #0]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	f7f9 ff4f 	bl	800044c <__aeabi_dcmplt>
 80065ae:	2800      	cmp	r0, #0
 80065b0:	d049      	beq.n	8006646 <_dtoa_r+0x21e>
 80065b2:	9b02      	ldr	r3, [sp, #8]
 80065b4:	3b01      	subs	r3, #1
 80065b6:	9302      	str	r3, [sp, #8]
 80065b8:	2300      	movs	r3, #0
 80065ba:	9316      	str	r3, [sp, #88]	; 0x58
 80065bc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80065be:	1b9e      	subs	r6, r3, r6
 80065c0:	2300      	movs	r3, #0
 80065c2:	930a      	str	r3, [sp, #40]	; 0x28
 80065c4:	0033      	movs	r3, r6
 80065c6:	3b01      	subs	r3, #1
 80065c8:	930d      	str	r3, [sp, #52]	; 0x34
 80065ca:	d504      	bpl.n	80065d6 <_dtoa_r+0x1ae>
 80065cc:	2301      	movs	r3, #1
 80065ce:	1b9b      	subs	r3, r3, r6
 80065d0:	930a      	str	r3, [sp, #40]	; 0x28
 80065d2:	2300      	movs	r3, #0
 80065d4:	930d      	str	r3, [sp, #52]	; 0x34
 80065d6:	9b02      	ldr	r3, [sp, #8]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	db36      	blt.n	800664a <_dtoa_r+0x222>
 80065dc:	9a02      	ldr	r2, [sp, #8]
 80065de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065e0:	4694      	mov	ip, r2
 80065e2:	4463      	add	r3, ip
 80065e4:	930d      	str	r3, [sp, #52]	; 0x34
 80065e6:	2300      	movs	r3, #0
 80065e8:	9215      	str	r2, [sp, #84]	; 0x54
 80065ea:	930e      	str	r3, [sp, #56]	; 0x38
 80065ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80065ee:	2401      	movs	r4, #1
 80065f0:	2b09      	cmp	r3, #9
 80065f2:	d864      	bhi.n	80066be <_dtoa_r+0x296>
 80065f4:	2b05      	cmp	r3, #5
 80065f6:	dd02      	ble.n	80065fe <_dtoa_r+0x1d6>
 80065f8:	2400      	movs	r4, #0
 80065fa:	3b04      	subs	r3, #4
 80065fc:	9322      	str	r3, [sp, #136]	; 0x88
 80065fe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006600:	1e98      	subs	r0, r3, #2
 8006602:	2803      	cmp	r0, #3
 8006604:	d864      	bhi.n	80066d0 <_dtoa_r+0x2a8>
 8006606:	f7f9 fd81 	bl	800010c <__gnu_thumb1_case_uqi>
 800660a:	3829      	.short	0x3829
 800660c:	5836      	.short	0x5836
 800660e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8006610:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006612:	189e      	adds	r6, r3, r2
 8006614:	4b68      	ldr	r3, [pc, #416]	; (80067b8 <_dtoa_r+0x390>)
 8006616:	18f2      	adds	r2, r6, r3
 8006618:	2a20      	cmp	r2, #32
 800661a:	dd0f      	ble.n	800663c <_dtoa_r+0x214>
 800661c:	2340      	movs	r3, #64	; 0x40
 800661e:	1a9b      	subs	r3, r3, r2
 8006620:	409d      	lsls	r5, r3
 8006622:	4b66      	ldr	r3, [pc, #408]	; (80067bc <_dtoa_r+0x394>)
 8006624:	9802      	ldr	r0, [sp, #8]
 8006626:	18f3      	adds	r3, r6, r3
 8006628:	40d8      	lsrs	r0, r3
 800662a:	4328      	orrs	r0, r5
 800662c:	f7fb fcf6 	bl	800201c <__aeabi_ui2d>
 8006630:	2301      	movs	r3, #1
 8006632:	4c63      	ldr	r4, [pc, #396]	; (80067c0 <_dtoa_r+0x398>)
 8006634:	3e01      	subs	r6, #1
 8006636:	1909      	adds	r1, r1, r4
 8006638:	9318      	str	r3, [sp, #96]	; 0x60
 800663a:	e776      	b.n	800652a <_dtoa_r+0x102>
 800663c:	2320      	movs	r3, #32
 800663e:	9802      	ldr	r0, [sp, #8]
 8006640:	1a9b      	subs	r3, r3, r2
 8006642:	4098      	lsls	r0, r3
 8006644:	e7f2      	b.n	800662c <_dtoa_r+0x204>
 8006646:	9016      	str	r0, [sp, #88]	; 0x58
 8006648:	e7b8      	b.n	80065bc <_dtoa_r+0x194>
 800664a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800664c:	9a02      	ldr	r2, [sp, #8]
 800664e:	1a9b      	subs	r3, r3, r2
 8006650:	930a      	str	r3, [sp, #40]	; 0x28
 8006652:	4253      	negs	r3, r2
 8006654:	930e      	str	r3, [sp, #56]	; 0x38
 8006656:	2300      	movs	r3, #0
 8006658:	9315      	str	r3, [sp, #84]	; 0x54
 800665a:	e7c7      	b.n	80065ec <_dtoa_r+0x1c4>
 800665c:	2300      	movs	r3, #0
 800665e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006660:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006662:	930c      	str	r3, [sp, #48]	; 0x30
 8006664:	9307      	str	r3, [sp, #28]
 8006666:	2b00      	cmp	r3, #0
 8006668:	dc13      	bgt.n	8006692 <_dtoa_r+0x26a>
 800666a:	2301      	movs	r3, #1
 800666c:	001a      	movs	r2, r3
 800666e:	930c      	str	r3, [sp, #48]	; 0x30
 8006670:	9307      	str	r3, [sp, #28]
 8006672:	9223      	str	r2, [sp, #140]	; 0x8c
 8006674:	e00d      	b.n	8006692 <_dtoa_r+0x26a>
 8006676:	2301      	movs	r3, #1
 8006678:	e7f1      	b.n	800665e <_dtoa_r+0x236>
 800667a:	2300      	movs	r3, #0
 800667c:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800667e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006680:	4694      	mov	ip, r2
 8006682:	9b02      	ldr	r3, [sp, #8]
 8006684:	4463      	add	r3, ip
 8006686:	930c      	str	r3, [sp, #48]	; 0x30
 8006688:	3301      	adds	r3, #1
 800668a:	9307      	str	r3, [sp, #28]
 800668c:	2b00      	cmp	r3, #0
 800668e:	dc00      	bgt.n	8006692 <_dtoa_r+0x26a>
 8006690:	2301      	movs	r3, #1
 8006692:	2200      	movs	r2, #0
 8006694:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006696:	6042      	str	r2, [r0, #4]
 8006698:	3204      	adds	r2, #4
 800669a:	0015      	movs	r5, r2
 800669c:	3514      	adds	r5, #20
 800669e:	6841      	ldr	r1, [r0, #4]
 80066a0:	429d      	cmp	r5, r3
 80066a2:	d919      	bls.n	80066d8 <_dtoa_r+0x2b0>
 80066a4:	0038      	movs	r0, r7
 80066a6:	f000 fcfb 	bl	80070a0 <_Balloc>
 80066aa:	9006      	str	r0, [sp, #24]
 80066ac:	2800      	cmp	r0, #0
 80066ae:	d117      	bne.n	80066e0 <_dtoa_r+0x2b8>
 80066b0:	21d5      	movs	r1, #213	; 0xd5
 80066b2:	0002      	movs	r2, r0
 80066b4:	4b43      	ldr	r3, [pc, #268]	; (80067c4 <_dtoa_r+0x39c>)
 80066b6:	0049      	lsls	r1, r1, #1
 80066b8:	e6cb      	b.n	8006452 <_dtoa_r+0x2a>
 80066ba:	2301      	movs	r3, #1
 80066bc:	e7de      	b.n	800667c <_dtoa_r+0x254>
 80066be:	2300      	movs	r3, #0
 80066c0:	940f      	str	r4, [sp, #60]	; 0x3c
 80066c2:	9322      	str	r3, [sp, #136]	; 0x88
 80066c4:	3b01      	subs	r3, #1
 80066c6:	930c      	str	r3, [sp, #48]	; 0x30
 80066c8:	9307      	str	r3, [sp, #28]
 80066ca:	2200      	movs	r2, #0
 80066cc:	3313      	adds	r3, #19
 80066ce:	e7d0      	b.n	8006672 <_dtoa_r+0x24a>
 80066d0:	2301      	movs	r3, #1
 80066d2:	930f      	str	r3, [sp, #60]	; 0x3c
 80066d4:	3b02      	subs	r3, #2
 80066d6:	e7f6      	b.n	80066c6 <_dtoa_r+0x29e>
 80066d8:	3101      	adds	r1, #1
 80066da:	6041      	str	r1, [r0, #4]
 80066dc:	0052      	lsls	r2, r2, #1
 80066de:	e7dc      	b.n	800669a <_dtoa_r+0x272>
 80066e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066e2:	9a06      	ldr	r2, [sp, #24]
 80066e4:	601a      	str	r2, [r3, #0]
 80066e6:	9b07      	ldr	r3, [sp, #28]
 80066e8:	2b0e      	cmp	r3, #14
 80066ea:	d900      	bls.n	80066ee <_dtoa_r+0x2c6>
 80066ec:	e0eb      	b.n	80068c6 <_dtoa_r+0x49e>
 80066ee:	2c00      	cmp	r4, #0
 80066f0:	d100      	bne.n	80066f4 <_dtoa_r+0x2cc>
 80066f2:	e0e8      	b.n	80068c6 <_dtoa_r+0x49e>
 80066f4:	9b02      	ldr	r3, [sp, #8]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	dd68      	ble.n	80067cc <_dtoa_r+0x3a4>
 80066fa:	001a      	movs	r2, r3
 80066fc:	210f      	movs	r1, #15
 80066fe:	4b2d      	ldr	r3, [pc, #180]	; (80067b4 <_dtoa_r+0x38c>)
 8006700:	400a      	ands	r2, r1
 8006702:	00d2      	lsls	r2, r2, #3
 8006704:	189b      	adds	r3, r3, r2
 8006706:	681d      	ldr	r5, [r3, #0]
 8006708:	685e      	ldr	r6, [r3, #4]
 800670a:	9b02      	ldr	r3, [sp, #8]
 800670c:	111c      	asrs	r4, r3, #4
 800670e:	2302      	movs	r3, #2
 8006710:	9310      	str	r3, [sp, #64]	; 0x40
 8006712:	9b02      	ldr	r3, [sp, #8]
 8006714:	05db      	lsls	r3, r3, #23
 8006716:	d50b      	bpl.n	8006730 <_dtoa_r+0x308>
 8006718:	4b2b      	ldr	r3, [pc, #172]	; (80067c8 <_dtoa_r+0x3a0>)
 800671a:	400c      	ands	r4, r1
 800671c:	6a1a      	ldr	r2, [r3, #32]
 800671e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006720:	9812      	ldr	r0, [sp, #72]	; 0x48
 8006722:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8006724:	f7fa f9f6 	bl	8000b14 <__aeabi_ddiv>
 8006728:	2303      	movs	r3, #3
 800672a:	9008      	str	r0, [sp, #32]
 800672c:	9109      	str	r1, [sp, #36]	; 0x24
 800672e:	9310      	str	r3, [sp, #64]	; 0x40
 8006730:	4b25      	ldr	r3, [pc, #148]	; (80067c8 <_dtoa_r+0x3a0>)
 8006732:	9314      	str	r3, [sp, #80]	; 0x50
 8006734:	2c00      	cmp	r4, #0
 8006736:	d108      	bne.n	800674a <_dtoa_r+0x322>
 8006738:	9808      	ldr	r0, [sp, #32]
 800673a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800673c:	002a      	movs	r2, r5
 800673e:	0033      	movs	r3, r6
 8006740:	f7fa f9e8 	bl	8000b14 <__aeabi_ddiv>
 8006744:	9008      	str	r0, [sp, #32]
 8006746:	9109      	str	r1, [sp, #36]	; 0x24
 8006748:	e05c      	b.n	8006804 <_dtoa_r+0x3dc>
 800674a:	2301      	movs	r3, #1
 800674c:	421c      	tst	r4, r3
 800674e:	d00b      	beq.n	8006768 <_dtoa_r+0x340>
 8006750:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006752:	0028      	movs	r0, r5
 8006754:	3301      	adds	r3, #1
 8006756:	9310      	str	r3, [sp, #64]	; 0x40
 8006758:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800675a:	0031      	movs	r1, r6
 800675c:	681a      	ldr	r2, [r3, #0]
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	f7fa fdda 	bl	8001318 <__aeabi_dmul>
 8006764:	0005      	movs	r5, r0
 8006766:	000e      	movs	r6, r1
 8006768:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800676a:	1064      	asrs	r4, r4, #1
 800676c:	3308      	adds	r3, #8
 800676e:	e7e0      	b.n	8006732 <_dtoa_r+0x30a>
 8006770:	080086ed 	.word	0x080086ed
 8006774:	08008704 	.word	0x08008704
 8006778:	7ff00000 	.word	0x7ff00000
 800677c:	0000270f 	.word	0x0000270f
 8006780:	080086e9 	.word	0x080086e9
 8006784:	080086ec 	.word	0x080086ec
 8006788:	080086bc 	.word	0x080086bc
 800678c:	080086bd 	.word	0x080086bd
 8006790:	3ff00000 	.word	0x3ff00000
 8006794:	fffffc01 	.word	0xfffffc01
 8006798:	3ff80000 	.word	0x3ff80000
 800679c:	636f4361 	.word	0x636f4361
 80067a0:	3fd287a7 	.word	0x3fd287a7
 80067a4:	8b60c8b3 	.word	0x8b60c8b3
 80067a8:	3fc68a28 	.word	0x3fc68a28
 80067ac:	509f79fb 	.word	0x509f79fb
 80067b0:	3fd34413 	.word	0x3fd34413
 80067b4:	080087f8 	.word	0x080087f8
 80067b8:	00000432 	.word	0x00000432
 80067bc:	00000412 	.word	0x00000412
 80067c0:	fe100000 	.word	0xfe100000
 80067c4:	0800875f 	.word	0x0800875f
 80067c8:	080087d0 	.word	0x080087d0
 80067cc:	2302      	movs	r3, #2
 80067ce:	9310      	str	r3, [sp, #64]	; 0x40
 80067d0:	9b02      	ldr	r3, [sp, #8]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d016      	beq.n	8006804 <_dtoa_r+0x3dc>
 80067d6:	9812      	ldr	r0, [sp, #72]	; 0x48
 80067d8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80067da:	425c      	negs	r4, r3
 80067dc:	230f      	movs	r3, #15
 80067de:	4ab6      	ldr	r2, [pc, #728]	; (8006ab8 <_dtoa_r+0x690>)
 80067e0:	4023      	ands	r3, r4
 80067e2:	00db      	lsls	r3, r3, #3
 80067e4:	18d3      	adds	r3, r2, r3
 80067e6:	681a      	ldr	r2, [r3, #0]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	f7fa fd95 	bl	8001318 <__aeabi_dmul>
 80067ee:	2601      	movs	r6, #1
 80067f0:	2300      	movs	r3, #0
 80067f2:	9008      	str	r0, [sp, #32]
 80067f4:	9109      	str	r1, [sp, #36]	; 0x24
 80067f6:	4db1      	ldr	r5, [pc, #708]	; (8006abc <_dtoa_r+0x694>)
 80067f8:	1124      	asrs	r4, r4, #4
 80067fa:	2c00      	cmp	r4, #0
 80067fc:	d000      	beq.n	8006800 <_dtoa_r+0x3d8>
 80067fe:	e094      	b.n	800692a <_dtoa_r+0x502>
 8006800:	2b00      	cmp	r3, #0
 8006802:	d19f      	bne.n	8006744 <_dtoa_r+0x31c>
 8006804:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006806:	2b00      	cmp	r3, #0
 8006808:	d100      	bne.n	800680c <_dtoa_r+0x3e4>
 800680a:	e09b      	b.n	8006944 <_dtoa_r+0x51c>
 800680c:	9c08      	ldr	r4, [sp, #32]
 800680e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006810:	2200      	movs	r2, #0
 8006812:	0020      	movs	r0, r4
 8006814:	0029      	movs	r1, r5
 8006816:	4baa      	ldr	r3, [pc, #680]	; (8006ac0 <_dtoa_r+0x698>)
 8006818:	f7f9 fe18 	bl	800044c <__aeabi_dcmplt>
 800681c:	2800      	cmp	r0, #0
 800681e:	d100      	bne.n	8006822 <_dtoa_r+0x3fa>
 8006820:	e090      	b.n	8006944 <_dtoa_r+0x51c>
 8006822:	9b07      	ldr	r3, [sp, #28]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d100      	bne.n	800682a <_dtoa_r+0x402>
 8006828:	e08c      	b.n	8006944 <_dtoa_r+0x51c>
 800682a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800682c:	2b00      	cmp	r3, #0
 800682e:	dd46      	ble.n	80068be <_dtoa_r+0x496>
 8006830:	9b02      	ldr	r3, [sp, #8]
 8006832:	2200      	movs	r2, #0
 8006834:	0020      	movs	r0, r4
 8006836:	0029      	movs	r1, r5
 8006838:	1e5e      	subs	r6, r3, #1
 800683a:	4ba2      	ldr	r3, [pc, #648]	; (8006ac4 <_dtoa_r+0x69c>)
 800683c:	f7fa fd6c 	bl	8001318 <__aeabi_dmul>
 8006840:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006842:	9008      	str	r0, [sp, #32]
 8006844:	9109      	str	r1, [sp, #36]	; 0x24
 8006846:	3301      	adds	r3, #1
 8006848:	9310      	str	r3, [sp, #64]	; 0x40
 800684a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800684c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800684e:	9c08      	ldr	r4, [sp, #32]
 8006850:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006852:	9314      	str	r3, [sp, #80]	; 0x50
 8006854:	f7fb fbb2 	bl	8001fbc <__aeabi_i2d>
 8006858:	0022      	movs	r2, r4
 800685a:	002b      	movs	r3, r5
 800685c:	f7fa fd5c 	bl	8001318 <__aeabi_dmul>
 8006860:	2200      	movs	r2, #0
 8006862:	4b99      	ldr	r3, [pc, #612]	; (8006ac8 <_dtoa_r+0x6a0>)
 8006864:	f7f9 fe1a 	bl	800049c <__aeabi_dadd>
 8006868:	9010      	str	r0, [sp, #64]	; 0x40
 800686a:	9111      	str	r1, [sp, #68]	; 0x44
 800686c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800686e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006870:	9208      	str	r2, [sp, #32]
 8006872:	9309      	str	r3, [sp, #36]	; 0x24
 8006874:	4a95      	ldr	r2, [pc, #596]	; (8006acc <_dtoa_r+0x6a4>)
 8006876:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006878:	4694      	mov	ip, r2
 800687a:	4463      	add	r3, ip
 800687c:	9317      	str	r3, [sp, #92]	; 0x5c
 800687e:	9309      	str	r3, [sp, #36]	; 0x24
 8006880:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006882:	2b00      	cmp	r3, #0
 8006884:	d161      	bne.n	800694a <_dtoa_r+0x522>
 8006886:	2200      	movs	r2, #0
 8006888:	0020      	movs	r0, r4
 800688a:	0029      	movs	r1, r5
 800688c:	4b90      	ldr	r3, [pc, #576]	; (8006ad0 <_dtoa_r+0x6a8>)
 800688e:	f7fa ffaf 	bl	80017f0 <__aeabi_dsub>
 8006892:	9a08      	ldr	r2, [sp, #32]
 8006894:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006896:	0004      	movs	r4, r0
 8006898:	000d      	movs	r5, r1
 800689a:	f7f9 fdeb 	bl	8000474 <__aeabi_dcmpgt>
 800689e:	2800      	cmp	r0, #0
 80068a0:	d000      	beq.n	80068a4 <_dtoa_r+0x47c>
 80068a2:	e2af      	b.n	8006e04 <_dtoa_r+0x9dc>
 80068a4:	488b      	ldr	r0, [pc, #556]	; (8006ad4 <_dtoa_r+0x6ac>)
 80068a6:	9911      	ldr	r1, [sp, #68]	; 0x44
 80068a8:	4684      	mov	ip, r0
 80068aa:	4461      	add	r1, ip
 80068ac:	000b      	movs	r3, r1
 80068ae:	0020      	movs	r0, r4
 80068b0:	0029      	movs	r1, r5
 80068b2:	9a08      	ldr	r2, [sp, #32]
 80068b4:	f7f9 fdca 	bl	800044c <__aeabi_dcmplt>
 80068b8:	2800      	cmp	r0, #0
 80068ba:	d000      	beq.n	80068be <_dtoa_r+0x496>
 80068bc:	e29f      	b.n	8006dfe <_dtoa_r+0x9d6>
 80068be:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80068c0:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 80068c2:	9308      	str	r3, [sp, #32]
 80068c4:	9409      	str	r4, [sp, #36]	; 0x24
 80068c6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	da00      	bge.n	80068ce <_dtoa_r+0x4a6>
 80068cc:	e172      	b.n	8006bb4 <_dtoa_r+0x78c>
 80068ce:	9a02      	ldr	r2, [sp, #8]
 80068d0:	2a0e      	cmp	r2, #14
 80068d2:	dd00      	ble.n	80068d6 <_dtoa_r+0x4ae>
 80068d4:	e16e      	b.n	8006bb4 <_dtoa_r+0x78c>
 80068d6:	4b78      	ldr	r3, [pc, #480]	; (8006ab8 <_dtoa_r+0x690>)
 80068d8:	00d2      	lsls	r2, r2, #3
 80068da:	189b      	adds	r3, r3, r2
 80068dc:	685c      	ldr	r4, [r3, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	930a      	str	r3, [sp, #40]	; 0x28
 80068e2:	940b      	str	r4, [sp, #44]	; 0x2c
 80068e4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	db00      	blt.n	80068ec <_dtoa_r+0x4c4>
 80068ea:	e0f7      	b.n	8006adc <_dtoa_r+0x6b4>
 80068ec:	9b07      	ldr	r3, [sp, #28]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	dd00      	ble.n	80068f4 <_dtoa_r+0x4cc>
 80068f2:	e0f3      	b.n	8006adc <_dtoa_r+0x6b4>
 80068f4:	d000      	beq.n	80068f8 <_dtoa_r+0x4d0>
 80068f6:	e282      	b.n	8006dfe <_dtoa_r+0x9d6>
 80068f8:	980a      	ldr	r0, [sp, #40]	; 0x28
 80068fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80068fc:	2200      	movs	r2, #0
 80068fe:	4b74      	ldr	r3, [pc, #464]	; (8006ad0 <_dtoa_r+0x6a8>)
 8006900:	f7fa fd0a 	bl	8001318 <__aeabi_dmul>
 8006904:	9a08      	ldr	r2, [sp, #32]
 8006906:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006908:	f7f9 fdbe 	bl	8000488 <__aeabi_dcmpge>
 800690c:	9e07      	ldr	r6, [sp, #28]
 800690e:	0035      	movs	r5, r6
 8006910:	2800      	cmp	r0, #0
 8006912:	d000      	beq.n	8006916 <_dtoa_r+0x4ee>
 8006914:	e259      	b.n	8006dca <_dtoa_r+0x9a2>
 8006916:	9b06      	ldr	r3, [sp, #24]
 8006918:	9a06      	ldr	r2, [sp, #24]
 800691a:	3301      	adds	r3, #1
 800691c:	9308      	str	r3, [sp, #32]
 800691e:	2331      	movs	r3, #49	; 0x31
 8006920:	7013      	strb	r3, [r2, #0]
 8006922:	9b02      	ldr	r3, [sp, #8]
 8006924:	3301      	adds	r3, #1
 8006926:	9302      	str	r3, [sp, #8]
 8006928:	e254      	b.n	8006dd4 <_dtoa_r+0x9ac>
 800692a:	4234      	tst	r4, r6
 800692c:	d007      	beq.n	800693e <_dtoa_r+0x516>
 800692e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006930:	3301      	adds	r3, #1
 8006932:	9310      	str	r3, [sp, #64]	; 0x40
 8006934:	682a      	ldr	r2, [r5, #0]
 8006936:	686b      	ldr	r3, [r5, #4]
 8006938:	f7fa fcee 	bl	8001318 <__aeabi_dmul>
 800693c:	0033      	movs	r3, r6
 800693e:	1064      	asrs	r4, r4, #1
 8006940:	3508      	adds	r5, #8
 8006942:	e75a      	b.n	80067fa <_dtoa_r+0x3d2>
 8006944:	9e02      	ldr	r6, [sp, #8]
 8006946:	9b07      	ldr	r3, [sp, #28]
 8006948:	e780      	b.n	800684c <_dtoa_r+0x424>
 800694a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800694c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800694e:	1e5a      	subs	r2, r3, #1
 8006950:	4b59      	ldr	r3, [pc, #356]	; (8006ab8 <_dtoa_r+0x690>)
 8006952:	00d2      	lsls	r2, r2, #3
 8006954:	189b      	adds	r3, r3, r2
 8006956:	681a      	ldr	r2, [r3, #0]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	2900      	cmp	r1, #0
 800695c:	d051      	beq.n	8006a02 <_dtoa_r+0x5da>
 800695e:	2000      	movs	r0, #0
 8006960:	495d      	ldr	r1, [pc, #372]	; (8006ad8 <_dtoa_r+0x6b0>)
 8006962:	f7fa f8d7 	bl	8000b14 <__aeabi_ddiv>
 8006966:	9a08      	ldr	r2, [sp, #32]
 8006968:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800696a:	f7fa ff41 	bl	80017f0 <__aeabi_dsub>
 800696e:	9a06      	ldr	r2, [sp, #24]
 8006970:	9b06      	ldr	r3, [sp, #24]
 8006972:	4694      	mov	ip, r2
 8006974:	9317      	str	r3, [sp, #92]	; 0x5c
 8006976:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006978:	9010      	str	r0, [sp, #64]	; 0x40
 800697a:	9111      	str	r1, [sp, #68]	; 0x44
 800697c:	4463      	add	r3, ip
 800697e:	9319      	str	r3, [sp, #100]	; 0x64
 8006980:	0029      	movs	r1, r5
 8006982:	0020      	movs	r0, r4
 8006984:	f7fb fae4 	bl	8001f50 <__aeabi_d2iz>
 8006988:	9014      	str	r0, [sp, #80]	; 0x50
 800698a:	f7fb fb17 	bl	8001fbc <__aeabi_i2d>
 800698e:	0002      	movs	r2, r0
 8006990:	000b      	movs	r3, r1
 8006992:	0020      	movs	r0, r4
 8006994:	0029      	movs	r1, r5
 8006996:	f7fa ff2b 	bl	80017f0 <__aeabi_dsub>
 800699a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800699c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800699e:	3301      	adds	r3, #1
 80069a0:	9308      	str	r3, [sp, #32]
 80069a2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80069a4:	0004      	movs	r4, r0
 80069a6:	3330      	adds	r3, #48	; 0x30
 80069a8:	7013      	strb	r3, [r2, #0]
 80069aa:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80069ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80069ae:	000d      	movs	r5, r1
 80069b0:	f7f9 fd4c 	bl	800044c <__aeabi_dcmplt>
 80069b4:	2800      	cmp	r0, #0
 80069b6:	d175      	bne.n	8006aa4 <_dtoa_r+0x67c>
 80069b8:	0022      	movs	r2, r4
 80069ba:	002b      	movs	r3, r5
 80069bc:	2000      	movs	r0, #0
 80069be:	4940      	ldr	r1, [pc, #256]	; (8006ac0 <_dtoa_r+0x698>)
 80069c0:	f7fa ff16 	bl	80017f0 <__aeabi_dsub>
 80069c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80069c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80069c8:	f7f9 fd40 	bl	800044c <__aeabi_dcmplt>
 80069cc:	2800      	cmp	r0, #0
 80069ce:	d000      	beq.n	80069d2 <_dtoa_r+0x5aa>
 80069d0:	e0d2      	b.n	8006b78 <_dtoa_r+0x750>
 80069d2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80069d4:	9a08      	ldr	r2, [sp, #32]
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d100      	bne.n	80069dc <_dtoa_r+0x5b4>
 80069da:	e770      	b.n	80068be <_dtoa_r+0x496>
 80069dc:	9810      	ldr	r0, [sp, #64]	; 0x40
 80069de:	9911      	ldr	r1, [sp, #68]	; 0x44
 80069e0:	2200      	movs	r2, #0
 80069e2:	4b38      	ldr	r3, [pc, #224]	; (8006ac4 <_dtoa_r+0x69c>)
 80069e4:	f7fa fc98 	bl	8001318 <__aeabi_dmul>
 80069e8:	4b36      	ldr	r3, [pc, #216]	; (8006ac4 <_dtoa_r+0x69c>)
 80069ea:	9010      	str	r0, [sp, #64]	; 0x40
 80069ec:	9111      	str	r1, [sp, #68]	; 0x44
 80069ee:	2200      	movs	r2, #0
 80069f0:	0020      	movs	r0, r4
 80069f2:	0029      	movs	r1, r5
 80069f4:	f7fa fc90 	bl	8001318 <__aeabi_dmul>
 80069f8:	9b08      	ldr	r3, [sp, #32]
 80069fa:	0004      	movs	r4, r0
 80069fc:	000d      	movs	r5, r1
 80069fe:	9317      	str	r3, [sp, #92]	; 0x5c
 8006a00:	e7be      	b.n	8006980 <_dtoa_r+0x558>
 8006a02:	9808      	ldr	r0, [sp, #32]
 8006a04:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a06:	f7fa fc87 	bl	8001318 <__aeabi_dmul>
 8006a0a:	9a06      	ldr	r2, [sp, #24]
 8006a0c:	9b06      	ldr	r3, [sp, #24]
 8006a0e:	4694      	mov	ip, r2
 8006a10:	9308      	str	r3, [sp, #32]
 8006a12:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006a14:	9010      	str	r0, [sp, #64]	; 0x40
 8006a16:	9111      	str	r1, [sp, #68]	; 0x44
 8006a18:	4463      	add	r3, ip
 8006a1a:	9319      	str	r3, [sp, #100]	; 0x64
 8006a1c:	0029      	movs	r1, r5
 8006a1e:	0020      	movs	r0, r4
 8006a20:	f7fb fa96 	bl	8001f50 <__aeabi_d2iz>
 8006a24:	9017      	str	r0, [sp, #92]	; 0x5c
 8006a26:	f7fb fac9 	bl	8001fbc <__aeabi_i2d>
 8006a2a:	0002      	movs	r2, r0
 8006a2c:	000b      	movs	r3, r1
 8006a2e:	0020      	movs	r0, r4
 8006a30:	0029      	movs	r1, r5
 8006a32:	f7fa fedd 	bl	80017f0 <__aeabi_dsub>
 8006a36:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006a38:	9a08      	ldr	r2, [sp, #32]
 8006a3a:	3330      	adds	r3, #48	; 0x30
 8006a3c:	7013      	strb	r3, [r2, #0]
 8006a3e:	0013      	movs	r3, r2
 8006a40:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006a42:	3301      	adds	r3, #1
 8006a44:	0004      	movs	r4, r0
 8006a46:	000d      	movs	r5, r1
 8006a48:	9308      	str	r3, [sp, #32]
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d12c      	bne.n	8006aa8 <_dtoa_r+0x680>
 8006a4e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006a50:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006a52:	9a06      	ldr	r2, [sp, #24]
 8006a54:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006a56:	4694      	mov	ip, r2
 8006a58:	4463      	add	r3, ip
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	9308      	str	r3, [sp, #32]
 8006a5e:	4b1e      	ldr	r3, [pc, #120]	; (8006ad8 <_dtoa_r+0x6b0>)
 8006a60:	f7f9 fd1c 	bl	800049c <__aeabi_dadd>
 8006a64:	0002      	movs	r2, r0
 8006a66:	000b      	movs	r3, r1
 8006a68:	0020      	movs	r0, r4
 8006a6a:	0029      	movs	r1, r5
 8006a6c:	f7f9 fd02 	bl	8000474 <__aeabi_dcmpgt>
 8006a70:	2800      	cmp	r0, #0
 8006a72:	d000      	beq.n	8006a76 <_dtoa_r+0x64e>
 8006a74:	e080      	b.n	8006b78 <_dtoa_r+0x750>
 8006a76:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006a78:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a7a:	2000      	movs	r0, #0
 8006a7c:	4916      	ldr	r1, [pc, #88]	; (8006ad8 <_dtoa_r+0x6b0>)
 8006a7e:	f7fa feb7 	bl	80017f0 <__aeabi_dsub>
 8006a82:	0002      	movs	r2, r0
 8006a84:	000b      	movs	r3, r1
 8006a86:	0020      	movs	r0, r4
 8006a88:	0029      	movs	r1, r5
 8006a8a:	f7f9 fcdf 	bl	800044c <__aeabi_dcmplt>
 8006a8e:	2800      	cmp	r0, #0
 8006a90:	d100      	bne.n	8006a94 <_dtoa_r+0x66c>
 8006a92:	e714      	b.n	80068be <_dtoa_r+0x496>
 8006a94:	9b08      	ldr	r3, [sp, #32]
 8006a96:	001a      	movs	r2, r3
 8006a98:	3a01      	subs	r2, #1
 8006a9a:	9208      	str	r2, [sp, #32]
 8006a9c:	7812      	ldrb	r2, [r2, #0]
 8006a9e:	2a30      	cmp	r2, #48	; 0x30
 8006aa0:	d0f8      	beq.n	8006a94 <_dtoa_r+0x66c>
 8006aa2:	9308      	str	r3, [sp, #32]
 8006aa4:	9602      	str	r6, [sp, #8]
 8006aa6:	e055      	b.n	8006b54 <_dtoa_r+0x72c>
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	4b06      	ldr	r3, [pc, #24]	; (8006ac4 <_dtoa_r+0x69c>)
 8006aac:	f7fa fc34 	bl	8001318 <__aeabi_dmul>
 8006ab0:	0004      	movs	r4, r0
 8006ab2:	000d      	movs	r5, r1
 8006ab4:	e7b2      	b.n	8006a1c <_dtoa_r+0x5f4>
 8006ab6:	46c0      	nop			; (mov r8, r8)
 8006ab8:	080087f8 	.word	0x080087f8
 8006abc:	080087d0 	.word	0x080087d0
 8006ac0:	3ff00000 	.word	0x3ff00000
 8006ac4:	40240000 	.word	0x40240000
 8006ac8:	401c0000 	.word	0x401c0000
 8006acc:	fcc00000 	.word	0xfcc00000
 8006ad0:	40140000 	.word	0x40140000
 8006ad4:	7cc00000 	.word	0x7cc00000
 8006ad8:	3fe00000 	.word	0x3fe00000
 8006adc:	9b07      	ldr	r3, [sp, #28]
 8006ade:	9e06      	ldr	r6, [sp, #24]
 8006ae0:	3b01      	subs	r3, #1
 8006ae2:	199b      	adds	r3, r3, r6
 8006ae4:	930c      	str	r3, [sp, #48]	; 0x30
 8006ae6:	9c08      	ldr	r4, [sp, #32]
 8006ae8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006aea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006aec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006aee:	0020      	movs	r0, r4
 8006af0:	0029      	movs	r1, r5
 8006af2:	f7fa f80f 	bl	8000b14 <__aeabi_ddiv>
 8006af6:	f7fb fa2b 	bl	8001f50 <__aeabi_d2iz>
 8006afa:	9007      	str	r0, [sp, #28]
 8006afc:	f7fb fa5e 	bl	8001fbc <__aeabi_i2d>
 8006b00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b04:	f7fa fc08 	bl	8001318 <__aeabi_dmul>
 8006b08:	0002      	movs	r2, r0
 8006b0a:	000b      	movs	r3, r1
 8006b0c:	0020      	movs	r0, r4
 8006b0e:	0029      	movs	r1, r5
 8006b10:	f7fa fe6e 	bl	80017f0 <__aeabi_dsub>
 8006b14:	0033      	movs	r3, r6
 8006b16:	9a07      	ldr	r2, [sp, #28]
 8006b18:	3601      	adds	r6, #1
 8006b1a:	3230      	adds	r2, #48	; 0x30
 8006b1c:	701a      	strb	r2, [r3, #0]
 8006b1e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006b20:	9608      	str	r6, [sp, #32]
 8006b22:	429a      	cmp	r2, r3
 8006b24:	d139      	bne.n	8006b9a <_dtoa_r+0x772>
 8006b26:	0002      	movs	r2, r0
 8006b28:	000b      	movs	r3, r1
 8006b2a:	f7f9 fcb7 	bl	800049c <__aeabi_dadd>
 8006b2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b32:	0004      	movs	r4, r0
 8006b34:	000d      	movs	r5, r1
 8006b36:	f7f9 fc9d 	bl	8000474 <__aeabi_dcmpgt>
 8006b3a:	2800      	cmp	r0, #0
 8006b3c:	d11b      	bne.n	8006b76 <_dtoa_r+0x74e>
 8006b3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b42:	0020      	movs	r0, r4
 8006b44:	0029      	movs	r1, r5
 8006b46:	f7f9 fc7b 	bl	8000440 <__aeabi_dcmpeq>
 8006b4a:	2800      	cmp	r0, #0
 8006b4c:	d002      	beq.n	8006b54 <_dtoa_r+0x72c>
 8006b4e:	9b07      	ldr	r3, [sp, #28]
 8006b50:	07db      	lsls	r3, r3, #31
 8006b52:	d410      	bmi.n	8006b76 <_dtoa_r+0x74e>
 8006b54:	0038      	movs	r0, r7
 8006b56:	9905      	ldr	r1, [sp, #20]
 8006b58:	f000 fae6 	bl	8007128 <_Bfree>
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	9a08      	ldr	r2, [sp, #32]
 8006b60:	9802      	ldr	r0, [sp, #8]
 8006b62:	7013      	strb	r3, [r2, #0]
 8006b64:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006b66:	3001      	adds	r0, #1
 8006b68:	6018      	str	r0, [r3, #0]
 8006b6a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d100      	bne.n	8006b72 <_dtoa_r+0x74a>
 8006b70:	e4a6      	b.n	80064c0 <_dtoa_r+0x98>
 8006b72:	601a      	str	r2, [r3, #0]
 8006b74:	e4a4      	b.n	80064c0 <_dtoa_r+0x98>
 8006b76:	9e02      	ldr	r6, [sp, #8]
 8006b78:	9b08      	ldr	r3, [sp, #32]
 8006b7a:	9308      	str	r3, [sp, #32]
 8006b7c:	3b01      	subs	r3, #1
 8006b7e:	781a      	ldrb	r2, [r3, #0]
 8006b80:	2a39      	cmp	r2, #57	; 0x39
 8006b82:	d106      	bne.n	8006b92 <_dtoa_r+0x76a>
 8006b84:	9a06      	ldr	r2, [sp, #24]
 8006b86:	429a      	cmp	r2, r3
 8006b88:	d1f7      	bne.n	8006b7a <_dtoa_r+0x752>
 8006b8a:	2230      	movs	r2, #48	; 0x30
 8006b8c:	9906      	ldr	r1, [sp, #24]
 8006b8e:	3601      	adds	r6, #1
 8006b90:	700a      	strb	r2, [r1, #0]
 8006b92:	781a      	ldrb	r2, [r3, #0]
 8006b94:	3201      	adds	r2, #1
 8006b96:	701a      	strb	r2, [r3, #0]
 8006b98:	e784      	b.n	8006aa4 <_dtoa_r+0x67c>
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	4baa      	ldr	r3, [pc, #680]	; (8006e48 <_dtoa_r+0xa20>)
 8006b9e:	f7fa fbbb 	bl	8001318 <__aeabi_dmul>
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	0004      	movs	r4, r0
 8006ba8:	000d      	movs	r5, r1
 8006baa:	f7f9 fc49 	bl	8000440 <__aeabi_dcmpeq>
 8006bae:	2800      	cmp	r0, #0
 8006bb0:	d09b      	beq.n	8006aea <_dtoa_r+0x6c2>
 8006bb2:	e7cf      	b.n	8006b54 <_dtoa_r+0x72c>
 8006bb4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006bb6:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8006bb8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006bba:	2d00      	cmp	r5, #0
 8006bbc:	d012      	beq.n	8006be4 <_dtoa_r+0x7bc>
 8006bbe:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006bc0:	2a01      	cmp	r2, #1
 8006bc2:	dc66      	bgt.n	8006c92 <_dtoa_r+0x86a>
 8006bc4:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006bc6:	2a00      	cmp	r2, #0
 8006bc8:	d05d      	beq.n	8006c86 <_dtoa_r+0x85e>
 8006bca:	4aa0      	ldr	r2, [pc, #640]	; (8006e4c <_dtoa_r+0xa24>)
 8006bcc:	189b      	adds	r3, r3, r2
 8006bce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006bd0:	2101      	movs	r1, #1
 8006bd2:	18d2      	adds	r2, r2, r3
 8006bd4:	920a      	str	r2, [sp, #40]	; 0x28
 8006bd6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006bd8:	0038      	movs	r0, r7
 8006bda:	18d3      	adds	r3, r2, r3
 8006bdc:	930d      	str	r3, [sp, #52]	; 0x34
 8006bde:	f000 fb53 	bl	8007288 <__i2b>
 8006be2:	0005      	movs	r5, r0
 8006be4:	2c00      	cmp	r4, #0
 8006be6:	dd0e      	ble.n	8006c06 <_dtoa_r+0x7de>
 8006be8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	dd0b      	ble.n	8006c06 <_dtoa_r+0x7de>
 8006bee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006bf0:	0023      	movs	r3, r4
 8006bf2:	4294      	cmp	r4, r2
 8006bf4:	dd00      	ble.n	8006bf8 <_dtoa_r+0x7d0>
 8006bf6:	0013      	movs	r3, r2
 8006bf8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006bfa:	1ae4      	subs	r4, r4, r3
 8006bfc:	1ad2      	subs	r2, r2, r3
 8006bfe:	920a      	str	r2, [sp, #40]	; 0x28
 8006c00:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006c02:	1ad3      	subs	r3, r2, r3
 8006c04:	930d      	str	r3, [sp, #52]	; 0x34
 8006c06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d01f      	beq.n	8006c4c <_dtoa_r+0x824>
 8006c0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d054      	beq.n	8006cbc <_dtoa_r+0x894>
 8006c12:	2e00      	cmp	r6, #0
 8006c14:	dd11      	ble.n	8006c3a <_dtoa_r+0x812>
 8006c16:	0029      	movs	r1, r5
 8006c18:	0032      	movs	r2, r6
 8006c1a:	0038      	movs	r0, r7
 8006c1c:	f000 fbfa 	bl	8007414 <__pow5mult>
 8006c20:	9a05      	ldr	r2, [sp, #20]
 8006c22:	0001      	movs	r1, r0
 8006c24:	0005      	movs	r5, r0
 8006c26:	0038      	movs	r0, r7
 8006c28:	f000 fb44 	bl	80072b4 <__multiply>
 8006c2c:	9905      	ldr	r1, [sp, #20]
 8006c2e:	9014      	str	r0, [sp, #80]	; 0x50
 8006c30:	0038      	movs	r0, r7
 8006c32:	f000 fa79 	bl	8007128 <_Bfree>
 8006c36:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006c38:	9305      	str	r3, [sp, #20]
 8006c3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c3c:	1b9a      	subs	r2, r3, r6
 8006c3e:	42b3      	cmp	r3, r6
 8006c40:	d004      	beq.n	8006c4c <_dtoa_r+0x824>
 8006c42:	0038      	movs	r0, r7
 8006c44:	9905      	ldr	r1, [sp, #20]
 8006c46:	f000 fbe5 	bl	8007414 <__pow5mult>
 8006c4a:	9005      	str	r0, [sp, #20]
 8006c4c:	2101      	movs	r1, #1
 8006c4e:	0038      	movs	r0, r7
 8006c50:	f000 fb1a 	bl	8007288 <__i2b>
 8006c54:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006c56:	0006      	movs	r6, r0
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	dd31      	ble.n	8006cc0 <_dtoa_r+0x898>
 8006c5c:	001a      	movs	r2, r3
 8006c5e:	0001      	movs	r1, r0
 8006c60:	0038      	movs	r0, r7
 8006c62:	f000 fbd7 	bl	8007414 <__pow5mult>
 8006c66:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006c68:	0006      	movs	r6, r0
 8006c6a:	2b01      	cmp	r3, #1
 8006c6c:	dd2d      	ble.n	8006cca <_dtoa_r+0x8a2>
 8006c6e:	2300      	movs	r3, #0
 8006c70:	930e      	str	r3, [sp, #56]	; 0x38
 8006c72:	6933      	ldr	r3, [r6, #16]
 8006c74:	3303      	adds	r3, #3
 8006c76:	009b      	lsls	r3, r3, #2
 8006c78:	18f3      	adds	r3, r6, r3
 8006c7a:	6858      	ldr	r0, [r3, #4]
 8006c7c:	f000 fabc 	bl	80071f8 <__hi0bits>
 8006c80:	2320      	movs	r3, #32
 8006c82:	1a18      	subs	r0, r3, r0
 8006c84:	e039      	b.n	8006cfa <_dtoa_r+0x8d2>
 8006c86:	2336      	movs	r3, #54	; 0x36
 8006c88:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006c8a:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8006c8c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006c8e:	1a9b      	subs	r3, r3, r2
 8006c90:	e79d      	b.n	8006bce <_dtoa_r+0x7a6>
 8006c92:	9b07      	ldr	r3, [sp, #28]
 8006c94:	1e5e      	subs	r6, r3, #1
 8006c96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c98:	42b3      	cmp	r3, r6
 8006c9a:	db07      	blt.n	8006cac <_dtoa_r+0x884>
 8006c9c:	1b9e      	subs	r6, r3, r6
 8006c9e:	9b07      	ldr	r3, [sp, #28]
 8006ca0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	da93      	bge.n	8006bce <_dtoa_r+0x7a6>
 8006ca6:	1ae4      	subs	r4, r4, r3
 8006ca8:	2300      	movs	r3, #0
 8006caa:	e790      	b.n	8006bce <_dtoa_r+0x7a6>
 8006cac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006cae:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006cb0:	1af3      	subs	r3, r6, r3
 8006cb2:	18d3      	adds	r3, r2, r3
 8006cb4:	960e      	str	r6, [sp, #56]	; 0x38
 8006cb6:	9315      	str	r3, [sp, #84]	; 0x54
 8006cb8:	2600      	movs	r6, #0
 8006cba:	e7f0      	b.n	8006c9e <_dtoa_r+0x876>
 8006cbc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006cbe:	e7c0      	b.n	8006c42 <_dtoa_r+0x81a>
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	930e      	str	r3, [sp, #56]	; 0x38
 8006cc4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006cc6:	2b01      	cmp	r3, #1
 8006cc8:	dc13      	bgt.n	8006cf2 <_dtoa_r+0x8ca>
 8006cca:	2300      	movs	r3, #0
 8006ccc:	930e      	str	r3, [sp, #56]	; 0x38
 8006cce:	9b08      	ldr	r3, [sp, #32]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d10e      	bne.n	8006cf2 <_dtoa_r+0x8ca>
 8006cd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cd6:	031b      	lsls	r3, r3, #12
 8006cd8:	d10b      	bne.n	8006cf2 <_dtoa_r+0x8ca>
 8006cda:	4b5d      	ldr	r3, [pc, #372]	; (8006e50 <_dtoa_r+0xa28>)
 8006cdc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006cde:	4213      	tst	r3, r2
 8006ce0:	d007      	beq.n	8006cf2 <_dtoa_r+0x8ca>
 8006ce2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ce4:	3301      	adds	r3, #1
 8006ce6:	930a      	str	r3, [sp, #40]	; 0x28
 8006ce8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006cea:	3301      	adds	r3, #1
 8006cec:	930d      	str	r3, [sp, #52]	; 0x34
 8006cee:	2301      	movs	r3, #1
 8006cf0:	930e      	str	r3, [sp, #56]	; 0x38
 8006cf2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006cf4:	2001      	movs	r0, #1
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d1bb      	bne.n	8006c72 <_dtoa_r+0x84a>
 8006cfa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006cfc:	221f      	movs	r2, #31
 8006cfe:	1818      	adds	r0, r3, r0
 8006d00:	0003      	movs	r3, r0
 8006d02:	4013      	ands	r3, r2
 8006d04:	4210      	tst	r0, r2
 8006d06:	d046      	beq.n	8006d96 <_dtoa_r+0x96e>
 8006d08:	3201      	adds	r2, #1
 8006d0a:	1ad2      	subs	r2, r2, r3
 8006d0c:	2a04      	cmp	r2, #4
 8006d0e:	dd3f      	ble.n	8006d90 <_dtoa_r+0x968>
 8006d10:	221c      	movs	r2, #28
 8006d12:	1ad3      	subs	r3, r2, r3
 8006d14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d16:	18e4      	adds	r4, r4, r3
 8006d18:	18d2      	adds	r2, r2, r3
 8006d1a:	920a      	str	r2, [sp, #40]	; 0x28
 8006d1c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006d1e:	18d3      	adds	r3, r2, r3
 8006d20:	930d      	str	r3, [sp, #52]	; 0x34
 8006d22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	dd05      	ble.n	8006d34 <_dtoa_r+0x90c>
 8006d28:	001a      	movs	r2, r3
 8006d2a:	0038      	movs	r0, r7
 8006d2c:	9905      	ldr	r1, [sp, #20]
 8006d2e:	f000 fbcd 	bl	80074cc <__lshift>
 8006d32:	9005      	str	r0, [sp, #20]
 8006d34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	dd05      	ble.n	8006d46 <_dtoa_r+0x91e>
 8006d3a:	0031      	movs	r1, r6
 8006d3c:	001a      	movs	r2, r3
 8006d3e:	0038      	movs	r0, r7
 8006d40:	f000 fbc4 	bl	80074cc <__lshift>
 8006d44:	0006      	movs	r6, r0
 8006d46:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d026      	beq.n	8006d9a <_dtoa_r+0x972>
 8006d4c:	0031      	movs	r1, r6
 8006d4e:	9805      	ldr	r0, [sp, #20]
 8006d50:	f000 fc2a 	bl	80075a8 <__mcmp>
 8006d54:	2800      	cmp	r0, #0
 8006d56:	da20      	bge.n	8006d9a <_dtoa_r+0x972>
 8006d58:	9b02      	ldr	r3, [sp, #8]
 8006d5a:	220a      	movs	r2, #10
 8006d5c:	3b01      	subs	r3, #1
 8006d5e:	9302      	str	r3, [sp, #8]
 8006d60:	0038      	movs	r0, r7
 8006d62:	2300      	movs	r3, #0
 8006d64:	9905      	ldr	r1, [sp, #20]
 8006d66:	f000 fa03 	bl	8007170 <__multadd>
 8006d6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006d6c:	9005      	str	r0, [sp, #20]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d100      	bne.n	8006d74 <_dtoa_r+0x94c>
 8006d72:	e166      	b.n	8007042 <_dtoa_r+0xc1a>
 8006d74:	2300      	movs	r3, #0
 8006d76:	0029      	movs	r1, r5
 8006d78:	220a      	movs	r2, #10
 8006d7a:	0038      	movs	r0, r7
 8006d7c:	f000 f9f8 	bl	8007170 <__multadd>
 8006d80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006d82:	0005      	movs	r5, r0
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	dc47      	bgt.n	8006e18 <_dtoa_r+0x9f0>
 8006d88:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d8a:	2b02      	cmp	r3, #2
 8006d8c:	dc0d      	bgt.n	8006daa <_dtoa_r+0x982>
 8006d8e:	e043      	b.n	8006e18 <_dtoa_r+0x9f0>
 8006d90:	2a04      	cmp	r2, #4
 8006d92:	d0c6      	beq.n	8006d22 <_dtoa_r+0x8fa>
 8006d94:	0013      	movs	r3, r2
 8006d96:	331c      	adds	r3, #28
 8006d98:	e7bc      	b.n	8006d14 <_dtoa_r+0x8ec>
 8006d9a:	9b07      	ldr	r3, [sp, #28]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	dc35      	bgt.n	8006e0c <_dtoa_r+0x9e4>
 8006da0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006da2:	2b02      	cmp	r3, #2
 8006da4:	dd32      	ble.n	8006e0c <_dtoa_r+0x9e4>
 8006da6:	9b07      	ldr	r3, [sp, #28]
 8006da8:	930c      	str	r3, [sp, #48]	; 0x30
 8006daa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d10c      	bne.n	8006dca <_dtoa_r+0x9a2>
 8006db0:	0031      	movs	r1, r6
 8006db2:	2205      	movs	r2, #5
 8006db4:	0038      	movs	r0, r7
 8006db6:	f000 f9db 	bl	8007170 <__multadd>
 8006dba:	0006      	movs	r6, r0
 8006dbc:	0001      	movs	r1, r0
 8006dbe:	9805      	ldr	r0, [sp, #20]
 8006dc0:	f000 fbf2 	bl	80075a8 <__mcmp>
 8006dc4:	2800      	cmp	r0, #0
 8006dc6:	dd00      	ble.n	8006dca <_dtoa_r+0x9a2>
 8006dc8:	e5a5      	b.n	8006916 <_dtoa_r+0x4ee>
 8006dca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006dcc:	43db      	mvns	r3, r3
 8006dce:	9302      	str	r3, [sp, #8]
 8006dd0:	9b06      	ldr	r3, [sp, #24]
 8006dd2:	9308      	str	r3, [sp, #32]
 8006dd4:	2400      	movs	r4, #0
 8006dd6:	0031      	movs	r1, r6
 8006dd8:	0038      	movs	r0, r7
 8006dda:	f000 f9a5 	bl	8007128 <_Bfree>
 8006dde:	2d00      	cmp	r5, #0
 8006de0:	d100      	bne.n	8006de4 <_dtoa_r+0x9bc>
 8006de2:	e6b7      	b.n	8006b54 <_dtoa_r+0x72c>
 8006de4:	2c00      	cmp	r4, #0
 8006de6:	d005      	beq.n	8006df4 <_dtoa_r+0x9cc>
 8006de8:	42ac      	cmp	r4, r5
 8006dea:	d003      	beq.n	8006df4 <_dtoa_r+0x9cc>
 8006dec:	0021      	movs	r1, r4
 8006dee:	0038      	movs	r0, r7
 8006df0:	f000 f99a 	bl	8007128 <_Bfree>
 8006df4:	0029      	movs	r1, r5
 8006df6:	0038      	movs	r0, r7
 8006df8:	f000 f996 	bl	8007128 <_Bfree>
 8006dfc:	e6aa      	b.n	8006b54 <_dtoa_r+0x72c>
 8006dfe:	2600      	movs	r6, #0
 8006e00:	0035      	movs	r5, r6
 8006e02:	e7e2      	b.n	8006dca <_dtoa_r+0x9a2>
 8006e04:	9602      	str	r6, [sp, #8]
 8006e06:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8006e08:	0035      	movs	r5, r6
 8006e0a:	e584      	b.n	8006916 <_dtoa_r+0x4ee>
 8006e0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d100      	bne.n	8006e14 <_dtoa_r+0x9ec>
 8006e12:	e0ce      	b.n	8006fb2 <_dtoa_r+0xb8a>
 8006e14:	9b07      	ldr	r3, [sp, #28]
 8006e16:	930c      	str	r3, [sp, #48]	; 0x30
 8006e18:	2c00      	cmp	r4, #0
 8006e1a:	dd05      	ble.n	8006e28 <_dtoa_r+0xa00>
 8006e1c:	0029      	movs	r1, r5
 8006e1e:	0022      	movs	r2, r4
 8006e20:	0038      	movs	r0, r7
 8006e22:	f000 fb53 	bl	80074cc <__lshift>
 8006e26:	0005      	movs	r5, r0
 8006e28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e2a:	0028      	movs	r0, r5
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d022      	beq.n	8006e76 <_dtoa_r+0xa4e>
 8006e30:	0038      	movs	r0, r7
 8006e32:	6869      	ldr	r1, [r5, #4]
 8006e34:	f000 f934 	bl	80070a0 <_Balloc>
 8006e38:	1e04      	subs	r4, r0, #0
 8006e3a:	d10f      	bne.n	8006e5c <_dtoa_r+0xa34>
 8006e3c:	0002      	movs	r2, r0
 8006e3e:	4b05      	ldr	r3, [pc, #20]	; (8006e54 <_dtoa_r+0xa2c>)
 8006e40:	4905      	ldr	r1, [pc, #20]	; (8006e58 <_dtoa_r+0xa30>)
 8006e42:	f7ff fb06 	bl	8006452 <_dtoa_r+0x2a>
 8006e46:	46c0      	nop			; (mov r8, r8)
 8006e48:	40240000 	.word	0x40240000
 8006e4c:	00000433 	.word	0x00000433
 8006e50:	7ff00000 	.word	0x7ff00000
 8006e54:	0800875f 	.word	0x0800875f
 8006e58:	000002ea 	.word	0x000002ea
 8006e5c:	0029      	movs	r1, r5
 8006e5e:	692b      	ldr	r3, [r5, #16]
 8006e60:	310c      	adds	r1, #12
 8006e62:	1c9a      	adds	r2, r3, #2
 8006e64:	0092      	lsls	r2, r2, #2
 8006e66:	300c      	adds	r0, #12
 8006e68:	f000 f911 	bl	800708e <memcpy>
 8006e6c:	2201      	movs	r2, #1
 8006e6e:	0021      	movs	r1, r4
 8006e70:	0038      	movs	r0, r7
 8006e72:	f000 fb2b 	bl	80074cc <__lshift>
 8006e76:	9b06      	ldr	r3, [sp, #24]
 8006e78:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006e7a:	930a      	str	r3, [sp, #40]	; 0x28
 8006e7c:	3b01      	subs	r3, #1
 8006e7e:	189b      	adds	r3, r3, r2
 8006e80:	2201      	movs	r2, #1
 8006e82:	002c      	movs	r4, r5
 8006e84:	0005      	movs	r5, r0
 8006e86:	9314      	str	r3, [sp, #80]	; 0x50
 8006e88:	9b08      	ldr	r3, [sp, #32]
 8006e8a:	4013      	ands	r3, r2
 8006e8c:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e8e:	0031      	movs	r1, r6
 8006e90:	9805      	ldr	r0, [sp, #20]
 8006e92:	f7ff fa3d 	bl	8006310 <quorem>
 8006e96:	0003      	movs	r3, r0
 8006e98:	0021      	movs	r1, r4
 8006e9a:	3330      	adds	r3, #48	; 0x30
 8006e9c:	900d      	str	r0, [sp, #52]	; 0x34
 8006e9e:	9805      	ldr	r0, [sp, #20]
 8006ea0:	9307      	str	r3, [sp, #28]
 8006ea2:	f000 fb81 	bl	80075a8 <__mcmp>
 8006ea6:	002a      	movs	r2, r5
 8006ea8:	900e      	str	r0, [sp, #56]	; 0x38
 8006eaa:	0031      	movs	r1, r6
 8006eac:	0038      	movs	r0, r7
 8006eae:	f000 fb97 	bl	80075e0 <__mdiff>
 8006eb2:	68c3      	ldr	r3, [r0, #12]
 8006eb4:	9008      	str	r0, [sp, #32]
 8006eb6:	9310      	str	r3, [sp, #64]	; 0x40
 8006eb8:	2301      	movs	r3, #1
 8006eba:	930c      	str	r3, [sp, #48]	; 0x30
 8006ebc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d104      	bne.n	8006ecc <_dtoa_r+0xaa4>
 8006ec2:	0001      	movs	r1, r0
 8006ec4:	9805      	ldr	r0, [sp, #20]
 8006ec6:	f000 fb6f 	bl	80075a8 <__mcmp>
 8006eca:	900c      	str	r0, [sp, #48]	; 0x30
 8006ecc:	0038      	movs	r0, r7
 8006ece:	9908      	ldr	r1, [sp, #32]
 8006ed0:	f000 f92a 	bl	8007128 <_Bfree>
 8006ed4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ed6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006ed8:	3301      	adds	r3, #1
 8006eda:	9308      	str	r3, [sp, #32]
 8006edc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006ee2:	4313      	orrs	r3, r2
 8006ee4:	d10c      	bne.n	8006f00 <_dtoa_r+0xad8>
 8006ee6:	9b07      	ldr	r3, [sp, #28]
 8006ee8:	2b39      	cmp	r3, #57	; 0x39
 8006eea:	d026      	beq.n	8006f3a <_dtoa_r+0xb12>
 8006eec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	dd02      	ble.n	8006ef8 <_dtoa_r+0xad0>
 8006ef2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ef4:	3331      	adds	r3, #49	; 0x31
 8006ef6:	9307      	str	r3, [sp, #28]
 8006ef8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006efa:	9a07      	ldr	r2, [sp, #28]
 8006efc:	701a      	strb	r2, [r3, #0]
 8006efe:	e76a      	b.n	8006dd6 <_dtoa_r+0x9ae>
 8006f00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	db04      	blt.n	8006f10 <_dtoa_r+0xae8>
 8006f06:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	d11f      	bne.n	8006f50 <_dtoa_r+0xb28>
 8006f10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	ddf0      	ble.n	8006ef8 <_dtoa_r+0xad0>
 8006f16:	9905      	ldr	r1, [sp, #20]
 8006f18:	2201      	movs	r2, #1
 8006f1a:	0038      	movs	r0, r7
 8006f1c:	f000 fad6 	bl	80074cc <__lshift>
 8006f20:	0031      	movs	r1, r6
 8006f22:	9005      	str	r0, [sp, #20]
 8006f24:	f000 fb40 	bl	80075a8 <__mcmp>
 8006f28:	2800      	cmp	r0, #0
 8006f2a:	dc03      	bgt.n	8006f34 <_dtoa_r+0xb0c>
 8006f2c:	d1e4      	bne.n	8006ef8 <_dtoa_r+0xad0>
 8006f2e:	9b07      	ldr	r3, [sp, #28]
 8006f30:	07db      	lsls	r3, r3, #31
 8006f32:	d5e1      	bpl.n	8006ef8 <_dtoa_r+0xad0>
 8006f34:	9b07      	ldr	r3, [sp, #28]
 8006f36:	2b39      	cmp	r3, #57	; 0x39
 8006f38:	d1db      	bne.n	8006ef2 <_dtoa_r+0xaca>
 8006f3a:	2339      	movs	r3, #57	; 0x39
 8006f3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f3e:	7013      	strb	r3, [r2, #0]
 8006f40:	9b08      	ldr	r3, [sp, #32]
 8006f42:	9308      	str	r3, [sp, #32]
 8006f44:	3b01      	subs	r3, #1
 8006f46:	781a      	ldrb	r2, [r3, #0]
 8006f48:	2a39      	cmp	r2, #57	; 0x39
 8006f4a:	d068      	beq.n	800701e <_dtoa_r+0xbf6>
 8006f4c:	3201      	adds	r2, #1
 8006f4e:	e7d5      	b.n	8006efc <_dtoa_r+0xad4>
 8006f50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	dd07      	ble.n	8006f66 <_dtoa_r+0xb3e>
 8006f56:	9b07      	ldr	r3, [sp, #28]
 8006f58:	2b39      	cmp	r3, #57	; 0x39
 8006f5a:	d0ee      	beq.n	8006f3a <_dtoa_r+0xb12>
 8006f5c:	9b07      	ldr	r3, [sp, #28]
 8006f5e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f60:	3301      	adds	r3, #1
 8006f62:	7013      	strb	r3, [r2, #0]
 8006f64:	e737      	b.n	8006dd6 <_dtoa_r+0x9ae>
 8006f66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f68:	9a07      	ldr	r2, [sp, #28]
 8006f6a:	701a      	strb	r2, [r3, #0]
 8006f6c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006f6e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d03e      	beq.n	8006ff2 <_dtoa_r+0xbca>
 8006f74:	2300      	movs	r3, #0
 8006f76:	220a      	movs	r2, #10
 8006f78:	9905      	ldr	r1, [sp, #20]
 8006f7a:	0038      	movs	r0, r7
 8006f7c:	f000 f8f8 	bl	8007170 <__multadd>
 8006f80:	2300      	movs	r3, #0
 8006f82:	9005      	str	r0, [sp, #20]
 8006f84:	220a      	movs	r2, #10
 8006f86:	0021      	movs	r1, r4
 8006f88:	0038      	movs	r0, r7
 8006f8a:	42ac      	cmp	r4, r5
 8006f8c:	d106      	bne.n	8006f9c <_dtoa_r+0xb74>
 8006f8e:	f000 f8ef 	bl	8007170 <__multadd>
 8006f92:	0004      	movs	r4, r0
 8006f94:	0005      	movs	r5, r0
 8006f96:	9b08      	ldr	r3, [sp, #32]
 8006f98:	930a      	str	r3, [sp, #40]	; 0x28
 8006f9a:	e778      	b.n	8006e8e <_dtoa_r+0xa66>
 8006f9c:	f000 f8e8 	bl	8007170 <__multadd>
 8006fa0:	0029      	movs	r1, r5
 8006fa2:	0004      	movs	r4, r0
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	220a      	movs	r2, #10
 8006fa8:	0038      	movs	r0, r7
 8006faa:	f000 f8e1 	bl	8007170 <__multadd>
 8006fae:	0005      	movs	r5, r0
 8006fb0:	e7f1      	b.n	8006f96 <_dtoa_r+0xb6e>
 8006fb2:	9b07      	ldr	r3, [sp, #28]
 8006fb4:	930c      	str	r3, [sp, #48]	; 0x30
 8006fb6:	2400      	movs	r4, #0
 8006fb8:	0031      	movs	r1, r6
 8006fba:	9805      	ldr	r0, [sp, #20]
 8006fbc:	f7ff f9a8 	bl	8006310 <quorem>
 8006fc0:	9b06      	ldr	r3, [sp, #24]
 8006fc2:	3030      	adds	r0, #48	; 0x30
 8006fc4:	5518      	strb	r0, [r3, r4]
 8006fc6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006fc8:	3401      	adds	r4, #1
 8006fca:	9007      	str	r0, [sp, #28]
 8006fcc:	42a3      	cmp	r3, r4
 8006fce:	dd07      	ble.n	8006fe0 <_dtoa_r+0xbb8>
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	220a      	movs	r2, #10
 8006fd4:	0038      	movs	r0, r7
 8006fd6:	9905      	ldr	r1, [sp, #20]
 8006fd8:	f000 f8ca 	bl	8007170 <__multadd>
 8006fdc:	9005      	str	r0, [sp, #20]
 8006fde:	e7eb      	b.n	8006fb8 <_dtoa_r+0xb90>
 8006fe0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006fe2:	2001      	movs	r0, #1
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	dd00      	ble.n	8006fea <_dtoa_r+0xbc2>
 8006fe8:	0018      	movs	r0, r3
 8006fea:	2400      	movs	r4, #0
 8006fec:	9b06      	ldr	r3, [sp, #24]
 8006fee:	181b      	adds	r3, r3, r0
 8006ff0:	9308      	str	r3, [sp, #32]
 8006ff2:	9905      	ldr	r1, [sp, #20]
 8006ff4:	2201      	movs	r2, #1
 8006ff6:	0038      	movs	r0, r7
 8006ff8:	f000 fa68 	bl	80074cc <__lshift>
 8006ffc:	0031      	movs	r1, r6
 8006ffe:	9005      	str	r0, [sp, #20]
 8007000:	f000 fad2 	bl	80075a8 <__mcmp>
 8007004:	2800      	cmp	r0, #0
 8007006:	dc9b      	bgt.n	8006f40 <_dtoa_r+0xb18>
 8007008:	d102      	bne.n	8007010 <_dtoa_r+0xbe8>
 800700a:	9b07      	ldr	r3, [sp, #28]
 800700c:	07db      	lsls	r3, r3, #31
 800700e:	d497      	bmi.n	8006f40 <_dtoa_r+0xb18>
 8007010:	9b08      	ldr	r3, [sp, #32]
 8007012:	9308      	str	r3, [sp, #32]
 8007014:	3b01      	subs	r3, #1
 8007016:	781a      	ldrb	r2, [r3, #0]
 8007018:	2a30      	cmp	r2, #48	; 0x30
 800701a:	d0fa      	beq.n	8007012 <_dtoa_r+0xbea>
 800701c:	e6db      	b.n	8006dd6 <_dtoa_r+0x9ae>
 800701e:	9a06      	ldr	r2, [sp, #24]
 8007020:	429a      	cmp	r2, r3
 8007022:	d18e      	bne.n	8006f42 <_dtoa_r+0xb1a>
 8007024:	9b02      	ldr	r3, [sp, #8]
 8007026:	3301      	adds	r3, #1
 8007028:	9302      	str	r3, [sp, #8]
 800702a:	2331      	movs	r3, #49	; 0x31
 800702c:	e799      	b.n	8006f62 <_dtoa_r+0xb3a>
 800702e:	4b09      	ldr	r3, [pc, #36]	; (8007054 <_dtoa_r+0xc2c>)
 8007030:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007032:	9306      	str	r3, [sp, #24]
 8007034:	4b08      	ldr	r3, [pc, #32]	; (8007058 <_dtoa_r+0xc30>)
 8007036:	2a00      	cmp	r2, #0
 8007038:	d001      	beq.n	800703e <_dtoa_r+0xc16>
 800703a:	f7ff fa3f 	bl	80064bc <_dtoa_r+0x94>
 800703e:	f7ff fa3f 	bl	80064c0 <_dtoa_r+0x98>
 8007042:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007044:	2b00      	cmp	r3, #0
 8007046:	dcb6      	bgt.n	8006fb6 <_dtoa_r+0xb8e>
 8007048:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800704a:	2b02      	cmp	r3, #2
 800704c:	dd00      	ble.n	8007050 <_dtoa_r+0xc28>
 800704e:	e6ac      	b.n	8006daa <_dtoa_r+0x982>
 8007050:	e7b1      	b.n	8006fb6 <_dtoa_r+0xb8e>
 8007052:	46c0      	nop			; (mov r8, r8)
 8007054:	080086e0 	.word	0x080086e0
 8007058:	080086e8 	.word	0x080086e8

0800705c <_localeconv_r>:
 800705c:	4800      	ldr	r0, [pc, #0]	; (8007060 <_localeconv_r+0x4>)
 800705e:	4770      	bx	lr
 8007060:	20000174 	.word	0x20000174

08007064 <malloc>:
 8007064:	b510      	push	{r4, lr}
 8007066:	4b03      	ldr	r3, [pc, #12]	; (8007074 <malloc+0x10>)
 8007068:	0001      	movs	r1, r0
 800706a:	6818      	ldr	r0, [r3, #0]
 800706c:	f000 fc4c 	bl	8007908 <_malloc_r>
 8007070:	bd10      	pop	{r4, pc}
 8007072:	46c0      	nop			; (mov r8, r8)
 8007074:	20000020 	.word	0x20000020

08007078 <memchr>:
 8007078:	b2c9      	uxtb	r1, r1
 800707a:	1882      	adds	r2, r0, r2
 800707c:	4290      	cmp	r0, r2
 800707e:	d101      	bne.n	8007084 <memchr+0xc>
 8007080:	2000      	movs	r0, #0
 8007082:	4770      	bx	lr
 8007084:	7803      	ldrb	r3, [r0, #0]
 8007086:	428b      	cmp	r3, r1
 8007088:	d0fb      	beq.n	8007082 <memchr+0xa>
 800708a:	3001      	adds	r0, #1
 800708c:	e7f6      	b.n	800707c <memchr+0x4>

0800708e <memcpy>:
 800708e:	2300      	movs	r3, #0
 8007090:	b510      	push	{r4, lr}
 8007092:	429a      	cmp	r2, r3
 8007094:	d100      	bne.n	8007098 <memcpy+0xa>
 8007096:	bd10      	pop	{r4, pc}
 8007098:	5ccc      	ldrb	r4, [r1, r3]
 800709a:	54c4      	strb	r4, [r0, r3]
 800709c:	3301      	adds	r3, #1
 800709e:	e7f8      	b.n	8007092 <memcpy+0x4>

080070a0 <_Balloc>:
 80070a0:	b570      	push	{r4, r5, r6, lr}
 80070a2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80070a4:	0006      	movs	r6, r0
 80070a6:	000c      	movs	r4, r1
 80070a8:	2d00      	cmp	r5, #0
 80070aa:	d10e      	bne.n	80070ca <_Balloc+0x2a>
 80070ac:	2010      	movs	r0, #16
 80070ae:	f7ff ffd9 	bl	8007064 <malloc>
 80070b2:	1e02      	subs	r2, r0, #0
 80070b4:	6270      	str	r0, [r6, #36]	; 0x24
 80070b6:	d104      	bne.n	80070c2 <_Balloc+0x22>
 80070b8:	2166      	movs	r1, #102	; 0x66
 80070ba:	4b19      	ldr	r3, [pc, #100]	; (8007120 <_Balloc+0x80>)
 80070bc:	4819      	ldr	r0, [pc, #100]	; (8007124 <_Balloc+0x84>)
 80070be:	f000 fcab 	bl	8007a18 <__assert_func>
 80070c2:	6045      	str	r5, [r0, #4]
 80070c4:	6085      	str	r5, [r0, #8]
 80070c6:	6005      	str	r5, [r0, #0]
 80070c8:	60c5      	str	r5, [r0, #12]
 80070ca:	6a75      	ldr	r5, [r6, #36]	; 0x24
 80070cc:	68eb      	ldr	r3, [r5, #12]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d013      	beq.n	80070fa <_Balloc+0x5a>
 80070d2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80070d4:	00a2      	lsls	r2, r4, #2
 80070d6:	68db      	ldr	r3, [r3, #12]
 80070d8:	189b      	adds	r3, r3, r2
 80070da:	6818      	ldr	r0, [r3, #0]
 80070dc:	2800      	cmp	r0, #0
 80070de:	d118      	bne.n	8007112 <_Balloc+0x72>
 80070e0:	2101      	movs	r1, #1
 80070e2:	000d      	movs	r5, r1
 80070e4:	40a5      	lsls	r5, r4
 80070e6:	1d6a      	adds	r2, r5, #5
 80070e8:	0030      	movs	r0, r6
 80070ea:	0092      	lsls	r2, r2, #2
 80070ec:	f000 fb74 	bl	80077d8 <_calloc_r>
 80070f0:	2800      	cmp	r0, #0
 80070f2:	d00c      	beq.n	800710e <_Balloc+0x6e>
 80070f4:	6044      	str	r4, [r0, #4]
 80070f6:	6085      	str	r5, [r0, #8]
 80070f8:	e00d      	b.n	8007116 <_Balloc+0x76>
 80070fa:	2221      	movs	r2, #33	; 0x21
 80070fc:	2104      	movs	r1, #4
 80070fe:	0030      	movs	r0, r6
 8007100:	f000 fb6a 	bl	80077d8 <_calloc_r>
 8007104:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007106:	60e8      	str	r0, [r5, #12]
 8007108:	68db      	ldr	r3, [r3, #12]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d1e1      	bne.n	80070d2 <_Balloc+0x32>
 800710e:	2000      	movs	r0, #0
 8007110:	bd70      	pop	{r4, r5, r6, pc}
 8007112:	6802      	ldr	r2, [r0, #0]
 8007114:	601a      	str	r2, [r3, #0]
 8007116:	2300      	movs	r3, #0
 8007118:	6103      	str	r3, [r0, #16]
 800711a:	60c3      	str	r3, [r0, #12]
 800711c:	e7f8      	b.n	8007110 <_Balloc+0x70>
 800711e:	46c0      	nop			; (mov r8, r8)
 8007120:	080086ed 	.word	0x080086ed
 8007124:	08008770 	.word	0x08008770

08007128 <_Bfree>:
 8007128:	b570      	push	{r4, r5, r6, lr}
 800712a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800712c:	0005      	movs	r5, r0
 800712e:	000c      	movs	r4, r1
 8007130:	2e00      	cmp	r6, #0
 8007132:	d10e      	bne.n	8007152 <_Bfree+0x2a>
 8007134:	2010      	movs	r0, #16
 8007136:	f7ff ff95 	bl	8007064 <malloc>
 800713a:	1e02      	subs	r2, r0, #0
 800713c:	6268      	str	r0, [r5, #36]	; 0x24
 800713e:	d104      	bne.n	800714a <_Bfree+0x22>
 8007140:	218a      	movs	r1, #138	; 0x8a
 8007142:	4b09      	ldr	r3, [pc, #36]	; (8007168 <_Bfree+0x40>)
 8007144:	4809      	ldr	r0, [pc, #36]	; (800716c <_Bfree+0x44>)
 8007146:	f000 fc67 	bl	8007a18 <__assert_func>
 800714a:	6046      	str	r6, [r0, #4]
 800714c:	6086      	str	r6, [r0, #8]
 800714e:	6006      	str	r6, [r0, #0]
 8007150:	60c6      	str	r6, [r0, #12]
 8007152:	2c00      	cmp	r4, #0
 8007154:	d007      	beq.n	8007166 <_Bfree+0x3e>
 8007156:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007158:	6862      	ldr	r2, [r4, #4]
 800715a:	68db      	ldr	r3, [r3, #12]
 800715c:	0092      	lsls	r2, r2, #2
 800715e:	189b      	adds	r3, r3, r2
 8007160:	681a      	ldr	r2, [r3, #0]
 8007162:	6022      	str	r2, [r4, #0]
 8007164:	601c      	str	r4, [r3, #0]
 8007166:	bd70      	pop	{r4, r5, r6, pc}
 8007168:	080086ed 	.word	0x080086ed
 800716c:	08008770 	.word	0x08008770

08007170 <__multadd>:
 8007170:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007172:	000e      	movs	r6, r1
 8007174:	9001      	str	r0, [sp, #4]
 8007176:	000c      	movs	r4, r1
 8007178:	001d      	movs	r5, r3
 800717a:	2000      	movs	r0, #0
 800717c:	690f      	ldr	r7, [r1, #16]
 800717e:	3614      	adds	r6, #20
 8007180:	6833      	ldr	r3, [r6, #0]
 8007182:	3001      	adds	r0, #1
 8007184:	b299      	uxth	r1, r3
 8007186:	4351      	muls	r1, r2
 8007188:	0c1b      	lsrs	r3, r3, #16
 800718a:	4353      	muls	r3, r2
 800718c:	1949      	adds	r1, r1, r5
 800718e:	0c0d      	lsrs	r5, r1, #16
 8007190:	195b      	adds	r3, r3, r5
 8007192:	0c1d      	lsrs	r5, r3, #16
 8007194:	b289      	uxth	r1, r1
 8007196:	041b      	lsls	r3, r3, #16
 8007198:	185b      	adds	r3, r3, r1
 800719a:	c608      	stmia	r6!, {r3}
 800719c:	4287      	cmp	r7, r0
 800719e:	dcef      	bgt.n	8007180 <__multadd+0x10>
 80071a0:	2d00      	cmp	r5, #0
 80071a2:	d022      	beq.n	80071ea <__multadd+0x7a>
 80071a4:	68a3      	ldr	r3, [r4, #8]
 80071a6:	42bb      	cmp	r3, r7
 80071a8:	dc19      	bgt.n	80071de <__multadd+0x6e>
 80071aa:	6863      	ldr	r3, [r4, #4]
 80071ac:	9801      	ldr	r0, [sp, #4]
 80071ae:	1c59      	adds	r1, r3, #1
 80071b0:	f7ff ff76 	bl	80070a0 <_Balloc>
 80071b4:	1e06      	subs	r6, r0, #0
 80071b6:	d105      	bne.n	80071c4 <__multadd+0x54>
 80071b8:	0002      	movs	r2, r0
 80071ba:	21b5      	movs	r1, #181	; 0xb5
 80071bc:	4b0c      	ldr	r3, [pc, #48]	; (80071f0 <__multadd+0x80>)
 80071be:	480d      	ldr	r0, [pc, #52]	; (80071f4 <__multadd+0x84>)
 80071c0:	f000 fc2a 	bl	8007a18 <__assert_func>
 80071c4:	0021      	movs	r1, r4
 80071c6:	6923      	ldr	r3, [r4, #16]
 80071c8:	310c      	adds	r1, #12
 80071ca:	1c9a      	adds	r2, r3, #2
 80071cc:	0092      	lsls	r2, r2, #2
 80071ce:	300c      	adds	r0, #12
 80071d0:	f7ff ff5d 	bl	800708e <memcpy>
 80071d4:	0021      	movs	r1, r4
 80071d6:	9801      	ldr	r0, [sp, #4]
 80071d8:	f7ff ffa6 	bl	8007128 <_Bfree>
 80071dc:	0034      	movs	r4, r6
 80071de:	1d3b      	adds	r3, r7, #4
 80071e0:	009b      	lsls	r3, r3, #2
 80071e2:	18e3      	adds	r3, r4, r3
 80071e4:	605d      	str	r5, [r3, #4]
 80071e6:	1c7b      	adds	r3, r7, #1
 80071e8:	6123      	str	r3, [r4, #16]
 80071ea:	0020      	movs	r0, r4
 80071ec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80071ee:	46c0      	nop			; (mov r8, r8)
 80071f0:	0800875f 	.word	0x0800875f
 80071f4:	08008770 	.word	0x08008770

080071f8 <__hi0bits>:
 80071f8:	0003      	movs	r3, r0
 80071fa:	0c02      	lsrs	r2, r0, #16
 80071fc:	2000      	movs	r0, #0
 80071fe:	4282      	cmp	r2, r0
 8007200:	d101      	bne.n	8007206 <__hi0bits+0xe>
 8007202:	041b      	lsls	r3, r3, #16
 8007204:	3010      	adds	r0, #16
 8007206:	0e1a      	lsrs	r2, r3, #24
 8007208:	d101      	bne.n	800720e <__hi0bits+0x16>
 800720a:	3008      	adds	r0, #8
 800720c:	021b      	lsls	r3, r3, #8
 800720e:	0f1a      	lsrs	r2, r3, #28
 8007210:	d101      	bne.n	8007216 <__hi0bits+0x1e>
 8007212:	3004      	adds	r0, #4
 8007214:	011b      	lsls	r3, r3, #4
 8007216:	0f9a      	lsrs	r2, r3, #30
 8007218:	d101      	bne.n	800721e <__hi0bits+0x26>
 800721a:	3002      	adds	r0, #2
 800721c:	009b      	lsls	r3, r3, #2
 800721e:	2b00      	cmp	r3, #0
 8007220:	db03      	blt.n	800722a <__hi0bits+0x32>
 8007222:	3001      	adds	r0, #1
 8007224:	005b      	lsls	r3, r3, #1
 8007226:	d400      	bmi.n	800722a <__hi0bits+0x32>
 8007228:	2020      	movs	r0, #32
 800722a:	4770      	bx	lr

0800722c <__lo0bits>:
 800722c:	6803      	ldr	r3, [r0, #0]
 800722e:	0002      	movs	r2, r0
 8007230:	2107      	movs	r1, #7
 8007232:	0018      	movs	r0, r3
 8007234:	4008      	ands	r0, r1
 8007236:	420b      	tst	r3, r1
 8007238:	d00d      	beq.n	8007256 <__lo0bits+0x2a>
 800723a:	3906      	subs	r1, #6
 800723c:	2000      	movs	r0, #0
 800723e:	420b      	tst	r3, r1
 8007240:	d105      	bne.n	800724e <__lo0bits+0x22>
 8007242:	3002      	adds	r0, #2
 8007244:	4203      	tst	r3, r0
 8007246:	d003      	beq.n	8007250 <__lo0bits+0x24>
 8007248:	40cb      	lsrs	r3, r1
 800724a:	0008      	movs	r0, r1
 800724c:	6013      	str	r3, [r2, #0]
 800724e:	4770      	bx	lr
 8007250:	089b      	lsrs	r3, r3, #2
 8007252:	6013      	str	r3, [r2, #0]
 8007254:	e7fb      	b.n	800724e <__lo0bits+0x22>
 8007256:	b299      	uxth	r1, r3
 8007258:	2900      	cmp	r1, #0
 800725a:	d101      	bne.n	8007260 <__lo0bits+0x34>
 800725c:	2010      	movs	r0, #16
 800725e:	0c1b      	lsrs	r3, r3, #16
 8007260:	b2d9      	uxtb	r1, r3
 8007262:	2900      	cmp	r1, #0
 8007264:	d101      	bne.n	800726a <__lo0bits+0x3e>
 8007266:	3008      	adds	r0, #8
 8007268:	0a1b      	lsrs	r3, r3, #8
 800726a:	0719      	lsls	r1, r3, #28
 800726c:	d101      	bne.n	8007272 <__lo0bits+0x46>
 800726e:	3004      	adds	r0, #4
 8007270:	091b      	lsrs	r3, r3, #4
 8007272:	0799      	lsls	r1, r3, #30
 8007274:	d101      	bne.n	800727a <__lo0bits+0x4e>
 8007276:	3002      	adds	r0, #2
 8007278:	089b      	lsrs	r3, r3, #2
 800727a:	07d9      	lsls	r1, r3, #31
 800727c:	d4e9      	bmi.n	8007252 <__lo0bits+0x26>
 800727e:	3001      	adds	r0, #1
 8007280:	085b      	lsrs	r3, r3, #1
 8007282:	d1e6      	bne.n	8007252 <__lo0bits+0x26>
 8007284:	2020      	movs	r0, #32
 8007286:	e7e2      	b.n	800724e <__lo0bits+0x22>

08007288 <__i2b>:
 8007288:	b510      	push	{r4, lr}
 800728a:	000c      	movs	r4, r1
 800728c:	2101      	movs	r1, #1
 800728e:	f7ff ff07 	bl	80070a0 <_Balloc>
 8007292:	2800      	cmp	r0, #0
 8007294:	d106      	bne.n	80072a4 <__i2b+0x1c>
 8007296:	21a0      	movs	r1, #160	; 0xa0
 8007298:	0002      	movs	r2, r0
 800729a:	4b04      	ldr	r3, [pc, #16]	; (80072ac <__i2b+0x24>)
 800729c:	4804      	ldr	r0, [pc, #16]	; (80072b0 <__i2b+0x28>)
 800729e:	0049      	lsls	r1, r1, #1
 80072a0:	f000 fbba 	bl	8007a18 <__assert_func>
 80072a4:	2301      	movs	r3, #1
 80072a6:	6144      	str	r4, [r0, #20]
 80072a8:	6103      	str	r3, [r0, #16]
 80072aa:	bd10      	pop	{r4, pc}
 80072ac:	0800875f 	.word	0x0800875f
 80072b0:	08008770 	.word	0x08008770

080072b4 <__multiply>:
 80072b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072b6:	690b      	ldr	r3, [r1, #16]
 80072b8:	0014      	movs	r4, r2
 80072ba:	6912      	ldr	r2, [r2, #16]
 80072bc:	000d      	movs	r5, r1
 80072be:	b089      	sub	sp, #36	; 0x24
 80072c0:	4293      	cmp	r3, r2
 80072c2:	da01      	bge.n	80072c8 <__multiply+0x14>
 80072c4:	0025      	movs	r5, r4
 80072c6:	000c      	movs	r4, r1
 80072c8:	692f      	ldr	r7, [r5, #16]
 80072ca:	6926      	ldr	r6, [r4, #16]
 80072cc:	6869      	ldr	r1, [r5, #4]
 80072ce:	19bb      	adds	r3, r7, r6
 80072d0:	9302      	str	r3, [sp, #8]
 80072d2:	68ab      	ldr	r3, [r5, #8]
 80072d4:	19ba      	adds	r2, r7, r6
 80072d6:	4293      	cmp	r3, r2
 80072d8:	da00      	bge.n	80072dc <__multiply+0x28>
 80072da:	3101      	adds	r1, #1
 80072dc:	f7ff fee0 	bl	80070a0 <_Balloc>
 80072e0:	9001      	str	r0, [sp, #4]
 80072e2:	2800      	cmp	r0, #0
 80072e4:	d106      	bne.n	80072f4 <__multiply+0x40>
 80072e6:	215e      	movs	r1, #94	; 0x5e
 80072e8:	0002      	movs	r2, r0
 80072ea:	4b48      	ldr	r3, [pc, #288]	; (800740c <__multiply+0x158>)
 80072ec:	4848      	ldr	r0, [pc, #288]	; (8007410 <__multiply+0x15c>)
 80072ee:	31ff      	adds	r1, #255	; 0xff
 80072f0:	f000 fb92 	bl	8007a18 <__assert_func>
 80072f4:	9b01      	ldr	r3, [sp, #4]
 80072f6:	2200      	movs	r2, #0
 80072f8:	3314      	adds	r3, #20
 80072fa:	469c      	mov	ip, r3
 80072fc:	19bb      	adds	r3, r7, r6
 80072fe:	009b      	lsls	r3, r3, #2
 8007300:	4463      	add	r3, ip
 8007302:	9303      	str	r3, [sp, #12]
 8007304:	4663      	mov	r3, ip
 8007306:	9903      	ldr	r1, [sp, #12]
 8007308:	428b      	cmp	r3, r1
 800730a:	d32c      	bcc.n	8007366 <__multiply+0xb2>
 800730c:	002b      	movs	r3, r5
 800730e:	0022      	movs	r2, r4
 8007310:	3314      	adds	r3, #20
 8007312:	00bf      	lsls	r7, r7, #2
 8007314:	3214      	adds	r2, #20
 8007316:	9306      	str	r3, [sp, #24]
 8007318:	00b6      	lsls	r6, r6, #2
 800731a:	19db      	adds	r3, r3, r7
 800731c:	9304      	str	r3, [sp, #16]
 800731e:	1993      	adds	r3, r2, r6
 8007320:	9307      	str	r3, [sp, #28]
 8007322:	2304      	movs	r3, #4
 8007324:	9305      	str	r3, [sp, #20]
 8007326:	002b      	movs	r3, r5
 8007328:	9904      	ldr	r1, [sp, #16]
 800732a:	3315      	adds	r3, #21
 800732c:	9200      	str	r2, [sp, #0]
 800732e:	4299      	cmp	r1, r3
 8007330:	d305      	bcc.n	800733e <__multiply+0x8a>
 8007332:	1b4b      	subs	r3, r1, r5
 8007334:	3b15      	subs	r3, #21
 8007336:	089b      	lsrs	r3, r3, #2
 8007338:	3301      	adds	r3, #1
 800733a:	009b      	lsls	r3, r3, #2
 800733c:	9305      	str	r3, [sp, #20]
 800733e:	9b07      	ldr	r3, [sp, #28]
 8007340:	9a00      	ldr	r2, [sp, #0]
 8007342:	429a      	cmp	r2, r3
 8007344:	d311      	bcc.n	800736a <__multiply+0xb6>
 8007346:	9b02      	ldr	r3, [sp, #8]
 8007348:	2b00      	cmp	r3, #0
 800734a:	dd06      	ble.n	800735a <__multiply+0xa6>
 800734c:	9b03      	ldr	r3, [sp, #12]
 800734e:	3b04      	subs	r3, #4
 8007350:	9303      	str	r3, [sp, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	9300      	str	r3, [sp, #0]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d053      	beq.n	8007402 <__multiply+0x14e>
 800735a:	9b01      	ldr	r3, [sp, #4]
 800735c:	9a02      	ldr	r2, [sp, #8]
 800735e:	0018      	movs	r0, r3
 8007360:	611a      	str	r2, [r3, #16]
 8007362:	b009      	add	sp, #36	; 0x24
 8007364:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007366:	c304      	stmia	r3!, {r2}
 8007368:	e7cd      	b.n	8007306 <__multiply+0x52>
 800736a:	9b00      	ldr	r3, [sp, #0]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	b298      	uxth	r0, r3
 8007370:	2800      	cmp	r0, #0
 8007372:	d01b      	beq.n	80073ac <__multiply+0xf8>
 8007374:	4667      	mov	r7, ip
 8007376:	2400      	movs	r4, #0
 8007378:	9e06      	ldr	r6, [sp, #24]
 800737a:	ce02      	ldmia	r6!, {r1}
 800737c:	683a      	ldr	r2, [r7, #0]
 800737e:	b28b      	uxth	r3, r1
 8007380:	4343      	muls	r3, r0
 8007382:	b292      	uxth	r2, r2
 8007384:	189b      	adds	r3, r3, r2
 8007386:	191b      	adds	r3, r3, r4
 8007388:	0c0c      	lsrs	r4, r1, #16
 800738a:	4344      	muls	r4, r0
 800738c:	683a      	ldr	r2, [r7, #0]
 800738e:	0c11      	lsrs	r1, r2, #16
 8007390:	1861      	adds	r1, r4, r1
 8007392:	0c1c      	lsrs	r4, r3, #16
 8007394:	1909      	adds	r1, r1, r4
 8007396:	0c0c      	lsrs	r4, r1, #16
 8007398:	b29b      	uxth	r3, r3
 800739a:	0409      	lsls	r1, r1, #16
 800739c:	430b      	orrs	r3, r1
 800739e:	c708      	stmia	r7!, {r3}
 80073a0:	9b04      	ldr	r3, [sp, #16]
 80073a2:	42b3      	cmp	r3, r6
 80073a4:	d8e9      	bhi.n	800737a <__multiply+0xc6>
 80073a6:	4663      	mov	r3, ip
 80073a8:	9a05      	ldr	r2, [sp, #20]
 80073aa:	509c      	str	r4, [r3, r2]
 80073ac:	9b00      	ldr	r3, [sp, #0]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	0c1e      	lsrs	r6, r3, #16
 80073b2:	d020      	beq.n	80073f6 <__multiply+0x142>
 80073b4:	4663      	mov	r3, ip
 80073b6:	002c      	movs	r4, r5
 80073b8:	4660      	mov	r0, ip
 80073ba:	2700      	movs	r7, #0
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	3414      	adds	r4, #20
 80073c0:	6822      	ldr	r2, [r4, #0]
 80073c2:	b29b      	uxth	r3, r3
 80073c4:	b291      	uxth	r1, r2
 80073c6:	4371      	muls	r1, r6
 80073c8:	6802      	ldr	r2, [r0, #0]
 80073ca:	0c12      	lsrs	r2, r2, #16
 80073cc:	1889      	adds	r1, r1, r2
 80073ce:	19cf      	adds	r7, r1, r7
 80073d0:	0439      	lsls	r1, r7, #16
 80073d2:	430b      	orrs	r3, r1
 80073d4:	6003      	str	r3, [r0, #0]
 80073d6:	cc02      	ldmia	r4!, {r1}
 80073d8:	6843      	ldr	r3, [r0, #4]
 80073da:	0c09      	lsrs	r1, r1, #16
 80073dc:	4371      	muls	r1, r6
 80073de:	b29b      	uxth	r3, r3
 80073e0:	0c3f      	lsrs	r7, r7, #16
 80073e2:	18cb      	adds	r3, r1, r3
 80073e4:	9a04      	ldr	r2, [sp, #16]
 80073e6:	19db      	adds	r3, r3, r7
 80073e8:	0c1f      	lsrs	r7, r3, #16
 80073ea:	3004      	adds	r0, #4
 80073ec:	42a2      	cmp	r2, r4
 80073ee:	d8e7      	bhi.n	80073c0 <__multiply+0x10c>
 80073f0:	4662      	mov	r2, ip
 80073f2:	9905      	ldr	r1, [sp, #20]
 80073f4:	5053      	str	r3, [r2, r1]
 80073f6:	9b00      	ldr	r3, [sp, #0]
 80073f8:	3304      	adds	r3, #4
 80073fa:	9300      	str	r3, [sp, #0]
 80073fc:	2304      	movs	r3, #4
 80073fe:	449c      	add	ip, r3
 8007400:	e79d      	b.n	800733e <__multiply+0x8a>
 8007402:	9b02      	ldr	r3, [sp, #8]
 8007404:	3b01      	subs	r3, #1
 8007406:	9302      	str	r3, [sp, #8]
 8007408:	e79d      	b.n	8007346 <__multiply+0x92>
 800740a:	46c0      	nop			; (mov r8, r8)
 800740c:	0800875f 	.word	0x0800875f
 8007410:	08008770 	.word	0x08008770

08007414 <__pow5mult>:
 8007414:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007416:	2303      	movs	r3, #3
 8007418:	0015      	movs	r5, r2
 800741a:	0007      	movs	r7, r0
 800741c:	000e      	movs	r6, r1
 800741e:	401a      	ands	r2, r3
 8007420:	421d      	tst	r5, r3
 8007422:	d008      	beq.n	8007436 <__pow5mult+0x22>
 8007424:	4925      	ldr	r1, [pc, #148]	; (80074bc <__pow5mult+0xa8>)
 8007426:	3a01      	subs	r2, #1
 8007428:	0092      	lsls	r2, r2, #2
 800742a:	5852      	ldr	r2, [r2, r1]
 800742c:	2300      	movs	r3, #0
 800742e:	0031      	movs	r1, r6
 8007430:	f7ff fe9e 	bl	8007170 <__multadd>
 8007434:	0006      	movs	r6, r0
 8007436:	10ad      	asrs	r5, r5, #2
 8007438:	d03d      	beq.n	80074b6 <__pow5mult+0xa2>
 800743a:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800743c:	2c00      	cmp	r4, #0
 800743e:	d10f      	bne.n	8007460 <__pow5mult+0x4c>
 8007440:	2010      	movs	r0, #16
 8007442:	f7ff fe0f 	bl	8007064 <malloc>
 8007446:	1e02      	subs	r2, r0, #0
 8007448:	6278      	str	r0, [r7, #36]	; 0x24
 800744a:	d105      	bne.n	8007458 <__pow5mult+0x44>
 800744c:	21d7      	movs	r1, #215	; 0xd7
 800744e:	4b1c      	ldr	r3, [pc, #112]	; (80074c0 <__pow5mult+0xac>)
 8007450:	481c      	ldr	r0, [pc, #112]	; (80074c4 <__pow5mult+0xb0>)
 8007452:	0049      	lsls	r1, r1, #1
 8007454:	f000 fae0 	bl	8007a18 <__assert_func>
 8007458:	6044      	str	r4, [r0, #4]
 800745a:	6084      	str	r4, [r0, #8]
 800745c:	6004      	str	r4, [r0, #0]
 800745e:	60c4      	str	r4, [r0, #12]
 8007460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007462:	689c      	ldr	r4, [r3, #8]
 8007464:	9301      	str	r3, [sp, #4]
 8007466:	2c00      	cmp	r4, #0
 8007468:	d108      	bne.n	800747c <__pow5mult+0x68>
 800746a:	0038      	movs	r0, r7
 800746c:	4916      	ldr	r1, [pc, #88]	; (80074c8 <__pow5mult+0xb4>)
 800746e:	f7ff ff0b 	bl	8007288 <__i2b>
 8007472:	9b01      	ldr	r3, [sp, #4]
 8007474:	0004      	movs	r4, r0
 8007476:	6098      	str	r0, [r3, #8]
 8007478:	2300      	movs	r3, #0
 800747a:	6003      	str	r3, [r0, #0]
 800747c:	2301      	movs	r3, #1
 800747e:	421d      	tst	r5, r3
 8007480:	d00a      	beq.n	8007498 <__pow5mult+0x84>
 8007482:	0031      	movs	r1, r6
 8007484:	0022      	movs	r2, r4
 8007486:	0038      	movs	r0, r7
 8007488:	f7ff ff14 	bl	80072b4 <__multiply>
 800748c:	0031      	movs	r1, r6
 800748e:	9001      	str	r0, [sp, #4]
 8007490:	0038      	movs	r0, r7
 8007492:	f7ff fe49 	bl	8007128 <_Bfree>
 8007496:	9e01      	ldr	r6, [sp, #4]
 8007498:	106d      	asrs	r5, r5, #1
 800749a:	d00c      	beq.n	80074b6 <__pow5mult+0xa2>
 800749c:	6820      	ldr	r0, [r4, #0]
 800749e:	2800      	cmp	r0, #0
 80074a0:	d107      	bne.n	80074b2 <__pow5mult+0x9e>
 80074a2:	0022      	movs	r2, r4
 80074a4:	0021      	movs	r1, r4
 80074a6:	0038      	movs	r0, r7
 80074a8:	f7ff ff04 	bl	80072b4 <__multiply>
 80074ac:	2300      	movs	r3, #0
 80074ae:	6020      	str	r0, [r4, #0]
 80074b0:	6003      	str	r3, [r0, #0]
 80074b2:	0004      	movs	r4, r0
 80074b4:	e7e2      	b.n	800747c <__pow5mult+0x68>
 80074b6:	0030      	movs	r0, r6
 80074b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80074ba:	46c0      	nop			; (mov r8, r8)
 80074bc:	080088c0 	.word	0x080088c0
 80074c0:	080086ed 	.word	0x080086ed
 80074c4:	08008770 	.word	0x08008770
 80074c8:	00000271 	.word	0x00000271

080074cc <__lshift>:
 80074cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80074ce:	000c      	movs	r4, r1
 80074d0:	0017      	movs	r7, r2
 80074d2:	6923      	ldr	r3, [r4, #16]
 80074d4:	1155      	asrs	r5, r2, #5
 80074d6:	b087      	sub	sp, #28
 80074d8:	18eb      	adds	r3, r5, r3
 80074da:	9302      	str	r3, [sp, #8]
 80074dc:	3301      	adds	r3, #1
 80074de:	9301      	str	r3, [sp, #4]
 80074e0:	6849      	ldr	r1, [r1, #4]
 80074e2:	68a3      	ldr	r3, [r4, #8]
 80074e4:	9004      	str	r0, [sp, #16]
 80074e6:	9a01      	ldr	r2, [sp, #4]
 80074e8:	4293      	cmp	r3, r2
 80074ea:	db10      	blt.n	800750e <__lshift+0x42>
 80074ec:	9804      	ldr	r0, [sp, #16]
 80074ee:	f7ff fdd7 	bl	80070a0 <_Balloc>
 80074f2:	2300      	movs	r3, #0
 80074f4:	0002      	movs	r2, r0
 80074f6:	0006      	movs	r6, r0
 80074f8:	0019      	movs	r1, r3
 80074fa:	3214      	adds	r2, #20
 80074fc:	4298      	cmp	r0, r3
 80074fe:	d10c      	bne.n	800751a <__lshift+0x4e>
 8007500:	21da      	movs	r1, #218	; 0xda
 8007502:	0002      	movs	r2, r0
 8007504:	4b26      	ldr	r3, [pc, #152]	; (80075a0 <__lshift+0xd4>)
 8007506:	4827      	ldr	r0, [pc, #156]	; (80075a4 <__lshift+0xd8>)
 8007508:	31ff      	adds	r1, #255	; 0xff
 800750a:	f000 fa85 	bl	8007a18 <__assert_func>
 800750e:	3101      	adds	r1, #1
 8007510:	005b      	lsls	r3, r3, #1
 8007512:	e7e8      	b.n	80074e6 <__lshift+0x1a>
 8007514:	0098      	lsls	r0, r3, #2
 8007516:	5011      	str	r1, [r2, r0]
 8007518:	3301      	adds	r3, #1
 800751a:	42ab      	cmp	r3, r5
 800751c:	dbfa      	blt.n	8007514 <__lshift+0x48>
 800751e:	43eb      	mvns	r3, r5
 8007520:	17db      	asrs	r3, r3, #31
 8007522:	401d      	ands	r5, r3
 8007524:	211f      	movs	r1, #31
 8007526:	0023      	movs	r3, r4
 8007528:	0038      	movs	r0, r7
 800752a:	00ad      	lsls	r5, r5, #2
 800752c:	1955      	adds	r5, r2, r5
 800752e:	6922      	ldr	r2, [r4, #16]
 8007530:	3314      	adds	r3, #20
 8007532:	0092      	lsls	r2, r2, #2
 8007534:	4008      	ands	r0, r1
 8007536:	4684      	mov	ip, r0
 8007538:	189a      	adds	r2, r3, r2
 800753a:	420f      	tst	r7, r1
 800753c:	d02a      	beq.n	8007594 <__lshift+0xc8>
 800753e:	3101      	adds	r1, #1
 8007540:	1a09      	subs	r1, r1, r0
 8007542:	9105      	str	r1, [sp, #20]
 8007544:	2100      	movs	r1, #0
 8007546:	9503      	str	r5, [sp, #12]
 8007548:	4667      	mov	r7, ip
 800754a:	6818      	ldr	r0, [r3, #0]
 800754c:	40b8      	lsls	r0, r7
 800754e:	4301      	orrs	r1, r0
 8007550:	9803      	ldr	r0, [sp, #12]
 8007552:	c002      	stmia	r0!, {r1}
 8007554:	cb02      	ldmia	r3!, {r1}
 8007556:	9003      	str	r0, [sp, #12]
 8007558:	9805      	ldr	r0, [sp, #20]
 800755a:	40c1      	lsrs	r1, r0
 800755c:	429a      	cmp	r2, r3
 800755e:	d8f3      	bhi.n	8007548 <__lshift+0x7c>
 8007560:	0020      	movs	r0, r4
 8007562:	3015      	adds	r0, #21
 8007564:	2304      	movs	r3, #4
 8007566:	4282      	cmp	r2, r0
 8007568:	d304      	bcc.n	8007574 <__lshift+0xa8>
 800756a:	1b13      	subs	r3, r2, r4
 800756c:	3b15      	subs	r3, #21
 800756e:	089b      	lsrs	r3, r3, #2
 8007570:	3301      	adds	r3, #1
 8007572:	009b      	lsls	r3, r3, #2
 8007574:	50e9      	str	r1, [r5, r3]
 8007576:	2900      	cmp	r1, #0
 8007578:	d002      	beq.n	8007580 <__lshift+0xb4>
 800757a:	9b02      	ldr	r3, [sp, #8]
 800757c:	3302      	adds	r3, #2
 800757e:	9301      	str	r3, [sp, #4]
 8007580:	9b01      	ldr	r3, [sp, #4]
 8007582:	9804      	ldr	r0, [sp, #16]
 8007584:	3b01      	subs	r3, #1
 8007586:	0021      	movs	r1, r4
 8007588:	6133      	str	r3, [r6, #16]
 800758a:	f7ff fdcd 	bl	8007128 <_Bfree>
 800758e:	0030      	movs	r0, r6
 8007590:	b007      	add	sp, #28
 8007592:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007594:	cb02      	ldmia	r3!, {r1}
 8007596:	c502      	stmia	r5!, {r1}
 8007598:	429a      	cmp	r2, r3
 800759a:	d8fb      	bhi.n	8007594 <__lshift+0xc8>
 800759c:	e7f0      	b.n	8007580 <__lshift+0xb4>
 800759e:	46c0      	nop			; (mov r8, r8)
 80075a0:	0800875f 	.word	0x0800875f
 80075a4:	08008770 	.word	0x08008770

080075a8 <__mcmp>:
 80075a8:	6902      	ldr	r2, [r0, #16]
 80075aa:	690b      	ldr	r3, [r1, #16]
 80075ac:	b530      	push	{r4, r5, lr}
 80075ae:	0004      	movs	r4, r0
 80075b0:	1ad0      	subs	r0, r2, r3
 80075b2:	429a      	cmp	r2, r3
 80075b4:	d10d      	bne.n	80075d2 <__mcmp+0x2a>
 80075b6:	009b      	lsls	r3, r3, #2
 80075b8:	3414      	adds	r4, #20
 80075ba:	3114      	adds	r1, #20
 80075bc:	18e2      	adds	r2, r4, r3
 80075be:	18c9      	adds	r1, r1, r3
 80075c0:	3a04      	subs	r2, #4
 80075c2:	3904      	subs	r1, #4
 80075c4:	6815      	ldr	r5, [r2, #0]
 80075c6:	680b      	ldr	r3, [r1, #0]
 80075c8:	429d      	cmp	r5, r3
 80075ca:	d003      	beq.n	80075d4 <__mcmp+0x2c>
 80075cc:	2001      	movs	r0, #1
 80075ce:	429d      	cmp	r5, r3
 80075d0:	d303      	bcc.n	80075da <__mcmp+0x32>
 80075d2:	bd30      	pop	{r4, r5, pc}
 80075d4:	4294      	cmp	r4, r2
 80075d6:	d3f3      	bcc.n	80075c0 <__mcmp+0x18>
 80075d8:	e7fb      	b.n	80075d2 <__mcmp+0x2a>
 80075da:	4240      	negs	r0, r0
 80075dc:	e7f9      	b.n	80075d2 <__mcmp+0x2a>
	...

080075e0 <__mdiff>:
 80075e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075e2:	000e      	movs	r6, r1
 80075e4:	0007      	movs	r7, r0
 80075e6:	0011      	movs	r1, r2
 80075e8:	0030      	movs	r0, r6
 80075ea:	b087      	sub	sp, #28
 80075ec:	0014      	movs	r4, r2
 80075ee:	f7ff ffdb 	bl	80075a8 <__mcmp>
 80075f2:	1e05      	subs	r5, r0, #0
 80075f4:	d110      	bne.n	8007618 <__mdiff+0x38>
 80075f6:	0001      	movs	r1, r0
 80075f8:	0038      	movs	r0, r7
 80075fa:	f7ff fd51 	bl	80070a0 <_Balloc>
 80075fe:	1e02      	subs	r2, r0, #0
 8007600:	d104      	bne.n	800760c <__mdiff+0x2c>
 8007602:	4b40      	ldr	r3, [pc, #256]	; (8007704 <__mdiff+0x124>)
 8007604:	4940      	ldr	r1, [pc, #256]	; (8007708 <__mdiff+0x128>)
 8007606:	4841      	ldr	r0, [pc, #260]	; (800770c <__mdiff+0x12c>)
 8007608:	f000 fa06 	bl	8007a18 <__assert_func>
 800760c:	2301      	movs	r3, #1
 800760e:	6145      	str	r5, [r0, #20]
 8007610:	6103      	str	r3, [r0, #16]
 8007612:	0010      	movs	r0, r2
 8007614:	b007      	add	sp, #28
 8007616:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007618:	2301      	movs	r3, #1
 800761a:	9301      	str	r3, [sp, #4]
 800761c:	2800      	cmp	r0, #0
 800761e:	db04      	blt.n	800762a <__mdiff+0x4a>
 8007620:	0023      	movs	r3, r4
 8007622:	0034      	movs	r4, r6
 8007624:	001e      	movs	r6, r3
 8007626:	2300      	movs	r3, #0
 8007628:	9301      	str	r3, [sp, #4]
 800762a:	0038      	movs	r0, r7
 800762c:	6861      	ldr	r1, [r4, #4]
 800762e:	f7ff fd37 	bl	80070a0 <_Balloc>
 8007632:	1e02      	subs	r2, r0, #0
 8007634:	d103      	bne.n	800763e <__mdiff+0x5e>
 8007636:	2190      	movs	r1, #144	; 0x90
 8007638:	4b32      	ldr	r3, [pc, #200]	; (8007704 <__mdiff+0x124>)
 800763a:	0089      	lsls	r1, r1, #2
 800763c:	e7e3      	b.n	8007606 <__mdiff+0x26>
 800763e:	9b01      	ldr	r3, [sp, #4]
 8007640:	2700      	movs	r7, #0
 8007642:	60c3      	str	r3, [r0, #12]
 8007644:	6920      	ldr	r0, [r4, #16]
 8007646:	3414      	adds	r4, #20
 8007648:	9401      	str	r4, [sp, #4]
 800764a:	9b01      	ldr	r3, [sp, #4]
 800764c:	0084      	lsls	r4, r0, #2
 800764e:	191b      	adds	r3, r3, r4
 8007650:	0034      	movs	r4, r6
 8007652:	9302      	str	r3, [sp, #8]
 8007654:	6933      	ldr	r3, [r6, #16]
 8007656:	3414      	adds	r4, #20
 8007658:	0099      	lsls	r1, r3, #2
 800765a:	1863      	adds	r3, r4, r1
 800765c:	9303      	str	r3, [sp, #12]
 800765e:	0013      	movs	r3, r2
 8007660:	3314      	adds	r3, #20
 8007662:	469c      	mov	ip, r3
 8007664:	9305      	str	r3, [sp, #20]
 8007666:	9b01      	ldr	r3, [sp, #4]
 8007668:	9304      	str	r3, [sp, #16]
 800766a:	9b04      	ldr	r3, [sp, #16]
 800766c:	cc02      	ldmia	r4!, {r1}
 800766e:	cb20      	ldmia	r3!, {r5}
 8007670:	9304      	str	r3, [sp, #16]
 8007672:	b2ab      	uxth	r3, r5
 8007674:	19df      	adds	r7, r3, r7
 8007676:	b28b      	uxth	r3, r1
 8007678:	1afb      	subs	r3, r7, r3
 800767a:	0c09      	lsrs	r1, r1, #16
 800767c:	0c2d      	lsrs	r5, r5, #16
 800767e:	1a6d      	subs	r5, r5, r1
 8007680:	1419      	asrs	r1, r3, #16
 8007682:	186d      	adds	r5, r5, r1
 8007684:	4661      	mov	r1, ip
 8007686:	142f      	asrs	r7, r5, #16
 8007688:	b29b      	uxth	r3, r3
 800768a:	042d      	lsls	r5, r5, #16
 800768c:	432b      	orrs	r3, r5
 800768e:	c108      	stmia	r1!, {r3}
 8007690:	9b03      	ldr	r3, [sp, #12]
 8007692:	468c      	mov	ip, r1
 8007694:	42a3      	cmp	r3, r4
 8007696:	d8e8      	bhi.n	800766a <__mdiff+0x8a>
 8007698:	0031      	movs	r1, r6
 800769a:	9c03      	ldr	r4, [sp, #12]
 800769c:	3115      	adds	r1, #21
 800769e:	2304      	movs	r3, #4
 80076a0:	428c      	cmp	r4, r1
 80076a2:	d304      	bcc.n	80076ae <__mdiff+0xce>
 80076a4:	1ba3      	subs	r3, r4, r6
 80076a6:	3b15      	subs	r3, #21
 80076a8:	089b      	lsrs	r3, r3, #2
 80076aa:	3301      	adds	r3, #1
 80076ac:	009b      	lsls	r3, r3, #2
 80076ae:	9901      	ldr	r1, [sp, #4]
 80076b0:	18cc      	adds	r4, r1, r3
 80076b2:	9905      	ldr	r1, [sp, #20]
 80076b4:	0026      	movs	r6, r4
 80076b6:	18cb      	adds	r3, r1, r3
 80076b8:	469c      	mov	ip, r3
 80076ba:	9902      	ldr	r1, [sp, #8]
 80076bc:	428e      	cmp	r6, r1
 80076be:	d310      	bcc.n	80076e2 <__mdiff+0x102>
 80076c0:	9e02      	ldr	r6, [sp, #8]
 80076c2:	1ee1      	subs	r1, r4, #3
 80076c4:	2500      	movs	r5, #0
 80076c6:	428e      	cmp	r6, r1
 80076c8:	d304      	bcc.n	80076d4 <__mdiff+0xf4>
 80076ca:	0031      	movs	r1, r6
 80076cc:	3103      	adds	r1, #3
 80076ce:	1b0c      	subs	r4, r1, r4
 80076d0:	08a4      	lsrs	r4, r4, #2
 80076d2:	00a5      	lsls	r5, r4, #2
 80076d4:	195b      	adds	r3, r3, r5
 80076d6:	3b04      	subs	r3, #4
 80076d8:	6819      	ldr	r1, [r3, #0]
 80076da:	2900      	cmp	r1, #0
 80076dc:	d00f      	beq.n	80076fe <__mdiff+0x11e>
 80076de:	6110      	str	r0, [r2, #16]
 80076e0:	e797      	b.n	8007612 <__mdiff+0x32>
 80076e2:	ce02      	ldmia	r6!, {r1}
 80076e4:	b28d      	uxth	r5, r1
 80076e6:	19ed      	adds	r5, r5, r7
 80076e8:	0c0f      	lsrs	r7, r1, #16
 80076ea:	1429      	asrs	r1, r5, #16
 80076ec:	1879      	adds	r1, r7, r1
 80076ee:	140f      	asrs	r7, r1, #16
 80076f0:	b2ad      	uxth	r5, r5
 80076f2:	0409      	lsls	r1, r1, #16
 80076f4:	430d      	orrs	r5, r1
 80076f6:	4661      	mov	r1, ip
 80076f8:	c120      	stmia	r1!, {r5}
 80076fa:	468c      	mov	ip, r1
 80076fc:	e7dd      	b.n	80076ba <__mdiff+0xda>
 80076fe:	3801      	subs	r0, #1
 8007700:	e7e9      	b.n	80076d6 <__mdiff+0xf6>
 8007702:	46c0      	nop			; (mov r8, r8)
 8007704:	0800875f 	.word	0x0800875f
 8007708:	00000232 	.word	0x00000232
 800770c:	08008770 	.word	0x08008770

08007710 <__d2b>:
 8007710:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007712:	2101      	movs	r1, #1
 8007714:	0014      	movs	r4, r2
 8007716:	001e      	movs	r6, r3
 8007718:	9f08      	ldr	r7, [sp, #32]
 800771a:	f7ff fcc1 	bl	80070a0 <_Balloc>
 800771e:	1e05      	subs	r5, r0, #0
 8007720:	d105      	bne.n	800772e <__d2b+0x1e>
 8007722:	0002      	movs	r2, r0
 8007724:	4b26      	ldr	r3, [pc, #152]	; (80077c0 <__d2b+0xb0>)
 8007726:	4927      	ldr	r1, [pc, #156]	; (80077c4 <__d2b+0xb4>)
 8007728:	4827      	ldr	r0, [pc, #156]	; (80077c8 <__d2b+0xb8>)
 800772a:	f000 f975 	bl	8007a18 <__assert_func>
 800772e:	0333      	lsls	r3, r6, #12
 8007730:	0076      	lsls	r6, r6, #1
 8007732:	0b1b      	lsrs	r3, r3, #12
 8007734:	0d76      	lsrs	r6, r6, #21
 8007736:	d124      	bne.n	8007782 <__d2b+0x72>
 8007738:	9301      	str	r3, [sp, #4]
 800773a:	2c00      	cmp	r4, #0
 800773c:	d027      	beq.n	800778e <__d2b+0x7e>
 800773e:	4668      	mov	r0, sp
 8007740:	9400      	str	r4, [sp, #0]
 8007742:	f7ff fd73 	bl	800722c <__lo0bits>
 8007746:	9c00      	ldr	r4, [sp, #0]
 8007748:	2800      	cmp	r0, #0
 800774a:	d01e      	beq.n	800778a <__d2b+0x7a>
 800774c:	9b01      	ldr	r3, [sp, #4]
 800774e:	2120      	movs	r1, #32
 8007750:	001a      	movs	r2, r3
 8007752:	1a09      	subs	r1, r1, r0
 8007754:	408a      	lsls	r2, r1
 8007756:	40c3      	lsrs	r3, r0
 8007758:	4322      	orrs	r2, r4
 800775a:	616a      	str	r2, [r5, #20]
 800775c:	9301      	str	r3, [sp, #4]
 800775e:	9c01      	ldr	r4, [sp, #4]
 8007760:	61ac      	str	r4, [r5, #24]
 8007762:	1e63      	subs	r3, r4, #1
 8007764:	419c      	sbcs	r4, r3
 8007766:	3401      	adds	r4, #1
 8007768:	612c      	str	r4, [r5, #16]
 800776a:	2e00      	cmp	r6, #0
 800776c:	d018      	beq.n	80077a0 <__d2b+0x90>
 800776e:	4b17      	ldr	r3, [pc, #92]	; (80077cc <__d2b+0xbc>)
 8007770:	18f6      	adds	r6, r6, r3
 8007772:	2335      	movs	r3, #53	; 0x35
 8007774:	1836      	adds	r6, r6, r0
 8007776:	1a18      	subs	r0, r3, r0
 8007778:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800777a:	603e      	str	r6, [r7, #0]
 800777c:	6018      	str	r0, [r3, #0]
 800777e:	0028      	movs	r0, r5
 8007780:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007782:	2280      	movs	r2, #128	; 0x80
 8007784:	0352      	lsls	r2, r2, #13
 8007786:	4313      	orrs	r3, r2
 8007788:	e7d6      	b.n	8007738 <__d2b+0x28>
 800778a:	616c      	str	r4, [r5, #20]
 800778c:	e7e7      	b.n	800775e <__d2b+0x4e>
 800778e:	a801      	add	r0, sp, #4
 8007790:	f7ff fd4c 	bl	800722c <__lo0bits>
 8007794:	2401      	movs	r4, #1
 8007796:	9b01      	ldr	r3, [sp, #4]
 8007798:	612c      	str	r4, [r5, #16]
 800779a:	616b      	str	r3, [r5, #20]
 800779c:	3020      	adds	r0, #32
 800779e:	e7e4      	b.n	800776a <__d2b+0x5a>
 80077a0:	4b0b      	ldr	r3, [pc, #44]	; (80077d0 <__d2b+0xc0>)
 80077a2:	18c0      	adds	r0, r0, r3
 80077a4:	4b0b      	ldr	r3, [pc, #44]	; (80077d4 <__d2b+0xc4>)
 80077a6:	6038      	str	r0, [r7, #0]
 80077a8:	18e3      	adds	r3, r4, r3
 80077aa:	009b      	lsls	r3, r3, #2
 80077ac:	18eb      	adds	r3, r5, r3
 80077ae:	6958      	ldr	r0, [r3, #20]
 80077b0:	f7ff fd22 	bl	80071f8 <__hi0bits>
 80077b4:	0164      	lsls	r4, r4, #5
 80077b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077b8:	1a24      	subs	r4, r4, r0
 80077ba:	601c      	str	r4, [r3, #0]
 80077bc:	e7df      	b.n	800777e <__d2b+0x6e>
 80077be:	46c0      	nop			; (mov r8, r8)
 80077c0:	0800875f 	.word	0x0800875f
 80077c4:	0000030a 	.word	0x0000030a
 80077c8:	08008770 	.word	0x08008770
 80077cc:	fffffbcd 	.word	0xfffffbcd
 80077d0:	fffffbce 	.word	0xfffffbce
 80077d4:	3fffffff 	.word	0x3fffffff

080077d8 <_calloc_r>:
 80077d8:	b570      	push	{r4, r5, r6, lr}
 80077da:	0c13      	lsrs	r3, r2, #16
 80077dc:	0c0d      	lsrs	r5, r1, #16
 80077de:	d11e      	bne.n	800781e <_calloc_r+0x46>
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d10c      	bne.n	80077fe <_calloc_r+0x26>
 80077e4:	b289      	uxth	r1, r1
 80077e6:	b294      	uxth	r4, r2
 80077e8:	434c      	muls	r4, r1
 80077ea:	0021      	movs	r1, r4
 80077ec:	f000 f88c 	bl	8007908 <_malloc_r>
 80077f0:	1e05      	subs	r5, r0, #0
 80077f2:	d01b      	beq.n	800782c <_calloc_r+0x54>
 80077f4:	0022      	movs	r2, r4
 80077f6:	2100      	movs	r1, #0
 80077f8:	f7fe f914 	bl	8005a24 <memset>
 80077fc:	e016      	b.n	800782c <_calloc_r+0x54>
 80077fe:	1c1d      	adds	r5, r3, #0
 8007800:	1c0b      	adds	r3, r1, #0
 8007802:	b292      	uxth	r2, r2
 8007804:	b289      	uxth	r1, r1
 8007806:	b29c      	uxth	r4, r3
 8007808:	4351      	muls	r1, r2
 800780a:	b2ab      	uxth	r3, r5
 800780c:	4363      	muls	r3, r4
 800780e:	0c0c      	lsrs	r4, r1, #16
 8007810:	191c      	adds	r4, r3, r4
 8007812:	0c22      	lsrs	r2, r4, #16
 8007814:	d107      	bne.n	8007826 <_calloc_r+0x4e>
 8007816:	0424      	lsls	r4, r4, #16
 8007818:	b289      	uxth	r1, r1
 800781a:	430c      	orrs	r4, r1
 800781c:	e7e5      	b.n	80077ea <_calloc_r+0x12>
 800781e:	2b00      	cmp	r3, #0
 8007820:	d101      	bne.n	8007826 <_calloc_r+0x4e>
 8007822:	1c13      	adds	r3, r2, #0
 8007824:	e7ed      	b.n	8007802 <_calloc_r+0x2a>
 8007826:	230c      	movs	r3, #12
 8007828:	2500      	movs	r5, #0
 800782a:	6003      	str	r3, [r0, #0]
 800782c:	0028      	movs	r0, r5
 800782e:	bd70      	pop	{r4, r5, r6, pc}

08007830 <_free_r>:
 8007830:	b570      	push	{r4, r5, r6, lr}
 8007832:	0005      	movs	r5, r0
 8007834:	2900      	cmp	r1, #0
 8007836:	d010      	beq.n	800785a <_free_r+0x2a>
 8007838:	1f0c      	subs	r4, r1, #4
 800783a:	6823      	ldr	r3, [r4, #0]
 800783c:	2b00      	cmp	r3, #0
 800783e:	da00      	bge.n	8007842 <_free_r+0x12>
 8007840:	18e4      	adds	r4, r4, r3
 8007842:	0028      	movs	r0, r5
 8007844:	f000 f928 	bl	8007a98 <__malloc_lock>
 8007848:	4a1d      	ldr	r2, [pc, #116]	; (80078c0 <_free_r+0x90>)
 800784a:	6813      	ldr	r3, [r2, #0]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d105      	bne.n	800785c <_free_r+0x2c>
 8007850:	6063      	str	r3, [r4, #4]
 8007852:	6014      	str	r4, [r2, #0]
 8007854:	0028      	movs	r0, r5
 8007856:	f000 f927 	bl	8007aa8 <__malloc_unlock>
 800785a:	bd70      	pop	{r4, r5, r6, pc}
 800785c:	42a3      	cmp	r3, r4
 800785e:	d908      	bls.n	8007872 <_free_r+0x42>
 8007860:	6821      	ldr	r1, [r4, #0]
 8007862:	1860      	adds	r0, r4, r1
 8007864:	4283      	cmp	r3, r0
 8007866:	d1f3      	bne.n	8007850 <_free_r+0x20>
 8007868:	6818      	ldr	r0, [r3, #0]
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	1841      	adds	r1, r0, r1
 800786e:	6021      	str	r1, [r4, #0]
 8007870:	e7ee      	b.n	8007850 <_free_r+0x20>
 8007872:	001a      	movs	r2, r3
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d001      	beq.n	800787e <_free_r+0x4e>
 800787a:	42a3      	cmp	r3, r4
 800787c:	d9f9      	bls.n	8007872 <_free_r+0x42>
 800787e:	6811      	ldr	r1, [r2, #0]
 8007880:	1850      	adds	r0, r2, r1
 8007882:	42a0      	cmp	r0, r4
 8007884:	d10b      	bne.n	800789e <_free_r+0x6e>
 8007886:	6820      	ldr	r0, [r4, #0]
 8007888:	1809      	adds	r1, r1, r0
 800788a:	1850      	adds	r0, r2, r1
 800788c:	6011      	str	r1, [r2, #0]
 800788e:	4283      	cmp	r3, r0
 8007890:	d1e0      	bne.n	8007854 <_free_r+0x24>
 8007892:	6818      	ldr	r0, [r3, #0]
 8007894:	685b      	ldr	r3, [r3, #4]
 8007896:	1841      	adds	r1, r0, r1
 8007898:	6011      	str	r1, [r2, #0]
 800789a:	6053      	str	r3, [r2, #4]
 800789c:	e7da      	b.n	8007854 <_free_r+0x24>
 800789e:	42a0      	cmp	r0, r4
 80078a0:	d902      	bls.n	80078a8 <_free_r+0x78>
 80078a2:	230c      	movs	r3, #12
 80078a4:	602b      	str	r3, [r5, #0]
 80078a6:	e7d5      	b.n	8007854 <_free_r+0x24>
 80078a8:	6821      	ldr	r1, [r4, #0]
 80078aa:	1860      	adds	r0, r4, r1
 80078ac:	4283      	cmp	r3, r0
 80078ae:	d103      	bne.n	80078b8 <_free_r+0x88>
 80078b0:	6818      	ldr	r0, [r3, #0]
 80078b2:	685b      	ldr	r3, [r3, #4]
 80078b4:	1841      	adds	r1, r0, r1
 80078b6:	6021      	str	r1, [r4, #0]
 80078b8:	6063      	str	r3, [r4, #4]
 80078ba:	6054      	str	r4, [r2, #4]
 80078bc:	e7ca      	b.n	8007854 <_free_r+0x24>
 80078be:	46c0      	nop			; (mov r8, r8)
 80078c0:	200002dc 	.word	0x200002dc

080078c4 <sbrk_aligned>:
 80078c4:	b570      	push	{r4, r5, r6, lr}
 80078c6:	4e0f      	ldr	r6, [pc, #60]	; (8007904 <sbrk_aligned+0x40>)
 80078c8:	000d      	movs	r5, r1
 80078ca:	6831      	ldr	r1, [r6, #0]
 80078cc:	0004      	movs	r4, r0
 80078ce:	2900      	cmp	r1, #0
 80078d0:	d102      	bne.n	80078d8 <sbrk_aligned+0x14>
 80078d2:	f000 f88f 	bl	80079f4 <_sbrk_r>
 80078d6:	6030      	str	r0, [r6, #0]
 80078d8:	0029      	movs	r1, r5
 80078da:	0020      	movs	r0, r4
 80078dc:	f000 f88a 	bl	80079f4 <_sbrk_r>
 80078e0:	1c43      	adds	r3, r0, #1
 80078e2:	d00a      	beq.n	80078fa <sbrk_aligned+0x36>
 80078e4:	2303      	movs	r3, #3
 80078e6:	1cc5      	adds	r5, r0, #3
 80078e8:	439d      	bics	r5, r3
 80078ea:	42a8      	cmp	r0, r5
 80078ec:	d007      	beq.n	80078fe <sbrk_aligned+0x3a>
 80078ee:	1a29      	subs	r1, r5, r0
 80078f0:	0020      	movs	r0, r4
 80078f2:	f000 f87f 	bl	80079f4 <_sbrk_r>
 80078f6:	1c43      	adds	r3, r0, #1
 80078f8:	d101      	bne.n	80078fe <sbrk_aligned+0x3a>
 80078fa:	2501      	movs	r5, #1
 80078fc:	426d      	negs	r5, r5
 80078fe:	0028      	movs	r0, r5
 8007900:	bd70      	pop	{r4, r5, r6, pc}
 8007902:	46c0      	nop			; (mov r8, r8)
 8007904:	200002e0 	.word	0x200002e0

08007908 <_malloc_r>:
 8007908:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800790a:	2203      	movs	r2, #3
 800790c:	1ccb      	adds	r3, r1, #3
 800790e:	4393      	bics	r3, r2
 8007910:	3308      	adds	r3, #8
 8007912:	0006      	movs	r6, r0
 8007914:	001f      	movs	r7, r3
 8007916:	2b0c      	cmp	r3, #12
 8007918:	d232      	bcs.n	8007980 <_malloc_r+0x78>
 800791a:	270c      	movs	r7, #12
 800791c:	42b9      	cmp	r1, r7
 800791e:	d831      	bhi.n	8007984 <_malloc_r+0x7c>
 8007920:	0030      	movs	r0, r6
 8007922:	f000 f8b9 	bl	8007a98 <__malloc_lock>
 8007926:	4d32      	ldr	r5, [pc, #200]	; (80079f0 <_malloc_r+0xe8>)
 8007928:	682b      	ldr	r3, [r5, #0]
 800792a:	001c      	movs	r4, r3
 800792c:	2c00      	cmp	r4, #0
 800792e:	d12e      	bne.n	800798e <_malloc_r+0x86>
 8007930:	0039      	movs	r1, r7
 8007932:	0030      	movs	r0, r6
 8007934:	f7ff ffc6 	bl	80078c4 <sbrk_aligned>
 8007938:	0004      	movs	r4, r0
 800793a:	1c43      	adds	r3, r0, #1
 800793c:	d11e      	bne.n	800797c <_malloc_r+0x74>
 800793e:	682c      	ldr	r4, [r5, #0]
 8007940:	0025      	movs	r5, r4
 8007942:	2d00      	cmp	r5, #0
 8007944:	d14a      	bne.n	80079dc <_malloc_r+0xd4>
 8007946:	6823      	ldr	r3, [r4, #0]
 8007948:	0029      	movs	r1, r5
 800794a:	18e3      	adds	r3, r4, r3
 800794c:	0030      	movs	r0, r6
 800794e:	9301      	str	r3, [sp, #4]
 8007950:	f000 f850 	bl	80079f4 <_sbrk_r>
 8007954:	9b01      	ldr	r3, [sp, #4]
 8007956:	4283      	cmp	r3, r0
 8007958:	d143      	bne.n	80079e2 <_malloc_r+0xda>
 800795a:	6823      	ldr	r3, [r4, #0]
 800795c:	3703      	adds	r7, #3
 800795e:	1aff      	subs	r7, r7, r3
 8007960:	2303      	movs	r3, #3
 8007962:	439f      	bics	r7, r3
 8007964:	3708      	adds	r7, #8
 8007966:	2f0c      	cmp	r7, #12
 8007968:	d200      	bcs.n	800796c <_malloc_r+0x64>
 800796a:	270c      	movs	r7, #12
 800796c:	0039      	movs	r1, r7
 800796e:	0030      	movs	r0, r6
 8007970:	f7ff ffa8 	bl	80078c4 <sbrk_aligned>
 8007974:	1c43      	adds	r3, r0, #1
 8007976:	d034      	beq.n	80079e2 <_malloc_r+0xda>
 8007978:	6823      	ldr	r3, [r4, #0]
 800797a:	19df      	adds	r7, r3, r7
 800797c:	6027      	str	r7, [r4, #0]
 800797e:	e013      	b.n	80079a8 <_malloc_r+0xa0>
 8007980:	2b00      	cmp	r3, #0
 8007982:	dacb      	bge.n	800791c <_malloc_r+0x14>
 8007984:	230c      	movs	r3, #12
 8007986:	2500      	movs	r5, #0
 8007988:	6033      	str	r3, [r6, #0]
 800798a:	0028      	movs	r0, r5
 800798c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800798e:	6822      	ldr	r2, [r4, #0]
 8007990:	1bd1      	subs	r1, r2, r7
 8007992:	d420      	bmi.n	80079d6 <_malloc_r+0xce>
 8007994:	290b      	cmp	r1, #11
 8007996:	d917      	bls.n	80079c8 <_malloc_r+0xc0>
 8007998:	19e2      	adds	r2, r4, r7
 800799a:	6027      	str	r7, [r4, #0]
 800799c:	42a3      	cmp	r3, r4
 800799e:	d111      	bne.n	80079c4 <_malloc_r+0xbc>
 80079a0:	602a      	str	r2, [r5, #0]
 80079a2:	6863      	ldr	r3, [r4, #4]
 80079a4:	6011      	str	r1, [r2, #0]
 80079a6:	6053      	str	r3, [r2, #4]
 80079a8:	0030      	movs	r0, r6
 80079aa:	0025      	movs	r5, r4
 80079ac:	f000 f87c 	bl	8007aa8 <__malloc_unlock>
 80079b0:	2207      	movs	r2, #7
 80079b2:	350b      	adds	r5, #11
 80079b4:	1d23      	adds	r3, r4, #4
 80079b6:	4395      	bics	r5, r2
 80079b8:	1aea      	subs	r2, r5, r3
 80079ba:	429d      	cmp	r5, r3
 80079bc:	d0e5      	beq.n	800798a <_malloc_r+0x82>
 80079be:	1b5b      	subs	r3, r3, r5
 80079c0:	50a3      	str	r3, [r4, r2]
 80079c2:	e7e2      	b.n	800798a <_malloc_r+0x82>
 80079c4:	605a      	str	r2, [r3, #4]
 80079c6:	e7ec      	b.n	80079a2 <_malloc_r+0x9a>
 80079c8:	6862      	ldr	r2, [r4, #4]
 80079ca:	42a3      	cmp	r3, r4
 80079cc:	d101      	bne.n	80079d2 <_malloc_r+0xca>
 80079ce:	602a      	str	r2, [r5, #0]
 80079d0:	e7ea      	b.n	80079a8 <_malloc_r+0xa0>
 80079d2:	605a      	str	r2, [r3, #4]
 80079d4:	e7e8      	b.n	80079a8 <_malloc_r+0xa0>
 80079d6:	0023      	movs	r3, r4
 80079d8:	6864      	ldr	r4, [r4, #4]
 80079da:	e7a7      	b.n	800792c <_malloc_r+0x24>
 80079dc:	002c      	movs	r4, r5
 80079de:	686d      	ldr	r5, [r5, #4]
 80079e0:	e7af      	b.n	8007942 <_malloc_r+0x3a>
 80079e2:	230c      	movs	r3, #12
 80079e4:	0030      	movs	r0, r6
 80079e6:	6033      	str	r3, [r6, #0]
 80079e8:	f000 f85e 	bl	8007aa8 <__malloc_unlock>
 80079ec:	e7cd      	b.n	800798a <_malloc_r+0x82>
 80079ee:	46c0      	nop			; (mov r8, r8)
 80079f0:	200002dc 	.word	0x200002dc

080079f4 <_sbrk_r>:
 80079f4:	2300      	movs	r3, #0
 80079f6:	b570      	push	{r4, r5, r6, lr}
 80079f8:	4d06      	ldr	r5, [pc, #24]	; (8007a14 <_sbrk_r+0x20>)
 80079fa:	0004      	movs	r4, r0
 80079fc:	0008      	movs	r0, r1
 80079fe:	602b      	str	r3, [r5, #0]
 8007a00:	f7fa fe74 	bl	80026ec <_sbrk>
 8007a04:	1c43      	adds	r3, r0, #1
 8007a06:	d103      	bne.n	8007a10 <_sbrk_r+0x1c>
 8007a08:	682b      	ldr	r3, [r5, #0]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d000      	beq.n	8007a10 <_sbrk_r+0x1c>
 8007a0e:	6023      	str	r3, [r4, #0]
 8007a10:	bd70      	pop	{r4, r5, r6, pc}
 8007a12:	46c0      	nop			; (mov r8, r8)
 8007a14:	200002e4 	.word	0x200002e4

08007a18 <__assert_func>:
 8007a18:	b530      	push	{r4, r5, lr}
 8007a1a:	0014      	movs	r4, r2
 8007a1c:	001a      	movs	r2, r3
 8007a1e:	4b09      	ldr	r3, [pc, #36]	; (8007a44 <__assert_func+0x2c>)
 8007a20:	0005      	movs	r5, r0
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	b085      	sub	sp, #20
 8007a26:	68d8      	ldr	r0, [r3, #12]
 8007a28:	4b07      	ldr	r3, [pc, #28]	; (8007a48 <__assert_func+0x30>)
 8007a2a:	2c00      	cmp	r4, #0
 8007a2c:	d101      	bne.n	8007a32 <__assert_func+0x1a>
 8007a2e:	4b07      	ldr	r3, [pc, #28]	; (8007a4c <__assert_func+0x34>)
 8007a30:	001c      	movs	r4, r3
 8007a32:	9301      	str	r3, [sp, #4]
 8007a34:	9100      	str	r1, [sp, #0]
 8007a36:	002b      	movs	r3, r5
 8007a38:	4905      	ldr	r1, [pc, #20]	; (8007a50 <__assert_func+0x38>)
 8007a3a:	9402      	str	r4, [sp, #8]
 8007a3c:	f000 f80a 	bl	8007a54 <fiprintf>
 8007a40:	f000 fa78 	bl	8007f34 <abort>
 8007a44:	20000020 	.word	0x20000020
 8007a48:	080088cc 	.word	0x080088cc
 8007a4c:	08008907 	.word	0x08008907
 8007a50:	080088d9 	.word	0x080088d9

08007a54 <fiprintf>:
 8007a54:	b40e      	push	{r1, r2, r3}
 8007a56:	b503      	push	{r0, r1, lr}
 8007a58:	0001      	movs	r1, r0
 8007a5a:	ab03      	add	r3, sp, #12
 8007a5c:	4804      	ldr	r0, [pc, #16]	; (8007a70 <fiprintf+0x1c>)
 8007a5e:	cb04      	ldmia	r3!, {r2}
 8007a60:	6800      	ldr	r0, [r0, #0]
 8007a62:	9301      	str	r3, [sp, #4]
 8007a64:	f000 f850 	bl	8007b08 <_vfiprintf_r>
 8007a68:	b002      	add	sp, #8
 8007a6a:	bc08      	pop	{r3}
 8007a6c:	b003      	add	sp, #12
 8007a6e:	4718      	bx	r3
 8007a70:	20000020 	.word	0x20000020

08007a74 <__ascii_mbtowc>:
 8007a74:	b082      	sub	sp, #8
 8007a76:	2900      	cmp	r1, #0
 8007a78:	d100      	bne.n	8007a7c <__ascii_mbtowc+0x8>
 8007a7a:	a901      	add	r1, sp, #4
 8007a7c:	1e10      	subs	r0, r2, #0
 8007a7e:	d006      	beq.n	8007a8e <__ascii_mbtowc+0x1a>
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d006      	beq.n	8007a92 <__ascii_mbtowc+0x1e>
 8007a84:	7813      	ldrb	r3, [r2, #0]
 8007a86:	600b      	str	r3, [r1, #0]
 8007a88:	7810      	ldrb	r0, [r2, #0]
 8007a8a:	1e43      	subs	r3, r0, #1
 8007a8c:	4198      	sbcs	r0, r3
 8007a8e:	b002      	add	sp, #8
 8007a90:	4770      	bx	lr
 8007a92:	2002      	movs	r0, #2
 8007a94:	4240      	negs	r0, r0
 8007a96:	e7fa      	b.n	8007a8e <__ascii_mbtowc+0x1a>

08007a98 <__malloc_lock>:
 8007a98:	b510      	push	{r4, lr}
 8007a9a:	4802      	ldr	r0, [pc, #8]	; (8007aa4 <__malloc_lock+0xc>)
 8007a9c:	f000 fc21 	bl	80082e2 <__retarget_lock_acquire_recursive>
 8007aa0:	bd10      	pop	{r4, pc}
 8007aa2:	46c0      	nop			; (mov r8, r8)
 8007aa4:	200002e8 	.word	0x200002e8

08007aa8 <__malloc_unlock>:
 8007aa8:	b510      	push	{r4, lr}
 8007aaa:	4802      	ldr	r0, [pc, #8]	; (8007ab4 <__malloc_unlock+0xc>)
 8007aac:	f000 fc1a 	bl	80082e4 <__retarget_lock_release_recursive>
 8007ab0:	bd10      	pop	{r4, pc}
 8007ab2:	46c0      	nop			; (mov r8, r8)
 8007ab4:	200002e8 	.word	0x200002e8

08007ab8 <__sfputc_r>:
 8007ab8:	6893      	ldr	r3, [r2, #8]
 8007aba:	b510      	push	{r4, lr}
 8007abc:	3b01      	subs	r3, #1
 8007abe:	6093      	str	r3, [r2, #8]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	da04      	bge.n	8007ace <__sfputc_r+0x16>
 8007ac4:	6994      	ldr	r4, [r2, #24]
 8007ac6:	42a3      	cmp	r3, r4
 8007ac8:	db07      	blt.n	8007ada <__sfputc_r+0x22>
 8007aca:	290a      	cmp	r1, #10
 8007acc:	d005      	beq.n	8007ada <__sfputc_r+0x22>
 8007ace:	6813      	ldr	r3, [r2, #0]
 8007ad0:	1c58      	adds	r0, r3, #1
 8007ad2:	6010      	str	r0, [r2, #0]
 8007ad4:	7019      	strb	r1, [r3, #0]
 8007ad6:	0008      	movs	r0, r1
 8007ad8:	bd10      	pop	{r4, pc}
 8007ada:	f000 f94f 	bl	8007d7c <__swbuf_r>
 8007ade:	0001      	movs	r1, r0
 8007ae0:	e7f9      	b.n	8007ad6 <__sfputc_r+0x1e>

08007ae2 <__sfputs_r>:
 8007ae2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ae4:	0006      	movs	r6, r0
 8007ae6:	000f      	movs	r7, r1
 8007ae8:	0014      	movs	r4, r2
 8007aea:	18d5      	adds	r5, r2, r3
 8007aec:	42ac      	cmp	r4, r5
 8007aee:	d101      	bne.n	8007af4 <__sfputs_r+0x12>
 8007af0:	2000      	movs	r0, #0
 8007af2:	e007      	b.n	8007b04 <__sfputs_r+0x22>
 8007af4:	7821      	ldrb	r1, [r4, #0]
 8007af6:	003a      	movs	r2, r7
 8007af8:	0030      	movs	r0, r6
 8007afa:	f7ff ffdd 	bl	8007ab8 <__sfputc_r>
 8007afe:	3401      	adds	r4, #1
 8007b00:	1c43      	adds	r3, r0, #1
 8007b02:	d1f3      	bne.n	8007aec <__sfputs_r+0xa>
 8007b04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007b08 <_vfiprintf_r>:
 8007b08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b0a:	b0a1      	sub	sp, #132	; 0x84
 8007b0c:	0006      	movs	r6, r0
 8007b0e:	000c      	movs	r4, r1
 8007b10:	001f      	movs	r7, r3
 8007b12:	9203      	str	r2, [sp, #12]
 8007b14:	2800      	cmp	r0, #0
 8007b16:	d004      	beq.n	8007b22 <_vfiprintf_r+0x1a>
 8007b18:	6983      	ldr	r3, [r0, #24]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d101      	bne.n	8007b22 <_vfiprintf_r+0x1a>
 8007b1e:	f000 fb3f 	bl	80081a0 <__sinit>
 8007b22:	4b8e      	ldr	r3, [pc, #568]	; (8007d5c <_vfiprintf_r+0x254>)
 8007b24:	429c      	cmp	r4, r3
 8007b26:	d11c      	bne.n	8007b62 <_vfiprintf_r+0x5a>
 8007b28:	6874      	ldr	r4, [r6, #4]
 8007b2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007b2c:	07db      	lsls	r3, r3, #31
 8007b2e:	d405      	bmi.n	8007b3c <_vfiprintf_r+0x34>
 8007b30:	89a3      	ldrh	r3, [r4, #12]
 8007b32:	059b      	lsls	r3, r3, #22
 8007b34:	d402      	bmi.n	8007b3c <_vfiprintf_r+0x34>
 8007b36:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b38:	f000 fbd3 	bl	80082e2 <__retarget_lock_acquire_recursive>
 8007b3c:	89a3      	ldrh	r3, [r4, #12]
 8007b3e:	071b      	lsls	r3, r3, #28
 8007b40:	d502      	bpl.n	8007b48 <_vfiprintf_r+0x40>
 8007b42:	6923      	ldr	r3, [r4, #16]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d11d      	bne.n	8007b84 <_vfiprintf_r+0x7c>
 8007b48:	0021      	movs	r1, r4
 8007b4a:	0030      	movs	r0, r6
 8007b4c:	f000 f97a 	bl	8007e44 <__swsetup_r>
 8007b50:	2800      	cmp	r0, #0
 8007b52:	d017      	beq.n	8007b84 <_vfiprintf_r+0x7c>
 8007b54:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007b56:	07db      	lsls	r3, r3, #31
 8007b58:	d50d      	bpl.n	8007b76 <_vfiprintf_r+0x6e>
 8007b5a:	2001      	movs	r0, #1
 8007b5c:	4240      	negs	r0, r0
 8007b5e:	b021      	add	sp, #132	; 0x84
 8007b60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b62:	4b7f      	ldr	r3, [pc, #508]	; (8007d60 <_vfiprintf_r+0x258>)
 8007b64:	429c      	cmp	r4, r3
 8007b66:	d101      	bne.n	8007b6c <_vfiprintf_r+0x64>
 8007b68:	68b4      	ldr	r4, [r6, #8]
 8007b6a:	e7de      	b.n	8007b2a <_vfiprintf_r+0x22>
 8007b6c:	4b7d      	ldr	r3, [pc, #500]	; (8007d64 <_vfiprintf_r+0x25c>)
 8007b6e:	429c      	cmp	r4, r3
 8007b70:	d1db      	bne.n	8007b2a <_vfiprintf_r+0x22>
 8007b72:	68f4      	ldr	r4, [r6, #12]
 8007b74:	e7d9      	b.n	8007b2a <_vfiprintf_r+0x22>
 8007b76:	89a3      	ldrh	r3, [r4, #12]
 8007b78:	059b      	lsls	r3, r3, #22
 8007b7a:	d4ee      	bmi.n	8007b5a <_vfiprintf_r+0x52>
 8007b7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b7e:	f000 fbb1 	bl	80082e4 <__retarget_lock_release_recursive>
 8007b82:	e7ea      	b.n	8007b5a <_vfiprintf_r+0x52>
 8007b84:	2300      	movs	r3, #0
 8007b86:	ad08      	add	r5, sp, #32
 8007b88:	616b      	str	r3, [r5, #20]
 8007b8a:	3320      	adds	r3, #32
 8007b8c:	766b      	strb	r3, [r5, #25]
 8007b8e:	3310      	adds	r3, #16
 8007b90:	76ab      	strb	r3, [r5, #26]
 8007b92:	9707      	str	r7, [sp, #28]
 8007b94:	9f03      	ldr	r7, [sp, #12]
 8007b96:	783b      	ldrb	r3, [r7, #0]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d001      	beq.n	8007ba0 <_vfiprintf_r+0x98>
 8007b9c:	2b25      	cmp	r3, #37	; 0x25
 8007b9e:	d14e      	bne.n	8007c3e <_vfiprintf_r+0x136>
 8007ba0:	9b03      	ldr	r3, [sp, #12]
 8007ba2:	1afb      	subs	r3, r7, r3
 8007ba4:	9305      	str	r3, [sp, #20]
 8007ba6:	9b03      	ldr	r3, [sp, #12]
 8007ba8:	429f      	cmp	r7, r3
 8007baa:	d00d      	beq.n	8007bc8 <_vfiprintf_r+0xc0>
 8007bac:	9b05      	ldr	r3, [sp, #20]
 8007bae:	0021      	movs	r1, r4
 8007bb0:	0030      	movs	r0, r6
 8007bb2:	9a03      	ldr	r2, [sp, #12]
 8007bb4:	f7ff ff95 	bl	8007ae2 <__sfputs_r>
 8007bb8:	1c43      	adds	r3, r0, #1
 8007bba:	d100      	bne.n	8007bbe <_vfiprintf_r+0xb6>
 8007bbc:	e0b5      	b.n	8007d2a <_vfiprintf_r+0x222>
 8007bbe:	696a      	ldr	r2, [r5, #20]
 8007bc0:	9b05      	ldr	r3, [sp, #20]
 8007bc2:	4694      	mov	ip, r2
 8007bc4:	4463      	add	r3, ip
 8007bc6:	616b      	str	r3, [r5, #20]
 8007bc8:	783b      	ldrb	r3, [r7, #0]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d100      	bne.n	8007bd0 <_vfiprintf_r+0xc8>
 8007bce:	e0ac      	b.n	8007d2a <_vfiprintf_r+0x222>
 8007bd0:	2201      	movs	r2, #1
 8007bd2:	1c7b      	adds	r3, r7, #1
 8007bd4:	9303      	str	r3, [sp, #12]
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	4252      	negs	r2, r2
 8007bda:	606a      	str	r2, [r5, #4]
 8007bdc:	a904      	add	r1, sp, #16
 8007bde:	3254      	adds	r2, #84	; 0x54
 8007be0:	1852      	adds	r2, r2, r1
 8007be2:	602b      	str	r3, [r5, #0]
 8007be4:	60eb      	str	r3, [r5, #12]
 8007be6:	60ab      	str	r3, [r5, #8]
 8007be8:	7013      	strb	r3, [r2, #0]
 8007bea:	65ab      	str	r3, [r5, #88]	; 0x58
 8007bec:	9b03      	ldr	r3, [sp, #12]
 8007bee:	2205      	movs	r2, #5
 8007bf0:	7819      	ldrb	r1, [r3, #0]
 8007bf2:	485d      	ldr	r0, [pc, #372]	; (8007d68 <_vfiprintf_r+0x260>)
 8007bf4:	f7ff fa40 	bl	8007078 <memchr>
 8007bf8:	9b03      	ldr	r3, [sp, #12]
 8007bfa:	1c5f      	adds	r7, r3, #1
 8007bfc:	2800      	cmp	r0, #0
 8007bfe:	d120      	bne.n	8007c42 <_vfiprintf_r+0x13a>
 8007c00:	682a      	ldr	r2, [r5, #0]
 8007c02:	06d3      	lsls	r3, r2, #27
 8007c04:	d504      	bpl.n	8007c10 <_vfiprintf_r+0x108>
 8007c06:	2353      	movs	r3, #83	; 0x53
 8007c08:	a904      	add	r1, sp, #16
 8007c0a:	185b      	adds	r3, r3, r1
 8007c0c:	2120      	movs	r1, #32
 8007c0e:	7019      	strb	r1, [r3, #0]
 8007c10:	0713      	lsls	r3, r2, #28
 8007c12:	d504      	bpl.n	8007c1e <_vfiprintf_r+0x116>
 8007c14:	2353      	movs	r3, #83	; 0x53
 8007c16:	a904      	add	r1, sp, #16
 8007c18:	185b      	adds	r3, r3, r1
 8007c1a:	212b      	movs	r1, #43	; 0x2b
 8007c1c:	7019      	strb	r1, [r3, #0]
 8007c1e:	9b03      	ldr	r3, [sp, #12]
 8007c20:	781b      	ldrb	r3, [r3, #0]
 8007c22:	2b2a      	cmp	r3, #42	; 0x2a
 8007c24:	d016      	beq.n	8007c54 <_vfiprintf_r+0x14c>
 8007c26:	2100      	movs	r1, #0
 8007c28:	68eb      	ldr	r3, [r5, #12]
 8007c2a:	9f03      	ldr	r7, [sp, #12]
 8007c2c:	783a      	ldrb	r2, [r7, #0]
 8007c2e:	1c78      	adds	r0, r7, #1
 8007c30:	3a30      	subs	r2, #48	; 0x30
 8007c32:	4684      	mov	ip, r0
 8007c34:	2a09      	cmp	r2, #9
 8007c36:	d94f      	bls.n	8007cd8 <_vfiprintf_r+0x1d0>
 8007c38:	2900      	cmp	r1, #0
 8007c3a:	d111      	bne.n	8007c60 <_vfiprintf_r+0x158>
 8007c3c:	e017      	b.n	8007c6e <_vfiprintf_r+0x166>
 8007c3e:	3701      	adds	r7, #1
 8007c40:	e7a9      	b.n	8007b96 <_vfiprintf_r+0x8e>
 8007c42:	4b49      	ldr	r3, [pc, #292]	; (8007d68 <_vfiprintf_r+0x260>)
 8007c44:	682a      	ldr	r2, [r5, #0]
 8007c46:	1ac0      	subs	r0, r0, r3
 8007c48:	2301      	movs	r3, #1
 8007c4a:	4083      	lsls	r3, r0
 8007c4c:	4313      	orrs	r3, r2
 8007c4e:	602b      	str	r3, [r5, #0]
 8007c50:	9703      	str	r7, [sp, #12]
 8007c52:	e7cb      	b.n	8007bec <_vfiprintf_r+0xe4>
 8007c54:	9b07      	ldr	r3, [sp, #28]
 8007c56:	1d19      	adds	r1, r3, #4
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	9107      	str	r1, [sp, #28]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	db01      	blt.n	8007c64 <_vfiprintf_r+0x15c>
 8007c60:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c62:	e004      	b.n	8007c6e <_vfiprintf_r+0x166>
 8007c64:	425b      	negs	r3, r3
 8007c66:	60eb      	str	r3, [r5, #12]
 8007c68:	2302      	movs	r3, #2
 8007c6a:	4313      	orrs	r3, r2
 8007c6c:	602b      	str	r3, [r5, #0]
 8007c6e:	783b      	ldrb	r3, [r7, #0]
 8007c70:	2b2e      	cmp	r3, #46	; 0x2e
 8007c72:	d10a      	bne.n	8007c8a <_vfiprintf_r+0x182>
 8007c74:	787b      	ldrb	r3, [r7, #1]
 8007c76:	2b2a      	cmp	r3, #42	; 0x2a
 8007c78:	d137      	bne.n	8007cea <_vfiprintf_r+0x1e2>
 8007c7a:	9b07      	ldr	r3, [sp, #28]
 8007c7c:	3702      	adds	r7, #2
 8007c7e:	1d1a      	adds	r2, r3, #4
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	9207      	str	r2, [sp, #28]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	db2d      	blt.n	8007ce4 <_vfiprintf_r+0x1dc>
 8007c88:	9309      	str	r3, [sp, #36]	; 0x24
 8007c8a:	2203      	movs	r2, #3
 8007c8c:	7839      	ldrb	r1, [r7, #0]
 8007c8e:	4837      	ldr	r0, [pc, #220]	; (8007d6c <_vfiprintf_r+0x264>)
 8007c90:	f7ff f9f2 	bl	8007078 <memchr>
 8007c94:	2800      	cmp	r0, #0
 8007c96:	d007      	beq.n	8007ca8 <_vfiprintf_r+0x1a0>
 8007c98:	4b34      	ldr	r3, [pc, #208]	; (8007d6c <_vfiprintf_r+0x264>)
 8007c9a:	682a      	ldr	r2, [r5, #0]
 8007c9c:	1ac0      	subs	r0, r0, r3
 8007c9e:	2340      	movs	r3, #64	; 0x40
 8007ca0:	4083      	lsls	r3, r0
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	3701      	adds	r7, #1
 8007ca6:	602b      	str	r3, [r5, #0]
 8007ca8:	7839      	ldrb	r1, [r7, #0]
 8007caa:	1c7b      	adds	r3, r7, #1
 8007cac:	2206      	movs	r2, #6
 8007cae:	4830      	ldr	r0, [pc, #192]	; (8007d70 <_vfiprintf_r+0x268>)
 8007cb0:	9303      	str	r3, [sp, #12]
 8007cb2:	7629      	strb	r1, [r5, #24]
 8007cb4:	f7ff f9e0 	bl	8007078 <memchr>
 8007cb8:	2800      	cmp	r0, #0
 8007cba:	d045      	beq.n	8007d48 <_vfiprintf_r+0x240>
 8007cbc:	4b2d      	ldr	r3, [pc, #180]	; (8007d74 <_vfiprintf_r+0x26c>)
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d127      	bne.n	8007d12 <_vfiprintf_r+0x20a>
 8007cc2:	2207      	movs	r2, #7
 8007cc4:	9b07      	ldr	r3, [sp, #28]
 8007cc6:	3307      	adds	r3, #7
 8007cc8:	4393      	bics	r3, r2
 8007cca:	3308      	adds	r3, #8
 8007ccc:	9307      	str	r3, [sp, #28]
 8007cce:	696b      	ldr	r3, [r5, #20]
 8007cd0:	9a04      	ldr	r2, [sp, #16]
 8007cd2:	189b      	adds	r3, r3, r2
 8007cd4:	616b      	str	r3, [r5, #20]
 8007cd6:	e75d      	b.n	8007b94 <_vfiprintf_r+0x8c>
 8007cd8:	210a      	movs	r1, #10
 8007cda:	434b      	muls	r3, r1
 8007cdc:	4667      	mov	r7, ip
 8007cde:	189b      	adds	r3, r3, r2
 8007ce0:	3909      	subs	r1, #9
 8007ce2:	e7a3      	b.n	8007c2c <_vfiprintf_r+0x124>
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	425b      	negs	r3, r3
 8007ce8:	e7ce      	b.n	8007c88 <_vfiprintf_r+0x180>
 8007cea:	2300      	movs	r3, #0
 8007cec:	001a      	movs	r2, r3
 8007cee:	3701      	adds	r7, #1
 8007cf0:	606b      	str	r3, [r5, #4]
 8007cf2:	7839      	ldrb	r1, [r7, #0]
 8007cf4:	1c78      	adds	r0, r7, #1
 8007cf6:	3930      	subs	r1, #48	; 0x30
 8007cf8:	4684      	mov	ip, r0
 8007cfa:	2909      	cmp	r1, #9
 8007cfc:	d903      	bls.n	8007d06 <_vfiprintf_r+0x1fe>
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d0c3      	beq.n	8007c8a <_vfiprintf_r+0x182>
 8007d02:	9209      	str	r2, [sp, #36]	; 0x24
 8007d04:	e7c1      	b.n	8007c8a <_vfiprintf_r+0x182>
 8007d06:	230a      	movs	r3, #10
 8007d08:	435a      	muls	r2, r3
 8007d0a:	4667      	mov	r7, ip
 8007d0c:	1852      	adds	r2, r2, r1
 8007d0e:	3b09      	subs	r3, #9
 8007d10:	e7ef      	b.n	8007cf2 <_vfiprintf_r+0x1ea>
 8007d12:	ab07      	add	r3, sp, #28
 8007d14:	9300      	str	r3, [sp, #0]
 8007d16:	0022      	movs	r2, r4
 8007d18:	0029      	movs	r1, r5
 8007d1a:	0030      	movs	r0, r6
 8007d1c:	4b16      	ldr	r3, [pc, #88]	; (8007d78 <_vfiprintf_r+0x270>)
 8007d1e:	f7fd ff33 	bl	8005b88 <_printf_float>
 8007d22:	9004      	str	r0, [sp, #16]
 8007d24:	9b04      	ldr	r3, [sp, #16]
 8007d26:	3301      	adds	r3, #1
 8007d28:	d1d1      	bne.n	8007cce <_vfiprintf_r+0x1c6>
 8007d2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d2c:	07db      	lsls	r3, r3, #31
 8007d2e:	d405      	bmi.n	8007d3c <_vfiprintf_r+0x234>
 8007d30:	89a3      	ldrh	r3, [r4, #12]
 8007d32:	059b      	lsls	r3, r3, #22
 8007d34:	d402      	bmi.n	8007d3c <_vfiprintf_r+0x234>
 8007d36:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d38:	f000 fad4 	bl	80082e4 <__retarget_lock_release_recursive>
 8007d3c:	89a3      	ldrh	r3, [r4, #12]
 8007d3e:	065b      	lsls	r3, r3, #25
 8007d40:	d500      	bpl.n	8007d44 <_vfiprintf_r+0x23c>
 8007d42:	e70a      	b.n	8007b5a <_vfiprintf_r+0x52>
 8007d44:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007d46:	e70a      	b.n	8007b5e <_vfiprintf_r+0x56>
 8007d48:	ab07      	add	r3, sp, #28
 8007d4a:	9300      	str	r3, [sp, #0]
 8007d4c:	0022      	movs	r2, r4
 8007d4e:	0029      	movs	r1, r5
 8007d50:	0030      	movs	r0, r6
 8007d52:	4b09      	ldr	r3, [pc, #36]	; (8007d78 <_vfiprintf_r+0x270>)
 8007d54:	f7fe f9ca 	bl	80060ec <_printf_i>
 8007d58:	e7e3      	b.n	8007d22 <_vfiprintf_r+0x21a>
 8007d5a:	46c0      	nop			; (mov r8, r8)
 8007d5c:	08008a44 	.word	0x08008a44
 8007d60:	08008a64 	.word	0x08008a64
 8007d64:	08008a24 	.word	0x08008a24
 8007d68:	08008912 	.word	0x08008912
 8007d6c:	08008918 	.word	0x08008918
 8007d70:	0800891c 	.word	0x0800891c
 8007d74:	08005b89 	.word	0x08005b89
 8007d78:	08007ae3 	.word	0x08007ae3

08007d7c <__swbuf_r>:
 8007d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d7e:	0005      	movs	r5, r0
 8007d80:	000e      	movs	r6, r1
 8007d82:	0014      	movs	r4, r2
 8007d84:	2800      	cmp	r0, #0
 8007d86:	d004      	beq.n	8007d92 <__swbuf_r+0x16>
 8007d88:	6983      	ldr	r3, [r0, #24]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d101      	bne.n	8007d92 <__swbuf_r+0x16>
 8007d8e:	f000 fa07 	bl	80081a0 <__sinit>
 8007d92:	4b22      	ldr	r3, [pc, #136]	; (8007e1c <__swbuf_r+0xa0>)
 8007d94:	429c      	cmp	r4, r3
 8007d96:	d12e      	bne.n	8007df6 <__swbuf_r+0x7a>
 8007d98:	686c      	ldr	r4, [r5, #4]
 8007d9a:	69a3      	ldr	r3, [r4, #24]
 8007d9c:	60a3      	str	r3, [r4, #8]
 8007d9e:	89a3      	ldrh	r3, [r4, #12]
 8007da0:	071b      	lsls	r3, r3, #28
 8007da2:	d532      	bpl.n	8007e0a <__swbuf_r+0x8e>
 8007da4:	6923      	ldr	r3, [r4, #16]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d02f      	beq.n	8007e0a <__swbuf_r+0x8e>
 8007daa:	6823      	ldr	r3, [r4, #0]
 8007dac:	6922      	ldr	r2, [r4, #16]
 8007dae:	b2f7      	uxtb	r7, r6
 8007db0:	1a98      	subs	r0, r3, r2
 8007db2:	6963      	ldr	r3, [r4, #20]
 8007db4:	b2f6      	uxtb	r6, r6
 8007db6:	4283      	cmp	r3, r0
 8007db8:	dc05      	bgt.n	8007dc6 <__swbuf_r+0x4a>
 8007dba:	0021      	movs	r1, r4
 8007dbc:	0028      	movs	r0, r5
 8007dbe:	f000 f94d 	bl	800805c <_fflush_r>
 8007dc2:	2800      	cmp	r0, #0
 8007dc4:	d127      	bne.n	8007e16 <__swbuf_r+0x9a>
 8007dc6:	68a3      	ldr	r3, [r4, #8]
 8007dc8:	3001      	adds	r0, #1
 8007dca:	3b01      	subs	r3, #1
 8007dcc:	60a3      	str	r3, [r4, #8]
 8007dce:	6823      	ldr	r3, [r4, #0]
 8007dd0:	1c5a      	adds	r2, r3, #1
 8007dd2:	6022      	str	r2, [r4, #0]
 8007dd4:	701f      	strb	r7, [r3, #0]
 8007dd6:	6963      	ldr	r3, [r4, #20]
 8007dd8:	4283      	cmp	r3, r0
 8007dda:	d004      	beq.n	8007de6 <__swbuf_r+0x6a>
 8007ddc:	89a3      	ldrh	r3, [r4, #12]
 8007dde:	07db      	lsls	r3, r3, #31
 8007de0:	d507      	bpl.n	8007df2 <__swbuf_r+0x76>
 8007de2:	2e0a      	cmp	r6, #10
 8007de4:	d105      	bne.n	8007df2 <__swbuf_r+0x76>
 8007de6:	0021      	movs	r1, r4
 8007de8:	0028      	movs	r0, r5
 8007dea:	f000 f937 	bl	800805c <_fflush_r>
 8007dee:	2800      	cmp	r0, #0
 8007df0:	d111      	bne.n	8007e16 <__swbuf_r+0x9a>
 8007df2:	0030      	movs	r0, r6
 8007df4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007df6:	4b0a      	ldr	r3, [pc, #40]	; (8007e20 <__swbuf_r+0xa4>)
 8007df8:	429c      	cmp	r4, r3
 8007dfa:	d101      	bne.n	8007e00 <__swbuf_r+0x84>
 8007dfc:	68ac      	ldr	r4, [r5, #8]
 8007dfe:	e7cc      	b.n	8007d9a <__swbuf_r+0x1e>
 8007e00:	4b08      	ldr	r3, [pc, #32]	; (8007e24 <__swbuf_r+0xa8>)
 8007e02:	429c      	cmp	r4, r3
 8007e04:	d1c9      	bne.n	8007d9a <__swbuf_r+0x1e>
 8007e06:	68ec      	ldr	r4, [r5, #12]
 8007e08:	e7c7      	b.n	8007d9a <__swbuf_r+0x1e>
 8007e0a:	0021      	movs	r1, r4
 8007e0c:	0028      	movs	r0, r5
 8007e0e:	f000 f819 	bl	8007e44 <__swsetup_r>
 8007e12:	2800      	cmp	r0, #0
 8007e14:	d0c9      	beq.n	8007daa <__swbuf_r+0x2e>
 8007e16:	2601      	movs	r6, #1
 8007e18:	4276      	negs	r6, r6
 8007e1a:	e7ea      	b.n	8007df2 <__swbuf_r+0x76>
 8007e1c:	08008a44 	.word	0x08008a44
 8007e20:	08008a64 	.word	0x08008a64
 8007e24:	08008a24 	.word	0x08008a24

08007e28 <__ascii_wctomb>:
 8007e28:	0003      	movs	r3, r0
 8007e2a:	1e08      	subs	r0, r1, #0
 8007e2c:	d005      	beq.n	8007e3a <__ascii_wctomb+0x12>
 8007e2e:	2aff      	cmp	r2, #255	; 0xff
 8007e30:	d904      	bls.n	8007e3c <__ascii_wctomb+0x14>
 8007e32:	228a      	movs	r2, #138	; 0x8a
 8007e34:	2001      	movs	r0, #1
 8007e36:	601a      	str	r2, [r3, #0]
 8007e38:	4240      	negs	r0, r0
 8007e3a:	4770      	bx	lr
 8007e3c:	2001      	movs	r0, #1
 8007e3e:	700a      	strb	r2, [r1, #0]
 8007e40:	e7fb      	b.n	8007e3a <__ascii_wctomb+0x12>
	...

08007e44 <__swsetup_r>:
 8007e44:	4b37      	ldr	r3, [pc, #220]	; (8007f24 <__swsetup_r+0xe0>)
 8007e46:	b570      	push	{r4, r5, r6, lr}
 8007e48:	681d      	ldr	r5, [r3, #0]
 8007e4a:	0006      	movs	r6, r0
 8007e4c:	000c      	movs	r4, r1
 8007e4e:	2d00      	cmp	r5, #0
 8007e50:	d005      	beq.n	8007e5e <__swsetup_r+0x1a>
 8007e52:	69ab      	ldr	r3, [r5, #24]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d102      	bne.n	8007e5e <__swsetup_r+0x1a>
 8007e58:	0028      	movs	r0, r5
 8007e5a:	f000 f9a1 	bl	80081a0 <__sinit>
 8007e5e:	4b32      	ldr	r3, [pc, #200]	; (8007f28 <__swsetup_r+0xe4>)
 8007e60:	429c      	cmp	r4, r3
 8007e62:	d10f      	bne.n	8007e84 <__swsetup_r+0x40>
 8007e64:	686c      	ldr	r4, [r5, #4]
 8007e66:	230c      	movs	r3, #12
 8007e68:	5ee2      	ldrsh	r2, [r4, r3]
 8007e6a:	b293      	uxth	r3, r2
 8007e6c:	0711      	lsls	r1, r2, #28
 8007e6e:	d42d      	bmi.n	8007ecc <__swsetup_r+0x88>
 8007e70:	06d9      	lsls	r1, r3, #27
 8007e72:	d411      	bmi.n	8007e98 <__swsetup_r+0x54>
 8007e74:	2309      	movs	r3, #9
 8007e76:	2001      	movs	r0, #1
 8007e78:	6033      	str	r3, [r6, #0]
 8007e7a:	3337      	adds	r3, #55	; 0x37
 8007e7c:	4313      	orrs	r3, r2
 8007e7e:	81a3      	strh	r3, [r4, #12]
 8007e80:	4240      	negs	r0, r0
 8007e82:	bd70      	pop	{r4, r5, r6, pc}
 8007e84:	4b29      	ldr	r3, [pc, #164]	; (8007f2c <__swsetup_r+0xe8>)
 8007e86:	429c      	cmp	r4, r3
 8007e88:	d101      	bne.n	8007e8e <__swsetup_r+0x4a>
 8007e8a:	68ac      	ldr	r4, [r5, #8]
 8007e8c:	e7eb      	b.n	8007e66 <__swsetup_r+0x22>
 8007e8e:	4b28      	ldr	r3, [pc, #160]	; (8007f30 <__swsetup_r+0xec>)
 8007e90:	429c      	cmp	r4, r3
 8007e92:	d1e8      	bne.n	8007e66 <__swsetup_r+0x22>
 8007e94:	68ec      	ldr	r4, [r5, #12]
 8007e96:	e7e6      	b.n	8007e66 <__swsetup_r+0x22>
 8007e98:	075b      	lsls	r3, r3, #29
 8007e9a:	d513      	bpl.n	8007ec4 <__swsetup_r+0x80>
 8007e9c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e9e:	2900      	cmp	r1, #0
 8007ea0:	d008      	beq.n	8007eb4 <__swsetup_r+0x70>
 8007ea2:	0023      	movs	r3, r4
 8007ea4:	3344      	adds	r3, #68	; 0x44
 8007ea6:	4299      	cmp	r1, r3
 8007ea8:	d002      	beq.n	8007eb0 <__swsetup_r+0x6c>
 8007eaa:	0030      	movs	r0, r6
 8007eac:	f7ff fcc0 	bl	8007830 <_free_r>
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	6363      	str	r3, [r4, #52]	; 0x34
 8007eb4:	2224      	movs	r2, #36	; 0x24
 8007eb6:	89a3      	ldrh	r3, [r4, #12]
 8007eb8:	4393      	bics	r3, r2
 8007eba:	81a3      	strh	r3, [r4, #12]
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	6063      	str	r3, [r4, #4]
 8007ec0:	6923      	ldr	r3, [r4, #16]
 8007ec2:	6023      	str	r3, [r4, #0]
 8007ec4:	2308      	movs	r3, #8
 8007ec6:	89a2      	ldrh	r2, [r4, #12]
 8007ec8:	4313      	orrs	r3, r2
 8007eca:	81a3      	strh	r3, [r4, #12]
 8007ecc:	6923      	ldr	r3, [r4, #16]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d10b      	bne.n	8007eea <__swsetup_r+0xa6>
 8007ed2:	21a0      	movs	r1, #160	; 0xa0
 8007ed4:	2280      	movs	r2, #128	; 0x80
 8007ed6:	89a3      	ldrh	r3, [r4, #12]
 8007ed8:	0089      	lsls	r1, r1, #2
 8007eda:	0092      	lsls	r2, r2, #2
 8007edc:	400b      	ands	r3, r1
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d003      	beq.n	8007eea <__swsetup_r+0xa6>
 8007ee2:	0021      	movs	r1, r4
 8007ee4:	0030      	movs	r0, r6
 8007ee6:	f000 fa27 	bl	8008338 <__smakebuf_r>
 8007eea:	220c      	movs	r2, #12
 8007eec:	5ea3      	ldrsh	r3, [r4, r2]
 8007eee:	2001      	movs	r0, #1
 8007ef0:	001a      	movs	r2, r3
 8007ef2:	b299      	uxth	r1, r3
 8007ef4:	4002      	ands	r2, r0
 8007ef6:	4203      	tst	r3, r0
 8007ef8:	d00f      	beq.n	8007f1a <__swsetup_r+0xd6>
 8007efa:	2200      	movs	r2, #0
 8007efc:	60a2      	str	r2, [r4, #8]
 8007efe:	6962      	ldr	r2, [r4, #20]
 8007f00:	4252      	negs	r2, r2
 8007f02:	61a2      	str	r2, [r4, #24]
 8007f04:	2000      	movs	r0, #0
 8007f06:	6922      	ldr	r2, [r4, #16]
 8007f08:	4282      	cmp	r2, r0
 8007f0a:	d1ba      	bne.n	8007e82 <__swsetup_r+0x3e>
 8007f0c:	060a      	lsls	r2, r1, #24
 8007f0e:	d5b8      	bpl.n	8007e82 <__swsetup_r+0x3e>
 8007f10:	2240      	movs	r2, #64	; 0x40
 8007f12:	4313      	orrs	r3, r2
 8007f14:	81a3      	strh	r3, [r4, #12]
 8007f16:	3801      	subs	r0, #1
 8007f18:	e7b3      	b.n	8007e82 <__swsetup_r+0x3e>
 8007f1a:	0788      	lsls	r0, r1, #30
 8007f1c:	d400      	bmi.n	8007f20 <__swsetup_r+0xdc>
 8007f1e:	6962      	ldr	r2, [r4, #20]
 8007f20:	60a2      	str	r2, [r4, #8]
 8007f22:	e7ef      	b.n	8007f04 <__swsetup_r+0xc0>
 8007f24:	20000020 	.word	0x20000020
 8007f28:	08008a44 	.word	0x08008a44
 8007f2c:	08008a64 	.word	0x08008a64
 8007f30:	08008a24 	.word	0x08008a24

08007f34 <abort>:
 8007f34:	2006      	movs	r0, #6
 8007f36:	b510      	push	{r4, lr}
 8007f38:	f000 fa6c 	bl	8008414 <raise>
 8007f3c:	2001      	movs	r0, #1
 8007f3e:	f7fa fb63 	bl	8002608 <_exit>
	...

08007f44 <__sflush_r>:
 8007f44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007f46:	898b      	ldrh	r3, [r1, #12]
 8007f48:	0005      	movs	r5, r0
 8007f4a:	000c      	movs	r4, r1
 8007f4c:	071a      	lsls	r2, r3, #28
 8007f4e:	d45f      	bmi.n	8008010 <__sflush_r+0xcc>
 8007f50:	684a      	ldr	r2, [r1, #4]
 8007f52:	2a00      	cmp	r2, #0
 8007f54:	dc04      	bgt.n	8007f60 <__sflush_r+0x1c>
 8007f56:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8007f58:	2a00      	cmp	r2, #0
 8007f5a:	dc01      	bgt.n	8007f60 <__sflush_r+0x1c>
 8007f5c:	2000      	movs	r0, #0
 8007f5e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007f60:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8007f62:	2f00      	cmp	r7, #0
 8007f64:	d0fa      	beq.n	8007f5c <__sflush_r+0x18>
 8007f66:	2200      	movs	r2, #0
 8007f68:	2180      	movs	r1, #128	; 0x80
 8007f6a:	682e      	ldr	r6, [r5, #0]
 8007f6c:	602a      	str	r2, [r5, #0]
 8007f6e:	001a      	movs	r2, r3
 8007f70:	0149      	lsls	r1, r1, #5
 8007f72:	400a      	ands	r2, r1
 8007f74:	420b      	tst	r3, r1
 8007f76:	d034      	beq.n	8007fe2 <__sflush_r+0x9e>
 8007f78:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007f7a:	89a3      	ldrh	r3, [r4, #12]
 8007f7c:	075b      	lsls	r3, r3, #29
 8007f7e:	d506      	bpl.n	8007f8e <__sflush_r+0x4a>
 8007f80:	6863      	ldr	r3, [r4, #4]
 8007f82:	1ac0      	subs	r0, r0, r3
 8007f84:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d001      	beq.n	8007f8e <__sflush_r+0x4a>
 8007f8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007f8c:	1ac0      	subs	r0, r0, r3
 8007f8e:	0002      	movs	r2, r0
 8007f90:	6a21      	ldr	r1, [r4, #32]
 8007f92:	2300      	movs	r3, #0
 8007f94:	0028      	movs	r0, r5
 8007f96:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8007f98:	47b8      	blx	r7
 8007f9a:	89a1      	ldrh	r1, [r4, #12]
 8007f9c:	1c43      	adds	r3, r0, #1
 8007f9e:	d106      	bne.n	8007fae <__sflush_r+0x6a>
 8007fa0:	682b      	ldr	r3, [r5, #0]
 8007fa2:	2b1d      	cmp	r3, #29
 8007fa4:	d831      	bhi.n	800800a <__sflush_r+0xc6>
 8007fa6:	4a2c      	ldr	r2, [pc, #176]	; (8008058 <__sflush_r+0x114>)
 8007fa8:	40da      	lsrs	r2, r3
 8007faa:	07d3      	lsls	r3, r2, #31
 8007fac:	d52d      	bpl.n	800800a <__sflush_r+0xc6>
 8007fae:	2300      	movs	r3, #0
 8007fb0:	6063      	str	r3, [r4, #4]
 8007fb2:	6923      	ldr	r3, [r4, #16]
 8007fb4:	6023      	str	r3, [r4, #0]
 8007fb6:	04cb      	lsls	r3, r1, #19
 8007fb8:	d505      	bpl.n	8007fc6 <__sflush_r+0x82>
 8007fba:	1c43      	adds	r3, r0, #1
 8007fbc:	d102      	bne.n	8007fc4 <__sflush_r+0x80>
 8007fbe:	682b      	ldr	r3, [r5, #0]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d100      	bne.n	8007fc6 <__sflush_r+0x82>
 8007fc4:	6560      	str	r0, [r4, #84]	; 0x54
 8007fc6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007fc8:	602e      	str	r6, [r5, #0]
 8007fca:	2900      	cmp	r1, #0
 8007fcc:	d0c6      	beq.n	8007f5c <__sflush_r+0x18>
 8007fce:	0023      	movs	r3, r4
 8007fd0:	3344      	adds	r3, #68	; 0x44
 8007fd2:	4299      	cmp	r1, r3
 8007fd4:	d002      	beq.n	8007fdc <__sflush_r+0x98>
 8007fd6:	0028      	movs	r0, r5
 8007fd8:	f7ff fc2a 	bl	8007830 <_free_r>
 8007fdc:	2000      	movs	r0, #0
 8007fde:	6360      	str	r0, [r4, #52]	; 0x34
 8007fe0:	e7bd      	b.n	8007f5e <__sflush_r+0x1a>
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	0028      	movs	r0, r5
 8007fe6:	6a21      	ldr	r1, [r4, #32]
 8007fe8:	47b8      	blx	r7
 8007fea:	1c43      	adds	r3, r0, #1
 8007fec:	d1c5      	bne.n	8007f7a <__sflush_r+0x36>
 8007fee:	682b      	ldr	r3, [r5, #0]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d0c2      	beq.n	8007f7a <__sflush_r+0x36>
 8007ff4:	2b1d      	cmp	r3, #29
 8007ff6:	d001      	beq.n	8007ffc <__sflush_r+0xb8>
 8007ff8:	2b16      	cmp	r3, #22
 8007ffa:	d101      	bne.n	8008000 <__sflush_r+0xbc>
 8007ffc:	602e      	str	r6, [r5, #0]
 8007ffe:	e7ad      	b.n	8007f5c <__sflush_r+0x18>
 8008000:	2340      	movs	r3, #64	; 0x40
 8008002:	89a2      	ldrh	r2, [r4, #12]
 8008004:	4313      	orrs	r3, r2
 8008006:	81a3      	strh	r3, [r4, #12]
 8008008:	e7a9      	b.n	8007f5e <__sflush_r+0x1a>
 800800a:	2340      	movs	r3, #64	; 0x40
 800800c:	430b      	orrs	r3, r1
 800800e:	e7fa      	b.n	8008006 <__sflush_r+0xc2>
 8008010:	690f      	ldr	r7, [r1, #16]
 8008012:	2f00      	cmp	r7, #0
 8008014:	d0a2      	beq.n	8007f5c <__sflush_r+0x18>
 8008016:	680a      	ldr	r2, [r1, #0]
 8008018:	600f      	str	r7, [r1, #0]
 800801a:	1bd2      	subs	r2, r2, r7
 800801c:	9201      	str	r2, [sp, #4]
 800801e:	2200      	movs	r2, #0
 8008020:	079b      	lsls	r3, r3, #30
 8008022:	d100      	bne.n	8008026 <__sflush_r+0xe2>
 8008024:	694a      	ldr	r2, [r1, #20]
 8008026:	60a2      	str	r2, [r4, #8]
 8008028:	9b01      	ldr	r3, [sp, #4]
 800802a:	2b00      	cmp	r3, #0
 800802c:	dc00      	bgt.n	8008030 <__sflush_r+0xec>
 800802e:	e795      	b.n	8007f5c <__sflush_r+0x18>
 8008030:	003a      	movs	r2, r7
 8008032:	0028      	movs	r0, r5
 8008034:	9b01      	ldr	r3, [sp, #4]
 8008036:	6a21      	ldr	r1, [r4, #32]
 8008038:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800803a:	47b0      	blx	r6
 800803c:	2800      	cmp	r0, #0
 800803e:	dc06      	bgt.n	800804e <__sflush_r+0x10a>
 8008040:	2340      	movs	r3, #64	; 0x40
 8008042:	2001      	movs	r0, #1
 8008044:	89a2      	ldrh	r2, [r4, #12]
 8008046:	4240      	negs	r0, r0
 8008048:	4313      	orrs	r3, r2
 800804a:	81a3      	strh	r3, [r4, #12]
 800804c:	e787      	b.n	8007f5e <__sflush_r+0x1a>
 800804e:	9b01      	ldr	r3, [sp, #4]
 8008050:	183f      	adds	r7, r7, r0
 8008052:	1a1b      	subs	r3, r3, r0
 8008054:	9301      	str	r3, [sp, #4]
 8008056:	e7e7      	b.n	8008028 <__sflush_r+0xe4>
 8008058:	20400001 	.word	0x20400001

0800805c <_fflush_r>:
 800805c:	690b      	ldr	r3, [r1, #16]
 800805e:	b570      	push	{r4, r5, r6, lr}
 8008060:	0005      	movs	r5, r0
 8008062:	000c      	movs	r4, r1
 8008064:	2b00      	cmp	r3, #0
 8008066:	d102      	bne.n	800806e <_fflush_r+0x12>
 8008068:	2500      	movs	r5, #0
 800806a:	0028      	movs	r0, r5
 800806c:	bd70      	pop	{r4, r5, r6, pc}
 800806e:	2800      	cmp	r0, #0
 8008070:	d004      	beq.n	800807c <_fflush_r+0x20>
 8008072:	6983      	ldr	r3, [r0, #24]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d101      	bne.n	800807c <_fflush_r+0x20>
 8008078:	f000 f892 	bl	80081a0 <__sinit>
 800807c:	4b14      	ldr	r3, [pc, #80]	; (80080d0 <_fflush_r+0x74>)
 800807e:	429c      	cmp	r4, r3
 8008080:	d11b      	bne.n	80080ba <_fflush_r+0x5e>
 8008082:	686c      	ldr	r4, [r5, #4]
 8008084:	220c      	movs	r2, #12
 8008086:	5ea3      	ldrsh	r3, [r4, r2]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d0ed      	beq.n	8008068 <_fflush_r+0xc>
 800808c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800808e:	07d2      	lsls	r2, r2, #31
 8008090:	d404      	bmi.n	800809c <_fflush_r+0x40>
 8008092:	059b      	lsls	r3, r3, #22
 8008094:	d402      	bmi.n	800809c <_fflush_r+0x40>
 8008096:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008098:	f000 f923 	bl	80082e2 <__retarget_lock_acquire_recursive>
 800809c:	0028      	movs	r0, r5
 800809e:	0021      	movs	r1, r4
 80080a0:	f7ff ff50 	bl	8007f44 <__sflush_r>
 80080a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80080a6:	0005      	movs	r5, r0
 80080a8:	07db      	lsls	r3, r3, #31
 80080aa:	d4de      	bmi.n	800806a <_fflush_r+0xe>
 80080ac:	89a3      	ldrh	r3, [r4, #12]
 80080ae:	059b      	lsls	r3, r3, #22
 80080b0:	d4db      	bmi.n	800806a <_fflush_r+0xe>
 80080b2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80080b4:	f000 f916 	bl	80082e4 <__retarget_lock_release_recursive>
 80080b8:	e7d7      	b.n	800806a <_fflush_r+0xe>
 80080ba:	4b06      	ldr	r3, [pc, #24]	; (80080d4 <_fflush_r+0x78>)
 80080bc:	429c      	cmp	r4, r3
 80080be:	d101      	bne.n	80080c4 <_fflush_r+0x68>
 80080c0:	68ac      	ldr	r4, [r5, #8]
 80080c2:	e7df      	b.n	8008084 <_fflush_r+0x28>
 80080c4:	4b04      	ldr	r3, [pc, #16]	; (80080d8 <_fflush_r+0x7c>)
 80080c6:	429c      	cmp	r4, r3
 80080c8:	d1dc      	bne.n	8008084 <_fflush_r+0x28>
 80080ca:	68ec      	ldr	r4, [r5, #12]
 80080cc:	e7da      	b.n	8008084 <_fflush_r+0x28>
 80080ce:	46c0      	nop			; (mov r8, r8)
 80080d0:	08008a44 	.word	0x08008a44
 80080d4:	08008a64 	.word	0x08008a64
 80080d8:	08008a24 	.word	0x08008a24

080080dc <std>:
 80080dc:	2300      	movs	r3, #0
 80080de:	b510      	push	{r4, lr}
 80080e0:	0004      	movs	r4, r0
 80080e2:	6003      	str	r3, [r0, #0]
 80080e4:	6043      	str	r3, [r0, #4]
 80080e6:	6083      	str	r3, [r0, #8]
 80080e8:	8181      	strh	r1, [r0, #12]
 80080ea:	6643      	str	r3, [r0, #100]	; 0x64
 80080ec:	0019      	movs	r1, r3
 80080ee:	81c2      	strh	r2, [r0, #14]
 80080f0:	6103      	str	r3, [r0, #16]
 80080f2:	6143      	str	r3, [r0, #20]
 80080f4:	6183      	str	r3, [r0, #24]
 80080f6:	2208      	movs	r2, #8
 80080f8:	305c      	adds	r0, #92	; 0x5c
 80080fa:	f7fd fc93 	bl	8005a24 <memset>
 80080fe:	4b05      	ldr	r3, [pc, #20]	; (8008114 <std+0x38>)
 8008100:	6224      	str	r4, [r4, #32]
 8008102:	6263      	str	r3, [r4, #36]	; 0x24
 8008104:	4b04      	ldr	r3, [pc, #16]	; (8008118 <std+0x3c>)
 8008106:	62a3      	str	r3, [r4, #40]	; 0x28
 8008108:	4b04      	ldr	r3, [pc, #16]	; (800811c <std+0x40>)
 800810a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800810c:	4b04      	ldr	r3, [pc, #16]	; (8008120 <std+0x44>)
 800810e:	6323      	str	r3, [r4, #48]	; 0x30
 8008110:	bd10      	pop	{r4, pc}
 8008112:	46c0      	nop			; (mov r8, r8)
 8008114:	08008455 	.word	0x08008455
 8008118:	0800847d 	.word	0x0800847d
 800811c:	080084b5 	.word	0x080084b5
 8008120:	080084e1 	.word	0x080084e1

08008124 <_cleanup_r>:
 8008124:	b510      	push	{r4, lr}
 8008126:	4902      	ldr	r1, [pc, #8]	; (8008130 <_cleanup_r+0xc>)
 8008128:	f000 f8ba 	bl	80082a0 <_fwalk_reent>
 800812c:	bd10      	pop	{r4, pc}
 800812e:	46c0      	nop			; (mov r8, r8)
 8008130:	0800805d 	.word	0x0800805d

08008134 <__sfmoreglue>:
 8008134:	b570      	push	{r4, r5, r6, lr}
 8008136:	2568      	movs	r5, #104	; 0x68
 8008138:	1e4a      	subs	r2, r1, #1
 800813a:	4355      	muls	r5, r2
 800813c:	000e      	movs	r6, r1
 800813e:	0029      	movs	r1, r5
 8008140:	3174      	adds	r1, #116	; 0x74
 8008142:	f7ff fbe1 	bl	8007908 <_malloc_r>
 8008146:	1e04      	subs	r4, r0, #0
 8008148:	d008      	beq.n	800815c <__sfmoreglue+0x28>
 800814a:	2100      	movs	r1, #0
 800814c:	002a      	movs	r2, r5
 800814e:	6001      	str	r1, [r0, #0]
 8008150:	6046      	str	r6, [r0, #4]
 8008152:	300c      	adds	r0, #12
 8008154:	60a0      	str	r0, [r4, #8]
 8008156:	3268      	adds	r2, #104	; 0x68
 8008158:	f7fd fc64 	bl	8005a24 <memset>
 800815c:	0020      	movs	r0, r4
 800815e:	bd70      	pop	{r4, r5, r6, pc}

08008160 <__sfp_lock_acquire>:
 8008160:	b510      	push	{r4, lr}
 8008162:	4802      	ldr	r0, [pc, #8]	; (800816c <__sfp_lock_acquire+0xc>)
 8008164:	f000 f8bd 	bl	80082e2 <__retarget_lock_acquire_recursive>
 8008168:	bd10      	pop	{r4, pc}
 800816a:	46c0      	nop			; (mov r8, r8)
 800816c:	200002e9 	.word	0x200002e9

08008170 <__sfp_lock_release>:
 8008170:	b510      	push	{r4, lr}
 8008172:	4802      	ldr	r0, [pc, #8]	; (800817c <__sfp_lock_release+0xc>)
 8008174:	f000 f8b6 	bl	80082e4 <__retarget_lock_release_recursive>
 8008178:	bd10      	pop	{r4, pc}
 800817a:	46c0      	nop			; (mov r8, r8)
 800817c:	200002e9 	.word	0x200002e9

08008180 <__sinit_lock_acquire>:
 8008180:	b510      	push	{r4, lr}
 8008182:	4802      	ldr	r0, [pc, #8]	; (800818c <__sinit_lock_acquire+0xc>)
 8008184:	f000 f8ad 	bl	80082e2 <__retarget_lock_acquire_recursive>
 8008188:	bd10      	pop	{r4, pc}
 800818a:	46c0      	nop			; (mov r8, r8)
 800818c:	200002ea 	.word	0x200002ea

08008190 <__sinit_lock_release>:
 8008190:	b510      	push	{r4, lr}
 8008192:	4802      	ldr	r0, [pc, #8]	; (800819c <__sinit_lock_release+0xc>)
 8008194:	f000 f8a6 	bl	80082e4 <__retarget_lock_release_recursive>
 8008198:	bd10      	pop	{r4, pc}
 800819a:	46c0      	nop			; (mov r8, r8)
 800819c:	200002ea 	.word	0x200002ea

080081a0 <__sinit>:
 80081a0:	b513      	push	{r0, r1, r4, lr}
 80081a2:	0004      	movs	r4, r0
 80081a4:	f7ff ffec 	bl	8008180 <__sinit_lock_acquire>
 80081a8:	69a3      	ldr	r3, [r4, #24]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d002      	beq.n	80081b4 <__sinit+0x14>
 80081ae:	f7ff ffef 	bl	8008190 <__sinit_lock_release>
 80081b2:	bd13      	pop	{r0, r1, r4, pc}
 80081b4:	64a3      	str	r3, [r4, #72]	; 0x48
 80081b6:	64e3      	str	r3, [r4, #76]	; 0x4c
 80081b8:	6523      	str	r3, [r4, #80]	; 0x50
 80081ba:	4b13      	ldr	r3, [pc, #76]	; (8008208 <__sinit+0x68>)
 80081bc:	4a13      	ldr	r2, [pc, #76]	; (800820c <__sinit+0x6c>)
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	62a2      	str	r2, [r4, #40]	; 0x28
 80081c2:	9301      	str	r3, [sp, #4]
 80081c4:	42a3      	cmp	r3, r4
 80081c6:	d101      	bne.n	80081cc <__sinit+0x2c>
 80081c8:	2301      	movs	r3, #1
 80081ca:	61a3      	str	r3, [r4, #24]
 80081cc:	0020      	movs	r0, r4
 80081ce:	f000 f81f 	bl	8008210 <__sfp>
 80081d2:	6060      	str	r0, [r4, #4]
 80081d4:	0020      	movs	r0, r4
 80081d6:	f000 f81b 	bl	8008210 <__sfp>
 80081da:	60a0      	str	r0, [r4, #8]
 80081dc:	0020      	movs	r0, r4
 80081de:	f000 f817 	bl	8008210 <__sfp>
 80081e2:	2200      	movs	r2, #0
 80081e4:	2104      	movs	r1, #4
 80081e6:	60e0      	str	r0, [r4, #12]
 80081e8:	6860      	ldr	r0, [r4, #4]
 80081ea:	f7ff ff77 	bl	80080dc <std>
 80081ee:	2201      	movs	r2, #1
 80081f0:	2109      	movs	r1, #9
 80081f2:	68a0      	ldr	r0, [r4, #8]
 80081f4:	f7ff ff72 	bl	80080dc <std>
 80081f8:	2202      	movs	r2, #2
 80081fa:	2112      	movs	r1, #18
 80081fc:	68e0      	ldr	r0, [r4, #12]
 80081fe:	f7ff ff6d 	bl	80080dc <std>
 8008202:	2301      	movs	r3, #1
 8008204:	61a3      	str	r3, [r4, #24]
 8008206:	e7d2      	b.n	80081ae <__sinit+0xe>
 8008208:	080086a8 	.word	0x080086a8
 800820c:	08008125 	.word	0x08008125

08008210 <__sfp>:
 8008210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008212:	0007      	movs	r7, r0
 8008214:	f7ff ffa4 	bl	8008160 <__sfp_lock_acquire>
 8008218:	4b1f      	ldr	r3, [pc, #124]	; (8008298 <__sfp+0x88>)
 800821a:	681e      	ldr	r6, [r3, #0]
 800821c:	69b3      	ldr	r3, [r6, #24]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d102      	bne.n	8008228 <__sfp+0x18>
 8008222:	0030      	movs	r0, r6
 8008224:	f7ff ffbc 	bl	80081a0 <__sinit>
 8008228:	3648      	adds	r6, #72	; 0x48
 800822a:	68b4      	ldr	r4, [r6, #8]
 800822c:	6873      	ldr	r3, [r6, #4]
 800822e:	3b01      	subs	r3, #1
 8008230:	d504      	bpl.n	800823c <__sfp+0x2c>
 8008232:	6833      	ldr	r3, [r6, #0]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d022      	beq.n	800827e <__sfp+0x6e>
 8008238:	6836      	ldr	r6, [r6, #0]
 800823a:	e7f6      	b.n	800822a <__sfp+0x1a>
 800823c:	220c      	movs	r2, #12
 800823e:	5ea5      	ldrsh	r5, [r4, r2]
 8008240:	2d00      	cmp	r5, #0
 8008242:	d11a      	bne.n	800827a <__sfp+0x6a>
 8008244:	0020      	movs	r0, r4
 8008246:	4b15      	ldr	r3, [pc, #84]	; (800829c <__sfp+0x8c>)
 8008248:	3058      	adds	r0, #88	; 0x58
 800824a:	60e3      	str	r3, [r4, #12]
 800824c:	6665      	str	r5, [r4, #100]	; 0x64
 800824e:	f000 f847 	bl	80082e0 <__retarget_lock_init_recursive>
 8008252:	f7ff ff8d 	bl	8008170 <__sfp_lock_release>
 8008256:	0020      	movs	r0, r4
 8008258:	2208      	movs	r2, #8
 800825a:	0029      	movs	r1, r5
 800825c:	6025      	str	r5, [r4, #0]
 800825e:	60a5      	str	r5, [r4, #8]
 8008260:	6065      	str	r5, [r4, #4]
 8008262:	6125      	str	r5, [r4, #16]
 8008264:	6165      	str	r5, [r4, #20]
 8008266:	61a5      	str	r5, [r4, #24]
 8008268:	305c      	adds	r0, #92	; 0x5c
 800826a:	f7fd fbdb 	bl	8005a24 <memset>
 800826e:	6365      	str	r5, [r4, #52]	; 0x34
 8008270:	63a5      	str	r5, [r4, #56]	; 0x38
 8008272:	64a5      	str	r5, [r4, #72]	; 0x48
 8008274:	64e5      	str	r5, [r4, #76]	; 0x4c
 8008276:	0020      	movs	r0, r4
 8008278:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800827a:	3468      	adds	r4, #104	; 0x68
 800827c:	e7d7      	b.n	800822e <__sfp+0x1e>
 800827e:	2104      	movs	r1, #4
 8008280:	0038      	movs	r0, r7
 8008282:	f7ff ff57 	bl	8008134 <__sfmoreglue>
 8008286:	1e04      	subs	r4, r0, #0
 8008288:	6030      	str	r0, [r6, #0]
 800828a:	d1d5      	bne.n	8008238 <__sfp+0x28>
 800828c:	f7ff ff70 	bl	8008170 <__sfp_lock_release>
 8008290:	230c      	movs	r3, #12
 8008292:	603b      	str	r3, [r7, #0]
 8008294:	e7ef      	b.n	8008276 <__sfp+0x66>
 8008296:	46c0      	nop			; (mov r8, r8)
 8008298:	080086a8 	.word	0x080086a8
 800829c:	ffff0001 	.word	0xffff0001

080082a0 <_fwalk_reent>:
 80082a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80082a2:	0004      	movs	r4, r0
 80082a4:	0006      	movs	r6, r0
 80082a6:	2700      	movs	r7, #0
 80082a8:	9101      	str	r1, [sp, #4]
 80082aa:	3448      	adds	r4, #72	; 0x48
 80082ac:	6863      	ldr	r3, [r4, #4]
 80082ae:	68a5      	ldr	r5, [r4, #8]
 80082b0:	9300      	str	r3, [sp, #0]
 80082b2:	9b00      	ldr	r3, [sp, #0]
 80082b4:	3b01      	subs	r3, #1
 80082b6:	9300      	str	r3, [sp, #0]
 80082b8:	d504      	bpl.n	80082c4 <_fwalk_reent+0x24>
 80082ba:	6824      	ldr	r4, [r4, #0]
 80082bc:	2c00      	cmp	r4, #0
 80082be:	d1f5      	bne.n	80082ac <_fwalk_reent+0xc>
 80082c0:	0038      	movs	r0, r7
 80082c2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80082c4:	89ab      	ldrh	r3, [r5, #12]
 80082c6:	2b01      	cmp	r3, #1
 80082c8:	d908      	bls.n	80082dc <_fwalk_reent+0x3c>
 80082ca:	220e      	movs	r2, #14
 80082cc:	5eab      	ldrsh	r3, [r5, r2]
 80082ce:	3301      	adds	r3, #1
 80082d0:	d004      	beq.n	80082dc <_fwalk_reent+0x3c>
 80082d2:	0029      	movs	r1, r5
 80082d4:	0030      	movs	r0, r6
 80082d6:	9b01      	ldr	r3, [sp, #4]
 80082d8:	4798      	blx	r3
 80082da:	4307      	orrs	r7, r0
 80082dc:	3568      	adds	r5, #104	; 0x68
 80082de:	e7e8      	b.n	80082b2 <_fwalk_reent+0x12>

080082e0 <__retarget_lock_init_recursive>:
 80082e0:	4770      	bx	lr

080082e2 <__retarget_lock_acquire_recursive>:
 80082e2:	4770      	bx	lr

080082e4 <__retarget_lock_release_recursive>:
 80082e4:	4770      	bx	lr
	...

080082e8 <__swhatbuf_r>:
 80082e8:	b570      	push	{r4, r5, r6, lr}
 80082ea:	000e      	movs	r6, r1
 80082ec:	001d      	movs	r5, r3
 80082ee:	230e      	movs	r3, #14
 80082f0:	5ec9      	ldrsh	r1, [r1, r3]
 80082f2:	0014      	movs	r4, r2
 80082f4:	b096      	sub	sp, #88	; 0x58
 80082f6:	2900      	cmp	r1, #0
 80082f8:	da08      	bge.n	800830c <__swhatbuf_r+0x24>
 80082fa:	220c      	movs	r2, #12
 80082fc:	5eb3      	ldrsh	r3, [r6, r2]
 80082fe:	2200      	movs	r2, #0
 8008300:	602a      	str	r2, [r5, #0]
 8008302:	061b      	lsls	r3, r3, #24
 8008304:	d411      	bmi.n	800832a <__swhatbuf_r+0x42>
 8008306:	2380      	movs	r3, #128	; 0x80
 8008308:	00db      	lsls	r3, r3, #3
 800830a:	e00f      	b.n	800832c <__swhatbuf_r+0x44>
 800830c:	466a      	mov	r2, sp
 800830e:	f000 f913 	bl	8008538 <_fstat_r>
 8008312:	2800      	cmp	r0, #0
 8008314:	dbf1      	blt.n	80082fa <__swhatbuf_r+0x12>
 8008316:	23f0      	movs	r3, #240	; 0xf0
 8008318:	9901      	ldr	r1, [sp, #4]
 800831a:	021b      	lsls	r3, r3, #8
 800831c:	4019      	ands	r1, r3
 800831e:	4b05      	ldr	r3, [pc, #20]	; (8008334 <__swhatbuf_r+0x4c>)
 8008320:	18c9      	adds	r1, r1, r3
 8008322:	424b      	negs	r3, r1
 8008324:	4159      	adcs	r1, r3
 8008326:	6029      	str	r1, [r5, #0]
 8008328:	e7ed      	b.n	8008306 <__swhatbuf_r+0x1e>
 800832a:	2340      	movs	r3, #64	; 0x40
 800832c:	2000      	movs	r0, #0
 800832e:	6023      	str	r3, [r4, #0]
 8008330:	b016      	add	sp, #88	; 0x58
 8008332:	bd70      	pop	{r4, r5, r6, pc}
 8008334:	ffffe000 	.word	0xffffe000

08008338 <__smakebuf_r>:
 8008338:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800833a:	2602      	movs	r6, #2
 800833c:	898b      	ldrh	r3, [r1, #12]
 800833e:	0005      	movs	r5, r0
 8008340:	000c      	movs	r4, r1
 8008342:	4233      	tst	r3, r6
 8008344:	d006      	beq.n	8008354 <__smakebuf_r+0x1c>
 8008346:	0023      	movs	r3, r4
 8008348:	3347      	adds	r3, #71	; 0x47
 800834a:	6023      	str	r3, [r4, #0]
 800834c:	6123      	str	r3, [r4, #16]
 800834e:	2301      	movs	r3, #1
 8008350:	6163      	str	r3, [r4, #20]
 8008352:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8008354:	466a      	mov	r2, sp
 8008356:	ab01      	add	r3, sp, #4
 8008358:	f7ff ffc6 	bl	80082e8 <__swhatbuf_r>
 800835c:	9900      	ldr	r1, [sp, #0]
 800835e:	0007      	movs	r7, r0
 8008360:	0028      	movs	r0, r5
 8008362:	f7ff fad1 	bl	8007908 <_malloc_r>
 8008366:	2800      	cmp	r0, #0
 8008368:	d108      	bne.n	800837c <__smakebuf_r+0x44>
 800836a:	220c      	movs	r2, #12
 800836c:	5ea3      	ldrsh	r3, [r4, r2]
 800836e:	059a      	lsls	r2, r3, #22
 8008370:	d4ef      	bmi.n	8008352 <__smakebuf_r+0x1a>
 8008372:	2203      	movs	r2, #3
 8008374:	4393      	bics	r3, r2
 8008376:	431e      	orrs	r6, r3
 8008378:	81a6      	strh	r6, [r4, #12]
 800837a:	e7e4      	b.n	8008346 <__smakebuf_r+0xe>
 800837c:	4b0f      	ldr	r3, [pc, #60]	; (80083bc <__smakebuf_r+0x84>)
 800837e:	62ab      	str	r3, [r5, #40]	; 0x28
 8008380:	2380      	movs	r3, #128	; 0x80
 8008382:	89a2      	ldrh	r2, [r4, #12]
 8008384:	6020      	str	r0, [r4, #0]
 8008386:	4313      	orrs	r3, r2
 8008388:	81a3      	strh	r3, [r4, #12]
 800838a:	9b00      	ldr	r3, [sp, #0]
 800838c:	6120      	str	r0, [r4, #16]
 800838e:	6163      	str	r3, [r4, #20]
 8008390:	9b01      	ldr	r3, [sp, #4]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d00d      	beq.n	80083b2 <__smakebuf_r+0x7a>
 8008396:	0028      	movs	r0, r5
 8008398:	230e      	movs	r3, #14
 800839a:	5ee1      	ldrsh	r1, [r4, r3]
 800839c:	f000 f8de 	bl	800855c <_isatty_r>
 80083a0:	2800      	cmp	r0, #0
 80083a2:	d006      	beq.n	80083b2 <__smakebuf_r+0x7a>
 80083a4:	2203      	movs	r2, #3
 80083a6:	89a3      	ldrh	r3, [r4, #12]
 80083a8:	4393      	bics	r3, r2
 80083aa:	001a      	movs	r2, r3
 80083ac:	2301      	movs	r3, #1
 80083ae:	4313      	orrs	r3, r2
 80083b0:	81a3      	strh	r3, [r4, #12]
 80083b2:	89a0      	ldrh	r0, [r4, #12]
 80083b4:	4307      	orrs	r7, r0
 80083b6:	81a7      	strh	r7, [r4, #12]
 80083b8:	e7cb      	b.n	8008352 <__smakebuf_r+0x1a>
 80083ba:	46c0      	nop			; (mov r8, r8)
 80083bc:	08008125 	.word	0x08008125

080083c0 <_raise_r>:
 80083c0:	b570      	push	{r4, r5, r6, lr}
 80083c2:	0004      	movs	r4, r0
 80083c4:	000d      	movs	r5, r1
 80083c6:	291f      	cmp	r1, #31
 80083c8:	d904      	bls.n	80083d4 <_raise_r+0x14>
 80083ca:	2316      	movs	r3, #22
 80083cc:	6003      	str	r3, [r0, #0]
 80083ce:	2001      	movs	r0, #1
 80083d0:	4240      	negs	r0, r0
 80083d2:	bd70      	pop	{r4, r5, r6, pc}
 80083d4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d004      	beq.n	80083e4 <_raise_r+0x24>
 80083da:	008a      	lsls	r2, r1, #2
 80083dc:	189b      	adds	r3, r3, r2
 80083de:	681a      	ldr	r2, [r3, #0]
 80083e0:	2a00      	cmp	r2, #0
 80083e2:	d108      	bne.n	80083f6 <_raise_r+0x36>
 80083e4:	0020      	movs	r0, r4
 80083e6:	f000 f831 	bl	800844c <_getpid_r>
 80083ea:	002a      	movs	r2, r5
 80083ec:	0001      	movs	r1, r0
 80083ee:	0020      	movs	r0, r4
 80083f0:	f000 f81a 	bl	8008428 <_kill_r>
 80083f4:	e7ed      	b.n	80083d2 <_raise_r+0x12>
 80083f6:	2000      	movs	r0, #0
 80083f8:	2a01      	cmp	r2, #1
 80083fa:	d0ea      	beq.n	80083d2 <_raise_r+0x12>
 80083fc:	1c51      	adds	r1, r2, #1
 80083fe:	d103      	bne.n	8008408 <_raise_r+0x48>
 8008400:	2316      	movs	r3, #22
 8008402:	3001      	adds	r0, #1
 8008404:	6023      	str	r3, [r4, #0]
 8008406:	e7e4      	b.n	80083d2 <_raise_r+0x12>
 8008408:	2400      	movs	r4, #0
 800840a:	0028      	movs	r0, r5
 800840c:	601c      	str	r4, [r3, #0]
 800840e:	4790      	blx	r2
 8008410:	0020      	movs	r0, r4
 8008412:	e7de      	b.n	80083d2 <_raise_r+0x12>

08008414 <raise>:
 8008414:	b510      	push	{r4, lr}
 8008416:	4b03      	ldr	r3, [pc, #12]	; (8008424 <raise+0x10>)
 8008418:	0001      	movs	r1, r0
 800841a:	6818      	ldr	r0, [r3, #0]
 800841c:	f7ff ffd0 	bl	80083c0 <_raise_r>
 8008420:	bd10      	pop	{r4, pc}
 8008422:	46c0      	nop			; (mov r8, r8)
 8008424:	20000020 	.word	0x20000020

08008428 <_kill_r>:
 8008428:	2300      	movs	r3, #0
 800842a:	b570      	push	{r4, r5, r6, lr}
 800842c:	4d06      	ldr	r5, [pc, #24]	; (8008448 <_kill_r+0x20>)
 800842e:	0004      	movs	r4, r0
 8008430:	0008      	movs	r0, r1
 8008432:	0011      	movs	r1, r2
 8008434:	602b      	str	r3, [r5, #0]
 8008436:	f7fa f8d7 	bl	80025e8 <_kill>
 800843a:	1c43      	adds	r3, r0, #1
 800843c:	d103      	bne.n	8008446 <_kill_r+0x1e>
 800843e:	682b      	ldr	r3, [r5, #0]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d000      	beq.n	8008446 <_kill_r+0x1e>
 8008444:	6023      	str	r3, [r4, #0]
 8008446:	bd70      	pop	{r4, r5, r6, pc}
 8008448:	200002e4 	.word	0x200002e4

0800844c <_getpid_r>:
 800844c:	b510      	push	{r4, lr}
 800844e:	f7fa f8c5 	bl	80025dc <_getpid>
 8008452:	bd10      	pop	{r4, pc}

08008454 <__sread>:
 8008454:	b570      	push	{r4, r5, r6, lr}
 8008456:	000c      	movs	r4, r1
 8008458:	250e      	movs	r5, #14
 800845a:	5f49      	ldrsh	r1, [r1, r5]
 800845c:	f000 f8a4 	bl	80085a8 <_read_r>
 8008460:	2800      	cmp	r0, #0
 8008462:	db03      	blt.n	800846c <__sread+0x18>
 8008464:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008466:	181b      	adds	r3, r3, r0
 8008468:	6563      	str	r3, [r4, #84]	; 0x54
 800846a:	bd70      	pop	{r4, r5, r6, pc}
 800846c:	89a3      	ldrh	r3, [r4, #12]
 800846e:	4a02      	ldr	r2, [pc, #8]	; (8008478 <__sread+0x24>)
 8008470:	4013      	ands	r3, r2
 8008472:	81a3      	strh	r3, [r4, #12]
 8008474:	e7f9      	b.n	800846a <__sread+0x16>
 8008476:	46c0      	nop			; (mov r8, r8)
 8008478:	ffffefff 	.word	0xffffefff

0800847c <__swrite>:
 800847c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800847e:	001f      	movs	r7, r3
 8008480:	898b      	ldrh	r3, [r1, #12]
 8008482:	0005      	movs	r5, r0
 8008484:	000c      	movs	r4, r1
 8008486:	0016      	movs	r6, r2
 8008488:	05db      	lsls	r3, r3, #23
 800848a:	d505      	bpl.n	8008498 <__swrite+0x1c>
 800848c:	230e      	movs	r3, #14
 800848e:	5ec9      	ldrsh	r1, [r1, r3]
 8008490:	2200      	movs	r2, #0
 8008492:	2302      	movs	r3, #2
 8008494:	f000 f874 	bl	8008580 <_lseek_r>
 8008498:	89a3      	ldrh	r3, [r4, #12]
 800849a:	4a05      	ldr	r2, [pc, #20]	; (80084b0 <__swrite+0x34>)
 800849c:	0028      	movs	r0, r5
 800849e:	4013      	ands	r3, r2
 80084a0:	81a3      	strh	r3, [r4, #12]
 80084a2:	0032      	movs	r2, r6
 80084a4:	230e      	movs	r3, #14
 80084a6:	5ee1      	ldrsh	r1, [r4, r3]
 80084a8:	003b      	movs	r3, r7
 80084aa:	f000 f81f 	bl	80084ec <_write_r>
 80084ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084b0:	ffffefff 	.word	0xffffefff

080084b4 <__sseek>:
 80084b4:	b570      	push	{r4, r5, r6, lr}
 80084b6:	000c      	movs	r4, r1
 80084b8:	250e      	movs	r5, #14
 80084ba:	5f49      	ldrsh	r1, [r1, r5]
 80084bc:	f000 f860 	bl	8008580 <_lseek_r>
 80084c0:	89a3      	ldrh	r3, [r4, #12]
 80084c2:	1c42      	adds	r2, r0, #1
 80084c4:	d103      	bne.n	80084ce <__sseek+0x1a>
 80084c6:	4a05      	ldr	r2, [pc, #20]	; (80084dc <__sseek+0x28>)
 80084c8:	4013      	ands	r3, r2
 80084ca:	81a3      	strh	r3, [r4, #12]
 80084cc:	bd70      	pop	{r4, r5, r6, pc}
 80084ce:	2280      	movs	r2, #128	; 0x80
 80084d0:	0152      	lsls	r2, r2, #5
 80084d2:	4313      	orrs	r3, r2
 80084d4:	81a3      	strh	r3, [r4, #12]
 80084d6:	6560      	str	r0, [r4, #84]	; 0x54
 80084d8:	e7f8      	b.n	80084cc <__sseek+0x18>
 80084da:	46c0      	nop			; (mov r8, r8)
 80084dc:	ffffefff 	.word	0xffffefff

080084e0 <__sclose>:
 80084e0:	b510      	push	{r4, lr}
 80084e2:	230e      	movs	r3, #14
 80084e4:	5ec9      	ldrsh	r1, [r1, r3]
 80084e6:	f000 f815 	bl	8008514 <_close_r>
 80084ea:	bd10      	pop	{r4, pc}

080084ec <_write_r>:
 80084ec:	b570      	push	{r4, r5, r6, lr}
 80084ee:	0004      	movs	r4, r0
 80084f0:	0008      	movs	r0, r1
 80084f2:	0011      	movs	r1, r2
 80084f4:	001a      	movs	r2, r3
 80084f6:	2300      	movs	r3, #0
 80084f8:	4d05      	ldr	r5, [pc, #20]	; (8008510 <_write_r+0x24>)
 80084fa:	602b      	str	r3, [r5, #0]
 80084fc:	f7fa f8ad 	bl	800265a <_write>
 8008500:	1c43      	adds	r3, r0, #1
 8008502:	d103      	bne.n	800850c <_write_r+0x20>
 8008504:	682b      	ldr	r3, [r5, #0]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d000      	beq.n	800850c <_write_r+0x20>
 800850a:	6023      	str	r3, [r4, #0]
 800850c:	bd70      	pop	{r4, r5, r6, pc}
 800850e:	46c0      	nop			; (mov r8, r8)
 8008510:	200002e4 	.word	0x200002e4

08008514 <_close_r>:
 8008514:	2300      	movs	r3, #0
 8008516:	b570      	push	{r4, r5, r6, lr}
 8008518:	4d06      	ldr	r5, [pc, #24]	; (8008534 <_close_r+0x20>)
 800851a:	0004      	movs	r4, r0
 800851c:	0008      	movs	r0, r1
 800851e:	602b      	str	r3, [r5, #0]
 8008520:	f7fa f8b7 	bl	8002692 <_close>
 8008524:	1c43      	adds	r3, r0, #1
 8008526:	d103      	bne.n	8008530 <_close_r+0x1c>
 8008528:	682b      	ldr	r3, [r5, #0]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d000      	beq.n	8008530 <_close_r+0x1c>
 800852e:	6023      	str	r3, [r4, #0]
 8008530:	bd70      	pop	{r4, r5, r6, pc}
 8008532:	46c0      	nop			; (mov r8, r8)
 8008534:	200002e4 	.word	0x200002e4

08008538 <_fstat_r>:
 8008538:	2300      	movs	r3, #0
 800853a:	b570      	push	{r4, r5, r6, lr}
 800853c:	4d06      	ldr	r5, [pc, #24]	; (8008558 <_fstat_r+0x20>)
 800853e:	0004      	movs	r4, r0
 8008540:	0008      	movs	r0, r1
 8008542:	0011      	movs	r1, r2
 8008544:	602b      	str	r3, [r5, #0]
 8008546:	f7fa f8ae 	bl	80026a6 <_fstat>
 800854a:	1c43      	adds	r3, r0, #1
 800854c:	d103      	bne.n	8008556 <_fstat_r+0x1e>
 800854e:	682b      	ldr	r3, [r5, #0]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d000      	beq.n	8008556 <_fstat_r+0x1e>
 8008554:	6023      	str	r3, [r4, #0]
 8008556:	bd70      	pop	{r4, r5, r6, pc}
 8008558:	200002e4 	.word	0x200002e4

0800855c <_isatty_r>:
 800855c:	2300      	movs	r3, #0
 800855e:	b570      	push	{r4, r5, r6, lr}
 8008560:	4d06      	ldr	r5, [pc, #24]	; (800857c <_isatty_r+0x20>)
 8008562:	0004      	movs	r4, r0
 8008564:	0008      	movs	r0, r1
 8008566:	602b      	str	r3, [r5, #0]
 8008568:	f7fa f8ab 	bl	80026c2 <_isatty>
 800856c:	1c43      	adds	r3, r0, #1
 800856e:	d103      	bne.n	8008578 <_isatty_r+0x1c>
 8008570:	682b      	ldr	r3, [r5, #0]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d000      	beq.n	8008578 <_isatty_r+0x1c>
 8008576:	6023      	str	r3, [r4, #0]
 8008578:	bd70      	pop	{r4, r5, r6, pc}
 800857a:	46c0      	nop			; (mov r8, r8)
 800857c:	200002e4 	.word	0x200002e4

08008580 <_lseek_r>:
 8008580:	b570      	push	{r4, r5, r6, lr}
 8008582:	0004      	movs	r4, r0
 8008584:	0008      	movs	r0, r1
 8008586:	0011      	movs	r1, r2
 8008588:	001a      	movs	r2, r3
 800858a:	2300      	movs	r3, #0
 800858c:	4d05      	ldr	r5, [pc, #20]	; (80085a4 <_lseek_r+0x24>)
 800858e:	602b      	str	r3, [r5, #0]
 8008590:	f7fa f8a0 	bl	80026d4 <_lseek>
 8008594:	1c43      	adds	r3, r0, #1
 8008596:	d103      	bne.n	80085a0 <_lseek_r+0x20>
 8008598:	682b      	ldr	r3, [r5, #0]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d000      	beq.n	80085a0 <_lseek_r+0x20>
 800859e:	6023      	str	r3, [r4, #0]
 80085a0:	bd70      	pop	{r4, r5, r6, pc}
 80085a2:	46c0      	nop			; (mov r8, r8)
 80085a4:	200002e4 	.word	0x200002e4

080085a8 <_read_r>:
 80085a8:	b570      	push	{r4, r5, r6, lr}
 80085aa:	0004      	movs	r4, r0
 80085ac:	0008      	movs	r0, r1
 80085ae:	0011      	movs	r1, r2
 80085b0:	001a      	movs	r2, r3
 80085b2:	2300      	movs	r3, #0
 80085b4:	4d05      	ldr	r5, [pc, #20]	; (80085cc <_read_r+0x24>)
 80085b6:	602b      	str	r3, [r5, #0]
 80085b8:	f7fa f832 	bl	8002620 <_read>
 80085bc:	1c43      	adds	r3, r0, #1
 80085be:	d103      	bne.n	80085c8 <_read_r+0x20>
 80085c0:	682b      	ldr	r3, [r5, #0]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d000      	beq.n	80085c8 <_read_r+0x20>
 80085c6:	6023      	str	r3, [r4, #0]
 80085c8:	bd70      	pop	{r4, r5, r6, pc}
 80085ca:	46c0      	nop			; (mov r8, r8)
 80085cc:	200002e4 	.word	0x200002e4

080085d0 <_init>:
 80085d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085d2:	46c0      	nop			; (mov r8, r8)
 80085d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085d6:	bc08      	pop	{r3}
 80085d8:	469e      	mov	lr, r3
 80085da:	4770      	bx	lr

080085dc <_fini>:
 80085dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085de:	46c0      	nop			; (mov r8, r8)
 80085e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085e2:	bc08      	pop	{r3}
 80085e4:	469e      	mov	lr, r3
 80085e6:	4770      	bx	lr
