// Seed: 2411102241
module module_0 (
    input tri id_0,
    input wire id_1,
    input tri0 id_2,
    output tri id_3,
    output wor id_4,
    input tri1 id_5,
    output tri0 id_6,
    input tri id_7,
    input wire id_8,
    input tri0 id_9,
    input supply0 id_10,
    output wire id_11,
    input wor id_12,
    input wor id_13,
    input supply0 id_14
);
  assign id_4 = 1;
  assign module_1.id_20 = 0;
  wire id_16;
  assign id_6 = id_0;
endmodule
module module_1 #(
    parameter id_18 = 32'd57,
    parameter id_8  = 32'd24
) (
    input tri0 id_0,
    input wire id_1,
    input wire id_2,
    input wire id_3,
    output tri0 id_4,
    output wor id_5,
    input supply1 id_6,
    input wor id_7
    , id_11,
    input supply1 _id_8,
    output wand id_9
);
  wor  [  -1 'b0 :  1  ]  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  _id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ;
  module_0 modCall_1 (
      id_7,
      id_3,
      id_2,
      id_9,
      id_9,
      id_3,
      id_4,
      id_3,
      id_0,
      id_1,
      id_6,
      id_4,
      id_7,
      id_6,
      id_1
  );
  wire [-1 : id_8  +  id_18] id_40;
  wire id_41;
  assign id_22 = 1;
  logic id_42;
  ;
endmodule
