<?xml version="1.0" encoding="utf-8"?>
<module id="DMAOCP" HW_revision="" XML_version="1" description="Direct Memory Access">
  <!-- (c) Texas Instruments 2003-2012, All rights reserved. -->
  <!-- Filename: Hercules_DMAOCP_spec_0.2.0.xml                    -->
  <!-- Version: 1.0                                          -->
  <register id="GlbCtrl" acronym="GlbCtrl" offset="0x00" width="32" description="Global Control Register"></register>
  <register id="ChnPnd" acronym="ChnPnd" offset="0x04" width="32" description="Channel Pending Register"></register>
  <register id="Stat" acronym="Stat" offset="0x0C" width="32" description="Status Register"></register>
  <register id="HWChnEnaSet" acronym="HWChnEnaSet" offset="0x14" width="32" description="H/W Channel Enable Set and Status Register"></register>
  <register id="HWChnEnaRst" acronym="HWChnEnaRst" offset="0x1C" width="32" description="H/W Channel Enable Reset and Status Register"></register>
  <register id="SWChnEnaSet" acronym="SWChnEnaSet" offset="0x24" width="32" description="S/W Channel Enable Set and Status Register"></register>
  <register id="SWChnEnaRst" acronym="SWChnEnaRst" offset="0x2c" width="32" description="S/W Channel Enable Reset and Status Register"></register>
  <register id="ChnPrioSet" acronym="ChnPrioSet" offset="0x34" width="32" description="Channel Priority Set Register"></register>
  <register id="ChnPrioRst" acronym="ChnPrioRst" offset="0x3C" width="32" description="Channel Priority Reset"></register>
  <register id="GlbChnIntEnaSet" acronym="GlbChnIntEnaSet" offset="0x44" width="32" description="Global Channel Interrupt Enable Set"></register>
  <register id="GlbChnIntEnaRst" acronym="GlbChnIntEnaRst" offset="0x4C" width="32" description="Global Channel Interrupt Enable Reset"></register>
  <register id="ReqAssg0" acronym="ReqAssg0" offset="0x54" width="32" description="Request Assignment Register 0"></register>
  <register id="ReqAssg1" acronym="ReqAssg1" offset="0x58" width="32" description="Request Assignment Register 1"></register>
  <register id="ReqAssg2" acronym="ReqAssg2" offset="0x5C" width="32" description="Request Assignment Register 2"></register>
  <register id="ReqAssg3" acronym="ReqAssg3" offset="0x60" width="32" description="Request Assignment Register 3"></register>
  <register id="ReqAssg4" acronym="ReqAssg4" offset="0x64" width="32" description="Request Assignment Register 4"></register>
  <register id="ReqAssg5" acronym="ReqAssg5" offset="0x68" width="32" description="Request Assignment Register 5"></register>
  <register id="ReqAssg6" acronym="ReqAssg6" offset="0x6C" width="32" description="Request Assignment Register 6"></register>
  <register id="ReqAssg7" acronym="ReqAssg7" offset="0x70" width="32" description="Request Assignment Register 7"></register>
  <register id="PrtAssg0" acronym="PrtAssg0" offset="0x94" width="32" description="Port Assignment Register 0"></register>
  <register id="PrtAssg1" acronym="PrtAssg1" offset="0x98" width="32" description="Port Assignment Register 1"></register>
  <register id="PrtAssg2" acronym="PrtAssg2" offset="0x9C" width="32" description="Port Assignment Register 2"></register>
  <register id="PrtAssg3" acronym="PrtAssg3" offset="0xA0" width="32" description="Port Assignment Register 3"></register>
  <register id="FTCMap" acronym="FTCMap" offset="0xB4" width="32" description="FTC Interrupt Mapping Register"></register>
  <register id="LFSMap" acronym="LFSMap" offset="0xBC" width="32" description="LFS Interrupt Mapping Register"></register>
  <register id="HBCMap" acronym="HBCMap" offset="0xC4" width="32" description="HBC Interrupt Mapping Register"></register>
  <register id="BTCMap" acronym="BTCMap" offset="0xCC" width="32" description="BTC Interrupt Mapping Register"></register>
  <register id="BERMap" acronym="BERMap" offset="0xD4" width="32" description="BER Interrupt Mapping Register"></register>
  <register id="FTCIntEnaSet" acronym="FTCIntEnaSet" offset="0xDC" width="32" description="FTC Interrupt Enable Set"></register>
  <register id="FTCIntEnaRst" acronym="FTCIntEnaRst" offset="0xE4" width="32" description="FTC Interrupt Enable Reset"></register>
  <register id="LFSIntEnaSet" acronym="LFSIntEnaSet" offset="0xEC" width="32" description="LFS Interrupt Enable Set"></register>
  <register id="LFSIntEnaRst" acronym="LFSIntEnaRst" offset="0xF4" width="32" description="LFS Interrupt Enable Reset"></register>
  <register id="HBCIntEnaSet" acronym="HBCIntEnaSet" offset="0xFC" width="32" description="HBC Interrupt Enable Set"></register>
  <register id="HBCIntEnaRst" acronym="HBCIntEnaRst" offset="0x104" width="32" description="HBC Interrupt Enable Reset"></register>
  <register id="BTCIntEnaSet" acronym="BTCIntEnaSet" offset="0x10C" width="32" description="BTC Interrupt Enable Set"></register>
  <register id="BTCIntEnaRst" acronym="BTCIntEnaRst" offset="0x114" width="32" description="BTC Interrupt Enable Reset"></register>
  <register id="GlbIntFlg" acronym="GlbIntFlg" offset="0x11C" width="32" description="Global Interrupt Flg Register"></register>
  <register id="FTCIntFlg" acronym="FTCIntFlg" offset="0x124" width="32" description="FTC Interrupt Flag Register"></register>
  <register id="LFSIntFlg" acronym="LFSIntFlg" offset="0x12C" width="32" description="LFS Interrupt Flag Register"></register>
  <register id="HBCIntFlg" acronym="HBCIntFlg" offset="0x134" width="32" description="HBC Interrupt Flag Register"></register>
  <register id="BTCIntFlg" acronym="BTCIntFlg" offset="0x13C" width="32" description="BER Interrupt Flag Register"></register>
  <register id="BERIntFlg" acronym="BERIntFlg" offset="0x144" width="32" description="BER Interrupt Flag Register"></register>
  <register id="FTCAOffst" acronym="FTCAOffst" offset="0x14C" width="32" description="FTCA Interrupt Channel Offset Register"></register>
  <register id="LFSAOffst" acronym="LFSAOffst" offset="0x150" width="32" description="LFSA Interrupt Channel Offset Register"></register>
  <register id="HBCAOffst" acronym="HBCAOffst" offset="0x154" width="32" description="HBCA Interrupt Channel Offset Register"></register>
  <register id="BTCAOffst" acronym="BTCAOffst" offset="0x158" width="32" description="BTCA Interrupt Channel Offset Register"></register>
  <register id="BERAOffst" acronym="BERAOffst" offset="0x15C" width="32" description="BERA Interrupt Channel Offset Register"></register>
  <register id="FTCBOffst" acronym="FTCBOffst" offset="0x160" width="32" description="FTCB Interrupt Channel Offset Register"></register>
  <register id="LSFBOffst" acronym="LSFBOffst" offset="0x164" width="32" description="LFSB Interrupt Channel Offset Register"></register>
  <register id="HBCBOffst" acronym="HBCBOffst" offset="0x168" width="32" description="HBCB Interrupt Channel Offset Register"></register>
  <register id="BTCBOffst" acronym="BTCBOffst" offset="0x16C" width="32" description="BTCB Interrupt Channel Offset Register"></register>
  <register id="BERBOffst" acronym="BERBOffst" offset="0x170" width="32" description="BERB Interrupt Channel Offset Register"></register>
  <register id="PrtCtrl" acronym="PrtCtrl" offset="0x178" width="32" description="Port Control Register"></register>
  <register id="RamTstCtrl" acronym="RamTstCtrl" offset="0x17C" width="32" description="RAM TEST Control"></register>
  <register id="DbgCtrl" acronym="DbgCtrl" offset="0x180" width="32" description="Debug Control"></register>
  <register id="WpReg" acronym="WpReg" offset="0x184" width="32" description="Watchpoint Register"></register>
  <register id="WpMsk" acronym="WpMsk" offset="0x188" width="32" description="Watchpoint Mask Register"></register>
  <register id="PrtAChnSrcAddr" acronym="PrtAChnSrcAddr" offset="0x18C" width="32" description="Port A Active Channel Source Address Register"></register>
  <register id="PrtAChnDstAddr" acronym="PrtAChnDstAddr" offset="0x190" width="32" description="Port A Active Channel Destination Address Register"></register>
  <register id="PrtAChnTrCnt" acronym="PrtAChnTrCnt" offset="0x194" width="32" description="Port A Active Channel Transfer Count Register"></register>
  <register id="PrtBChnSrcAddr" acronym="PrtBChnSrcAddr" offset="0x198" width="32" description="Port B Active Channel Source Address Register"></register>
  <register id="PrtBChnDestAddr" acronym="PrtBChnDestAddr" offset="0x19C" width="32" description="Port B Active Channel Destination Address Register"></register>
  <register id="PrtBChnTrCnt" acronym="PrtBChnTrCnt" offset="0x1A0" width="32" description="Port B Active Channel Transfer Count Register"></register>
  <register id="ParCtrl" acronym="ParCtrl" offset="0x1A8" width="32" description="Parity Control Register"></register>
  <register id="ParErrAddr" acronym="ParErrAddr" offset="0x1AC" width="32" description="Parity Error Address Register"></register>
  <register id="MpCtrl" acronym="MpCtrl" offset="0x1B0" width="32" description="Memory Protection Control Register"></register>
  <register id="MpStat" acronym="MpStat" offset="0x1B4" width="32" description="Memory Protection Status Register"></register>
  <register id="Pr0Strt" acronym="Pr0Strt" offset="0x1B8" width="32" description="Start Address of region 0"></register>
  <register id="Pr0End" acronym="Pr0End" offset="0x1BC" width="32" description="End Address of region 0"></register>
  <register id="Pr1Strt" acronym="Pr1Strt" offset="0x1C0" width="32" description="Start Address of region 0"></register>
  <register id="Pr1End" acronym="Pr1End" offset="0x1C4" width="32" description="End Address of region 1"></register>
  <register id="Pr2Strt" acronym="PrStrt2" offset="0x1C8" width="32" description="Start Address of region 2"></register>
  <register id="Pr2End" acronym="Pr2End" offset="0x1CC" width="32" description="End Address of region 2"></register>
  <register id="Pr3Strt" acronym="Pr3Strt" offset="0x1D0" width="32" description="Start Address of region 3"></register>
  <register id="Pr3End" acronym="Pr3End" offset="0x1D4" width="32" description="End Address of region 3"></register>
  <register id="MpCtrl2" acronym="MpCtrl2" offset="0x1D8" width="32" description="Memory Protection Control Register2"></register>
  <register id="MpStat2" acronym="MpStat2" offset="0x1DC" width="32" description="Memory Protection Status Register2"></register>
  <register id="Pr4Strt" acronym="Pr4Strt" offset="0x1E0" width="32" description="Start Address of region 4"></register>
  <register id="Pr4End" acronym="Pr4End" offset="0x1E4" width="32" description="End Address of region 4"></register>
  <register id="Pr5Strt" acronym="Pr5Strt" offset="0x1E8" width="32" description="Start Address of region 5"></register>
  <register id="Pr5End" acronym="Pr5End" offset="0x1EC" width="32" description="End Address of region 5"></register>
  <register id="Pr6Strt" acronym="Pr6Strt" offset="0x1F0" width="32" description="Start Address of region 6"></register>
  <register id="Pr6End" acronym="Pr6End" offset="0x1F4" width="32" description="End Address of region 6"></register>
  <register id="Pr7Strt" acronym="Pr7Strt" offset="0x1F8" width="32" description="Start Address of region 7"></register>
  <register id="Pr7End" acronym="Pr7End" offset="0x1FC" width="32" description="End Address of region 7"></register>
  <register id="PFCtrl" acronym="PFCtrl" offset="0x200" width="32" description="Pattern Fill Control Register"></register>
  <register id="UPFReg" acronym="UPFReg" offset="0x204" width="32" description="Upper Pattern Fill Register"></register>
  <register id="LPFReg" acronym="LPFReg" offset="0x208" width="32" description="Lower Pattern Fill Register"></register>
  <register id="PMCtrl" acronym="PMCtrl" offset="0x210" width="32" description="Pattern Mask Control Register"></register>
  <register id="UPMReg" acronym="UPMReg" offset="0x214" width="32" description="Upper Pattern Mask Register"></register>
  <register id="LPMReg" acronym="UPMReg" offset="0x218" width="32" description="Lower Pattern Mask Register"></register>
  <register id="CullConReg" acronym="CullConReg" offset="0x220" width="32" description="Cull Configuration Register"></register>
  <register id="SEccCtrl" acronym="SEccCtrl" offset="0x228" width="32" description="Single Bit ECC Control Register"></register>
  <register id="SEccAddr" acronym="SEccAddr" offset="0x230" width="32" description="Single Bit ECC Error Address Register"></register>
  <register id="FifoAStat" acronym="FifoAStat" offset="0x240" width="32" description="Fifo A Status Register"></register>
  <register id="FifoBStat" acronym="FifoBStat" offset="0x244" width="32" description="Fifo B Status Register"></register>
  <register id="FTCMap0" acronym="FTCMap0" offset="0x254" width="32" description="FTC Interrupt Mapping Register 0"></register>
  <register id="FTCMap1" acronym="FTCMap1" offset="0x258" width="32" description="FTC Interrupt Mapping Register 1"></register>
  <register id="LFSMap0" acronym="LFSMap0" offset="0x25C" width="32" description="LFS Interrupt Mapping Register 0"></register>
  <register id="LFSMap1" acronym="LFSMap1" offset="0x260" width="32" description="LFS Interrupt Mapping Register 1"></register>
  <register id="HBCMap0" acronym="HBCMap0" offset="0x264" width="32" description="HBC Interrupt Mapping Register 0"></register>
  <register id="HBCMap1" acronym="HBCMap1" offset="0x268" width="32" description="HBC Interrupt Mapping Register 1"></register>
  <register id="BTCMap0" acronym="BTCMap0" offset="0x26C" width="32" description="BTC Interrupt Mapping Register 0"></register>
  <register id="BTCMap1" acronym="BTCMap1" offset="0x270" width="32" description="BTC Interrupt Mapping Register 1"></register>
  <register id="BERMap0" acronym="BERMap0" offset="0x274" width="32" description="BER Interrupt Mapping Register 0"></register>
  <register id="BERMap1" acronym="BERMap1" offset="0x278" width="32" description="BER Interrupt Mapping Register 1"></register>
  <register id="FTCCOffSet" acronym="FTCCOffSet" offset="0x2FC" width="32" description="FTC Interrupt Channel Offset Register for CPU3"></register>
  <register id="LFSCOffSet" acronym="LFSCOffSet" offset="0x300" width="32" description="LFS Interrupt Channel Offset Register for CPU3"></register>
  <register id="HBCCOffSet" acronym="HBCCOffSet" offset="0x304" width="32" description="HBC Interrupt Channel Offset Register for CPU3"></register>
  <register id="BTCCOffSet" acronym="BTCCOffSet" offset="0x308" width="32" description="BTC Interrupt Channel Offset Register for CPU3"></register>
  <register id="BERCOffSet" acronym="BERCOffSet" offset="0x30C" width="32" description="BER Interrupt Channel Offset Register for CPU3"></register>
  <register id="FTCDOffSet" acronym="FTCDOffSet" offset="0x310" width="32" description="FTC Interrupt Channel Offset Register for CPU4"></register>
  <register id="LFSDOffSet" acronym="LFSDOffSet" offset="0x314" width="32" description="LFS Interrupt Channel Offset Register for CPU4"></register>
  <register id="HBCDOffSet" acronym="HBCDOffSet" offset="0x318" width="32" description="HBC Interrupt Channel Offset Register for CPU4"></register>
  <register id="BTCDOffSet" acronym="BTCDOffSet" offset="0x31C" width="32" description="BTC Interrupt Channel Offset Register for CPU4"></register>
  <register id="BERDOffSet" acronym="BERDOffSet" offset="0x320" width="32" description="BER Interrupt Channel Offset Register for CPU4"></register>
  <register id="ReqPolSel1" acronym="ReqPolSel1" offset="0x330" width="32" description="Request Polarity Select Register1"></register>
  <register id="ReqPolSel0" acronym="ReqPolSel0" offset="0x334" width="32" description="Request Polarity Select Register0"></register>
  <register id="TEREvtCtrl" acronym="TEREvtCtrl" offset="0x340" width="32" description="TER Event Control Register"></register>
  <register id="TEREvtFlag" acronym="TEREvtFlag" offset="0x344" width="32" description="TER Event Flag Register"></register>
  <register id="TEREvtOffset" acronym="TEREvtOffset" offset="0x348" width="32" description="TER Event Offset Register"></register>
</module>