{
  "module_name": "registers.h",
  "hash_id": "9214809c9928a977bbaeb0c2ba57f9c93ee627846d34739eec53036ceed66c49",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/wcd934x/registers.h",
  "human_readable_source": " \n\n#ifndef _WCD934X_REGISTERS_H\n#define _WCD934X_REGISTERS_H\n\n#define WCD934X_CODEC_RPM_CLK_GATE\t\t\t\t0x0002\n#define WCD934X_CODEC_RPM_CLK_GATE_MASK\t\t\t\tGENMASK(1, 0)\n#define WCD934X_CODEC_RPM_CLK_MCLK_CFG\t\t\t\t0x0003\n#define WCD934X_CODEC_RPM_CLK_MCLK_CFG_9P6MHZ\t\t\tBIT(0)\n#define WCD934X_CODEC_RPM_CLK_MCLK_CFG_12P288MHZ\t\tBIT(1)\n#define WCD934X_CODEC_RPM_CLK_MCLK_CFG_MCLK_MASK\t\tGENMASK(1, 0)\n#define WCD934X_CODEC_RPM_RST_CTL\t\t\t\t0x0009\n#define WCD934X_CODEC_RPM_PWR_CDC_DIG_HM_CTL\t\t\t0x0011\n#define WCD934X_CHIP_TIER_CTRL_CHIP_ID_BYTE0\t\t\t0x0021\n#define WCD934X_CHIP_TIER_CTRL_CHIP_ID_BYTE2\t\t\t0x0023\n#define WCD934X_CHIP_TIER_CTRL_EFUSE_CTL\t\t\t0x0025\n#define WCD934X_EFUSE_SENSE_STATE_MASK\t\t\t\tGENMASK(4, 1)\n#define WCD934X_EFUSE_SENSE_STATE_DEF\t\t\t\t0x10\n#define WCD934X_EFUSE_SENSE_EN_MASK\t\t\t\tBIT(0)\n#define WCD934X_EFUSE_SENSE_ENABLE\t\t\t\tBIT(0)\n#define WCD934X_CHIP_TIER_CTRL_EFUSE_VAL_OUT1\t\t\t0x002a\n#define WCD934X_CHIP_TIER_CTRL_EFUSE_VAL_OUT2\t\t\t0x002b\n#define WCD934X_CHIP_TIER_CTRL_EFUSE_VAL_OUT14\t\t\t0x0037\n#define WCD934X_CHIP_TIER_CTRL_EFUSE_VAL_OUT15\t\t\t0x0038\n#define WCD934X_CHIP_TIER_CTRL_EFUSE_STATUS\t\t\t0x0039\n#define WCD934X_DATA_HUB_SB_TX10_INP_CFG\t\t\t0x006b\n#define WCD934X_DATA_HUB_SB_TX11_INP_CFG\t\t\t0x006c\n#define WCD934X_DATA_HUB_SB_TX13_INP_CFG\t\t\t0x006e\n#define WCD934X_CPE_FLL_CONFIG_CTL_2\t\t\t\t0x0111\n#define WCD934X_CPE_SS_CPARMAD_BUFRDY_INT_PERIOD\t\t0x0213\n#define WCD934X_CPE_SS_SVA_CFG\t\t\t\t\t0x0214\n#define WCD934X_CPE_SS_DMIC0_CTL\t\t\t\t0x0218\n#define WCD934X_CPE_SS_DMIC1_CTL\t\t\t\t0x0219\n#define WCD934X_DMIC_RATE_MASK\t\t\t\t\tGENMASK(3, 1)\n#define WCD934X_CPE_SS_DMIC2_CTL\t\t\t\t0x021a\n#define WCD934X_CPE_SS_DMIC_CFG\t\t\t\t\t0x021b\n#define WCD934X_CPE_SS_DMIC_CFG\t\t\t\t\t0x021b\n#define WCD934X_CPE_SS_CPAR_CFG\t\t\t\t\t0x021c\n#define WCD934X_INTR_PIN1_MASK0\t\t\t\t\t0x0409\n#define WCD934X_INTR_PIN1_STATUS0\t\t\t\t0x0411\n#define WCD934X_INTR_PIN1_CLEAR0\t\t\t\t0x0419\n#define WCD934X_INTR_PIN2_CLEAR3\t\t\t\t0x0434\n#define WCD934X_INTR_LEVEL0\t\t\t\t\t0x0461\n \n#define\tWCD934X_IRQ_SLIMBUS\t\t\t0\n#define\tWCD934X_IRQ_MISC\t\t\t1\n#define\tWCD934X_IRQ_HPH_PA_OCPL_FAULT\t\t2\n#define\tWCD934X_IRQ_HPH_PA_OCPR_FAULT\t\t3\n#define\tWCD934X_IRQ_EAR_PA_OCP_FAULT\t\t4\n#define\tWCD934X_IRQ_HPH_PA_CNPL_COMPLETE\t5\n#define\tWCD934X_IRQ_HPH_PA_CNPR_COMPLETE\t6\n#define\tWCD934X_IRQ_EAR_PA_CNP_COMPLETE\t\t7\n \n#define\tWCD934X_IRQ_MBHC_SW_DET\t\t\t8\n#define\tWCD934X_IRQ_MBHC_ELECT_INS_REM_DET\t9\n#define\tWCD934X_IRQ_MBHC_BUTTON_PRESS_DET\t10\n#define\tWCD934X_IRQ_MBHC_BUTTON_RELEASE_DET\t11\n#define\tWCD934X_IRQ_MBHC_ELECT_INS_REM_LEG_DET\t12\n#define\tWCD934X_IRQ_RESERVED_0\t\t\t13\n#define\tWCD934X_IRQ_RESERVED_1\t\t\t14\n#define\tWCD934X_IRQ_RESERVED_2\t\t\t15\n \n#define\tWCD934X_IRQ_LINE_PA1_CNP_COMPLETE\t16\n#define\tWCD934X_IRQ_LINE_PA2_CNP_COMPLETE\t17\n#define\tWCD934X_IRQ_SLNQ_ANALOG_ERROR\t\t18\n#define\tWCD934X_IRQ_RESERVED_3\t\t\t19\n#define\tWCD934X_IRQ_SOUNDWIRE\t\t\t20\n#define\tWCD934X_IRQ_VDD_DIG_RAMP_COMPLETE\t21\n#define\tWCD934X_IRQ_RCO_ERROR\t\t\t22\n#define\tWCD934X_IRQ_CPE_ERROR\t\t\t23\n \n#define\tWCD934X_IRQ_MAD_AUDIO\t\t\t24\n#define\tWCD934X_IRQ_MAD_BEACON\t\t\t25\n#define\tWCD934X_IRQ_MAD_ULTRASOUND\t\t26\n#define\tWCD934X_IRQ_VBAT_ATTACK\t\t\t27\n#define\tWCD934X_IRQ_VBAT_RESTORE\t\t28\n#define\tWCD934X_IRQ_CPE1_INTR\t\t\t29\n#define\tWCD934X_IRQ_RESERVED_4\t\t\t30\n#define\tWCD934X_IRQ_SLNQ_DIGITAL\t\t31\n#define WCD934X_NUM_IRQS\t\t\t32\n#define WCD934X_ANA_BIAS\t\t\t\t\t0x0601\n#define WCD934X_ANA_BIAS_EN_MASK\t\t\t\tBIT(7)\n#define WCD934X_ANA_BIAS_EN\t\t\t\t\tBIT(7)\n#define WCD934X_ANA_PRECHRG_EN_MASK\t\t\t\tBIT(6)\n#define WCD934X_ANA_PRECHRG_EN\t\t\t\t\tBIT(6)\n#define WCD934X_ANA_PRECHRG_MODE_MASK\t\t\t\tBIT(5)\n#define WCD934X_ANA_PRECHRG_MODE_AUTO\t\t\t\tBIT(5)\n#define WCD934X_ANA_RCO\t\t\t\t\t\t0x0603\n#define WCD934X_ANA_RCO_BG_EN_MASK\t\t\t\tBIT(7)\n#define WCD934X_ANA_RCO_BG_ENABLE\t\t\t\tBIT(7)\n#define WCD934X_ANA_BUCK_CTL\t\t\t\t\t0x0606\n#define WCD934X_ANA_BUCK_HI_ACCU_PRE_ENX_MASK\t\t\tGENMASK(1, 0)\n#define WCD934X_ANA_BUCK_PRE_EN2_MASK\t\t\t\tBIT(0)\n#define WCD934X_ANA_BUCK_PRE_EN2_ENABLE\t\t\t\tBIT(0)\n#define WCD934X_ANA_BUCK_PRE_EN1_MASK\t\t\t\tBIT(1)\n#define WCD934X_ANA_BUCK_PRE_EN1_ENABLE\t\t\t\tBIT(1)\n#define WCD934X_ANA_BUCK_HI_ACCU_EN_MASK\t\t\tBIT(2)\n#define WCD934X_ANA_BUCK_HI_ACCU_ENABLE\t\t\t\tBIT(2)\n#define WCD934X_ANA_RX_SUPPLIES\t\t\t\t\t0x0608\n#define WCD934X_ANA_HPH\t\t\t\t\t\t0x0609\n#define WCD934X_ANA_EAR\t\t\t\t\t\t0x060a\n#define WCD934X_ANA_LO_1_2\t\t\t\t\t0x060b\n#define WCD934X_ANA_AMIC1\t\t\t\t\t0x060e\n#define WCD934X_ANA_AMIC2\t\t\t\t\t0x060f\n#define WCD934X_ANA_AMIC3\t\t\t\t\t0x0610\n#define WCD934X_ANA_AMIC4\t\t\t\t\t0x0611\n#define WCD934X_ANA_MBHC_MECH\t\t\t\t\t0x0614\n#define WCD934X_MBHC_L_DET_EN_MASK\t\t\t\tBIT(7)\n#define WCD934X_MBHC_L_DET_EN\t\t\t\t\tBIT(7)\n#define WCD934X_MBHC_GND_DET_EN_MASK\t\t\t\tBIT(6)\n#define WCD934X_MBHC_MECH_DETECT_TYPE_MASK\t\t\tBIT(5)\n#define WCD934X_MBHC_MECH_DETECT_TYPE_INS\t\t\t1\n#define WCD934X_MBHC_HPHL_PLUG_TYPE_MASK\t\t\tBIT(4)\n#define WCD934X_MBHC_HPHL_PLUG_TYPE_NO\t\t\t\t1\n#define WCD934X_MBHC_GND_PLUG_TYPE_MASK\t\t\t\tBIT(3)\n#define WCD934X_MBHC_GND_PLUG_TYPE_NO\t\t\t\t1\n#define WCD934X_MBHC_HSL_PULLUP_COMP_EN\t\t\t\tBIT(2)\n#define WCD934X_MBHC_HSG_PULLUP_COMP_EN\t\t\t\tBIT(1)\n#define WCD934X_MBHC_HPHL_100K_TO_GND_EN\t\t\tBIT(0)\n#define WCD934X_ANA_MBHC_ELECT\t\t\t\t\t0x0615\n#define WCD934X_ANA_MBHC_BIAS_EN_MASK\t\t\t\tBIT(0)\n#define WCD934X_ANA_MBHC_BIAS_EN\t\t\t\tBIT(0)\n#define WCD934X_ANA_MBHC_ZDET\t\t\t\t\t0x0616\n#define WCD934X_ANA_MBHC_RESULT_1\t\t\t\t0x0617\n#define WCD934X_ANA_MBHC_RESULT_2\t\t\t\t0x0618\n#define WCD934X_ANA_MBHC_RESULT_3\t\t\t\t0x0619\n#define WCD934X_ANA_MBHC_BTN0\t\t\t\t\t0x061a\n#define WCD934X_VTH_MASK\t\t\t\t\tGENMASK(7, 2)\n#define WCD934X_ANA_MBHC_BTN1\t\t\t\t\t0x061b\n#define WCD934X_ANA_MBHC_BTN2\t\t\t\t\t0x061c\n#define WCD934X_ANA_MBHC_BTN3\t\t\t\t\t0x061d\n#define WCD934X_ANA_MBHC_BTN4\t\t\t\t\t0x061e\n#define WCD934X_ANA_MBHC_BTN5\t\t\t\t\t0x061f\n#define WCD934X_ANA_MBHC_BTN6\t\t\t\t\t0x0620\n#define WCD934X_ANA_MBHC_BTN7\t\t\t\t\t0x0621\n#define WCD934X_MBHC_BTN_VTH_MASK\t\t\t\tGENMASK(7, 2)\n#define WCD934X_ANA_MICB1\t\t\t\t\t0x0622\n#define WCD934X_MICB_VAL_MASK\t\t\t\t\tGENMASK(5, 0)\n#define WCD934X_ANA_MICB_EN_MASK\t\t\t\tGENMASK(7, 6)\n#define WCD934X_MICB_DISABLE\t\t\t\t\t0\n#define WCD934X_MICB_ENABLE\t\t\t\t\t1\n#define WCD934X_MICB_PULL_UP\t\t\t\t\t2\n#define WCD934X_MICB_PULL_DOWN\t\t\t\t\t3\n#define WCD934X_ANA_MICB_PULL_UP\t\t\t\t0x80\n#define WCD934X_ANA_MICB_ENABLE\t\t\t\t\t0x40\n#define WCD934X_ANA_MICB_DISABLE\t\t\t\t0x0\n#define WCD934X_ANA_MICB2\t\t\t\t\t0x0623\n#define WCD934X_ANA_MICB2_ENABLE\t\t\t\tBIT(6)\n#define WCD934X_ANA_MICB2_ENABLE_MASK\t\t\t\tGENMASK(7, 6)\n#define WCD934X_ANA_MICB2_VOUT_MASK\t\t\t\tGENMASK(5, 0)\n#define WCD934X_ANA_MICB2_RAMP\t\t\t\t\t0x0624\n#define WCD934X_RAMP_EN_MASK\t\t\t\t\tBIT(7)\n#define WCD934X_RAMP_SHIFT_CTRL_MASK\t\t\t\tGENMASK(4, 2)\n#define WCD934X_ANA_MICB3\t\t\t\t\t0x0625\n#define WCD934X_ANA_MICB4\t\t\t\t\t0x0626\n#define WCD934X_BIAS_VBG_FINE_ADJ\t\t\t\t0x0629\n#define WCD934X_MBHC_CTL_CLK\t\t\t\t\t0x0656\n#define WCD934X_MBHC_CTL_BCS\t\t\t\t\t0x065a\n#define WCD934X_MBHC_STATUS_SPARE_1\t\t\t\t0x065b\n#define WCD934X_MICB1_TEST_CTL_1\t\t\t\t0x066b\n#define WCD934X_MICB1_TEST_CTL_2\t\t\t\t0x066c\n#define WCD934X_MICB2_TEST_CTL_1\t\t\t\t0x066e\n#define WCD934X_MICB3_TEST_CTL_1\t\t\t\t0x0671\n#define WCD934X_MICB4_TEST_CTL_1\t\t\t\t0x0674\n#define WCD934X_CLASSH_MODE_1\t\t\t\t\t0x0697\n#define WCD934X_CLASSH_MODE_2\t\t\t\t\t0x0698\n#define WCD934X_CLASSH_MODE_3\t\t\t\t\t0x0699\n#define WCD934X_CLASSH_CTRL_VCL_1\t\t\t\t0x069a\n#define WCD934X_CLASSH_CTRL_VCL_2\t\t\t\t0x069b\n#define WCD934X_CLASSH_CTRL_CCL_1\t\t\t\t0x069c\n#define WCD934X_CLASSH_CTRL_CCL_2\t\t\t\t0x069d\n#define WCD934X_CLASSH_CTRL_CCL_3\t\t\t\t0x069e\n#define WCD934X_CLASSH_CTRL_CCL_4\t\t\t\t0x069f\n#define WCD934X_CLASSH_CTRL_CCL_5\t\t\t\t0x06a0\n#define WCD934X_CLASSH_BUCK_TMUX_A_D\t\t\t\t0x06a1\n#define WCD934X_CLASSH_BUCK_SW_DRV_CNTL\t\t\t\t0x06a2\n#define WCD934X_RX_OCP_CTL\t\t\t\t\t0x06b6\n#define WCD934X_RX_OCP_COUNT\t\t\t\t\t0x06b7\n#define WCD934X_HPH_CNP_EN\t\t\t\t\t0x06cb\n#define WCD934X_HPH_CNP_WG_CTL\t\t\t\t\t0x06cc\n#define WCD934X_HPH_GM3_BOOST_EN_MASK\t\t\t\tBIT(7)\n#define WCD934X_HPH_GM3_BOOST_ENABLE\t\t\t\tBIT(7)\n#define WCD934X_HPH_CNP_WG_TIME\t\t\t\t\t0x06cd\n#define WCD934X_HPH_OCP_CTL\t\t\t\t\t0x06ce\n#define WCD934X_HPH_PA_CTL2\t\t\t\t\t0x06d2\n#define WCD934X_HPHPA_GND_R_MASK\t\t\t\tBIT(6)\n#define WCD934X_HPHPA_GND_L_MASK\t\t\t\tBIT(4)\n#define WCD934X_HPH_L_EN\t\t\t\t\t0x06d3\n#define WCD934X_HPH_GAIN_SRC_SEL_MASK\t\t\t\tBIT(5)\n#define WCD934X_HPH_GAIN_SRC_SEL_COMPANDER\t\t\t0\n#define WCD934X_HPH_GAIN_SRC_SEL_REGISTER\t\t\tBIT(5)\n#define WCD934X_HPH_L_TEST\t\t\t\t\t0x06d4\n#define WCD934X_HPH_R_EN\t\t\t\t\t0x06d6\n#define WCD934X_HPH_R_TEST\t\t\t\t\t0x06d7\n#define WCD934X_HPH_OCP_DET_MASK\t\t\t\tBIT(0)\n#define WCD934X_HPH_OCP_DET_ENABLE\t\t\t\tBIT(0)\n#define WCD934X_HPH_OCP_DET_DISABLE\t\t\t\t0\n#define WCD934X_HPH_R_ATEST\t\t\t\t\t0x06d8\n#define WCD934X_HPHPA_GND_OVR_MASK\t\t\t\tBIT(1)\n#define WCD934X_DIFF_LO_LO2_COMPANDER\t\t\t\t0x06ea\n#define WCD934X_DIFF_LO_LO1_COMPANDER\t\t\t\t0x06eb\n#define WCD934X_CLK_SYS_MCLK_PRG\t\t\t\t0x0711\n#define WCD934X_EXT_CLK_BUF_EN_MASK\tBIT(7)\n#define WCD934X_EXT_CLK_BUF_EN\t\tBIT(7)\n#define WCD934X_EXT_CLK_DIV_RATIO_MASK\tGENMASK(5, 4)\n#define WCD934X_EXT_CLK_DIV_BY_2\t0x10\n#define WCD934X_MCLK_SRC_MASK\t\tBIT(1)\n#define WCD934X_MCLK_SRC_EXT_CLK\t0\n#define WCD934X_MCLK_SRC_MASK\t\tBIT(1)\n#define WCD934X_MCLK_EN_MASK\t\tBIT(0)\n#define WCD934X_MCLK_EN\t\t\tBIT(0)\n#define WCD934X_CLK_SYS_MCLK2_PRG1\t\t\t\t0x0712\n#define WCD934X_CLK_SYS_MCLK2_PRG2\t\t\t\t0x0713\n#define WCD934X_SIDO_NEW_VOUT_A_STARTUP\t\t\t\t0x071b\n#define WCD934X_SIDO_NEW_VOUT_D_STARTUP\t\t\t\t0x071c\n#define WCD934X_SIDO_NEW_VOUT_D_FREQ1\t\t\t\t0x071d\n#define WCD934X_SIDO_NEW_VOUT_D_FREQ2\t\t\t\t0x071e\n#define WCD934X_SIDO_RIPPLE_FREQ_EN_MASK\t\t\tBIT(0)\n#define WCD934X_SIDO_RIPPLE_FREQ_ENABLE\t\t\t\tBIT(0)\n#define WCD934X_MBHC_NEW_CTL_1\t\t\t\t\t0x0720\n#define WCD934X_MBHC_CTL_RCO_EN_MASK\t\t\t\tBIT(7)\n#define WCD935X_MBHC_CTL_RCO_EN\t\t\t\t\tBIT(7)\n#define WCD934X_MBHC_NEW_CTL_2\t\t\t\t\t0x0721\n#define WCD934X_M_RTH_CTL_MASK\t\t\t\t\tGENMASK(3, 2)\n#define WCD934X_MBHC_NEW_PLUG_DETECT_CTL\t\t\t0x0722\n#define WCD934X_HSDET_PULLUP_C_MASK\t\t\t\tGENMASK(7, 6)\n#define WCD934X_MBHC_NEW_ZDET_ANA_CTL\t\t\t\t0x0723\n#define WCD934X_ZDET_RANGE_CTL_MASK\t\t\t\tGENMASK(3, 0)\n#define WCD934X_ZDET_MAXV_CTL_MASK\t\t\t\tGENMASK(6, 4)\n#define WCD934X_MBHC_NEW_ZDET_RAMP_CTL\t\t\t\t0x0724\n#define WCD934X_MBHC_NEW_FSM_STATUS\t\t\t\t0x0725\n#define WCD934X_MBHC_NEW_ADC_RESULT\t\t\t\t0x0726\n#define WCD934X_TX_NEW_AMIC_4_5_SEL\t\t\t\t0x0727\n#define WCD934X_HPH_NEW_INT_RDAC_HD2_CTL_L\t\t\t0x0733\n#define WCD934X_HPH_NEW_INT_RDAC_OVERRIDE_CTL\t\t\t0x0735\n#define WCD934X_HPH_NEW_INT_RDAC_HD2_CTL_R\t\t\t0x0736\n#define WCD934X_HPH_NEW_INT_HPH_TIMER1\t\t\t\t0x073a\n#define WCD934X_HPH_AUTOCHOP_TIMER_EN_MASK\t\t\tBIT(1)\n#define WCD934X_HPH_AUTOCHOP_TIMER_ENABLE\t\t\tBIT(1)\n#define WCD934X_CDC_TX0_TX_PATH_CTL\t\t\t\t0x0a31\n#define WCD934X_CDC_TX_PATH_CTL_PCM_RATE_MASK\t\t\tGENMASK(3, 0)\n#define WCD934X_CDC_TX_PATH_CTL(dec)\t\t\t(0xa31 + dec * 0x10)\n#define WCD934X_CDC_TX0_TX_PATH_CFG0\t\t\t\t0x0a32\n#define WCD934X_CDC_TX0_TX_PATH_CFG1\t\t\t\t0x0a33\n#define WCD934X_CDC_TX0_TX_VOL_CTL\t\t\t\t0x0a34\n#define WCD934X_CDC_TX0_TX_PATH_192_CTL\t\t\t\t0x0a35\n#define WCD934X_CDC_TX0_TX_PATH_192_CFG\t\t\t\t0x0a36\n#define WCD934X_CDC_TX0_TX_PATH_SEC2\t\t\t\t0x0a39\n#define WCD934X_HPH_CUTOFF_FREQ_CHANGE_REQ_MASK\t\t\tBIT(1)\n#define WCD934X_HPH_CUTOFF_FREQ_CHANGE_REQ\t\t\tBIT(1)\n#define WCD934X_CDC_TX1_TX_PATH_CTL\t\t\t\t0x0a41\n#define WCD934X_CDC_TX1_TX_PATH_CFG0\t\t\t\t0x0a42\n#define WCD934X_CDC_TX1_TX_PATH_CFG1\t\t\t\t0x0a43\n#define WCD934X_CDC_TX1_TX_VOL_CTL\t\t\t\t0x0a44\n#define WCD934X_CDC_TX2_TX_PATH_CTL\t\t\t\t0x0a51\n#define WCD934X_CDC_TX2_TX_PATH_CFG0\t\t\t\t0x0a52\n#define WCD934X_CDC_TX2_TX_PATH_CFG1\t\t\t\t0x0a53\n#define WCD934X_CDC_TX2_TX_VOL_CTL\t\t\t\t0x0a54\n#define WCD934X_CDC_TX3_TX_PATH_CTL\t\t\t\t0x0a61\n#define WCD934X_CDC_TX3_TX_PATH_CFG0\t\t\t\t0x0a62\n#define WCD934X_CDC_TX3_TX_PATH_CFG1\t\t\t\t0x0a63\n#define WCD934X_CDC_TX3_TX_VOL_CTL\t\t\t\t0x0a64\n#define WCD934X_CDC_TX3_TX_PATH_192_CTL\t\t\t\t0x0a65\n#define WCD934X_CDC_TX3_TX_PATH_192_CFG\t\t\t\t0x0a66\n#define WCD934X_CDC_TX4_TX_PATH_CTL\t\t\t\t0x0a71\n#define WCD934X_CDC_TX4_TX_PATH_CFG0\t\t\t\t0x0a72\n#define WCD934X_CDC_TX4_TX_PATH_CFG1\t\t\t\t0x0a73\n#define WCD934X_CDC_TX4_TX_VOL_CTL\t\t\t\t0x0a74\n#define WCD934X_CDC_TX4_TX_PATH_192_CTL\t\t\t\t0x0a75\n#define WCD934X_CDC_TX4_TX_PATH_192_CFG\t\t\t\t0x0a76\n#define WCD934X_CDC_TX5_TX_PATH_CTL\t\t\t\t0x0a81\n#define WCD934X_CDC_TX5_TX_PATH_CFG0\t\t\t\t0x0a82\n#define WCD934X_CDC_TX5_TX_PATH_CFG1\t\t\t\t0x0a83\n#define WCD934X_CDC_TX5_TX_VOL_CTL\t\t\t\t0x0a84\n#define WCD934X_CDC_TX5_TX_PATH_192_CTL\t\t\t\t0x0a85\n#define WCD934X_CDC_TX5_TX_PATH_192_CFG\t\t\t\t0x0a86\n#define WCD934X_CDC_TX6_TX_PATH_CTL\t\t\t\t0x0a91\n#define WCD934X_CDC_TX6_TX_PATH_CFG0\t\t\t\t0x0a92\n#define WCD934X_CDC_TX6_TX_PATH_CFG1\t\t\t\t0x0a93\n#define WCD934X_CDC_TX6_TX_VOL_CTL\t\t\t\t0x0a94\n#define WCD934X_CDC_TX6_TX_PATH_192_CTL\t\t\t\t0x0a95\n#define WCD934X_CDC_TX6_TX_PATH_192_CFG\t\t\t\t0x0a96\n#define WCD934X_CDC_TX7_TX_PATH_CTL\t\t\t\t0x0aa1\n#define WCD934X_CDC_TX7_TX_PATH_CFG0\t\t\t\t0x0aa2\n#define WCD934X_CDC_TX7_TX_PATH_CFG1\t\t\t\t0x0aa3\n#define WCD934X_CDC_TX7_TX_VOL_CTL\t\t\t\t0x0aa4\n#define WCD934X_CDC_TX7_TX_PATH_192_CTL\t\t\t\t0x0aa5\n#define WCD934X_CDC_TX7_TX_PATH_192_CFG\t\t\t\t0x0aa6\n#define WCD934X_CDC_TX8_TX_PATH_CTL\t\t\t\t0x0ab1\n#define WCD934X_CDC_TX8_TX_PATH_CFG0\t\t\t\t0x0ab2\n#define WCD934X_CDC_TX8_TX_PATH_CFG1\t\t\t\t0x0ab3\n#define WCD934X_CDC_TX8_TX_VOL_CTL\t\t\t\t0x0ab4\n#define WCD934X_CDC_TX8_TX_PATH_192_CTL\t\t\t\t0x0ab5\n#define WCD934X_CDC_TX8_TX_PATH_192_CFG\t\t\t\t0x0ab6\n#define WCD934X_CDC_TX9_SPKR_PROT_PATH_CFG0\t\t\t0x0ac3\n#define WCD934X_CDC_TX10_SPKR_PROT_PATH_CFG0\t\t\t0x0ac7\n#define WCD934X_CDC_TX11_SPKR_PROT_PATH_CFG0\t\t\t0x0acb\n#define WCD934X_CDC_TX12_SPKR_PROT_PATH_CFG0\t\t\t0x0acf\n#define WCD934X_CDC_COMPANDER1_CTL0\t\t\t\t0x0b01\n#define WCD934X_COMP_CLK_EN_MASK\t\t\t\tBIT(0)\n#define WCD934X_COMP_CLK_ENABLE\t\t\t\t\tBIT(0)\n#define WCD934X_COMP_SOFT_RST_MASK\t\t\t\tBIT(1)\n#define WCD934X_COMP_SOFT_RST_ENABLE\t\t\t\tBIT(1)\n#define WCD934X_COMP_HALT_MASK\t\t\t\t\tBIT(2)\n#define WCD934X_COMP_HALT\t\t\t\t\tBIT(2)\n#define WCD934X_COMP_SOFT_RST_DISABLE\t\t\t\t0\n#define WCD934X_CDC_COMPANDER1_CTL7\t\t\t\t0x0b08\n#define WCD934X_HPH_LOW_PWR_MODE_EN_MASK\t\t\tBIT(5)\n#define WCD934X_CDC_COMPANDER2_CTL7\t\t\t\t0x0b10\n#define WCD934X_CDC_COMPANDER7_CTL3\t\t\t\t0x0b34\n#define WCD934X_CDC_COMPANDER7_CTL7\t\t\t\t0x0b38\n#define WCD934X_CDC_COMPANDER8_CTL3\t\t\t\t0x0b3c\n#define WCD934X_CDC_COMPANDER8_CTL7\t\t\t\t0x0b40\n#define WCD934X_CDC_RX0_RX_PATH_CTL\t\t\t\t0x0b41\n#define WCD934X_CDC_RX_PGA_MUTE_EN_MASK\t\t\t\tBIT(4)\n#define WCD934X_CDC_RX_PGA_MUTE_ENABLE\t\t\t\tBIT(4)\n#define WCD934X_CDC_RX_PGA_MUTE_DISABLE\t\t\t\t0\n#define WCD934X_RX_CLK_EN_MASK\t\t\t\t\tBIT(5)\n#define WCD934X_RX_CLK_ENABLE\t\t\t\t\tBIT(5)\n#define WCD934X_RX_RESET_MASK\t\t\t\t\tBIT(6)\n#define WCD934X_RX_RESET_ENABLE\t\t\t\t\tBIT(6)\n#define WCD934X_RX_RESET_DISABLE\t\t\t\t0\n#define WCD934X_RX_PCM_RATE_MASK\t\t\t\tGENMASK(3, 0)\n#define WCD934X_RX_PCM_RATE_F_48K\t\t\t\t0x04\n#define WCD934X_CDC_RX_PATH_CTL(rx)\t\t\t(0xb41 + rx * 0x14)\n#define WCD934X_CDC_MIX_PCM_RATE_MASK\t\t\t\tGENMASK(3, 0)\n#define WCD934X_CDC_RX0_RX_PATH_CFG0\t\t\t\t0x0b42\n#define WCD934X_RX_DLY_ZN_EN_MASK\t\t\t\tBIT(3)\n#define WCD934X_RX_DLY_ZN_ENABLE\t\t\t\tBIT(3)\n#define WCD934X_RX_DLY_ZN_DISABLE\t\t\t\t0\n#define WCD934X_CDC_RX0_RX_PATH_CFG1\t\t\t\t0x0b43\n#define WCD934X_CDC_RX0_RX_PATH_CFG2\t\t\t\t0x0b44\n#define WCD934X_CDC_RX0_RX_VOL_CTL\t\t\t\t0x0b45\n#define WCD934X_CDC_RX0_RX_PATH_MIX_CTL\t\t\t\t0x0b46\n#define WCD934X_CDC_RX_MIX_CLK_EN_MASK\t\t\t\tBIT(5)\n#define WCD934X_CDC_RX_MIX_CLK_ENABLE\t\t\t\tBIT(5)\n#define WCD934X_CDC_RX_PATH_MIX_CTL(rx)\t\t\t(0xb46 + rx * 0x14)\n#define WCD934X_CDC_RX0_RX_PATH_MIX_CFG\t\t\t\t0x0b47\n#define WCD934X_CDC_RX0_RX_VOL_MIX_CTL\t\t\t\t0x0b48\n#define WCD934X_CDC_RX0_RX_PATH_SEC0\t\t\t\t0x0b49\n#define WCD934X_CDC_RX0_RX_PATH_DSMDEM_CTL\t\t\t0x0b53\n#define WCD934X_CDC_RX1_RX_PATH_CTL\t\t\t\t0x0b55\n#define WCD934X_RX_PATH_PGA_MUTE_EN_MASK\t\t\tBIT(4)\n#define WCD934X_RX_PATH_PGA_MUTE_ENABLE\t\t\t\tBIT(4)\n#define WCD934X_CDC_RX_PATH_PGA_MUTE_DISABLE\t\t\t0\n#define WCD934X_CDC_RX_PATH_CLK_EN_MASK\t\t\t\tBIT(5)\n#define WCD934X_CDC_RX_PATH_CLK_ENABLE\t\t\t\tBIT(5)\n#define WCD934X_CDC_RX_PATH_CLK_DISABLE\t\t\t\t0\n#define WCD934X_CDC_RX1_RX_PATH_CFG0\t\t\t\t0x0b56\n#define WCD934X_HPH_CMP_EN_MASK\t\t\t\t\tBIT(1)\n#define WCD934X_HPH_CMP_ENABLE\t\t\t\t\tBIT(1)\n#define WCD934X_HPH_CMP_DISABLE\t\t\t\t\t0\n#define WCD934X_CDC_RX1_RX_PATH_CFG2\t\t\t\t0x0b58\n#define WCD934X_CDC_RX1_RX_VOL_CTL\t\t\t\t0x0b59\n#define WCD934X_CDC_RX1_RX_PATH_MIX_CTL\t\t\t\t0x0b5a\n#define WCD934X_CDC_RX1_RX_PATH_MIX_CFG\t\t\t\t0x0b5b\n#define WCD934X_CDC_RX1_RX_VOL_MIX_CTL\t\t\t\t0x0b5c\n#define WCD934X_CDC_RX1_RX_PATH_SEC0\t\t\t\t0x0b5d\n#define WCD934X_CDC_RX1_RX_PATH_SEC3\t\t\t\t0x0b60\n#define WCD934X_CDC_RX_PATH_SEC_HD2_ALPHA_MASK\t\t\tGENMASK(5, 2)\n#define WCD934X_CDC_RX_PATH_SEC_HD2_ALPHA_0P3125\t\t0x14\n#define WCD934X_CDC_RX_PATH_SEC_HD2_ALPHA_0P0000\t\t0\n#define WCD934X_CDC_RX1_RX_PATH_DSMDEM_CTL\t\t\t0x0b67\n#define WCD934X_CDC_RX2_RX_PATH_CTL\t\t\t\t0x0b69\n#define WCD934X_CDC_RX2_RX_PATH_CFG0\t\t\t\t0x0b6a\n#define WCD934X_CDC_RX_PATH_CFG_HD2_EN_MASK\t\t\tBIT(2)\n#define WCD934X_CDC_RX_PATH_CFG_HD2_ENABLE\t\t\tBIT(2)\n#define WCD934X_CDC_RX_PATH_CFG_HD2_DISABLE\t\t\t0\n#define WCD934X_CDC_RX2_RX_PATH_CFG2\t\t\t\t0x0b6c\n#define WCD934X_CDC_RX2_RX_VOL_CTL\t\t\t\t0x0b6d\n#define WCD934X_CDC_RX2_RX_PATH_MIX_CTL\t\t\t\t0x0b6e\n#define WCD934X_CDC_RX2_RX_PATH_MIX_CFG\t\t\t\t0x0b6f\n#define WCD934X_CDC_RX2_RX_VOL_MIX_CTL\t\t\t\t0x0b70\n#define WCD934X_CDC_RX2_RX_PATH_SEC0\t\t\t\t0x0b71\n#define WCD934X_CDC_RX2_RX_PATH_SEC3\t\t\t\t0x0b74\n#define WCD934X_CDC_RX2_RX_PATH_DSMDEM_CTL\t\t\t0x0b7b\n#define WCD934X_CDC_RX3_RX_PATH_CTL\t\t\t\t0x0b7d\n#define WCD934X_CDC_RX3_RX_PATH_CFG0\t\t\t\t0x0b6e\n#define WCD934X_CDC_RX3_RX_PATH_CFG2\t\t\t\t0x0b80\n#define WCD934X_CDC_RX3_RX_VOL_CTL\t\t\t\t0x0b81\n#define WCD934X_CDC_RX3_RX_PATH_MIX_CTL\t\t\t\t0x0b82\n#define WCD934X_CDC_RX3_RX_PATH_MIX_CFG\t\t\t\t0x0b83\n#define WCD934X_CDC_RX3_RX_VOL_MIX_CTL\t\t\t\t0x0b84\n#define WCD934X_CDC_RX3_RX_PATH_SEC0\t\t\t\t0x0b85\n#define WCD934X_CDC_RX3_RX_PATH_DSMDEM_CTL\t\t\t0x0b8f\n#define WCD934X_CDC_RX4_RX_PATH_CTL\t\t\t\t0x0b91\n#define WCD934X_CDC_RX4_RX_PATH_CFG0\t\t\t\t0x0b92\n#define WCD934X_CDC_RX4_RX_PATH_CFG2\t\t\t\t0x0b94\n#define WCD934X_CDC_RX4_RX_VOL_CTL\t\t\t\t0x0b95\n#define WCD934X_CDC_RX4_RX_PATH_MIX_CTL\t\t\t\t0x0b96\n#define WCD934X_CDC_RX4_RX_PATH_MIX_CFG\t\t\t\t0x0b97\n#define WCD934X_CDC_RX4_RX_VOL_MIX_CTL\t\t\t\t0x0b98\n#define WCD934X_CDC_RX4_RX_PATH_SEC0\t\t\t\t0x0b99\n#define WCD934X_CDC_RX4_RX_PATH_DSMDEM_CTL\t\t\t0x0ba3\n#define WCD934X_CDC_RX7_RX_PATH_CTL\t\t\t\t0x0bcd\n#define WCD934X_CDC_RX7_RX_PATH_CFG0\t\t\t\t0x0bce\n#define WCD934X_CDC_RX7_RX_PATH_CFG1\t\t\t\t0x0bcf\n#define WCD934X_CDC_RX7_RX_PATH_CFG2\t\t\t\t0x0bd0\n#define WCD934X_CDC_RX7_RX_VOL_CTL\t\t\t\t0x0bd1\n#define WCD934X_CDC_RX7_RX_PATH_MIX_CTL\t\t\t\t0x0bd2\n#define WCD934X_CDC_RX7_RX_PATH_MIX_CFG\t\t\t\t0x0bd3\n#define WCD934X_CDC_RX7_RX_VOL_MIX_CTL\t\t\t\t0x0bd4\n#define WCD934X_CDC_RX7_RX_PATH_SEC1\t\t\t\t0x0bd6\n#define WCD934X_CDC_RX7_RX_PATH_MIX_SEC0\t\t\t0x0bdd\n#define WCD934X_CDC_RX7_RX_PATH_DSMDEM_CTL\t\t\t0x0bdf\n#define WCD934X_CDC_RX8_RX_PATH_CTL\t\t\t\t0x0be1\n#define WCD934X_CDC_RX8_RX_PATH_CFG0\t\t\t\t0x0be2\n#define WCD934X_CDC_RX8_RX_PATH_CFG1\t\t\t\t0x0be3\n#define WCD934X_RX_SMART_BOOST_EN_MASK\t\t\t\tBIT(0)\n#define WCD934X_RX_SMART_BOOST_ENABLE\t\t\t\tBIT(0)\n#define WCD934X_RX_SMART_BOOST_DISABLE\t\t\t0\n#define WCD934X_CDC_RX8_RX_PATH_CFG2\t\t\t\t0x0be4\n#define WCD934X_CDC_RX8_RX_VOL_CTL\t\t\t\t0x0be5\n#define WCD934X_CDC_RX8_RX_PATH_MIX_CTL\t\t\t\t0x0be6\n#define WCD934X_CDC_RX8_RX_PATH_MIX_CFG\t\t\t\t0x0be7\n#define WCD934X_CDC_RX8_RX_VOL_MIX_CTL\t\t\t\t0x0be8\n#define WCD934X_CDC_RX8_RX_PATH_SEC1\t\t\t\t0x0bea\n#define WCD934X_CDC_RX8_RX_PATH_MIX_SEC0\t\t\t0x0bf1\n#define WCD934X_CDC_RX8_RX_PATH_DSMDEM_CTL\t\t\t0x0bf3\n#define WCD934X_CDC_CLSH_DECAY_CTRL\t\t\t\t0x0c03\n#define WCD934X_CDC_CLSH_K2_MSB\t\t\t\t\t0x0c0a\n#define WCD934X_CDC_CLSH_K2_LSB\t\t\t\t\t0x0c0b\n#define WCD934X_CDC_CLSH_TEST0\t\t\t\t\t0x0c0f\n#define WCD934X_CDC_BOOST0_BOOST_PATH_CTL\t\t\t0x0c19\n#define WCD934X_BOOST_PATH_CLK_EN_MASK\t\t\t\tBIT(4)\n#define WCD934X_BOOST_PATH_CLK_ENABLE\t\t\t\tBIT(4)\n#define WCD934X_BOOST_PATH_CLK_DISABLE\t\t\t\t0\n#define WCD934X_CDC_BOOST0_BOOST_CTL\t\t\t\t0x0c1a\n#define WCD934X_CDC_BOOST0_BOOST_CFG1\t\t\t\t0x0c1b\n#define WCD934X_CDC_BOOST0_BOOST_CFG2\t\t\t\t0x0c1c\n#define WCD934X_CDC_BOOST1_BOOST_PATH_CTL\t\t\t0x0c21\n#define WCD934X_CDC_BOOST1_BOOST_CTL\t\t\t\t0x0c22\n#define WCD934X_CDC_BOOST1_BOOST_CFG1\t\t\t\t0x0c23\n#define WCD934X_CDC_BOOST1_BOOST_CFG2\t\t\t\t0x0c24\n#define WCD934X_SWR_AHB_BRIDGE_RD_DATA_0\t\t\t0x0c91\n#define WCD934X_SWR_AHB_BRIDGE_RD_DATA_1\t\t\t0x0c92\n#define WCD934X_SWR_AHB_BRIDGE_RD_DATA_2\t\t\t0x0c93\n#define WCD934X_SWR_AHB_BRIDGE_RD_DATA_3\t\t\t0x0c94\n#define WCD934X_SWR_AHB_BRIDGE_ACCESS_STATUS\t\t\t0x0c96\n#define WCD934X_CDC_SIDETONE_SRC0_ST_SRC_PATH_CTL\t\t0x0cb5\n#define WCD934X_CDC_SIDETONE_SRC1_ST_SRC_PATH_CTL\t\t0x0cb9\n#define WCD934X_CDC_RX_INP_MUX_RX_INT0_CFG0\t\t\t0x0d01\n#define WCD934X_CDC_RX_INP_MUX_RX_INT_CFG0(i)\t\t(0xd01 + i * 0x2)\n#define WCD934X_CDC_RX_INP_MUX_RX_INT_SEL_MASK\t\t\tGENMASK(3, 0)\n#define WCD934X_CDC_RX_INP_MUX_RX_INT0_CFG1\t\t\t0x0d02\n#define WCD934X_CDC_RX_INP_MUX_RX_INT_CFG1(i)\t\t(0xd02 + i * 0x2)\n#define WCD934X_CDC_RX_INP_MUX_RX_INT1_CFG0\t\t\t0x0d03\n#define WCD934X_CDC_RX_INP_MUX_RX_INT1_CFG1\t\t\t0x0d04\n#define WCD934X_CDC_RX_INP_MUX_RX_INT2_CFG0\t\t\t0x0d05\n#define WCD934X_CDC_RX_INP_MUX_RX_INT2_CFG1\t\t\t0x0d06\n#define WCD934X_CDC_RX_INP_MUX_RX_INT3_CFG0\t\t\t0x0d07\n#define WCD934X_CDC_RX_INP_MUX_RX_INT3_CFG1\t\t\t0x0d08\n#define WCD934X_CDC_RX_INP_MUX_RX_INT4_CFG0\t\t\t0x0d09\n#define WCD934X_CDC_RX_INP_MUX_RX_INT4_CFG1\t\t\t0x0d0a\n#define WCD934X_CDC_RX_INP_MUX_RX_INT7_CFG0\t\t\t0x0d0f\n#define WCD934X_CDC_RX_INP_MUX_RX_INT7_CFG1\t\t\t0x0d10\n#define WCD934X_CDC_RX_INP_MUX_RX_INT8_CFG0\t\t\t0x0d11\n#define WCD934X_CDC_RX_INP_MUX_RX_INT8_CFG1\t\t\t0x0d12\n#define WCD934X_CDC_RX_INP_MUX_RX_MIX_CFG0\t\t\t0x0d13\n#define WCD934X_CDC_RX_INP_MUX_RX_MIX_CFG1\t\t\t0x0d14\n#define WCD934X_CDC_RX_INP_MUX_RX_MIX_CFG2\t\t\t0x0d15\n#define WCD934X_CDC_RX_INP_MUX_RX_MIX_CFG3\t\t\t0x0d16\n#define WCD934X_CDC_RX_INP_MUX_RX_MIX_CFG4\t\t\t0x0d17\n#define WCD934X_CDC_RX_INP_MUX_SIDETONE_SRC_CFG0\t\t0x0d18\n#define WCD934X_CDC_RX_INP_MUX_SIDETONE_SRC_CFG1\t\t0x0d19\n#define WCD934X_CDC_TX_INP_MUX_ADC_MUX0_CFG0\t\t\t0x0d1d\n#define WCD934X_CDC_TX_INP_MUX_ADC_MUX0_CFG1\t\t\t0x0d1e\n#define WCD934X_CDC_TX_INP_MUX_ADC_MUX1_CFG0\t\t\t0x0d1f\n#define WCD934X_CDC_TX_INP_MUX_ADC_MUX1_CFG1\t\t\t0x0d20\n#define WCD934X_CDC_TX_INP_MUX_ADC_MUX2_CFG0\t\t\t0x0d21\n#define WCD934X_CDC_TX_INP_MUX_ADC_MUX2_CFG1\t\t\t0x0d22\n#define WCD934X_CDC_TX_INP_MUX_ADC_MUX3_CFG0\t\t\t0x0d23\n#define WCD934X_CDC_TX_INP_MUX_ADC_MUX3_CFG1\t\t\t0x0d25\n#define WCD934X_CDC_TX_INP_MUX_ADC_MUX4_CFG0\t\t\t0x0d26\n#define WCD934X_CDC_TX_INP_MUX_ADC_MUX5_CFG0\t\t\t0x0d27\n#define WCD934X_CDC_TX_INP_MUX_ADC_MUX6_CFG0\t\t\t0x0d28\n#define WCD934X_CDC_TX_INP_MUX_ADC_MUX7_CFG0\t\t\t0x0d29\n#define WCD934X_CDC_TX_INP_MUX_ADC_MUX8_CFG0\t\t\t0x0d2a\n#define WCD934X_CDC_TX_INP_MUX_ADC_MUX10_CFG0\t\t\t0x0d2b\n#define WCD934X_CDC_TX_INP_MUX_ADC_MUX11_CFG0\t\t\t0x0d2c\n#define WCD934X_CDC_TX_INP_MUX_ADC_MUX12_CFG0\t\t\t0x0d2d\n#define WCD934X_CDC_TX_INP_MUX_ADC_MUX13_CFG0\t\t\t0x0d2e\n#define WCD934X_CDC_SIDETONE_IIR_INP_MUX_IIR0_MIX_CFG0\t\t0x0d31\n#define WCD934X_CDC_SIDETONE_IIR_INP_MUX_IIR0_MIX_CFG1\t\t0x0d32\n#define WCD934X_CDC_SIDETONE_IIR_INP_MUX_IIR0_MIX_CFG2\t\t0x0d33\n#define WCD934X_CDC_SIDETONE_IIR_INP_MUX_IIR0_MIX_CFG3\t\t0x0d34\n#define WCD934X_CDC_SIDETONE_IIR_INP_MUX_IIR1_MIX_CFG0\t\t0x0d35\n#define WCD934X_CDC_SIDETONE_IIR_INP_MUX_IIR1_MIX_CFG1\t\t0x0d36\n#define WCD934X_CDC_SIDETONE_IIR_INP_MUX_IIR1_MIX_CFG2\t\t0x0d37\n#define WCD934X_CDC_SIDETONE_IIR_INP_MUX_IIR1_MIX_CFG3\t\t0x0d38\n#define WCD934X_CDC_IF_ROUTER_TX_MUX_CFG0\t\t\t0x0d3a\n#define WCD934X_CDC_IF_ROUTER_TX_MUX_CFG1\t\t\t0x0d3b\n#define WCD934X_CDC_IF_ROUTER_TX_MUX_CFG2\t\t\t0x0d3c\n#define WCD934X_CDC_IF_ROUTER_TX_MUX_CFG3\t\t\t0x0d3d\n#define WCD934X_CDC_CLK_RST_CTRL_MCLK_CONTROL\t\t\t0x0d41\n#define WCD934X_CDC_MCLK_EN_MASK\t\t\t\tBIT(0)\n#define WCD934X_CDC_MCLK_EN_ENABLE\t\t\t\tBIT(0)\n#define WCD934X_CDC_CLK_RST_CTRL_FS_CNT_CONTROL\t\t\t0x0d42\n#define WCD934X_CDC_FS_MCLK_CNT_EN_MASK\t\t\t\tBIT(0)\n#define WCD934X_CDC_FS_MCLK_CNT_ENABLE\t\t\t\tBIT(0)\n#define WCD934X_CDC_CLK_RST_CTRL_SWR_CONTROL\t\t\t0x0d43\n#define WCD934X_CDC_SWR_CLK_EN_MASK\t\t\t\tBIT(0)\n#define WCD934X_CDC_SWR_CLK_ENABLE\t\t\t\tBIT(0)\n#define WCD934X_CDC_CLK_RST_CTRL_DSD_CONTROL\t\t\t0x0d44\n#define WCD934X_CDC_CLK_RST_CTRL_ASRC_SHARE_CONTROL\t\t0x0d45\n#define WCD934X_CDC_CLK_RST_CTRL_GFM_CONTROL\t\t\t0x0d46\n#define WCD934X_CDC_SIDETONE_IIR0_IIR_PATH_CTL\t\t\t0x0d55\n#define WCD934X_CDC_SIDETONE_IIR0_IIR_GAIN_B1_CTL\t\t0x0d56\n#define WCD934X_CDC_SIDETONE_IIR0_IIR_GAIN_B2_CTL\t\t0x0d57\n#define WCD934X_CDC_SIDETONE_IIR0_IIR_GAIN_B3_CTL\t\t0x0d58\n#define WCD934X_CDC_SIDETONE_IIR0_IIR_GAIN_B4_CTL\t\t0x0d59\n#define WCD934X_CDC_SIDETONE_IIR0_IIR_GAIN_B5_CTL\t\t0x0d5a\n#define WCD934X_CDC_SIDETONE_IIR0_IIR_GAIN_B6_CTL\t\t0x0d5b\n#define WCD934X_CDC_SIDETONE_IIR0_IIR_GAIN_B7_CTL\t\t0x0d5c\n#define WCD934X_CDC_SIDETONE_IIR0_IIR_GAIN_B8_CTL\t\t0x0d5d\n#define WCD934X_CDC_SIDETONE_IIR0_IIR_CTL\t\t\t0x0d5e\n#define WCD934X_CDC_SIDETONE_IIR0_IIR_GAIN_TIMER_CTL\t\t0x0d5f\n#define WCD934X_CDC_SIDETONE_IIR0_IIR_COEF_B1_CTL\t\t0x0d60\n#define WCD934X_CDC_SIDETONE_IIR0_IIR_COEF_B2_CTL\t\t0x0d61\n#define WCD934X_CDC_SIDETONE_IIR1_IIR_PATH_CTL\t\t\t0x0d65\n#define WCD934X_CDC_SIDETONE_IIR1_IIR_GAIN_B1_CTL\t\t0x0d66\n#define WCD934X_CDC_SIDETONE_IIR1_IIR_GAIN_B2_CTL\t\t0x0d67\n#define WCD934X_CDC_SIDETONE_IIR1_IIR_GAIN_B3_CTL\t\t0x0d68\n#define WCD934X_CDC_SIDETONE_IIR1_IIR_GAIN_B4_CTL\t\t0x0d69\n#define WCD934X_CDC_SIDETONE_IIR1_IIR_GAIN_B5_CTL\t\t0x0d6a\n#define WCD934X_CDC_SIDETONE_IIR1_IIR_GAIN_B6_CTL\t\t0x0d6b\n#define WCD934X_CDC_SIDETONE_IIR1_IIR_GAIN_B7_CTL\t\t0x0d6c\n#define WCD934X_CDC_SIDETONE_IIR1_IIR_GAIN_B8_CTL\t\t0x0d6d\n#define WCD934X_CDC_SIDETONE_IIR1_IIR_CTL\t\t\t0x0d6e\n#define WCD934X_CDC_SIDETONE_IIR1_IIR_GAIN_TIMER_CTL\t\t0x0d6f\n#define WCD934X_CDC_SIDETONE_IIR1_IIR_COEF_B1_CTL\t\t0x0d70\n#define WCD934X_CDC_SIDETONE_IIR1_IIR_COEF_B2_CTL\t\t0x0d71\n#define WCD934X_CDC_TOP_TOP_CFG1\t\t\t\t0x0d82\n#define WCD934X_CDC_TOP_TOP_CFG7\t\t\t\t0x0d88\n#define WCD934X_CDC_TOP_HPHL_COMP_LUT\t\t\t\t0x0d8b\n#define WCD934X_CDC_TOP_HPHR_COMP_LUT\t\t\t\t0x0d90\n#define WCD934X_HPH_LUT_BYPASS_MASK\t\t\t\tBIT(7)\n#define WCD934X_HPH_LUT_BYPASS_ENABLE\t\t\t\tBIT(7)\n#define WCD934X_HPH_LUT_BYPASS_DISABLE\t\t\t\t0\n#define WCD934X_CODEC_CPR_WR_DATA_0\t\t\t\t0x5001\n#define WCD934X_CODEC_CPR_WR_ADDR_0\t\t\t\t0x5005\n#define WCD934X_CODEC_CPR_SVS_CX_VDD\t\t\t\t0x5022\n#define WCD934X_CODEC_CPR_SVS2_CX_VDD\t\t\t\t0x5023\n#define WCD934X_CODEC_CPR_SVS2_MIN_CX_VDD\t\t\t0x5027\n#define WCD934X_TLMM_DMIC1_CLK_PINCFG\t\t\t\t0x8015\n#define WCD934X_TLMM_DMIC1_DATA_PINCFG\t\t\t\t0x8016\n#define WCD934X_TLMM_DMIC2_CLK_PINCFG\t\t\t\t0x8017\n#define WCD934X_TLMM_DMIC2_DATA_PINCFG\t\t\t\t0x8018\n#define WCD934X_TLMM_DMIC3_CLK_PINCFG\t\t\t\t0x8019\n#define WCD934X_TLMM_DMIC3_DATA_PINCFG\t\t\t\t0x801a\n#define WCD934X_TEST_DEBUG_PAD_DRVCTL_0\t\t\t\t0x803b\n#define WCD934X_TEST_DEBUG_NPL_DLY_TEST_1\t\t\t0x803e\n\n#define WCD934X_MAX_REGISTER\t\t\t\t\t0xffff\n#define WCD934X_SEL_REGISTER\t\t\t\t\t0x800\n#define WCD934X_SEL_MASK\t\t\t\t\t0xff\n#define WCD934X_SEL_SHIFT\t\t\t\t\t0x0\n#define WCD934X_WINDOW_START\t\t\t\t\t0x800\n#define WCD934X_WINDOW_LENGTH\t\t\t\t\t0x100\n\n \n#define WCD934X_SLIM_PGD_PORT_INT_EN0\t\t\t\t0x30\n#define WCD934X_SLIM_PGD_PORT_INT_STATUS_RX_0\t\t\t0x34\n#define WCD934X_SLIM_PGD_PORT_INT_STATUS_RX_1\t\t\t0x35\n#define WCD934X_SLIM_PGD_PORT_INT_STATUS_TX_0\t\t\t0x36\n#define WCD934X_SLIM_PGD_PORT_INT_STATUS_TX_1\t\t\t0x37\n#define WCD934X_SLIM_PGD_PORT_INT_CLR_RX_0\t\t\t0x38\n#define WCD934X_SLIM_PGD_PORT_INT_CLR_RX_1\t\t\t0x39\n#define WCD934X_SLIM_PGD_PORT_INT_CLR_TX_0\t\t\t0x3A\n#define WCD934X_SLIM_PGD_PORT_INT_CLR_TX_1\t\t\t0x3B\n#define WCD934X_SLIM_PGD_PORT_INT_RX_SOURCE0\t\t\t0x60\n#define WCD934X_SLIM_PGD_PORT_INT_TX_SOURCE0\t\t\t0x70\n#define WCD934X_SLIM_PGD_RX_PORT_CFG(p)\t\t\t\t(0x30 + p)\n#define WCD934X_SLIM_PGD_PORT_CFG(p)\t\t\t\t(0x40 + p)\n#define WCD934X_SLIM_PGD_TX_PORT_CFG(p)\t\t\t\t(0x50 + p)\n#define WCD934X_SLIM_PGD_PORT_INT_SRC(p)\t\t\t(0x60 + p)\n#define WCD934X_SLIM_PGD_PORT_INT_STATUS(p)\t\t\t(0x80 + p)\n#define WCD934X_SLIM_PGD_TX_PORT_MULTI_CHNL_0(p)\t\t(0x100 + 4 * p)\n \n#define WCD934X_SLIM_PGD_TX_PORT_MULTI_CHNL_1(p)\t\t(0x101 + 4 * p)\n#define WCD934X_SLIM_PGD_RX_PORT_MULTI_CHNL_0(p)\t\t(0x140 + 4 * p)\n\n#define SLIM_MANF_ID_QCOM\t\t\t0x217\n#define SLIM_PROD_CODE_WCD9340\t\t\t0x250\n#define SLIM_DEV_IDX_WCD9340\t\t\t0x1\n#define SLIM_DEV_INSTANCE_ID_WCD9340\t\t0\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}