
Loading design for application trce from file pico_i2c_i2c_interface_map.ncd.
Design name: top_module
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200ZE
Package:     TQFP144
Performance: 1
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144
Wed Aug 14 20:02:49 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o pico_i2c_i2c_interface.tw1 -gui pico_i2c_i2c_interface_map.ncd pico_i2c_i2c_interface.prf 
Design file:     pico_i2c_i2c_interface_map.ncd
Preference file: pico_i2c_i2c_interface.prf
Device,speed:    LCMXO2-1200ZE,1
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "sys_clk" 133.000000 MHz ;
            190 items scored, 4 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.249ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HeartBeatInst0/iCounter[0]  (from sys_clk +)
   Destination:    FF         Data in        HeartBeatInst0/iCounter[18]  (to sys_clk +)

   Delay:               7.336ns  (89.7% logic, 10.3% route), 11 logic levels.

 Constraint Details:

      7.336ns physical path delay HeartBeatInst0/SLICE_0 to HeartBeatInst0/SLICE_1 exceeds
      7.519ns delay constraint less
      0.432ns DIN_SET requirement (totaling 7.087ns) by 0.249ns

 Physical Path Details:

      Data path HeartBeatInst0/SLICE_0 to HeartBeatInst0/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955 *0/SLICE_0.CLK to *t0/SLICE_0.Q1 HeartBeatInst0/SLICE_0 (from sys_clk)
ROUTE         1   e 0.742 *t0/SLICE_0.Q1 to *t0/SLICE_0.A1 HeartBeatInst0/iCounter[0]
C1TOFCO_DE  ---     1.795 *t0/SLICE_0.A1 to *0/SLICE_0.FCO HeartBeatInst0/SLICE_0
ROUTE         1   e 0.001 *0/SLICE_0.FCO to *0/SLICE_9.FCI HeartBeatInst0/iCounter_cry[0]
FCITOFCO_D  ---     0.317 *0/SLICE_9.FCI to *0/SLICE_9.FCO HeartBeatInst0/SLICE_9
ROUTE         1   e 0.001 *0/SLICE_9.FCO to *0/SLICE_8.FCI HeartBeatInst0/iCounter_cry[2]
FCITOFCO_D  ---     0.317 *0/SLICE_8.FCI to *0/SLICE_8.FCO HeartBeatInst0/SLICE_8
ROUTE         1   e 0.001 *0/SLICE_8.FCO to *0/SLICE_7.FCI HeartBeatInst0/iCounter_cry[4]
FCITOFCO_D  ---     0.317 *0/SLICE_7.FCI to *0/SLICE_7.FCO HeartBeatInst0/SLICE_7
ROUTE         1   e 0.001 *0/SLICE_7.FCO to *0/SLICE_6.FCI HeartBeatInst0/iCounter_cry[6]
FCITOFCO_D  ---     0.317 *0/SLICE_6.FCI to *0/SLICE_6.FCO HeartBeatInst0/SLICE_6
ROUTE         1   e 0.001 *0/SLICE_6.FCO to *0/SLICE_5.FCI HeartBeatInst0/iCounter_cry[8]
FCITOFCO_D  ---     0.317 *0/SLICE_5.FCI to *0/SLICE_5.FCO HeartBeatInst0/SLICE_5
ROUTE         1   e 0.001 *0/SLICE_5.FCO to *0/SLICE_4.FCI HeartBeatInst0/iCounter_cry[10]
FCITOFCO_D  ---     0.317 *0/SLICE_4.FCI to *0/SLICE_4.FCO HeartBeatInst0/SLICE_4
ROUTE         1   e 0.001 *0/SLICE_4.FCO to *0/SLICE_3.FCI HeartBeatInst0/iCounter_cry[12]
FCITOFCO_D  ---     0.317 *0/SLICE_3.FCI to *0/SLICE_3.FCO HeartBeatInst0/SLICE_3
ROUTE         1   e 0.001 *0/SLICE_3.FCO to *0/SLICE_2.FCI HeartBeatInst0/iCounter_cry[14]
FCITOFCO_D  ---     0.317 *0/SLICE_2.FCI to *0/SLICE_2.FCO HeartBeatInst0/SLICE_2
ROUTE         1   e 0.001 *0/SLICE_2.FCO to *0/SLICE_1.FCI HeartBeatInst0/iCounter_cry[16]
FCITOF1_DE  ---     1.298 *0/SLICE_1.FCI to *t0/SLICE_1.F1 HeartBeatInst0/SLICE_1
ROUTE         1   e 0.001 *t0/SLICE_1.F1 to *0/SLICE_1.DI1 HeartBeatInst0/iCounter_s[18] (to sys_clk)
                  --------
                    7.336   (89.7% logic, 10.3% route), 11 logic levels.

Warning: 128.733MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sys_clk" 133.000000 MHz  |             |             |
;                                       |  133.000 MHz|  128.733 MHz|  11 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
HeartBeatInst0/iCounter_cry[2]          |       1|       4|    100.00%
                                        |        |        |
HeartBeatInst0/iCounter_cry[4]          |       1|       4|    100.00%
                                        |        |        |
HeartBeatInst0/iCounter_cry[6]          |       1|       4|    100.00%
                                        |        |        |
HeartBeatInst0/iCounter_cry[8]          |       1|       4|    100.00%
                                        |        |        |
HeartBeatInst0/iCounter_cry[10]         |       1|       4|    100.00%
                                        |        |        |
HeartBeatInst0/iCounter_cry[12]         |       1|       4|    100.00%
                                        |        |        |
HeartBeatInst0/iCounter_cry[14]         |       1|       4|    100.00%
                                        |        |        |
HeartBeatInst0/iCounter_cry[16]         |       1|       4|    100.00%
                                        |        |        |
HeartBeatInst0/iCounter_s[17]           |       1|       2|     50.00%
                                        |        |        |
HeartBeatInst0/iCounter[1]              |       1|       2|     50.00%
                                        |        |        |
HeartBeatInst0/iCounter_s[18]           |       1|       2|     50.00%
                                        |        |        |
HeartBeatInst0/iCounter_cry[0]          |       1|       2|     50.00%
                                        |        |        |
HeartBeatInst0/iCounter[0]              |       1|       2|     50.00%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: sys_clk   Source: OSCInst0.OSC   Loads: 10
   Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 4  Score: 664
Cumulative negative slack: 664

Constraints cover 190 paths, 1 nets, and 60 connections (100.00% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144
Wed Aug 14 20:02:49 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o pico_i2c_i2c_interface.tw1 -gui pico_i2c_i2c_interface_map.ncd pico_i2c_i2c_interface.prf 
Design file:     pico_i2c_i2c_interface_map.ncd
Preference file: pico_i2c_i2c_interface.prf
Device,speed:    LCMXO2-1200ZE,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "sys_clk" 133.000000 MHz ;
            190 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.489ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HeartBeatInst0/iCounter[17]  (from sys_clk +)
   Destination:    FF         Data in        HeartBeatInst0/iCounter[17]  (to sys_clk +)

   Delay:               0.457ns  (99.8% logic, 0.2% route), 2 logic levels.

 Constraint Details:

      0.457ns physical path delay HeartBeatInst0/SLICE_1 to HeartBeatInst0/SLICE_1 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.032ns) by 0.489ns

 Physical Path Details:

      Data path HeartBeatInst0/SLICE_1 to HeartBeatInst0/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257 *0/SLICE_1.CLK to *t0/SLICE_1.Q0 HeartBeatInst0/SLICE_1 (from sys_clk)
ROUTE         1   e 0.000 *t0/SLICE_1.Q0 to *t0/SLICE_1.A0 HeartBeatInst0/iCounter[17]
CTOF_DEL    ---     0.199 *t0/SLICE_1.A0 to *t0/SLICE_1.F0 HeartBeatInst0/SLICE_1
ROUTE         1   e 0.001 *t0/SLICE_1.F0 to *0/SLICE_1.DI0 HeartBeatInst0/iCounter_s[17] (to sys_clk)
                  --------
                    0.457   (99.8% logic, 0.2% route), 2 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sys_clk" 133.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.489 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: sys_clk   Source: OSCInst0.OSC   Loads: 10
   Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 190 paths, 1 nets, and 60 connections (100.00% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4 (setup), 0 (hold)
Score: 664 (setup), 0 (hold)
Cumulative negative slack: 664 (664+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

