{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565634666481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565634666482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 15:31:06 2019 " "Processing started: Mon Aug 12 15:31:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565634666482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634666482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RTL_Blink_LED -c RTL_Blink_LED " "Command: quartus_map --read_settings_files=on --write_settings_files=off RTL_Blink_LED -c RTL_Blink_LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634666482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1565634666822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1565634666823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL_Blink_LED.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RTL_Blink_LED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RTL_Blink_LED-rtl " "Found design unit 1: RTL_Blink_LED-rtl" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565634680682 ""} { "Info" "ISGN_ENTITY_NAME" "1 RTL_Blink_LED " "Found entity 1: RTL_Blink_LED" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565634680682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LED_peripheral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LED_peripheral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_peripheral-ledphr " "Found design unit 1: LED_peripheral-ledphr" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565634680683 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_peripheral " "Found entity 1: LED_peripheral" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565634680683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/conversorHex7Seg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565634680683 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565634680683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680683 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RTL_Blink_LED " "Elaborating entity \"RTL_Blink_LED\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1565634680746 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[0\] RTL_Blink_LED.vhd(60) " "Inferred latch for \"d2\[0\]\" at RTL_Blink_LED.vhd(60)" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680747 "|RTL_Blink_LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[1\] RTL_Blink_LED.vhd(60) " "Inferred latch for \"d2\[1\]\" at RTL_Blink_LED.vhd(60)" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680747 "|RTL_Blink_LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[2\] RTL_Blink_LED.vhd(60) " "Inferred latch for \"d2\[2\]\" at RTL_Blink_LED.vhd(60)" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680747 "|RTL_Blink_LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[3\] RTL_Blink_LED.vhd(60) " "Inferred latch for \"d2\[3\]\" at RTL_Blink_LED.vhd(60)" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680747 "|RTL_Blink_LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[0\] RTL_Blink_LED.vhd(47) " "Inferred latch for \"d1\[0\]\" at RTL_Blink_LED.vhd(47)" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680747 "|RTL_Blink_LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[1\] RTL_Blink_LED.vhd(47) " "Inferred latch for \"d1\[1\]\" at RTL_Blink_LED.vhd(47)" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680747 "|RTL_Blink_LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[2\] RTL_Blink_LED.vhd(47) " "Inferred latch for \"d1\[2\]\" at RTL_Blink_LED.vhd(47)" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680747 "|RTL_Blink_LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[3\] RTL_Blink_LED.vhd(47) " "Inferred latch for \"d1\[3\]\" at RTL_Blink_LED.vhd(47)" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680747 "|RTL_Blink_LED"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_peripheral LED_peripheral:L " "Elaborating entity \"LED_peripheral\" for hierarchy \"LED_peripheral:L\"" {  } { { "RTL_Blink_LED.vhd" "L" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565634680748 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable LED_peripheral.vhd(53) " "VHDL Process Statement warning at LED_peripheral.vhd(53): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1565634680749 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[0\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[0\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680749 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[1\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[1\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680749 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[2\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[2\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680749 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[3\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[3\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680749 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[4\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[4\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680749 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[5\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[5\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680749 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[6\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[6\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680749 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[7\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[7\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680749 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[8\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[8\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680749 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[9\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[9\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680749 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[10\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[10\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680749 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[11\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[11\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680749 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[12\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[12\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680749 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[13\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[13\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680749 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[14\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[14\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680749 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[15\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[15\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680749 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[16\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[16\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680749 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[17\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[17\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680749 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[18\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[18\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680749 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[19\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[19\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680749 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[20\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[20\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680750 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[21\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[21\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680750 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[22\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[22\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680750 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[23\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[23\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680750 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[24\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[24\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680750 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[25\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[25\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680750 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[26\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[26\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680750 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[27\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[27\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680750 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[28\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[28\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680750 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[29\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[29\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680750 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[30\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[30\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680750 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frequency\[31\] LED_peripheral.vhd(29) " "Inferred latch for \"frequency\[31\]\" at LED_peripheral.vhd(29)" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634680750 "|RTL_Blink_LED|LED_peripheral:L"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:display00 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:display00\"" {  } { { "RTL_Blink_LED.vhd" "display00" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565634680750 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED_peripheral:L\|frequency\[0\] d1\[0\] " "Duplicate LATCH primitive \"LED_peripheral:L\|frequency\[0\]\" merged with LATCH primitive \"d1\[0\]\"" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1565634681325 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED_peripheral:L\|frequency\[2\] d1\[2\] " "Duplicate LATCH primitive \"LED_peripheral:L\|frequency\[2\]\" merged with LATCH primitive \"d1\[2\]\"" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1565634681325 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1565634681325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d1\[1\] " "Latch d1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565634681325 ""}  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565634681325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d1\[0\] " "Latch d1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565634681325 ""}  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565634681325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d1\[2\] " "Latch d1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565634681325 ""}  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565634681325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d1\[3\] " "Latch d1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565634681325 ""}  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565634681325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d2\[0\] " "Latch d2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565634681326 ""}  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565634681326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_peripheral:L\|frequency\[3\] " "Latch LED_peripheral:L\|frequency\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565634681326 ""}  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565634681326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_peripheral:L\|frequency\[1\] " "Latch LED_peripheral:L\|frequency\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1565634681326 ""}  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/LED_peripheral.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1565634681326 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565634681374 "|RTL_Blink_LED|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565634681374 "|RTL_Blink_LED|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565634681374 "|RTL_Blink_LED|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1565634681374 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1565634681489 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1565634681846 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565634681846 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565634681887 "|RTL_Blink_LED|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565634681887 "|RTL_Blink_LED|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/RTL_Blink_LED.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565634681887 "|RTL_Blink_LED|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1565634681887 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1565634681888 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1565634681888 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1565634681888 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1565634681888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1040 " "Peak virtual memory: 1040 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565634681897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 15:31:21 2019 " "Processing ended: Mon Aug 12 15:31:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565634681897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565634681897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565634681897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565634681897 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1565634682880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565634682881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 15:31:22 2019 " "Processing started: Mon Aug 12 15:31:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565634682881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1565634682881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RTL_Blink_LED -c RTL_Blink_LED " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RTL_Blink_LED -c RTL_Blink_LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1565634682881 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1565634682938 ""}
{ "Info" "0" "" "Project  = RTL_Blink_LED" {  } {  } 0 0 "Project  = RTL_Blink_LED" 0 0 "Fitter" 0 0 1565634682939 ""}
{ "Info" "0" "" "Revision = RTL_Blink_LED" {  } {  } 0 0 "Revision = RTL_Blink_LED" 0 0 "Fitter" 0 0 1565634682939 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1565634683090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1565634683091 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RTL_Blink_LED 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"RTL_Blink_LED\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1565634683106 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565634683162 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565634683162 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1565634683648 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1565634683738 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1565634698084 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_clk_50~inputCLKENA0 29 global CLKCTRL_G10 " "fpga_clk_50~inputCLKENA0 with 29 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1565634698175 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1565634698175 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565634698175 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1565634698179 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565634698180 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565634698180 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1565634698181 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1565634698181 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1565634698181 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1565634698182 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1565634698182 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1565634698182 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565634698236 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1565634707112 ""}
{ "Info" "ISTA_SDC_FOUND" "RTL_Blink_LED.sdc " "Reading SDC File: 'RTL_Blink_LED.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1565634707113 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LED_peripheral:L\|enable KEY\[0\] " "Register LED_peripheral:L\|enable is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565634707116 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1565634707116 "|RTL_Blink_LED|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch d1\[2\] SW\[0\] " "Latch d1\[2\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565634707116 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1565634707116 "|RTL_Blink_LED|SW[0]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1565634707117 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1565634707117 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1565634707118 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565634707118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565634707118 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  fpga_clk_50 " "  20.000  fpga_clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565634707118 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1565634707118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1565634707124 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1565634707240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565634708214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1565634709295 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1565634709752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565634709752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1565634710845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1565634718541 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1565634718541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1565634718921 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1565634718921 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1565634718921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565634718923 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1565634720683 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565634720730 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565634721200 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565634721200 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565634721645 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565634724591 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1565634724878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2157 " "Peak virtual memory: 2157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565634725408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 15:32:05 2019 " "Processing ended: Mon Aug 12 15:32:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565634725408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565634725408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565634725408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1565634725408 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1565634726664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565634726665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 15:32:06 2019 " "Processing started: Mon Aug 12 15:32:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565634726665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1565634726665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RTL_Blink_LED -c RTL_Blink_LED " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RTL_Blink_LED -c RTL_Blink_LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1565634726665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1565634727537 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1565634733893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "973 " "Peak virtual memory: 973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565634734356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 15:32:14 2019 " "Processing ended: Mon Aug 12 15:32:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565634734356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565634734356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565634734356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1565634734356 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1565634734515 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1565634735237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565634735238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 15:32:14 2019 " "Processing started: Mon Aug 12 15:32:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565634735238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1565634735238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RTL_Blink_LED -c RTL_Blink_LED " "Command: quartus_sta RTL_Blink_LED -c RTL_Blink_LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1565634735238 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1565634735278 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1565634735842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1565634735843 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565634735900 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565634735900 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1565634736549 ""}
{ "Info" "ISTA_SDC_FOUND" "RTL_Blink_LED.sdc " "Reading SDC File: 'RTL_Blink_LED.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1565634736567 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LED_peripheral:L\|enable KEY\[0\] " "Register LED_peripheral:L\|enable is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565634736570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565634736570 "|RTL_Blink_LED|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LED_peripheral:L\|frequency\[1\] SW\[0\] " "Latch LED_peripheral:L\|frequency\[1\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565634736570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565634736570 "|RTL_Blink_LED|SW[0]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1565634736571 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565634736571 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1565634736572 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1565634736577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.550 " "Worst-case setup slack is 15.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634736583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634736583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.550               0.000 fpga_clk_50  " "   15.550               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634736583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565634736583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.225 " "Worst-case hold slack is 0.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634736584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634736584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 fpga_clk_50  " "    0.225               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634736584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565634736584 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565634736584 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565634736585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.230 " "Worst-case minimum pulse width slack is 9.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634736586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634736586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.230               0.000 fpga_clk_50  " "    9.230               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634736586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565634736586 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1565634736597 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1565634736641 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1565634737673 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LED_peripheral:L\|enable KEY\[0\] " "Register LED_peripheral:L\|enable is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565634737729 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565634737729 "|RTL_Blink_LED|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LED_peripheral:L\|frequency\[1\] SW\[0\] " "Latch LED_peripheral:L\|frequency\[1\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565634737729 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565634737729 "|RTL_Blink_LED|SW[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565634737730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.541 " "Worst-case setup slack is 15.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634737732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634737732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.541               0.000 fpga_clk_50  " "   15.541               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634737732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565634737732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.214 " "Worst-case hold slack is 0.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634737733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634737733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 fpga_clk_50  " "    0.214               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634737733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565634737733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565634737733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565634737734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.296 " "Worst-case minimum pulse width slack is 9.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634737734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634737734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.296               0.000 fpga_clk_50  " "    9.296               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634737734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565634737734 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1565634737744 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1565634737898 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1565634738731 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LED_peripheral:L\|enable KEY\[0\] " "Register LED_peripheral:L\|enable is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565634738787 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565634738787 "|RTL_Blink_LED|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LED_peripheral:L\|frequency\[1\] SW\[0\] " "Latch LED_peripheral:L\|frequency\[1\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565634738788 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565634738788 "|RTL_Blink_LED|SW[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565634738788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.455 " "Worst-case setup slack is 17.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634738789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634738789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.455               0.000 fpga_clk_50  " "   17.455               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634738789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565634738789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.132 " "Worst-case hold slack is 0.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634738791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634738791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 fpga_clk_50  " "    0.132               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634738791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565634738791 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565634738791 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565634738792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.111 " "Worst-case minimum pulse width slack is 9.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634738792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634738792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.111               0.000 fpga_clk_50  " "    9.111               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634738792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565634738792 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1565634738803 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LED_peripheral:L\|enable KEY\[0\] " "Register LED_peripheral:L\|enable is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565634738964 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565634738964 "|RTL_Blink_LED|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LED_peripheral:L\|frequency\[1\] SW\[0\] " "Latch LED_peripheral:L\|frequency\[1\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565634738964 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565634738964 "|RTL_Blink_LED|SW[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565634738965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.656 " "Worst-case setup slack is 17.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634738966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634738966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.656               0.000 fpga_clk_50  " "   17.656               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634738966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565634738966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.122 " "Worst-case hold slack is 0.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634738967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634738967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 fpga_clk_50  " "    0.122               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634738967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565634738967 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565634738968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565634738968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.074 " "Worst-case minimum pulse width slack is 9.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634738969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634738969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.074               0.000 fpga_clk_50  " "    9.074               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565634738969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565634738969 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1565634740517 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1565634740517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1173 " "Peak virtual memory: 1173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565634740543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 15:32:20 2019 " "Processing ended: Mon Aug 12 15:32:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565634740543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565634740543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565634740543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1565634740543 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1565634741609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565634741610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 15:32:21 2019 " "Processing started: Mon Aug 12 15:32:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565634741610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1565634741610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RTL_Blink_LED -c RTL_Blink_LED " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RTL_Blink_LED -c RTL_Blink_LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1565634741610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1565634742482 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1565634742515 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RTL_Blink_LED.vo /home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/simulation/modelsim/ simulation " "Generated file RTL_Blink_LED.vo in folder \"/home/leonardo/Git_Hub/Embarcados-Avancados/Entrega-1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1565634742662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1150 " "Peak virtual memory: 1150 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565634742711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 15:32:22 2019 " "Processing ended: Mon Aug 12 15:32:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565634742711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565634742711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565634742711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1565634742711 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus Prime Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1565634742854 ""}
