Lecture 12 
Digital Circuits (II) 
MOS INVERTER CIRCUITS 

Outline 
•	 NMOS inverter with resistor pull-up 
–The inverter 
•  NMOS inverter with current-source pull-up

•  Complementary MOS (CMOS) inverter 

•  Static analysis of CMOS inverter 

Reading Assignment: 
Howe and Sodini; Chapter 5, Section 5.4 

6.012 Spring 2009	

Lecture 12 

1 

1. NMOS inverter with resistor pull­up: 
Dynamics 

•  CL  pull­down limited by current through transistor 
–  [shall study this issue in detail with CMOS] 
•  CL  pull­up limited by resistor (tPLH  ≈ RCL) 
•  Pull-up slowest 

VDD 

R 

VDD 

R 

VIN:� 
LO  HI 

VOUT:� 
HI  LO 

CL 

VIN:� 
HI  LO 

VOUT:� 
LO  HI 

CL 

pull-down 

pull-up 

6.012 Spring 2009 

Lecture 12 

2 

1. NMOS inverter with resistor pull­up: 
Inverter design issues 

Noise margins ↑ ⇒ |Av| ↑⇒ 

•	 R ↑ ⇒ |RCL| ↑⇒ slow switching 
•	 gm  ↑ ⇒ |W| ↑⇒ big transistor 
–	
(slow switching at input) 

Trade-off between speed and noise margin.

During pull-up we need: 

•	 High current for fast switching 
•	 But also high incremental resistance for high noise 
margin. 

6.012 Spring 2009	

Lecture 12 

3 

2. NMOS inverter with current­source pull­up 

I—V characteristics of current source: 

iSUP 

ISUP 

iSUP 

1 
r oc 

+ 

vSUP 

_ 

vSUP 

Equivalent circuit models : 

iSUP 

+ 

vSUP 

_ 

ISUP 

r oc 

r oc 

large-signal model 

small-signal model 

•  High current throughout voltage range vSUP  > 0 
• 
iSUP  = 0 for vSUP  ≤  0 
• 
iSUP  =  ISUP  + vSUP/ roc for vSUP  > 0 
•  High small-signal resistance roc. 

6.012 Spring 2009 

Lecture 12 

4 

NMOS inverter with current­source pull­up 
Static Characteristics 
VDD 

iSUP 

VIN 

VOUT 

CL 

Inverter characteristics : 

iD 

VDD 
ISUP + 
r oc 

4 

3

(a) 

VOUT 

1 

2 

2 

1 
VDD 

VIN = VGS 

vOUT = vDS 

3 

4 

VIN 

(b) 
High roc ⇒ high noise margins 

6.012 Spring 2009 

Lecture 12 

5 

PMOS as current­source pull­up 

I—V characteristics of PMOS: 

+ 

S 
+ 

VSG 
_ 

G 

−IDp 

VSD 

B 

_ 

D 
+ 
VD 
− 

VG 

+ 
− 

+ 
− 

5 V 

−ID(VSG ,VSD) 

(a) 

−IDp� 
(µA) 

300 

250 

200 

150 

100 

50 

(triode 
region) 

VSG = 3.5 V 

VSD = VSG + VTp = VSG  − 1 V 

(saturation region) 

VSG = 3 V 

VSG = 25 

VSG = 0, 0.5, 1 V� 
(cutoff region) 

VSG = 2 V 

VSG = 1.5 V 

1 

2 

3 

4 

5 

VSD  (V) 

(b) 

Note: enhancement-mode PMOS has VTp  <0. 

In saturation: 

( 
− IDp  ∝  VSG  + VTp

)2 

6.012 Spring 2009 

Lecture 12 

6 

PMOS as current­source pull­up: 

Circuit and load-line diagram of inverter with PMOS 
current source pull-up: 

VDD 

-IDp=IDn 

PMOS load line for VSG=VDD-VB 

VB 

VIN 

VOUT 

CL 

VDD 

VIN 

0 

0 

VDD 

VOUT 

Inverter characteristics: 

NMOS cutoff� 
PMOS triode 

VOUT 

VDD 
� 

NMOS saturation� 
PMOS triode 

NMOS saturation� 
PMOS saturation 

NMOS triode� 
PMOS saturation 

0 
0 

VTn 

VDD

VIN 

6.012 Spring 2009 

Lecture 12 

7 

PMOS as current­source pull­up: 

NMOS inverter with current-source pull-up allows high 
noise margin with fast switching 
• High Incremental resistance 
• Constant charging current of load capacitance 

But… 

When VIN  = VDD, there is a direct current path between 
supply and ground 
⇒ power is consumed even if the inverter is idle. 

VDD 

-IDp=IDn 

PMOS load line for VSG=VDD-VB 

VB 

VIN:HI 

VOUT:LO 

CL 

VDD 

VIN 

0 

0 

VDD 

VOUT 

6.012 Spring 2009 

Lecture 12 

8 

3. Complementary MOS (CMOS) Inverter 
Circuit schematic: 

VDD 

VIN 

VOUT 

CL 

Basic Operation: 

•  VIN  = 0  ⇒  VOUT  = VDD 
⇒ 
VGSn  = 0 < VTn 
VSGp  = VDD  > - VTp ⇒ 
•  VIN  = VDD  ⇒  VOUT  = 0 
VGSn  = VDD  > VTn  ⇒ 
VSGp  = 0 < - VTp  ⇒ 

NMOS OFF 
PMOS ON 

NMOS ON 
PMOS OFF 

6.012 Spring 2009 

Lecture 12 

9 

VOUT

VDD
2
CMOS Inverter (Contd.): 
3

1

Output characteristics of both transistors: 

IDn = −IDp 

4

5
VDD

VIN

−IDp = IDn 

VIN 

3 

3 

4 

5 

2 

1 
VDD  VOUT 

4 

5 

2

1 
VDD  VOUT 

n-channel 

(a) 

p-channel 

(b) 

Note: 

VIN  = VGSn  = VDD  -VSGp  ⇒  VSGp=VDD  - VIN 

VOUT  = VDSn  = VDD  -VSDp  ⇒  VSDp=VDD  - VOUT 

IDn  = -IDp 

Combine into single diagram of ID  vs. VOUT  with VIN  as 
parameter 

6.012 Spring 2009 

Lecture 12 

10 

CMOS Inverter (Contd.): 
� 
ID 

VDD-VIN 

VIN 

0 

0 

VOUT 

•  No current while idle in any logic state 

Inverter Characteristics: 
NMOS cutoff� 
PMOS triode 

VOUT 

VDD 
� 

NMOS saturation� 
PMOS triode 

NMOS saturation� 
PMOS saturation 

NMOS triode� 
PMOS saturation 

NMOS triode� 
PMOS cutoff 

0 
0 

VTn 

VDD+VTp 

VDD 

VIN 

•  “rail­to­rail” logic: logic levels are 0 and VDD 
•  High |Av| around logic threshold 
⇒ good noise margins 

6.012 Spring 2009 

Lecture 12 

11 

2. CMOS inverter: noise margins 
VOUT 

NML 

VDD 
� 

VM 

0 
0 

Av(VM) 

VMVIL 

VIH 

VDD 

VIN 

NMH 

•  Calculate VM 
•  Calculate A v(VM) 
•  Calculate NML  and NMH 

Calculate VM  (VM  = VIN  = VOUT) 

At VM  both transistors are saturated: 
I Dn  =  W n 
( 
µn C ox  VM  − VTn
2 L n 

)2 

− IDp  = 

W p 
2L p 

( 
µp C ox  VDD  − VM  + VTp

)2 

6.012 Spring 2009 

Lecture 12 

12 

CMOS inverter: noise margins (contd.) 

kn  = 

W
n µnCox ; 
L
n

kp  = 

W

p µpCox
L

p 

I Dn  = −IDp 

Define: 

Since : 

Then: 

1

2

kn(VM  − VTn )2  =  kp (VDD  − VM  + VTp )
1 
2 
2


Solve for VM:


VTn  + 

VM  = 

k 
p (VDD  + VTp )
k
n
k 
p 
k n 

1 + 

Usually, VTn and VTp fixed and VTn = - VTp
⇒ VM engineered through kp/kn ratio.

6.012 Spring 2009 

Lecture 12 

13 

CMOS inverter: noise margins (contd..) 

• Symmetric case: k n  = k p 
VM  = VDD 
2 

This implies: 

k p 
k n 

= 1 = 

W p 
L p 
W n 
L n 

µp C ox 

µn C ox 

≈ 

µp 

W p 
L p 
W n 
2µp 
L n 

⇒ 

W p 
L p 

≈ 2 

W n 
L n 

Since usually Lp  ≈ L n = Lmin ⇒ W p  ≈ 2W n 
W p 
• Asymmetric case:  k n  >> k p , or W n 
L n 
L p 
VM  ≈ VTn 

>> 

NMOS turns on as soon as VIN  goes above VTn. 

W p 
• Asymmetric case:  k n  << k p , or W n 
L n 
L p 
VM  ≈ VDD  + VTp 

<< 

PMOS turns on as soon as VIN  goes below VDD  + VTp. 

6.012 Spring 2009 

Lecture 12 

14 

CMOS inverter: noise margins (contd…) 
Calculate A v(VM) 

• Small signal model: 

S2 

+ 

vsg2=-vin 

-

G2 

G1 

+ 

vgs1 

-

gmpvsg2 

rop 

D2 

D1 

gmnvgs1 

ron 

S1 

+ 

vout 

-

G1=G2 

D1=D2 

gmnvin 

gmpvin 

ron//rop 

+ 

vout 

-

S1=S2 
( 
A v  = −  g mn  + gmp

)r on  // r op
( 

) 

+ 

vin 

-

+ 

vin 

-

This can be rather large. 

6.012 Spring 2009 

Lecture 12 

15 

CMOS inverter: calculate noise margins 
(contd.) 

VOUT 

NML 

VDD 
� 

VM 

0 
0 

Av(VM) 

VMVIL 

VIH 

VDD 

VIN 

NMH 

• Noise-margin low, NML: 
VIL  = VM  − VDD  − VM 
A v 
NM L  = VIL  − VOL  = VIL  = VM  −  VDD  − VM 
A v 

• Noise-margin high, NMH: 
 
VIH  = VM  1 +  1 
 
A v 
 

 
 
 

 
NM H  = VOH  − VIH  = VDD  − VM  1 +  1 
 
A v 
 

 
 
 

6.012 Spring 2009 

Lecture 12 

16 

What did we learn today?


Summary of Key Concepts


•	

In NMOS inverter with resistor pull-up, there is a 
trade-off between noise margin and speed 
•	 Trade-off resolved using current source pull-up 
–	 Use PMOS as current source. 

•	

In NMOS inverter with current-source pull-up: if 
VIN  = High, there is power consumption even if 
inverter is idling. 
•	 Complementary MOS: NMOS and PMOS switch­
on alternatively. 
–	 No current path between power supply and ground 
–	 No power consumption while idling 
•	 Calculation of CMOS 
–	 VM 
–	 Noise Margin 

6.012 Spring 2009	

Lecture 12 

17 

MIT OpenCourseWare
http://ocw.mit.edu 

6.012 Microelectronic Devices and Circuits 
Spring 2009 

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms . 

