Analysis & Synthesis report for UART_IP_Top_Level
Wed Sep 24 20:21:49 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |UART_IP_Top_Level|r_state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram
 18. Source assignments for UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram
 19. Source assignments for UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 20. Source assignments for UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 21. Parameter Settings for User Entity Instance: UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0
 22. Parameter Settings for User Entity Instance: UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer
 23. Parameter Settings for User Entity Instance: UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters
 24. Parameter Settings for User Entity Instance: UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO
 25. Parameter Settings for User Entity Instance: UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO
 26. Parameter Settings for User Entity Instance: UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer
 27. Parameter Settings for User Entity Instance: UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters
 28. Parameter Settings for User Entity Instance: UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO
 29. Parameter Settings for User Entity Instance: UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO
 30. Parameter Settings for User Entity Instance: UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller
 31. Parameter Settings for User Entity Instance: UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 32. Parameter Settings for User Entity Instance: UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 33. scfifo Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 35. Port Connectivity Checks: "UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller"
 36. Port Connectivity Checks: "UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters"
 37. Port Connectivity Checks: "UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"
 38. Port Connectivity Checks: "UART_Rx:uart_ip_inst"
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Sep 24 20:21:49 2025       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; UART_IP_Top_Level                           ;
; Top-level Entity Name           ; UART_IP_Top_Level                           ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 118                                         ;
; Total pins                      ; 14                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,048                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; UART_IP_Top_Level  ; UART_IP_Top_Level  ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                    ;
+----------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                               ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                  ; Library ;
+----------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; UART_Rx/synthesis/UART_Rx.vhd                                  ; yes             ; User VHDL File               ; C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/UART_Rx.vhd                                  ;         ;
; UART_Rx/synthesis/submodules/altera_reset_controller.v         ; yes             ; User Verilog HDL File        ; C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_reset_controller.v         ; UART_Rx ;
; UART_Rx/synthesis/submodules/altera_reset_synchronizer.v       ; yes             ; User Verilog HDL File        ; C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_reset_synchronizer.v       ; UART_Rx ;
; UART_Rx/synthesis/submodules/altera_up_rs232_counters.v        ; yes             ; User Verilog HDL File        ; C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_rs232_counters.v        ; UART_Rx ;
; UART_Rx/synthesis/submodules/altera_up_rs232_in_deserializer.v ; yes             ; User Verilog HDL File        ; C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_rs232_in_deserializer.v ; UART_Rx ;
; UART_Rx/synthesis/submodules/altera_up_rs232_out_serializer.v  ; yes             ; User Verilog HDL File        ; C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_rs232_out_serializer.v  ; UART_Rx ;
; UART_Rx/synthesis/submodules/altera_up_sync_fifo.v             ; yes             ; User Verilog HDL File        ; C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_sync_fifo.v             ; UART_Rx ;
; UART_Rx/synthesis/submodules/UART_Rx_rs232_0.v                 ; yes             ; User Verilog HDL File        ; C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/UART_Rx_rs232_0.v                 ; UART_Rx ;
; UART_IP_Top_Level.vhd                                          ; yes             ; User VHDL File               ; C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_IP_Top_Level.vhd                                          ;         ;
; scfifo.tdf                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                             ;         ;
; a_regfifo.inc                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                          ;         ;
; a_dpfifo.inc                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                           ;         ;
; a_i2fifo.inc                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                           ;         ;
; a_fffifo.inc                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                           ;         ;
; a_f2fifo.inc                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                           ;         ;
; aglobal181.inc                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                         ;         ;
; db/scfifo_q9a1.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/scfifo_q9a1.tdf                                             ;         ;
; db/a_dpfifo_d1a1.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/a_dpfifo_d1a1.tdf                                           ;         ;
; db/altsyncram_t0i1.tdf                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/altsyncram_t0i1.tdf                                         ;         ;
; db/cmpr_6l8.tdf                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/cmpr_6l8.tdf                                                ;         ;
; db/cntr_h2b.tdf                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/cntr_h2b.tdf                                                ;         ;
; db/cntr_u27.tdf                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/cntr_u27.tdf                                                ;         ;
; db/cntr_i2b.tdf                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/cntr_i2b.tdf                                                ;         ;
+----------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 69             ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 116            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 17             ;
;     -- 5 input functions                    ; 21             ;
;     -- 4 input functions                    ; 11             ;
;     -- <=3 input functions                  ; 67             ;
;                                             ;                ;
; Dedicated logic registers                   ; 118            ;
;                                             ;                ;
; I/O pins                                    ; 14             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2048           ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 134            ;
; Total fan-out                               ; 958            ;
; Average fan-out                             ; 3.45           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                    ; Entity Name                     ; Library Name ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |UART_IP_Top_Level                                               ; 116 (5)             ; 118 (14)                  ; 2048              ; 0          ; 14   ; 0            ; |UART_IP_Top_Level                                                                                                                                                                                                                                     ; UART_IP_Top_Level               ; work         ;
;    |UART_Rx:uart_ip_inst|                                        ; 111 (0)             ; 104 (0)                   ; 2048              ; 0          ; 0    ; 0            ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst                                                                                                                                                                                                                ; UART_Rx                         ; work         ;
;       |UART_Rx_rs232_0:rs232_0|                                  ; 111 (1)             ; 101 (9)                   ; 2048              ; 0          ; 0    ; 0            ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0                                                                                                                                                                                        ; UART_Rx_rs232_0                 ; UART_Rx      ;
;          |altera_up_rs232_in_deserializer:RS232_In_Deserializer| ; 43 (3)              ; 42 (10)                   ; 1024              ; 0          ; 0    ; 0            ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer                                                                                                                                  ; altera_up_rs232_in_deserializer ; UART_Rx      ;
;             |altera_up_rs232_counters:RS232_In_Counters|         ; 22 (22)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters                                                                                       ; altera_up_rs232_counters        ; UART_Rx      ;
;             |altera_up_sync_fifo:RS232_In_FIFO|                  ; 18 (0)              ; 17 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO                                                                                                ; altera_up_sync_fifo             ; UART_Rx      ;
;                |scfifo:Sync_FIFO|                                ; 18 (0)              ; 17 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO                                                                               ; scfifo                          ; work         ;
;                   |scfifo_q9a1:auto_generated|                   ; 18 (0)              ; 17 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated                                                    ; scfifo_q9a1                     ; work         ;
;                      |a_dpfifo_d1a1:dpfifo|                      ; 18 (2)              ; 17 (3)                    ; 1024              ; 0          ; 0    ; 0            ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo                               ; a_dpfifo_d1a1                   ; work         ;
;                         |altsyncram_t0i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram       ; altsyncram_t0i1                 ; work         ;
;                         |cmpr_6l8:almost_full_comparer|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cmpr_6l8:almost_full_comparer ; cmpr_6l8                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr               ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter        ; cntr_u27                        ; work         ;
;          |altera_up_rs232_out_serializer:RS232_Out_Serializer|   ; 67 (12)             ; 50 (11)                   ; 1024              ; 0          ; 0    ; 0            ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer                                                                                                                                    ; altera_up_rs232_out_serializer  ; UART_Rx      ;
;             |altera_up_rs232_counters:RS232_Out_Counters|        ; 21 (21)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters                                                                                        ; altera_up_rs232_counters        ; UART_Rx      ;
;             |altera_up_sync_fifo:RS232_Out_FIFO|                 ; 34 (0)              ; 24 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO                                                                                                 ; altera_up_sync_fifo             ; UART_Rx      ;
;                |scfifo:Sync_FIFO|                                ; 34 (0)              ; 24 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO                                                                                ; scfifo                          ; work         ;
;                   |scfifo_q9a1:auto_generated|                   ; 34 (0)              ; 24 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated                                                     ; scfifo_q9a1                     ; work         ;
;                      |a_dpfifo_d1a1:dpfifo|                      ; 34 (18)             ; 24 (11)                   ; 1024              ; 0          ; 0    ; 0            ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo                                ; a_dpfifo_d1a1                   ; work         ;
;                         |altsyncram_t0i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram        ; altsyncram_t0i1                 ; work         ;
;                         |cmpr_6l8:three_comparison|              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cmpr_6l8:three_comparison      ; cmpr_6l8                        ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb            ; cntr_h2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter         ; cntr_u27                        ; work         ;
;       |altera_reset_controller:rst_controller|                   ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller                                                                                                                                                                         ; altera_reset_controller         ; UART_Rx      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|            ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                              ; altera_reset_synchronizer       ; UART_Rx      ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                       ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                ; IP Include File ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------+-----------------+
; Altera ; altera_reset_controller ; 18.1    ; N/A          ; N/A          ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller ; UART_Rx.qsys    ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |UART_IP_Top_Level|r_state                                                                                                      ;
+---------------------------+-------------------------+---------------------+---------------------------+------------------------+----------------+
; Name                      ; r_state.s_wait_for_data ; r_state.s_read_data ; r_state.s_wait_for_status ; r_state.s_check_status ; r_state.s_idle ;
+---------------------------+-------------------------+---------------------+---------------------------+------------------------+----------------+
; r_state.s_idle            ; 0                       ; 0                   ; 0                         ; 0                      ; 0              ;
; r_state.s_check_status    ; 0                       ; 0                   ; 0                         ; 1                      ; 1              ;
; r_state.s_wait_for_status ; 0                       ; 0                   ; 1                         ; 0                      ; 1              ;
; r_state.s_read_data       ; 0                       ; 1                   ; 0                         ; 0                      ; 1              ;
; r_state.s_wait_for_data   ; 1                       ; 0                   ; 0                         ; 0                      ; 1              ;
+---------------------------+-------------------------+---------------------+---------------------------+------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 2                                                                                                      ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|write_fifo_write_en                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|data_to_uart[0..7]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; w_avalon_read                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                       ;
; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|full_dff                                   ; Lost fanout                                                                                                                                                                                                                       ;
; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|rd_ptr_lsb                                ; Lost fanout                                                                                                                                                                                                                       ;
; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|usedw_is_2_dff                            ; Lost fanout                                                                                                                                                                                                                       ;
; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5] ; Lost fanout                                                                                                                                                                                                                       ;
; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|read_interrupt_en                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|write_interrupt_en                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|low_addressa[0..5]                        ; Merged with UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|low_addressa[6] ;
; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|low_addressa[6]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|usedw_is_1_dff                            ; Lost fanout                                                                                                                                                                                                                       ;
; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|usedw_is_0_dff                             ; Merged with UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|empty_dff        ;
; Total Number of Removed Registers = 37                                                                                                                                                                                                          ;                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                   ;
+------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|write_fifo_write_en ; Stuck at GND              ; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6], ;
;                                                                  ; due to stuck port data_in ; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5], ;
;                                                                  ;                           ; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4], ;
;                                                                  ;                           ; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3], ;
;                                                                  ;                           ; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2]  ;
; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|data_to_uart[1]     ; Stuck at GND              ; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|full_dff                            ;
;                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 118   ;
; Number of registers using Synchronous Clear  ; 68    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 17    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 56    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                              ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 78      ;
; UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; Total number of inverted registers = 3                                                                                                         ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[9]                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|readdata[15]                                                                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[4]                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[8]  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[5] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0 ;
+----------------------+-------+------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                       ;
+----------------------+-------+------------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                             ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                             ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                             ;
; TDW                  ; 10    ; Signed Integer                                             ;
; DW                   ; 8     ; Signed Integer                                             ;
; ODD_PARITY           ; 0     ; Unsigned Binary                                            ;
+----------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                                                                                   ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                                                                                   ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                                                                                   ;
; TDW                  ; 10    ; Signed Integer                                                                                                   ;
; DW                   ; 7     ; Signed Integer                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                                                                                                                              ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                                                                                                                              ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                                                                                                                              ;
; TDW                  ; 10    ; Signed Integer                                                                                                                                              ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                                           ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                           ;
; AW             ; 6     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                             ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                             ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_q9a1 ; Untyped                                                                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                                                                                 ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                                                                                 ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                                                                                 ;
; TDW                  ; 10    ; Signed Integer                                                                                                 ;
; DW                   ; 7     ; Signed Integer                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                                                                                                                             ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                                                                                                                             ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                                                                                                                             ;
; TDW                  ; 10    ; Signed Integer                                                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                                          ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                          ;
; AW             ; 6     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                      ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                            ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                            ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                            ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_q9a1 ; Untyped                                                                                                                                                   ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                              ;
+---------------------------+----------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                    ;
+---------------------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                     ;
; Entity Instance            ; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                    ;
; Entity Instance            ; UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller"                                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; baud_clock_falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; baud_clock_rising_edge ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Rx:uart_ip_inst"                                                                                   ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; rs232_0_chipselect       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rs232_0_readdata[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rs232_0_readdata[14..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rs232_0_byteenable       ; Input  ; Info     ; Stuck at GND                                                                        ;
; rs232_0_write            ; Input  ; Info     ; Stuck at GND                                                                        ;
; rs232_0_writedata        ; Input  ; Info     ; Stuck at GND                                                                        ;
; rs232_0_irq              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 118                         ;
;     CLR               ; 9                           ;
;     ENA               ; 3                           ;
;     ENA CLR           ; 8                           ;
;     ENA SCLR          ; 38                          ;
;     ENA SLD           ; 7                           ;
;     SCLR              ; 30                          ;
;     SLD               ; 2                           ;
;     plain             ; 21                          ;
; arriav_lcell_comb     ; 116                         ;
;     arith             ; 45                          ;
;         1 data inputs ; 39                          ;
;         2 data inputs ; 6                           ;
;     normal            ; 71                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 11                          ;
;         5 data inputs ; 21                          ;
;         6 data inputs ; 17                          ;
; boundary_port         ; 14                          ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 2.50                        ;
; Average LUT depth     ; 1.29                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Sep 24 20:21:38 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UART_TEST -c UART_IP_Top_Level
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12248): Elaborating Platform Designer system entity "UART_Rx.qsys"
Info (12250): 2025.09.24.20:21:45 Progress: Loading Systolic Array (dynamic)/UART_Rx.qsys
Info (12250): 2025.09.24.20:21:45 Progress: Reading input file
Info (12250): 2025.09.24.20:21:45 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2025.09.24.20:21:46 Progress: Parameterizing module clk_0
Info (12250): 2025.09.24.20:21:46 Progress: Adding rs232_0 [altera_up_avalon_rs232 17.1]
Info (12250): 2025.09.24.20:21:46 Progress: Parameterizing module rs232_0
Info (12250): 2025.09.24.20:21:46 Progress: Building connections
Info (12250): 2025.09.24.20:21:46 Progress: Parameterizing connections
Info (12250): 2025.09.24.20:21:46 Progress: Validating
Info (12250): 2025.09.24.20:21:46 Progress: Done reading input file
Info (12250): UART_Rx: Generating UART_Rx "UART_Rx" for QUARTUS_SYNTH
Info (12250): Rs232_0: Starting Generation of RS232 UART
Info (12250): Rs232_0: "UART_Rx" instantiated altera_up_avalon_rs232 "rs232_0"
Info (12250): Rst_controller: "UART_Rx" instantiated altera_reset_controller "rst_controller"
Info (12250): UART_Rx: Done "UART_Rx" with 3 modules, 9 files
Info (12249): Finished elaborating Platform Designer system entity "UART_Rx.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file uart_rx/synthesis/uart_rx.vhd
    Info (12022): Found design unit 1: UART_Rx-rtl File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/UART_Rx.vhd Line: 26
    Info (12023): Found entity 1: UART_Rx File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/UART_Rx.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx/synthesis/submodules/altera_up_rs232_counters.v
    Info (12023): Found entity 1: altera_up_rs232_counters File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_rs232_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx/synthesis/submodules/altera_up_rs232_in_deserializer.v
    Info (12023): Found entity 1: altera_up_rs232_in_deserializer File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_rs232_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx/synthesis/submodules/altera_up_rs232_out_serializer.v
    Info (12023): Found entity 1: altera_up_rs232_out_serializer File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_rs232_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx/synthesis/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx/synthesis/submodules/uart_rx_rs232_0.v
    Info (12023): Found entity 1: UART_Rx_rs232_0 File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/UART_Rx_rs232_0.v Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file uart_ip_top_level.vhd
    Info (12022): Found design unit 1: UART_IP_Top_Level-rtl File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_IP_Top_Level.vhd Line: 39
    Info (12023): Found entity 1: UART_IP_Top_Level File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_IP_Top_Level.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/uart_rx/uart_rx.v
    Info (12023): Found entity 1: UART_Rx File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/ip/uart_rx/uart_rx.v Line: 6
Info (15248): File "c:/users/oem/documents/part-4-project/systolic array (dynamic)/db/ip/uart_rx/submodules/uart_rx_rs232_0.v" is a duplicate of already analyzed file "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/UART_Rx_rs232_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/uart_rx/submodules/uart_rx_rs232_0.v
Info (15248): File "c:/users/oem/documents/part-4-project/systolic array (dynamic)/db/ip/uart_rx/submodules/altera_reset_controller.v" is a duplicate of already analyzed file "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/uart_rx/submodules/altera_reset_controller.v
Info (15248): File "c:/users/oem/documents/part-4-project/systolic array (dynamic)/db/ip/uart_rx/submodules/altera_reset_synchronizer.v" is a duplicate of already analyzed file "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/uart_rx/submodules/altera_reset_synchronizer.v
Info (15248): File "c:/users/oem/documents/part-4-project/systolic array (dynamic)/db/ip/uart_rx/submodules/altera_up_rs232_counters.v" is a duplicate of already analyzed file "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_rs232_counters.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/uart_rx/submodules/altera_up_rs232_counters.v
Info (15248): File "c:/users/oem/documents/part-4-project/systolic array (dynamic)/db/ip/uart_rx/submodules/altera_up_rs232_in_deserializer.v" is a duplicate of already analyzed file "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_rs232_in_deserializer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/uart_rx/submodules/altera_up_rs232_in_deserializer.v
Info (15248): File "c:/users/oem/documents/part-4-project/systolic array (dynamic)/db/ip/uart_rx/submodules/altera_up_rs232_out_serializer.v" is a duplicate of already analyzed file "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_rs232_out_serializer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/uart_rx/submodules/altera_up_rs232_out_serializer.v
Info (15248): File "c:/users/oem/documents/part-4-project/systolic array (dynamic)/db/ip/uart_rx/submodules/altera_up_sync_fifo.v" is a duplicate of already analyzed file "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_sync_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/uart_rx/submodules/altera_up_sync_fifo.v
Info (12127): Elaborating entity "UART_IP_Top_Level" for the top level hierarchy
Info (12128): Elaborating entity "UART_Rx" for hierarchy "UART_Rx:uart_ip_inst" File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_IP_Top_Level.vhd Line: 84
Info (12128): Elaborating entity "UART_Rx_rs232_0" for hierarchy "UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0" File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/UART_Rx.vhd Line: 115
Warning (10036): Verilog HDL or VHDL warning at UART_Rx_rs232_0.v(104): object "write_data_parity" assigned a value but never read File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/UART_Rx_rs232_0.v Line: 104
Info (12128): Elaborating entity "altera_up_rs232_in_deserializer" for hierarchy "UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer" File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/UART_Rx_rs232_0.v Line: 249
Info (12128): Elaborating entity "altera_up_rs232_counters" for hierarchy "UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_rs232_in_deserializer.v Line: 162
Warning (10230): Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (9) File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_rs232_counters.v Line: 105
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO" File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_rs232_in_deserializer.v Line: 187
Info (12128): Elaborating entity "scfifo" for hierarchy "UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_q9a1.tdf
    Info (12023): Found entity 1: scfifo_q9a1 File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/scfifo_q9a1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_q9a1" for hierarchy "UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_d1a1.tdf
    Info (12023): Found entity 1: a_dpfifo_d1a1 File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/a_dpfifo_d1a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_d1a1" for hierarchy "UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo" File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/scfifo_q9a1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t0i1.tdf
    Info (12023): Found entity 1: altsyncram_t0i1 File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/altsyncram_t0i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_t0i1" for hierarchy "UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram" File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/a_dpfifo_d1a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/a_dpfifo_d1a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/a_dpfifo_d1a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/a_dpfifo_d1a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/a_dpfifo_d1a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/a_dpfifo_d1a1.tdf Line: 58
Info (12128): Elaborating entity "altera_up_rs232_out_serializer" for hierarchy "UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer" File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/UART_Rx_rs232_0.v Line: 271
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller" File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/UART_Rx.vhd Line: 131
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "UART_Rx:uart_ip_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_IP_Top_Level.vhd Line: 35
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_IP_Top_Level.vhd Line: 35
Info (286030): Timing-Driven Synthesis is running
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 178 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 148 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4917 megabytes
    Info: Processing ended: Wed Sep 24 20:21:49 2025
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:25


