use crate::emulator::cpu::MIP_SEIP;

// Based on SiFive Interrupt Cookbook
// https://sifive.cdn.prismic.io/sifive/0d163928-2128-42be-a75a-464df65e04e0_sifive-interrupt-cookbook.pdf

/// Emulates PLIC known as Interrupt Controller.
/// Refer to the [specification](https://sifive.cdn.prismic.io/sifive%2Fc89f6e5a-cf9e-44c3-a3db-04420702dcc1_sifive+e31+manual+v19.08.pdf)
/// for the detail.
pub struct Plic {
    clock: u64,
    irq: u32,
    enabled: u64,
    threshold: u32,
    ips: [u8; 1024],
    priorities: [u32; 1024],
    needs_update_irq: bool,
    virtio_ip_cache: bool,
}

// @TODO: IRQ numbers should be configurable with device tree
const VIRTIO_IRQ: u32 = 1;
const UART_IRQ: u32 = 10;

impl Plic {
    /// Creates a new `Plic`.
    pub fn new() -> Self {
        Plic {
            clock: 0,
            irq: 0,
            enabled: 0,
            threshold: 0,
            priorities: [0; 1024],
            ips: [0; 1024],
            needs_update_irq: false,
            virtio_ip_cache: false,
        }
    }

    /// Runs one cycle. Takes interrupting signals from devices and
    /// raises an interrupt to CPU depending on configuration.
    /// If interrupt occurs a certain bit of `mip` register is risen
    /// depending on interrupt type.
    ///
    /// # Arguments
    /// * `virtio_ip`
    /// * `uart_ip`
    /// * `mip`
    pub fn tick(&mut self, virtio_ip: bool, uart_ip: bool, mip: &mut u64) {
        self.clock = self.clock.wrapping_add(1);

        // Handling interrupts as "Edge-triggered" interrupt so far

        // Our VirtIO disk implements an interrupt as "Level-triggered" and
        // virtio_ip is always true while interrupt pending bit is asserted.
        // Then our Plic caches virtio_ip and detects the rise edge.
        if self.virtio_ip_cache != virtio_ip {
            if virtio_ip {
                self.set_ip(VIRTIO_IRQ);
            }
            self.virtio_ip_cache = virtio_ip;
        }

        // Our Uart implements an interrupt as "Edge-triggered" and
        // uart_ip is true only at the cycle when an interrupt happens
        if uart_ip {
            self.set_ip(UART_IRQ);
        }

        if self.needs_update_irq {
            self.update_irq(mip);
            self.needs_update_irq = false;
        }
    }

    fn update_irq(&mut self, mip: &mut u64) {
        // Hardcoded VirtIO and UART
        // @TODO: Should be configurable with device tree

        let virtio_ip = ((self.ips[(VIRTIO_IRQ >> 3) as usize] >> (VIRTIO_IRQ & 7)) & 1) == 1;
        let uart_ip = ((self.ips[(UART_IRQ >> 3) as usize] >> (UART_IRQ & 7)) & 1) == 1;

        // Which should be prioritized, virtio or uart?

        let virtio_priority = self.priorities[VIRTIO_IRQ as usize];
        let uart_priority = self.priorities[UART_IRQ as usize];

        let virtio_enabled = ((self.enabled >> VIRTIO_IRQ) & 1) == 1;
        let uart_enabled = ((self.enabled >> UART_IRQ) & 1) == 1;

        let ips = [virtio_ip, uart_ip];
        let enables = [virtio_enabled, uart_enabled];
        let priorities = [virtio_priority, uart_priority];
        let irqs = [VIRTIO_IRQ, UART_IRQ];

        let mut irq = 0;
        let mut priority = 0;
        for i in 0..2 {
            if ips[i] && enables[i] && priorities[i] > self.threshold && priorities[i] > priority {
                irq = irqs[i];
                priority = priorities[i];
            }
        }

        self.irq = irq;
        if self.irq != 0 {
            //println!("IRQ: {:X}", self.irq);
            *mip |= MIP_SEIP;
        }
    }

    fn set_ip(&mut self, irq: u32) {
        let index = (irq >> 3) as usize;
        self.ips[index] |= 1 << irq;
        self.needs_update_irq = true;
    }

    fn clear_ip(&mut self, irq: u32) {
        let index = (irq >> 3) as usize;
        self.ips[index] &= !(1 << irq);
        self.needs_update_irq = true;
    }

    /// Loads register content
    ///
    /// # Arguments
    /// * `address`
    pub fn load(&self, address: u64) -> u8 {
        //println!("PLIC Load AD:{:X}", address);
        match address {
            0x0c000000..=0x0c000fff => {
                let offset = address % 4;
                let index = ((address - 0xc000000) >> 2) as usize;
                let pos = offset << 3;
                (self.priorities[index] >> pos) as u8
            }
            0x0c001000..=0x0c00107f => {
                let index = (address - 0xc001000) as usize;
                self.ips[index]
            }
            0x0c002080 => self.enabled as u8,
            0x0c002081 => (self.enabled >> 8) as u8,
            0x0c002082 => (self.enabled >> 16) as u8,
            0x0c002083 => (self.enabled >> 24) as u8,
            0x0c002084 => (self.enabled >> 32) as u8,
            0x0c002085 => (self.enabled >> 40) as u8,
            0x0c002086 => (self.enabled >> 48) as u8,
            0x0c002087 => (self.enabled >> 56) as u8,
            0x0c201000 => self.threshold as u8,
            0x0c201001 => (self.threshold >> 8) as u8,
            0x0c201002 => (self.threshold >> 16) as u8,
            0x0c201003 => (self.threshold >> 24) as u8,
            0x0c201004 => self.irq as u8,
            0x0c201005 => (self.irq >> 8) as u8,
            0x0c201006 => (self.irq >> 16) as u8,
            0x0c201007 => (self.irq >> 24) as u8,
            _ => 0,
        }
    }

    /// Stores register content
    ///
    /// # Arguments
    /// * `address`
    /// * `value`
    pub fn store(&mut self, address: u64, value: u8) {
        //println!("PLIC Store AD:{:X} VAL:{:X}", address, value);
        match address {
            0x0c000000..=0x0c000fff => {
                let offset = address % 4;
                let index = ((address - 0xc000000) >> 2) as usize;
                let pos = offset << 3;
                self.priorities[index] =
                    (self.priorities[index] & !(0xff << pos)) | ((value as u32) << pos);
                self.needs_update_irq = true;
            }
            // Enable. Only first 64 interrupt sources support so far.
            // @TODO: Implement all 1024 interrupt source enables.
            0x0c002080 => {
                self.enabled = (self.enabled & !0xff) | (value as u64);
                self.needs_update_irq = true;
            }
            0x0c002081 => {
                self.enabled = (self.enabled & !(0xff << 8)) | ((value as u64) << 8);
            }
            0x0c002082 => {
                self.enabled = (self.enabled & !(0xff << 16)) | ((value as u64) << 16);
            }
            0x0c002083 => {
                self.enabled = (self.enabled & !(0xff << 24)) | ((value as u64) << 24);
            }
            0x0c002084 => {
                self.enabled = (self.enabled & !(0xff << 32)) | ((value as u64) << 32);
            }
            0x0c002085 => {
                self.enabled = (self.enabled & !(0xff << 40)) | ((value as u64) << 40);
            }
            0x0c002086 => {
                self.enabled = (self.enabled & !(0xff << 48)) | ((value as u64) << 48);
            }
            0x0c002087 => {
                self.enabled = (self.enabled & !(0xff << 56)) | ((value as u64) << 56);
            }
            0x0c201000 => {
                self.threshold = (self.threshold & !0xff) | (value as u32);
                self.needs_update_irq = true;
            }
            0x0c201001 => {
                self.threshold = (self.threshold & !(0xff << 8)) | ((value as u32) << 8);
            }
            0x0c201002 => {
                self.threshold = (self.threshold & !(0xff << 16)) | ((value as u32) << 16);
            }
            0x0c201003 => {
                self.threshold = (self.threshold & !(0xff << 24)) | ((value as u32) << 24);
            }
            // Claim
            0x0c201004 => {
                // Assuming written data is a byte so far
                // @TODO: Should be four bytes.
                self.clear_ip(value as u32);
            }
            _ => {}
        };
    }
}
