<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_264e76a43993b4d38befcb6805fdec2d.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_b0f1ad2db40117979aa0dc775463a1e9.html">avr</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_42e6833dcb69f3de75c6e85ab40d9c56.html">dev</a>
  </div>
<div class="contents">
<h1>lanc111.c File Reference</h1>
<p>
<a href="lanc111_8c-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___n_i_c_i_n_f_o.html">NICINFO</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Network interface controller information structure.  <a href="struct___n_i_c_i_n_f_o.html#_details">More...</a><br></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lanc111_8c.html#5fad43059659291cc164d3c15dda026a">NUT_THREAD_LANCRXSTACK</a>&nbsp;&nbsp;&nbsp;128</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lanc111_8c.html#055c6524bf0788c13a846139db3bf5f4">LANC111_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xC000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lanc111_8c.html#09cf911e8510280be3f43b802187f6ba">LANC111_SIGNAL_IRQ</a>&nbsp;&nbsp;&nbsp;INT5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lanc111_8c.html#d50448686eba08c01b34d6defb2d7c53">LANC111_SIGNAL</a>&nbsp;&nbsp;&nbsp;<a class="el" href="group__xg_irq_reg.html#g48c5067e0a6ab2cc7b479bdf42e6ddf7">sig_INTERRUPT0</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lanc111_8c.html#8656ff16c67e71122411502fe414bbbd">LANC111_SIGNAL_MODE</a>()&nbsp;&nbsp;&nbsp;sbi(EICRA, ISC00); sbi(EICRA, ISC01)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g8135de81634bb00d6e0a46508c5e869b">NIC_BSR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0E)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank select register.  <a href="group__xg_smsc_regs.html#g8135de81634bb00d6e0a46508c5e869b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Transmit control register.  <a href="group__xg_smsc_regs.html#g2f18f62b88738ffc3ba9b9e2e23c013f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gd98d4800549ae386c83c3dbd184c1d87">TCR_SWFDUP</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gb7f29a063a80d1d605cc99e1bf447733">TCR_EPH_LOOP</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g04fc038813dba6218c3c5c2621240aca">TCR_STP_SQET</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga4cb5e890f38e345e5b8a5f3203b59a2">TCR_FDUPLX</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gc896de7e5759d9338cbf5bf91072e447">TCR_MON_CSN</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g457efb83f6d31ef287c266dd471c319f">TCR_NOCRC</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g6574dc67437c4d998cc53d20fb7aa610">TCR_PAD_EN</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gac3a3f01eba958eb02111056171c5450">TCR_FORCOL</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g1fd87fc34f735108b13c567ddd4969f9">TCR_LOOP</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g70cbe788dc6cdec70f11aecb39299f05">TCR_TXENA</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g2755754af23960784053117f8f63d7aa">NIC_EPHSR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x02)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - EPH status register.  <a href="group__xg_smsc_regs.html#g2755754af23960784053117f8f63d7aa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Receive control register.  <a href="group__xg_smsc_regs.html#g399984b5595ada9ad1447a0d21d41bcf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g5b7615518c6a0e104734d0dd37e83695">RCR_SOFT_RST</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gacacd6a7ccc08eee439bd2d6dd8cfd53">RCR_FILT_CAR</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g2681c3c9817cc3bb7d4b50333df3cef6">RCR_ABORT_ENB</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g0d4854c4af8dd791ee56c5423687efa5">RCR_STRIP_CRC</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gbee844d20800e872c0dfa9711f862584">RCR_RXEN</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g0e2d0c841bc74ea3276219f5849ac826">RCR_ALMUL</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g5d43411caaad62a9ed1efb13662ba6ce">RCR_PRMS</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gd3c5c9321be2d9145a8b5c9bb5eea0ef">RCR_RX_ABORT</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g7fd0f3a04213e35becf86575393c00c1">NIC_ECR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x06)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Counter register.  <a href="group__xg_smsc_regs.html#g7fd0f3a04213e35becf86575393c00c1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gb5bb3cd862c59f37e1c6190968fefb8d">NIC_MIR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x08)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Memory information register.  <a href="group__xg_smsc_regs.html#gb5bb3cd862c59f37e1c6190968fefb8d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g81be8ef9d21112ab8690685951aa2a34">NIC_RPCR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0A)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Receive / PHY control register.  <a href="group__xg_smsc_regs.html#g81be8ef9d21112ab8690685951aa2a34"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gf71c398b0a6c86c106189e55daadb062">RPCR_SPEED</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g0722f753ddbec20ca99a92724b2b9fa7">RPCR_DPLX</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gc0ea63143075f4d522b84aaf9cb67dc3">RPCR_ANEG</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g3d0cf2af5eb92d0253c87a30bbb2a2d3">RPCR_LEDA_PAT</a>&nbsp;&nbsp;&nbsp;0x0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g4d4498f598fcf2ecc7e0108da4a118ab">RPCR_LEDB_PAT</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g129bb85bb8ee50f0e9e2c302a2219eb5">NIC_CR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - Configuration register.  <a href="group__xg_smsc_regs.html#g129bb85bb8ee50f0e9e2c302a2219eb5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g1b22dd51c705b8edd39cfdfe22be1123">CR_EPH_EN</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g15d73743b53a0018a1290dc7eb7c1873">NIC_BAR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x02)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - Base address register.  <a href="group__xg_smsc_regs.html#g15d73743b53a0018a1290dc7eb7c1873"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g408a68732b34c97ec940a86b5c67f949">NIC_IAR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - Individual address register.  <a href="group__xg_smsc_regs.html#g408a68732b34c97ec940a86b5c67f949"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#geffec84b4e5a61338170fa71d0dc626b">NIC_GPR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0A)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - General purpose register.  <a href="group__xg_smsc_regs.html#geffec84b4e5a61338170fa71d0dc626b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga1a720c011c366dc6349fcc801cd0c15">NIC_CTR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - Control register.  <a href="group__xg_smsc_regs.html#ga1a720c011c366dc6349fcc801cd0c15"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ge9120857423f059672591d9a7624dc0b">CTR_RCV_BAD</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga19d7fa501b8009cef51f0f0d1b77fce">CTR_AUTO_RELEASE</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gd6d667cd46973f4d4c1ee7b29d8b4df3">NIC_MMUCR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - MMU command register.  <a href="group__xg_smsc_regs.html#gd6d667cd46973f4d4c1ee7b29d8b4df3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g20ad44cd0d41ad15ec68aa42a91841b2">MMUCR_BUSY</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gdad749e4ba46ab4490d31a339d704895">MMU_NOP</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g447db863e2f474e3bec48e300adf698e">MMU_ALO</a>&nbsp;&nbsp;&nbsp;(1&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g4750b0d2b33760d293bba796f238acf4">MMU_RST</a>&nbsp;&nbsp;&nbsp;(2&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g70452f7352f57568f869fb7ab21ccbfc">MMU_REM</a>&nbsp;&nbsp;&nbsp;(3&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gd1db49ed94952ad58a750a6641ccd63f">MMU_TOP</a>&nbsp;&nbsp;&nbsp;(4&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga55c453b393c1f8f075d8baa47303d67">MMU_PKT</a>&nbsp;&nbsp;&nbsp;(5&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g0f21c64b2fc9cf2c06e4bf813e5cc32a">MMU_ENQ</a>&nbsp;&nbsp;&nbsp;(6&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gf653574609cb927af1a38019f023c4db">MMU_RTX</a>&nbsp;&nbsp;&nbsp;(7&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ge92f9283cd02a4e221b861b4b93ec5ef">NIC_PNR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x02)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Packet number register.  <a href="group__xg_smsc_regs.html#ge92f9283cd02a4e221b861b4b93ec5ef"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g005f70c46238a75fb4497d1532903fb6">NIC_ARR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x03)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Allocation result register.  <a href="group__xg_smsc_regs.html#g005f70c46238a75fb4497d1532903fb6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gd8dbb36447743e99ab144212d69368b8">ARR_FAILED</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g7775df5add4c9ca1caba74d66c64b304">NIC_FIFO</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - FIFO ports register.  <a href="group__xg_smsc_regs.html#g7775df5add4c9ca1caba74d66c64b304"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g5da2b164ba29f7dd1aae6162d9a26bb2">NIC_PTR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x06)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Pointer register.  <a href="group__xg_smsc_regs.html#g5da2b164ba29f7dd1aae6162d9a26bb2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g9ccdcc31339585554187d4c1c36bc237">PTR_RCV</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g2e834dc07f2ee52ab0a8a778857663cf">PTR_AUTO_INCR</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g67bce26de52dc3af0eef0ef34be31106">PTR_READ</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g18b28aba4ad5fe1c5a00e1e48e3576d2">PTR_ETEN</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gab0506cb20f571f3649eb07bfa17e6b4">PTR_NOT_EMPTY</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gda865c4c75b3ec544959aaa75cceefd6">NIC_DATA</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x08)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Data register.  <a href="group__xg_smsc_regs.html#gda865c4c75b3ec544959aaa75cceefd6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gba01f04fa8b7f39fcfe4aee08c1aaebd">NIC_IST</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Interrupt status register.  <a href="group__xg_smsc_regs.html#gba01f04fa8b7f39fcfe4aee08c1aaebd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g6af0da5014638723f8c5f25630d4db2c">NIC_ACK</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Interrupt acknowledge register.  <a href="group__xg_smsc_regs.html#g6af0da5014638723f8c5f25630d4db2c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gb7b5851f3b4745ff0407bb65aca93aee">NIC_MSK</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0D)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Interrupt mask register.  <a href="group__xg_smsc_regs.html#gb7b5851f3b4745ff0407bb65aca93aee"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gfed78059c6e39a007cf4940696e9cd7b">INT_MD</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY state change interrupt bit mask.  <a href="group__xg_smsc_regs.html#gfed78059c6e39a007cf4940696e9cd7b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gc36dc116017eeca132be6ea89e711be4">INT_ERCV</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Early receive interrupt bit mask.  <a href="group__xg_smsc_regs.html#gc36dc116017eeca132be6ea89e711be4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g5609a349fbbf3035048dd649fd336e81">INT_EPH</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ethernet protocol interrupt bit mask.  <a href="group__xg_smsc_regs.html#g5609a349fbbf3035048dd649fd336e81"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gdf5fe3fff6994e148bbede95a038d28e">INT_RX_OVRN</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive overrun interrupt bit mask.  <a href="group__xg_smsc_regs.html#gdf5fe3fff6994e148bbede95a038d28e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gd116a81950d7ea71fe42994897f83fa3">INT_ALLOC</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit allocation interrupt bit mask.  <a href="group__xg_smsc_regs.html#gd116a81950d7ea71fe42994897f83fa3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g2dcfc8f35d610b530622a55fa8ce61b3">INT_TX_EMPTY</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter empty interrupt bit mask.  <a href="group__xg_smsc_regs.html#g2dcfc8f35d610b530622a55fa8ce61b3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ge4b980b956c3a627cbc50deaa33efb0d">INT_TX</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit complete interrupt bit mask.  <a href="group__xg_smsc_regs.html#ge4b980b956c3a627cbc50deaa33efb0d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g60623409b6ea6f576aac8e6df84a6339">INT_RCV</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive interrupt bit mask.  <a href="group__xg_smsc_regs.html#g60623409b6ea6f576aac8e6df84a6339"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g49a6ee2376a1db33c93bdbcd7f7e01b5">NIC_MT</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 3 - Multicast table register.  <a href="group__xg_smsc_regs.html#g49a6ee2376a1db33c93bdbcd7f7e01b5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8">NIC_MGMT</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x08)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 3 - Management interface register.  <a href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g84c7bcd640bb5046a1a3f46410ea6fe1">MGMT_MDOE</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g023244558171000e35a8419e20612b23">MGMT_MCLK</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g04cdfae01489969eb9b60c79dd79fec0">MGMT_MDI</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gb297d570e3440b034825f3516a60337c">MGMT_MDO</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gdf9342af59df5b2931daf925430cba4b">NIC_REV</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0A)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 3 - Revision register.  <a href="group__xg_smsc_regs.html#gdf9342af59df5b2931daf925430cba4b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gf651b09fdffad406e5ee700f984b658b">NIC_ERCV</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 3 - Early RCV register.  <a href="group__xg_smsc_regs.html#gf651b09fdffad406e5ee700f984b658b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY control register.  <a href="group__xg_smsc_regs.html#g0e16b5340e5ceebcb894a949f424b4a2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g713a44f91049947e287ebffab15ce6ea">PHYCR_RST</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g7750be08aa05029b4f18f2c073c4ce49">PHYCR_LPBK</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g62c0ca710691ae862993e9a889b5b38d">PHYCR_SPEED</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g48e70a5eda5ae872513c95c000b1cf6f">PHYCR_ANEG_EN</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gfee141243e28bbed8220d2255ab2ed2c">PHYCR_PDN</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gabb47a174cca60f20cb65c659c8cb253">PHYCR_MII_DIS</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g1fc39d0ac23f1ee5e80ee31b2ba51451">PHYCR_ANEG_RST</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g5a8696371cf1548b8ad33947d5b507b5">PHYCR_DPLX</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g8cedf47054f36c30138106162b244507">PHYCR_COLST</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY status register.  <a href="group__xg_smsc_regs.html#g82b4eb50a2ef27ff5c187029afc6b7e0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g0d898b82e58499a5617cfb40f6434e68">PHYSR_CAP_T4</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g162d4ef8651ae7b998af716946891a10">PHYSR_CAP_TXF</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gfa519a840cac7411c45b82715855deab">PHYSR_CAP_TXH</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g4607f3c8eda8ccc4f6ca29970ca9071c">PHYSR_CAP_TF</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gd93a192293cbfedd3f6ad08bc7cc87e3">PHYSR_CAP_TH</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gb2b4183de906fb85e1952498a04b73ae">PHYSR_CAP_SUPR</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g4dbd0d4820c2e33b078ac042a16386bd">PHYSR_ANEG_ACK</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g4d151bf73827c45e0edd1c67d2f8457e">PHYSR_REM_FLT</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#geb190ad756001fa6186f95900d4b9c6e">PHYSR_CAP_ANEG</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gfb681d9222c90cb468f9317ac2315ce3">PHYSR_LINK</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gdf264e5480c2d09b4a928b14078c2ce9">PHYSR_JAB</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g869918c57188e6b029daa2077485c869">PHYSR_EXREG</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g40133b9f2c61490c7673f5004f119226">NIC_PHYID1</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY identifier register 1.  <a href="group__xg_smsc_regs.html#g40133b9f2c61490c7673f5004f119226"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g5519be6a902fd2de6fb8845ecef5379f">NIC_PHYID2</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY identifier register 1.  <a href="group__xg_smsc_regs.html#g5519be6a902fd2de6fb8845ecef5379f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY auto-negotiation advertisement register.  <a href="group__xg_smsc_regs.html#gf5a35766021d212be1fb12a3ae14d71e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g8980cb38c298678e12bbd3d92548b312">PHYANAD_NP</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga0e8a2bfc72a9ed4cd88fa2822dcd6c1">PHYANAD_ACK</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g98901ca0258f5309f941902c8b94bb07">PHYANAD_RF</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g6792568c31027d7eec52c7f98ab5fd90">PHYANAD_T4</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gd7f6da725b9304a6e2e34f01437cdb19">PHYANAD_TX_FDX</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gcd257a4f5db610284162ef9471105e9e">PHYANAD_TX_HDX</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g2925eb0f6d2845a8597d76a946faa08e">PHYANAD_10FDX</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gc987aa73deede581d8602663f038686b">PHYANAD_10_HDX</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g705982b5572eea018821b75c4e81e70e">PHYANAD_CSMA</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gf2335a7215b7909ed282d1a38c89b3b6">NIC_PHYANRC</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY auto-negotiation remote end capability register.  <a href="group__xg_smsc_regs.html#gf2335a7215b7909ed282d1a38c89b3b6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g670a4eb85216342039bec8e89a78b103">NIC_PHYCFR1</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY configuration register 1.  <a href="group__xg_smsc_regs.html#g670a4eb85216342039bec8e89a78b103"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g5b5a9dc4d54337d977e2d99393ac9f38">NIC_PHYCFR2</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY configuration register 2.  <a href="group__xg_smsc_regs.html#g5b5a9dc4d54337d977e2d99393ac9f38"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY status output register.  <a href="group__xg_smsc_regs.html#g5eb4295cf3a09aa500ec1741ad680590"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g9fe41768b9393a0531c780689cf2ed8a">PHYSOR_INT</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g5dcfa30dacab67b0664bd7af28c09c9f">PHYSOR_LNKFAIL</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g6de59f0df7e09f55f70523f5365567c6">PHYSOR_LOSSSYNC</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g4a4594bd8924ae10ae16cbd042235075">PHYSOR_CWRD</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g5898072d970a00924411494ecd32d203">PHYSOR_SSD</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g22bfca789b3da40a164d73fbdaa35fc5">PHYSOR_ESD</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gb2dee1993f85528779f1befcb84fc8b5">PHYSOR_RPOL</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gafe340a410a70cd12b44779e9e6ab4ab">PHYSOR_JAB</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gfcbbd19dd44dcfc8dac4f9424cf02f17">PHYSOR_SPDDET</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga4fdf64703693c8a37cd57a0dc99fe18">PHYSOR_DPLXDET</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gd2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY mask register.  <a href="group__xg_smsc_regs.html#gd2c4c4ce183d87828b990d8a59f5dbe4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gcc6833bf30f3dc2fff7c727b34ca9944">PHYMSK_MINT</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gfadc2d878d418d9f83de10611dac414f">PHYMSK_MLNKFAIL</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g323362724c91613604dff50ee88f2c01">PHYMSK_MLOSSSYN</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g28da20eecd91ef4b591930b748f09fc1">PHYMSK_MCWRD</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g8c26a1d2acb3ef5181713d53e2c7872e">PHYMSK_MSSD</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g85c941970088757c06911ffa9f9777de">PHYMSK_MESD</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gcd9b798788f08b6433dd0c1ef71e011d">PHYMSK_MRPOL</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g8018e9c36c55373835d942ec9590ac5a">PHYMSK_MJAB</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gb6a301a7a7cb0fa3b40d437caf893560">PHYMSK_MSPDDT</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gbc0f6a565dfcb77c14fd753385568c8a">PHYMSK_MDPLDT</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g38739b9c7b479d14f6efe9ddaac9ef54">MSBV</a>(bit)&nbsp;&nbsp;&nbsp;(1 &lt;&lt; ((bit) - 8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(addr, val)&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)(addr) = (val))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g86c9bb36994f7db997ec7e42f8b78486">nic_outhb</a>(addr, val)&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)((addr) + 1) = (val))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g5dc37af297b808530394316f39861e67">nic_outwx</a>(addr, val)&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> *)(addr) = (val))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga9e2892dddc57005835acbf5ffdfe232">nic_outw</a>(addr, val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g7ad23fcbf87e5b251c6c15c3c33feecb">nic_inlb</a>(addr)&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)(addr))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g18ed6304cfef871057f6bbfe72353b27">nic_inhb</a>(addr)&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)((addr) + 1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g7199e8b834f981e8300a86de51f372d6">nic_inw</a>(addr)&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> *)(addr))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga31140f42b6cef629a69e8cf19077508">nic_bs</a>(bank)&nbsp;&nbsp;&nbsp;nic_outlb(NIC_BSR, bank)</td></tr>

<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lanc111.html#gf4399dc11d6969cc10000141f3e7d0ad">NicRxLanc</a> (void *arg)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NIC receiver thread.  <a href="group__xg_nic_lanc111.html#gf4399dc11d6969cc10000141f3e7d0ad"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lanc111.html#g49a3d55cee2199b246ea8a5fe44c1d75">LancOutput</a> (NUTDEVICE *dev, NETBUF *nb)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Send Ethernet packet.  <a href="group__xg_nic_lanc111.html#g49a3d55cee2199b246ea8a5fe44c1d75"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lanc111.html#gddaf973346d3271313272e8a83b7abe0">LancInit</a> (NUTDEVICE *dev)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initialize Ethernet hardware.  <a href="group__xg_nic_lanc111.html#gddaf973346d3271313272e8a83b7abe0"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">NUTDEVICE&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lanc111.html#g5052f45b247c37dffa9361c521b4e534">devSmsc111</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device information structure.  <a href="group__xg_nic_lanc111.html#g5052f45b247c37dffa9361c521b4e534"></a><br></td></tr>
</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="5fad43059659291cc164d3c15dda026a"></a><!-- doxytag: member="lanc111.c::NUT_THREAD_LANCRXSTACK" ref="5fad43059659291cc164d3c15dda026a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUT_THREAD_LANCRXSTACK&nbsp;&nbsp;&nbsp;128          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00140">140</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

<p>Referenced by <a class="el" href="lanc111_8c-source.html#l01313">LancInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="055c6524bf0788c13a846139db3bf5f4"></a><!-- doxytag: member="lanc111.c::LANC111_BASE_ADDR" ref="055c6524bf0788c13a846139db3bf5f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LANC111_BASE_ADDR&nbsp;&nbsp;&nbsp;0xC000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00151">151</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="09cf911e8510280be3f43b802187f6ba"></a><!-- doxytag: member="lanc111.c::LANC111_SIGNAL_IRQ" ref="09cf911e8510280be3f43b802187f6ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LANC111_SIGNAL_IRQ&nbsp;&nbsp;&nbsp;INT5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00155">155</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

<p>Referenced by <a class="el" href="lanc111_8c-source.html#l01313">LancInit()</a>, and <a class="el" href="lanc111_8c-source.html#l01188">NicRxLanc()</a>.</p>

</div>
</div><p>
<a class="anchor" name="d50448686eba08c01b34d6defb2d7c53"></a><!-- doxytag: member="lanc111.c::LANC111_SIGNAL" ref="d50448686eba08c01b34d6defb2d7c53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LANC111_SIGNAL&nbsp;&nbsp;&nbsp;<a class="el" href="group__xg_irq_reg.html#g48c5067e0a6ab2cc7b479bdf42e6ddf7">sig_INTERRUPT0</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00184">184</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

<p>Referenced by <a class="el" href="lanc111_8c-source.html#l01313">LancInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="8656ff16c67e71122411502fe414bbbd"></a><!-- doxytag: member="lanc111.c::LANC111_SIGNAL_MODE" ref="8656ff16c67e71122411502fe414bbbd" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LANC111_SIGNAL_MODE          </td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;sbi(EICRA, ISC00); sbi(EICRA, ISC01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00185">185</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

<p>Referenced by <a class="el" href="lanc111_8c-source.html#l01188">NicRxLanc()</a>.</p>

</div>
</div><p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
