---  
tags:  
  - FPGA  
  - ASIC  
share: "true"  
github_title: 2024-12-7-design-options-of-digital-system  
title: 10. Design options of Digital System  
date: 2024-12-07  
categories:  
  - Lecture Notes  
  - Digital System Design  
---  
## Digital systemì˜ option  
  
- ASIC: íŠ¹ì • ì•Œê³ ë¦¬ì¦˜ì— íŠ¹í™”  
- micro processor / DSP: ì¼ë°˜ì ì¸ ì´ìš©  
- Field-programmable devices  
    - PLD, FPGA  
  
---  
  
## Design Alternatives of Digital Systems  
  
- Total Cost = NRE cost + Unit cost * Volume  
  
â†’ `NRE Cost` : Non-recurring costë¡œ ì œí’ˆì„ ê°œë°œí•  ë•Œ 1ë²ˆë§Œ ì“°ì´ëŠ” ë¹„ìš©. (ê°œë°œ ë¹„ìš©, ë””ìì¸ ë¹„ìš© ë“±)  
  
â†’ `Unit Cost`: í•˜ë‚˜ì˜ ìœ ë‹›ì„ ë§Œë“œëŠ” ë° ë“œëŠ” ë¹„ìš©  
  
---  
  
## FPGA vs ASIC  
  
- FPGA ì¥ì   
      
    - Low cost  
    - low time to market.  
    - low Process complexity  
    - low NRE cost : ASICì€ ìˆ˜ ì–µëŒ€ë¼ê³  í•¨.  
    - simplicity  
- ASIC ì¥ì   
      
    - Design flexibility  
    - Density  
    - Speed  
    - low unit cost  
  
---  
  
### ê²°ë¡   
  
**ASIC**: High NRE cost, complex but fast. design flexible. Low unit cost  
  
**FPGA**: Slow, but low NRE cost. High unit cost. Easy to use. Low time to make  
  
â†’ íŠ¹ì • ê°œìˆ˜ ì´í•˜ë¡œëŠ” FPGAê°€ ì´ë“, ê·¸ ì´í›„ë¡œëŠ” ASICì´ ì´ë“  
  
`PLD` < `FPGA` < `Gate Array` < `Cell-based ASIC` < `Full custom ASIC`  
  
ìˆœìœ¼ë¡œ ë¹„ì‹¸ê³  ë¹ ë¥´ë‹¤.  
  
<aside> ğŸ“–  
  
What is the main advantage of ASIC over FPGA?  
  
</aside>  
  
---  
  
# ASIC  
  
- ê°€ì¥ ì¢‹ì€ ì—ë„ˆì§€ íš¨ìœ¨ê³¼ ì„±ëŠ¥ì„ ë³´ì—¬ì¤Œ.  
    - íŠ¹ì • ì•Œê³ ë¦¬ì¦˜ì— íŠ¹í™”ë˜ì–´ìˆìŒ.  
- ë§¤ìš° ë†’ì€ fabrication cost (ê±°ì˜ ìˆ˜ì–µì›)  
- long turnaround time (í•œë²ˆ íŒŒìš´ë”ë¦¬ì— submití•˜ê³  ëŒì•„ì˜¤ëŠ” ì‹œê°„)  
- ë””ë²„ê·¸ ë¶ˆê°€ëŠ¥; ì¹©ì„ ìƒˆë¡œ ë§Œë“¤ì–´ì•¼í•¨  
  
â†’ ê·¼ë° ëŒ€ë¶€ë¶„ì˜ ì œí’ˆì€ ë‹¨ìˆœí•œ ê¸°ëŠ¥ì„ ìš”êµ¬í•˜ëŠ”ë° ë§ì´ì•¼  
  
## Full-custom ASIC  
  
- Start from scratch. need to design layout of every transistor and wire  
- Best performance, but HIGH NRE cost.  
  
## Semi-custom ASIC  
  
- Gate-array based ASIC  
      
    - ë°°ì—´ë¡œë‹¤ê°€ pì™€ n íŠ¸ëœì§€ìŠ¤í„°ê°€ fabricatedë˜ì–´ìˆìŒ  
    - metal layerë¡œ ì—°ê²°ë˜ì–´ìˆìœ¼ë©°, NANDë‚˜ NOR ê²Œì´íŠ¸ë¥¼ í˜•ì„±í•˜ê³  ìˆìŒ. â†’ metal layerë§Œ ë³€ê²½í•˜ë©´ ëœë‹¤.  
- Standard Cell Based ASIC  
      
    - Use Predeisgned logic cell (AND/OR, FF)  
    - Fixed height, variable-width.  
  
---  
  
### Standard Cell Library  
  
- For most process, standard cell library is provided  
  
â†’ í•˜ë‚˜í•˜ë‚˜ íŠ¸ëœì§€ìŠ¤í„°ë¥¼ ì§œì§€ ì•Šê³ ë¡œ í•´ë‹¹ ê²Œì´íŠ¸ë“¤ì„ ì´ìš©í•´ ë‚˜ë§Œì˜ íšŒë¡œë¥¼ êµ¬í˜„í•  ìˆ˜ ìˆë‹¤.  
  
- Behavior model  
- SPICE model  
- Delay info  
- Physical Layout  
- Abstract Model  
  
---  
  
## Field-Programmable Device  
  
â†’ One-time programmable (or erasable)  
  
- FPGA  
- PLD & CPLD  
  
### PLD (Programmable Logic Device)  
  
- 2ê°œì˜ ë ˆë²¨ (AND-OR)ë¡œ ì´ë£¨ì–´ì§„ ë°°ì—´ì„ ì‚¬ìš©í•œë‹¤.  
- SOPë¥¼ ìœ„í•œ programmable blockìœ¼ë¡œ ì‚¬ìš©í•œë‹¤.  
  
â†’ ê° arrayë¥¼ ì—°ê²°ì„ ì‹œí‚¤ê±°ë‚˜ ëŠìŒìœ¼ë¡œì¨ í”„ë¡œê·¸ë˜ë°í•œë‹¤.  
  
(1) Read-only memory (ROM)  
  
- AND arrayëŠ” ëª¨ë“  mintermì„ ë§Œë“¤ë„ë¡ ê³ ì •ë˜ì–´ìˆë‹¤. (ex. ABC, Aâ€™BC, ABâ€™C, ABCâ€™, Aâ€™Bâ€™C, Aâ€™BCâ€™ â€¦)  
- OR gateëŠ” í”„ë¡œê·¸ë¨ ê°€ëŠ¥í•˜ë‹¤.  
  
â†’ ì•ˆì“°ëŠ” mintermë“¤ì´ ë„ˆë¬´ ë§ë‹¤.  
  
(2) Programmable Logic Array (PLA)  
  
- AND OR array ëª¨ë‘ í”„ë¡œê·¸ë¨ ê°€ëŠ¥í•˜ë‹¤.  
  
â†’ ì´ëŸ¬ë‹ˆ orì„ ì˜ ì•ˆì“°ê²Œ ëœë‹¤. ê³ ì •ì‹œí‚¤ì.  
  
<aside> ğŸ“–  
  
ì™œ ORì„ ì˜ ì•ˆì“°ê²Œ ë˜ëŠ”ê°€ â†’ êµ³ì´ ANDë¡œ ì´ë¯¸ ë‹¤ ì„¤ì •ì´ ë˜ì–´ì„œ ORì—ì„œ ì»¤ìŠ¤í…€ ì•ˆí•´ë„ ëœë‹¤.  
  
</aside>  
  
(3) Programmable Array Logic (PAL)  
  
- OR array ê³ ì •, ANDë¥¼ í”„ë¡œê·¸ë˜ë°.  
  
â†’ Fuse ë°©ì‹ìœ¼ë¡œ ì´ë¯¸ ì—°ê²°ëœ ê²ƒì„ ëŠì–´ê°€ë©° í”„ë¡œê·¸ë˜ë°í•  ìˆ˜ ìˆê³ ,  
  
Anti-Fuse ë°©ì‹ìœ¼ë¡œ ì—°ê²°í•´ê°€ë©° í•  ìˆ˜ë„ ìˆë‹¤.  
  
---  
  
## ROM Structure  
  
- nê°œì˜ ì¸í’‹ê³¼ mê°œì˜ ì•„ì›ƒí’‹.  
  
nê°œì˜ ì¸í’‹ì„ decoderë¥¼ ì´ìš©í•´ AND arrayì²˜ëŸ¼ ì‚¬ìš©í•œë‹¤.  
  
â†’ nê°œì˜ variable.  
  
ì˜ˆì‹œ)  
  
|A1, A0|O1, O0|  
|---|---|  
|00|01|  
|01|10|  
|10|00|  
|11|11|  
  
â†’ O1ì€ 1 (01)ê³¼ 3(11)ì—ì„œ ì¼œì•¼í•˜ê³ . O0ëŠ” 0, 3ì—ì„œ ì¼œì•¼í•œë‹¤.  
  
í•´ë‹¹ ê°’ì—ë§Œ íšŒë¡œë¥¼ ì—°ê²°í•˜ì—¬ OR gateë¡œ ë„˜ê²¨ì¤€ë‹¤.  
  
---  
  
## PLA structure  
  
ANDì™€ ORê°€ ëª¨ë‘ programmableí•˜ë‹¤.  
  
â†’ ì•ˆì“°ëŠ” mintermì„ ì¤„ì´ê¸° ìœ„í•´ ì—†ì•´ë‹¤ë³´ë‹ˆ, implicant ê°œìˆ˜ê°€ í•œì •ë˜ì–´ìˆë‹¤.  
  
- Boolean Algebraë¡œ ìµœëŒ€í•œ mintermì„ ì¤„ì—¬ SOP formì„ ë§Œë“¤ì.  
  
<aside> ğŸ“–  
  
Draw a scheme for y, xy, wâ€™yâ€™z , xyzâ€™ to PLA structure. with outputs are f1, f1+f2, f2, f3  
  
</aside>  
  
---  
  
## PAL structure  
  
ANDë§Œ program ê°€ëŠ¥  
  
â†’ ì¥ì   
  
- Less expensive than PLA. Only AND array is programmable.  
      
- Combinational PALs â†’ Implement comb logic  
      
- Registered PALs â†’ Implement seq. logic  
      
- When designing PAL, logic should be simplified.  
      
    - AND terms cannot be shared. (mintermì„ ì—¬ëŸ¬êµ°ë° ì‚¬ìš©í•  ìˆ˜ ì—†ë‹¤)  
    - OR gateê°€ í•œì •ë˜ì–´ìˆë‹¤.  
  
---  
  
## Complex Programmable Logic Device  
  
Combine many PALs with programmable interconnects.  
  
---  
  
## FPGA  
  
- êµ¬ì„±ìš”ì†Œ  
    - Configurable logic block (CLB)  
    - Programmable Interconnection  
    - I/O block  
  
â†’ Can implement any logic function! (but slow..)  
  
- CPLDì™€ ë¹„ìŠ·í•˜ë‚˜, ê°ê°ì˜ ë¡œì§ë¸”ëŸ­ì€ ë” ë‹¨ìˆœí•˜ë‹¤. (CLB)  
      
- ì—¬ê¸°ì„œ CLBëŠ” lookup table (LUT)ê³¼ FFì„ ë§í•œë‹¤.  
      
- Modern FPGAëŠ” ë””ì§€í„¸ ì‹ í˜¸ ì²˜ë¦¬ (DSP) ìŠ¬ë¼ì´ìŠ¤ì™€ BRAMì„ ê°–ëŠ”ë‹¤.  
      
- FPGAëŠ” ì²œê°œ ì´ìƒì˜ lutë¡œ scale-upì´ ê°€ëŠ¥í•˜ë‹¤.  
      
  
---  
  
### Look-up table  
  
logic gateë¥¼ Program í•˜ì.  
  
â†’ A & Bì´ë©´ truth tableì„ ì‘ì„±í•  ìˆ˜ ìˆë‹¤.  
  
0 0 - 0  
  
0 1 - 0  
  
1 0 - 0  
  
1 1- 1  
  
ì´ì— ë§ê²Œ MUXì™€ 1-bit wide SRAMì„ ì´ìš©í•˜ì—¬ ê° ì£¼ì†Œ 0, 1, 2, 3ì— 0 , 0, 0, 1ì„ ì €ì¥í•´ë†“ìœ¼ë©´ AND Gateê°€ ì™„ì„±ëœë‹¤.  
  
---  
  
## FPGA Architecture  
  
(a) Matrix type  
  
â†’ More flexible (ì¢€ ë” í™•ì¥ ê°€ëŠ¥)  
  
(b) Row type  
  
â†’ faster (ë¶™ì–´ ìˆìœ¼ë‹ˆê¹Œ)  
  
![image.png](https://prod-files-secure.s3.us-west-2.amazonaws.com/bdc23bea-49ed-413d-9b14-ccfb1b348d92/6ac911d4-2b5f-4f23-802d-be2e96761e8e/image.png)  
  
ê° ì‚¬ê°í˜•ì€ CLBë¥¼ ë‚˜íƒ€ëƒ„.  
  
---  
  
## CLB  
  
Lookup tableê³¼ FFë¡œ êµ¬ì„±.  
  
â†’ 2ê°œì˜ 4-input LUT, 1ê°œì˜ 3-input LUT, 2ê°œì˜ FF  
  
ë˜ëŠ” 2ê°œì˜ 4ì¸í’‹ í•¨ìˆ˜, 5ì¸í’‹ í•¨ìˆ˜ë¡œë„ í”„ë¡œê·¸ë˜ë° ê°€ëŠ¥í•˜ë‹¤. ex) 0_1111 1_0000 â†’ ì• 1 bitë¥¼ MUX select bitë¡œ ë„£ëŠ” ë°©ì‹.  
  
---  
  
### Programmable Interconnect  
  
Route signal between CLB.  
  
â†’ long line with some skipping.  
  
- Programmable switch matrix  
    - Six pass transistorë¡œ ì—°ê²°  
  
---  
  
### IO Block  
  
- provide interface between IO pads and internal logic  
  
---  
  
### Modern FPGA  
  
- Device Capacity is measured as â€˜logic cellsâ€  
  
â†’ Lookup table ê°œìˆ˜ê°€ ì•„ë‹ˆë¼, 4-input LUTë¡œ ê³„ì‚°í–ˆì„ ë•Œì˜ ê¸°ì¤€. (Slice = 6 input LUT 4ê°œ ì •ë„)  
  
### Slice  
  
- Each slice have four 6-input LUTs and 8 ffs.  
- `SLICEM` : can be configured as SRAM, shift reg. or comb.  
- `SLICEL` : can only be configured as comb.  
  
---  
  
## Modern FPGA Slice  
  
(1) 7 Series SLICEL  
  
â†’ 4ê°œì˜ ë…¼ë¦¬ í•¨ìˆ˜ë¥¼ ë§Œë“ ë‹¤.  
  
â†’ 8ê°œì˜ ì €ì¥ê³µê°„ë„ ìˆë‹¤.  
  
â†’ Carry-logicì´ ìˆë‹¤!  
  
(2) DSP48 SLice  
  
- ALUê°€ embeddedë˜ì–´ìˆë‹¤.  
- P=B*(A+D)+C ì˜ ë¡œì§ì„ ìˆ˜í–‰í•  ìˆ˜ ìˆë‹¤.  
  
(3) Block RAM (BRAM)  
  
- 36 Kbits dataë¥¼ ì €ì¥ ê°€ëŠ¥.  
    - 2ê°œë¥¼ ë”°ë¡œë”°ë¡œ ì“¸ ìˆ˜ ìˆê³ , ì•„ë‹ˆë©´ í•œë²ˆì— ì“¸ìˆ˜ë„ ìˆë‹¤. ë”°ë¡œ ì“°ë©´ 18kbitì´ê² ì£   
  
---  
  
## Designing with FPGA  
  
- Used for prototyping  
    - Much faster than software simulation  
    - Enable system lebel verification  
    - Limited capacity.  
- Now many products uses  
    - Huge reduction in design cost  
    - Energy efficiency comparable to ASIC  
    - Still better performnace than PLD  
  
---  
  
## FPGA compared to ASIC  
  
ì¥ì   
  
- manufacturing time ê°ì†Œ  
- í”„ë¡œí† íƒ€ì´í•‘ cost ê°ì†Œ  
- correct designìœ¼ë¡œ ê³ ì¹˜ê±°ë‚˜ ìŠ¤í™ ë°”ê¿€ ë•Œì˜ ë¹„ìš© ê°ì†Œ  
- design iterationì„ ëŒë¦¬ê¸° ì‰½ê³  ë¹ ë¦„  
- ëª‡ê°œ ì•ˆë§Œë“¤ê±°ë©´ ë” ì‹¸ë‹¤.  
- ì—ë„ˆì§€ ì†Œëª¨ ì ìŒ  
  
ë‹¨ì   
  
- Less dense  
- Programmabilityë¥¼ ë‹¬ì„±í•˜ê¸° ìœ„í•´ ë§ì€ ë¦¬ì†ŒìŠ¤ê°€ í•„ìš”í•˜ë‹¤  
- ì„±ëŠ¥ì´ ë” ë‚®ìŒ  
- FPGAëŠ” ë§ì´ ë§Œë“¤ë©´ ë” ë¹„ì‹¸ë‹¤. (unit costê°€ ì»¤ì„œ)