
MainBoardODR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b34  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000208  08006cc0  08006cc0  00016cc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ec8  08006ec8  00020030  2**0
                  CONTENTS
  4 .ARM          00000000  08006ec8  08006ec8  00020030  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006ec8  08006ec8  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ec8  08006ec8  00016ec8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006ecc  08006ecc  00016ecc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  08006ed0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000230  20000030  08006f00  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000260  08006f00  00020260  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016d00  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002c6a  00000000  00000000  00036d60  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001078  00000000  00000000  000399d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f20  00000000  00000000  0003aa48  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001eada  00000000  00000000  0003b968  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f040  00000000  00000000  0005a442  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000b21b5  00000000  00000000  00069482  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011b637  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004840  00000000  00000000  0011b6b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000030 	.word	0x20000030
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006ca4 	.word	0x08006ca4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000034 	.word	0x20000034
 80001c4:	08006ca4 	.word	0x08006ca4

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2f>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000acc:	bf24      	itt	cs
 8000ace:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ad6:	d90d      	bls.n	8000af4 <__aeabi_d2f+0x30>
 8000ad8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000adc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ae8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aec:	bf08      	it	eq
 8000aee:	f020 0001 	biceq.w	r0, r0, #1
 8000af2:	4770      	bx	lr
 8000af4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000af8:	d121      	bne.n	8000b3e <__aeabi_d2f+0x7a>
 8000afa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000afe:	bfbc      	itt	lt
 8000b00:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b04:	4770      	bxlt	lr
 8000b06:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b0e:	f1c2 0218 	rsb	r2, r2, #24
 8000b12:	f1c2 0c20 	rsb	ip, r2, #32
 8000b16:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b1e:	bf18      	it	ne
 8000b20:	f040 0001 	orrne.w	r0, r0, #1
 8000b24:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b28:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b2c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b30:	ea40 000c 	orr.w	r0, r0, ip
 8000b34:	fa23 f302 	lsr.w	r3, r3, r2
 8000b38:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b3c:	e7cc      	b.n	8000ad8 <__aeabi_d2f+0x14>
 8000b3e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b42:	d107      	bne.n	8000b54 <__aeabi_d2f+0x90>
 8000b44:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b48:	bf1e      	ittt	ne
 8000b4a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b4e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b52:	4770      	bxne	lr
 8000b54:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b58:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b5c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop

08000b64 <getBumperStatus>:
 *      Author: Madita
 */
#include "bumper.h"
#include "main.h"

BUMPER_STATUS getBumperStatus(){
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(GPIOA, BUMPER_Pin) == GPIO_PIN_SET){
 8000b68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b70:	f002 fbb8 	bl	80032e4 <HAL_GPIO_ReadPin>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b01      	cmp	r3, #1
 8000b78:	d101      	bne.n	8000b7e <getBumperStatus+0x1a>
		return BUMPER_OK;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	e000      	b.n	8000b80 <getBumperStatus+0x1c>
	}
	return BUMPER_ERROR;
 8000b7e:	2301      	movs	r3, #1
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	0000      	movs	r0, r0
	...

08000b88 <HAL_TIM_PeriodElapsedCallback>:
		MOTOR_IN_2_1_Pin,
		MOTOR_IN_2_2_Pin,
		MOTOR_IN_3_1_Pin,
		MOTOR_IN_3_2_Pin};

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000b88:	b590      	push	{r4, r7, lr}
 8000b8a:	b085      	sub	sp, #20
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]



	if (htim->Instance == TIM2) {
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b98:	d136      	bne.n	8000c08 <HAL_TIM_PeriodElapsedCallback+0x80>
		pwmCounter++;
 8000b9a:	4b3f      	ldr	r3, [pc, #252]	; (8000c98 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8000b9c:	781b      	ldrb	r3, [r3, #0]
 8000b9e:	3301      	adds	r3, #1
 8000ba0:	b2da      	uxtb	r2, r3
 8000ba2:	4b3d      	ldr	r3, [pc, #244]	; (8000c98 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8000ba4:	701a      	strb	r2, [r3, #0]

		if (pwmCounter > PWM_MAX) {
 8000ba6:	4b3c      	ldr	r3, [pc, #240]	; (8000c98 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	2b64      	cmp	r3, #100	; 0x64
 8000bac:	d902      	bls.n	8000bb4 <HAL_TIM_PeriodElapsedCallback+0x2c>
			pwmCounter = 1;
 8000bae:	4b3a      	ldr	r3, [pc, #232]	; (8000c98 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	701a      	strb	r2, [r3, #0]
		}

		for (uint8_t pwmOutput = 0; pwmOutput < AMOUNT_OF_MOTOR_CHANNELS; pwmOutput++){
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	73fb      	strb	r3, [r7, #15]
 8000bb8:	e023      	b.n	8000c02 <HAL_TIM_PeriodElapsedCallback+0x7a>
			if (pwmCounter > pwm[pwmOutput]) {
 8000bba:	4b37      	ldr	r3, [pc, #220]	; (8000c98 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	7bfb      	ldrb	r3, [r7, #15]
 8000bc2:	4a36      	ldr	r2, [pc, #216]	; (8000c9c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8000bc4:	56d3      	ldrsb	r3, [r2, r3]
 8000bc6:	4299      	cmp	r1, r3
 8000bc8:	dd0c      	ble.n	8000be4 <HAL_TIM_PeriodElapsedCallback+0x5c>
				HAL_GPIO_WritePin(pwmPinOutBank[pwmOutput], pwmPinOut[pwmOutput], 0);
 8000bca:	7bfb      	ldrb	r3, [r7, #15]
 8000bcc:	4a34      	ldr	r2, [pc, #208]	; (8000ca0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000bce:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000bd2:	7bfb      	ldrb	r3, [r7, #15]
 8000bd4:	4a33      	ldr	r2, [pc, #204]	; (8000ca4 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8000bd6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000bda:	2200      	movs	r2, #0
 8000bdc:	4619      	mov	r1, r3
 8000bde:	f002 fb99 	bl	8003314 <HAL_GPIO_WritePin>
 8000be2:	e00b      	b.n	8000bfc <HAL_TIM_PeriodElapsedCallback+0x74>
			} else {
				HAL_GPIO_WritePin(pwmPinOutBank[pwmOutput], pwmPinOut[pwmOutput], 1);
 8000be4:	7bfb      	ldrb	r3, [r7, #15]
 8000be6:	4a2e      	ldr	r2, [pc, #184]	; (8000ca0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000be8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000bec:	7bfb      	ldrb	r3, [r7, #15]
 8000bee:	4a2d      	ldr	r2, [pc, #180]	; (8000ca4 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8000bf0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	f002 fb8c 	bl	8003314 <HAL_GPIO_WritePin>
		for (uint8_t pwmOutput = 0; pwmOutput < AMOUNT_OF_MOTOR_CHANNELS; pwmOutput++){
 8000bfc:	7bfb      	ldrb	r3, [r7, #15]
 8000bfe:	3301      	adds	r3, #1
 8000c00:	73fb      	strb	r3, [r7, #15]
 8000c02:	7bfb      	ldrb	r3, [r7, #15]
 8000c04:	2b05      	cmp	r3, #5
 8000c06:	d9d8      	bls.n	8000bba <HAL_TIM_PeriodElapsedCallback+0x32>

	if (htim->Instance == TIM3){
//TODO CREATE RAMP UP FUNCTION
	}

	if (htim->Instance == TIM6){
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a26      	ldr	r2, [pc, #152]	; (8000ca8 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d131      	bne.n	8000c76 <HAL_TIM_PeriodElapsedCallback+0xee>
		float averagePulse = 0;
 8000c12:	f04f 0300 	mov.w	r3, #0
 8000c16:	60bb      	str	r3, [r7, #8]
		averagePulse = (2 * M_PI * encoderA1) / (PULSES_PER_REVOLUTION * TIME); // avaragePulse [rad/s]
 8000c18:	4b24      	ldr	r3, [pc, #144]	; (8000cac <HAL_TIM_PeriodElapsedCallback+0x124>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f7ff fc15 	bl	800044c <__aeabi_ui2d>
 8000c22:	a317      	add	r3, pc, #92	; (adr r3, 8000c80 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8000c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c28:	f7ff fc8a 	bl	8000540 <__aeabi_dmul>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	460c      	mov	r4, r1
 8000c30:	4618      	mov	r0, r3
 8000c32:	4621      	mov	r1, r4
 8000c34:	a314      	add	r3, pc, #80	; (adr r3, 8000c88 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8000c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c3a:	f7ff fdab 	bl	8000794 <__aeabi_ddiv>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	460c      	mov	r4, r1
 8000c42:	4618      	mov	r0, r3
 8000c44:	4621      	mov	r1, r4
 8000c46:	f7ff ff3d 	bl	8000ac4 <__aeabi_d2f>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	60bb      	str	r3, [r7, #8]
		speed1 = (WHEEL_CIRCOMFERENCE / 100) * averagePulse; // [m/s]
 8000c4e:	68b8      	ldr	r0, [r7, #8]
 8000c50:	f7ff fc1e 	bl	8000490 <__aeabi_f2d>
 8000c54:	a30e      	add	r3, pc, #56	; (adr r3, 8000c90 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8000c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c5a:	f7ff fc71 	bl	8000540 <__aeabi_dmul>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	460c      	mov	r4, r1
 8000c62:	4618      	mov	r0, r3
 8000c64:	4621      	mov	r1, r4
 8000c66:	f7ff ff2d 	bl	8000ac4 <__aeabi_d2f>
 8000c6a:	4602      	mov	r2, r0
 8000c6c:	4b10      	ldr	r3, [pc, #64]	; (8000cb0 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8000c6e:	601a      	str	r2, [r3, #0]
		//speed1 = ( ((float)encoderA1 * 1000.0) / (PULSES_PER_REVOLUTION) * GEAR_REDUCTION ); // [rev/s]
		encoderA1 = 0;
 8000c70:	4b0e      	ldr	r3, [pc, #56]	; (8000cac <HAL_TIM_PeriodElapsedCallback+0x124>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	601a      	str	r2, [r3, #0]
	}
}
 8000c76:	bf00      	nop
 8000c78:	3714      	adds	r7, #20
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd90      	pop	{r4, r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	54442d18 	.word	0x54442d18
 8000c84:	401921fb 	.word	0x401921fb
 8000c88:	00000000 	.word	0x00000000
 8000c8c:	411e8480 	.word	0x411e8480
 8000c90:	78549444 	.word	0x78549444
 8000c94:	4003dad8 	.word	0x4003dad8
 8000c98:	2000004c 	.word	0x2000004c
 8000c9c:	20000100 	.word	0x20000100
 8000ca0:	20000000 	.word	0x20000000
 8000ca4:	20000018 	.word	0x20000018
 8000ca8:	40001000 	.word	0x40001000
 8000cac:	20000148 	.word	0x20000148
 8000cb0:	2000014c 	.word	0x2000014c

08000cb4 <encoderInit>:
 */
#include "encoders.h"
#include "main.h"
#include "motor.h"

void encoderInit(){
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
	timerValue = 0;
 8000cb8:	4b13      	ldr	r3, [pc, #76]	; (8000d08 <encoderInit+0x54>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	801a      	strh	r2, [r3, #0]
	encoderA1 = 0;
 8000cbe:	4b13      	ldr	r3, [pc, #76]	; (8000d0c <encoderInit+0x58>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	601a      	str	r2, [r3, #0]
	encoderA2 = 0;
 8000cc4:	4b12      	ldr	r3, [pc, #72]	; (8000d10 <encoderInit+0x5c>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	601a      	str	r2, [r3, #0]
	encoderA3 = 0;
 8000cca:	4b12      	ldr	r3, [pc, #72]	; (8000d14 <encoderInit+0x60>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	601a      	str	r2, [r3, #0]
	encoderB1 = 0;
 8000cd0:	4b11      	ldr	r3, [pc, #68]	; (8000d18 <encoderInit+0x64>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	601a      	str	r2, [r3, #0]
	encoderB2 = 0;
 8000cd6:	4b11      	ldr	r3, [pc, #68]	; (8000d1c <encoderInit+0x68>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	601a      	str	r2, [r3, #0]
	encoderB3 = 0;
 8000cdc:	4b10      	ldr	r3, [pc, #64]	; (8000d20 <encoderInit+0x6c>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	601a      	str	r2, [r3, #0]
	speed1 = 0;
 8000ce2:	4b10      	ldr	r3, [pc, #64]	; (8000d24 <encoderInit+0x70>)
 8000ce4:	f04f 0200 	mov.w	r2, #0
 8000ce8:	601a      	str	r2, [r3, #0]
	speed2 = 0;
 8000cea:	4b0f      	ldr	r3, [pc, #60]	; (8000d28 <encoderInit+0x74>)
 8000cec:	f04f 0200 	mov.w	r2, #0
 8000cf0:	601a      	str	r2, [r3, #0]
	speed3 = 0;
 8000cf2:	4b0e      	ldr	r3, [pc, #56]	; (8000d2c <encoderInit+0x78>)
 8000cf4:	f04f 0200 	mov.w	r2, #0
 8000cf8:	601a      	str	r2, [r3, #0]
	MX_TIM6_Init();
 8000cfa:	f000 f849 	bl	8000d90 <MX_TIM6_Init>
	HAL_TIM_Base_Start_IT(&htim6);
 8000cfe:	480c      	ldr	r0, [pc, #48]	; (8000d30 <encoderInit+0x7c>)
 8000d00:	f003 ff92 	bl	8004c28 <HAL_TIM_Base_Start_IT>
}
 8000d04:	bf00      	nop
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	200000b0 	.word	0x200000b0
 8000d0c:	20000148 	.word	0x20000148
 8000d10:	200000fc 	.word	0x200000fc
 8000d14:	200000b4 	.word	0x200000b4
 8000d18:	200000ac 	.word	0x200000ac
 8000d1c:	20000068 	.word	0x20000068
 8000d20:	20000064 	.word	0x20000064
 8000d24:	2000014c 	.word	0x2000014c
 8000d28:	20000060 	.word	0x20000060
 8000d2c:	200000b8 	.word	0x200000b8
 8000d30:	200000bc 	.word	0x200000bc

08000d34 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	80fb      	strh	r3, [r7, #6]
	timerValue = TIM6->CNT;
 8000d3e:	4b11      	ldr	r3, [pc, #68]	; (8000d84 <HAL_GPIO_EXTI_Callback+0x50>)
 8000d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d42:	b29a      	uxth	r2, r3
 8000d44:	4b10      	ldr	r3, [pc, #64]	; (8000d88 <HAL_GPIO_EXTI_Callback+0x54>)
 8000d46:	801a      	strh	r2, [r3, #0]

	switch(GPIO_Pin){
 8000d48:	88fb      	ldrh	r3, [r7, #6]
 8000d4a:	2b40      	cmp	r3, #64	; 0x40
 8000d4c:	d010      	beq.n	8000d70 <HAL_GPIO_EXTI_Callback+0x3c>
 8000d4e:	2b40      	cmp	r3, #64	; 0x40
 8000d50:	dc02      	bgt.n	8000d58 <HAL_GPIO_EXTI_Callback+0x24>
 8000d52:	2b01      	cmp	r3, #1
 8000d54:	d006      	beq.n	8000d64 <HAL_GPIO_EXTI_Callback+0x30>
//	case ENCODER_B2_Pin:
//
//	case ENCODER_B3_Pin:

	}
}
 8000d56:	e00e      	b.n	8000d76 <HAL_GPIO_EXTI_Callback+0x42>
	switch(GPIO_Pin){
 8000d58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000d5c:	d00a      	beq.n	8000d74 <HAL_GPIO_EXTI_Callback+0x40>
 8000d5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
		break;
 8000d62:	e008      	b.n	8000d76 <HAL_GPIO_EXTI_Callback+0x42>
		encoderA1++;
 8000d64:	4b09      	ldr	r3, [pc, #36]	; (8000d8c <HAL_GPIO_EXTI_Callback+0x58>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	3301      	adds	r3, #1
 8000d6a:	4a08      	ldr	r2, [pc, #32]	; (8000d8c <HAL_GPIO_EXTI_Callback+0x58>)
 8000d6c:	6013      	str	r3, [r2, #0]
		break;
 8000d6e:	e002      	b.n	8000d76 <HAL_GPIO_EXTI_Callback+0x42>
		break;
 8000d70:	bf00      	nop
 8000d72:	e000      	b.n	8000d76 <HAL_GPIO_EXTI_Callback+0x42>
		break;
 8000d74:	bf00      	nop
}
 8000d76:	bf00      	nop
 8000d78:	370c      	adds	r7, #12
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop
 8000d84:	40001000 	.word	0x40001000
 8000d88:	200000b0 	.word	0x200000b0
 8000d8c:	20000148 	.word	0x20000148

08000d90 <MX_TIM6_Init>:
uint32_t encoderCalculateSpeed(uint32_t time, uint32_t timePrev){ // m/s
	return (time - timePrev);
}

void MX_TIM6_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d96:	1d3b      	adds	r3, r7, #4
 8000d98:	2200      	movs	r2, #0
 8000d9a:	601a      	str	r2, [r3, #0]
 8000d9c:	605a      	str	r2, [r3, #4]
 8000d9e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000da0:	4b14      	ldr	r3, [pc, #80]	; (8000df4 <MX_TIM6_Init+0x64>)
 8000da2:	4a15      	ldr	r2, [pc, #84]	; (8000df8 <MX_TIM6_Init+0x68>)
 8000da4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 48;
 8000da6:	4b13      	ldr	r3, [pc, #76]	; (8000df4 <MX_TIM6_Init+0x64>)
 8000da8:	2230      	movs	r2, #48	; 0x30
 8000daa:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dac:	4b11      	ldr	r3, [pc, #68]	; (8000df4 <MX_TIM6_Init+0x64>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000;
 8000db2:	4b10      	ldr	r3, [pc, #64]	; (8000df4 <MX_TIM6_Init+0x64>)
 8000db4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000db8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dba:	4b0e      	ldr	r3, [pc, #56]	; (8000df4 <MX_TIM6_Init+0x64>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000dc0:	480c      	ldr	r0, [pc, #48]	; (8000df4 <MX_TIM6_Init+0x64>)
 8000dc2:	f003 ff06 	bl	8004bd2 <HAL_TIM_Base_Init>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000dcc:	f000 f9e2 	bl	8001194 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000dd8:	1d3b      	adds	r3, r7, #4
 8000dda:	4619      	mov	r1, r3
 8000ddc:	4805      	ldr	r0, [pc, #20]	; (8000df4 <MX_TIM6_Init+0x64>)
 8000dde:	f004 fe53 	bl	8005a88 <HAL_TIMEx_MasterConfigSynchronization>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000de8:	f000 f9d4 	bl	8001194 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000dec:	bf00      	nop
 8000dee:	3710      	adds	r7, #16
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	200000bc 	.word	0x200000bc
 8000df8:	40001000 	.word	0x40001000

08000dfc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e02:	f000 ff83 	bl	8001d0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e06:	f000 f819 	bl	8000e3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e0a:	f000 f8df 	bl	8000fcc <MX_GPIO_Init>
  MX_I2C1_Init();
 8000e0e:	f000 f877 	bl	8000f00 <MX_I2C1_Init>
  MX_RTC_Init();
 8000e12:	f000 f8b5 	bl	8000f80 <MX_RTC_Init>

  /* USER CODE BEGIN 2 */

	BUMPER_STATUS bumper = BUMPER_NONE;
 8000e16:	23ff      	movs	r3, #255	; 0xff
 8000e18:	71fb      	strb	r3, [r7, #7]

	initSensors();
 8000e1a:	f000 fc53 	bl	80016c4 <initSensors>
	initMotors();
 8000e1e:	f000 f9c1 	bl	80011a4 <initMotors>
	encoderInit();
 8000e22:	f7ff ff47 	bl	8000cb4 <encoderInit>
	demoMotors();
 8000e26:	f000 fc01 	bl	800162c <demoMotors>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {

		bumper = getBumperStatus();
 8000e2a:	f7ff fe9b 	bl	8000b64 <getBumperStatus>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	71fb      	strb	r3, [r7, #7]
		//printf("Bumper: %d -- Encoder 1: %f -- Encoder 2: %f -- Encoder 3: %f\n", bumper, speed1, speed2, speed3);
		HAL_Delay(500);
 8000e32:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e36:	f000 ffcf 	bl	8001dd8 <HAL_Delay>
		bumper = getBumperStatus();
 8000e3a:	e7f6      	b.n	8000e2a <main+0x2e>

08000e3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b096      	sub	sp, #88	; 0x58
 8000e40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e42:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000e46:	2228      	movs	r2, #40	; 0x28
 8000e48:	2100      	movs	r1, #0
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f004 fecc 	bl	8005be8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e50:	f107 031c 	add.w	r3, r7, #28
 8000e54:	2200      	movs	r2, #0
 8000e56:	601a      	str	r2, [r3, #0]
 8000e58:	605a      	str	r2, [r3, #4]
 8000e5a:	609a      	str	r2, [r3, #8]
 8000e5c:	60da      	str	r2, [r3, #12]
 8000e5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e60:	463b      	mov	r3, r7
 8000e62:	2200      	movs	r2, #0
 8000e64:	601a      	str	r2, [r3, #0]
 8000e66:	605a      	str	r2, [r3, #4]
 8000e68:	609a      	str	r2, [r3, #8]
 8000e6a:	60da      	str	r2, [r3, #12]
 8000e6c:	611a      	str	r2, [r3, #16]
 8000e6e:	615a      	str	r2, [r3, #20]
 8000e70:	619a      	str	r2, [r3, #24]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000e72:	230a      	movs	r3, #10
 8000e74:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e76:	2301      	movs	r3, #1
 8000e78:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e7a:	2310      	movs	r3, #16
 8000e7c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e82:	2302      	movs	r3, #2
 8000e84:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e86:	2300      	movs	r3, #0
 8000e88:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000e8a:	f44f 1320 	mov.w	r3, #2621440	; 0x280000
 8000e8e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e90:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000e94:	4618      	mov	r0, r3
 8000e96:	f002 fb93 	bl	80035c0 <HAL_RCC_OscConfig>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d001      	beq.n	8000ea4 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000ea0:	f000 f978 	bl	8001194 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ea4:	230f      	movs	r3, #15
 8000ea6:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eac:	2300      	movs	r3, #0
 8000eae:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000eb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000eb4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000eba:	f107 031c 	add.w	r3, r7, #28
 8000ebe:	2101      	movs	r1, #1
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f003 fa85 	bl	80043d0 <HAL_RCC_ClockConfig>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000ecc:	f000 f962 	bl	8001194 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_RTC
 8000ed0:	4b0a      	ldr	r3, [pc, #40]	; (8000efc <SystemClock_Config+0xc0>)
 8000ed2:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_TIM1;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000ed8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000edc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ee2:	463b      	mov	r3, r7
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f003 fc59 	bl	800479c <HAL_RCCEx_PeriphCLKConfig>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000ef0:	f000 f950 	bl	8001194 <Error_Handler>
  }
}
 8000ef4:	bf00      	nop
 8000ef6:	3758      	adds	r7, #88	; 0x58
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	00011020 	.word	0x00011020

08000f00 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f04:	4b1b      	ldr	r3, [pc, #108]	; (8000f74 <MX_I2C1_Init+0x74>)
 8000f06:	4a1c      	ldr	r2, [pc, #112]	; (8000f78 <MX_I2C1_Init+0x78>)
 8000f08:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000f0a:	4b1a      	ldr	r3, [pc, #104]	; (8000f74 <MX_I2C1_Init+0x74>)
 8000f0c:	4a1b      	ldr	r2, [pc, #108]	; (8000f7c <MX_I2C1_Init+0x7c>)
 8000f0e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 46;
 8000f10:	4b18      	ldr	r3, [pc, #96]	; (8000f74 <MX_I2C1_Init+0x74>)
 8000f12:	222e      	movs	r2, #46	; 0x2e
 8000f14:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f16:	4b17      	ldr	r3, [pc, #92]	; (8000f74 <MX_I2C1_Init+0x74>)
 8000f18:	2201      	movs	r2, #1
 8000f1a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f1c:	4b15      	ldr	r3, [pc, #84]	; (8000f74 <MX_I2C1_Init+0x74>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000f22:	4b14      	ldr	r3, [pc, #80]	; (8000f74 <MX_I2C1_Init+0x74>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f28:	4b12      	ldr	r3, [pc, #72]	; (8000f74 <MX_I2C1_Init+0x74>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f2e:	4b11      	ldr	r3, [pc, #68]	; (8000f74 <MX_I2C1_Init+0x74>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f34:	4b0f      	ldr	r3, [pc, #60]	; (8000f74 <MX_I2C1_Init+0x74>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f3a:	480e      	ldr	r0, [pc, #56]	; (8000f74 <MX_I2C1_Init+0x74>)
 8000f3c:	f002 fa1a 	bl	8003374 <HAL_I2C_Init>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000f46:	f000 f925 	bl	8001194 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	4809      	ldr	r0, [pc, #36]	; (8000f74 <MX_I2C1_Init+0x74>)
 8000f4e:	f002 faa0 	bl	8003492 <HAL_I2CEx_ConfigAnalogFilter>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000f58:	f000 f91c 	bl	8001194 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	4805      	ldr	r0, [pc, #20]	; (8000f74 <MX_I2C1_Init+0x74>)
 8000f60:	f002 fae2 	bl	8003528 <HAL_I2CEx_ConfigDigitalFilter>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d001      	beq.n	8000f6e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000f6a:	f000 f913 	bl	8001194 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f6e:	bf00      	nop
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	200001a0 	.word	0x200001a0
 8000f78:	40005400 	.word	0x40005400
 8000f7c:	2000090e 	.word	0x2000090e

08000f80 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8000f84:	4b0f      	ldr	r3, [pc, #60]	; (8000fc4 <MX_RTC_Init+0x44>)
 8000f86:	4a10      	ldr	r2, [pc, #64]	; (8000fc8 <MX_RTC_Init+0x48>)
 8000f88:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000f8a:	4b0e      	ldr	r3, [pc, #56]	; (8000fc4 <MX_RTC_Init+0x44>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000f90:	4b0c      	ldr	r3, [pc, #48]	; (8000fc4 <MX_RTC_Init+0x44>)
 8000f92:	227f      	movs	r2, #127	; 0x7f
 8000f94:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000f96:	4b0b      	ldr	r3, [pc, #44]	; (8000fc4 <MX_RTC_Init+0x44>)
 8000f98:	22ff      	movs	r2, #255	; 0xff
 8000f9a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000f9c:	4b09      	ldr	r3, [pc, #36]	; (8000fc4 <MX_RTC_Init+0x44>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000fa2:	4b08      	ldr	r3, [pc, #32]	; (8000fc4 <MX_RTC_Init+0x44>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000fa8:	4b06      	ldr	r3, [pc, #24]	; (8000fc4 <MX_RTC_Init+0x44>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000fae:	4805      	ldr	r0, [pc, #20]	; (8000fc4 <MX_RTC_Init+0x44>)
 8000fb0:	f003 fd2a 	bl	8004a08 <HAL_RTC_Init>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8000fba:	f000 f8eb 	bl	8001194 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000fbe:	bf00      	nop
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	2000023c 	.word	0x2000023c
 8000fc8:	40002800 	.word	0x40002800

08000fcc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b088      	sub	sp, #32
 8000fd0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd2:	f107 030c 	add.w	r3, r7, #12
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	601a      	str	r2, [r3, #0]
 8000fda:	605a      	str	r2, [r3, #4]
 8000fdc:	609a      	str	r2, [r3, #8]
 8000fde:	60da      	str	r2, [r3, #12]
 8000fe0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000fe2:	4b67      	ldr	r3, [pc, #412]	; (8001180 <MX_GPIO_Init+0x1b4>)
 8000fe4:	695b      	ldr	r3, [r3, #20]
 8000fe6:	4a66      	ldr	r2, [pc, #408]	; (8001180 <MX_GPIO_Init+0x1b4>)
 8000fe8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000fec:	6153      	str	r3, [r2, #20]
 8000fee:	4b64      	ldr	r3, [pc, #400]	; (8001180 <MX_GPIO_Init+0x1b4>)
 8000ff0:	695b      	ldr	r3, [r3, #20]
 8000ff2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000ff6:	60bb      	str	r3, [r7, #8]
 8000ff8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ffa:	4b61      	ldr	r3, [pc, #388]	; (8001180 <MX_GPIO_Init+0x1b4>)
 8000ffc:	695b      	ldr	r3, [r3, #20]
 8000ffe:	4a60      	ldr	r2, [pc, #384]	; (8001180 <MX_GPIO_Init+0x1b4>)
 8001000:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001004:	6153      	str	r3, [r2, #20]
 8001006:	4b5e      	ldr	r3, [pc, #376]	; (8001180 <MX_GPIO_Init+0x1b4>)
 8001008:	695b      	ldr	r3, [r3, #20]
 800100a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800100e:	607b      	str	r3, [r7, #4]
 8001010:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001012:	4b5b      	ldr	r3, [pc, #364]	; (8001180 <MX_GPIO_Init+0x1b4>)
 8001014:	695b      	ldr	r3, [r3, #20]
 8001016:	4a5a      	ldr	r2, [pc, #360]	; (8001180 <MX_GPIO_Init+0x1b4>)
 8001018:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800101c:	6153      	str	r3, [r2, #20]
 800101e:	4b58      	ldr	r3, [pc, #352]	; (8001180 <MX_GPIO_Init+0x1b4>)
 8001020:	695b      	ldr	r3, [r3, #20]
 8001022:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001026:	603b      	str	r3, [r7, #0]
 8001028:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MUX_SELECT_2_Pin|MUX_SELECT_1_Pin|MUX_SELECT_3_Pin|MOTOR_IN_3_2_Pin 
 800102a:	2200      	movs	r2, #0
 800102c:	f640 410e 	movw	r1, #3086	; 0xc0e
 8001030:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001034:	f002 f96e 	bl	8003314 <HAL_GPIO_WritePin>
                          |MOTOR_IN_3_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_IN_2_1_GPIO_Port, MOTOR_IN_2_1_Pin, GPIO_PIN_RESET);
 8001038:	2200      	movs	r2, #0
 800103a:	2120      	movs	r1, #32
 800103c:	4851      	ldr	r0, [pc, #324]	; (8001184 <MX_GPIO_Init+0x1b8>)
 800103e:	f002 f969 	bl	8003314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MOTOR_IN_1_1_Pin */
  GPIO_InitStruct.Pin = MOTOR_IN_1_1_Pin;
 8001042:	2302      	movs	r3, #2
 8001044:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001046:	2300      	movs	r3, #0
 8001048:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104a:	2300      	movs	r3, #0
 800104c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MOTOR_IN_1_1_GPIO_Port, &GPIO_InitStruct);
 800104e:	f107 030c 	add.w	r3, r7, #12
 8001052:	4619      	mov	r1, r3
 8001054:	484c      	ldr	r0, [pc, #304]	; (8001188 <MX_GPIO_Init+0x1bc>)
 8001056:	f001 ffd3 	bl	8003000 <HAL_GPIO_Init>

  /*Configure GPIO pins : MUX_SELECT_2_Pin MUX_SELECT_1_Pin MUX_SELECT_3_Pin MOTOR_IN_3_2_Pin 
                           MOTOR_IN_3_1_Pin */
  GPIO_InitStruct.Pin = MUX_SELECT_2_Pin|MUX_SELECT_1_Pin|MUX_SELECT_3_Pin|MOTOR_IN_3_2_Pin 
 800105a:	f640 430e 	movw	r3, #3086	; 0xc0e
 800105e:	60fb      	str	r3, [r7, #12]
                          |MOTOR_IN_3_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001060:	2301      	movs	r3, #1
 8001062:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001064:	2300      	movs	r3, #0
 8001066:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001068:	2300      	movs	r3, #0
 800106a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800106c:	f107 030c 	add.w	r3, r7, #12
 8001070:	4619      	mov	r1, r3
 8001072:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001076:	f001 ffc3 	bl	8003000 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENCODER_B3_Pin ENCODER_A2_Pin ENCODER_B2_Pin ENCODER_A3_Pin */
  GPIO_InitStruct.Pin = ENCODER_B3_Pin|ENCODER_A2_Pin|ENCODER_B2_Pin|ENCODER_A3_Pin;
 800107a:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 800107e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001080:	4b42      	ldr	r3, [pc, #264]	; (800118c <MX_GPIO_Init+0x1c0>)
 8001082:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001084:	2300      	movs	r3, #0
 8001086:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001088:	f107 030c 	add.w	r3, r7, #12
 800108c:	4619      	mov	r1, r3
 800108e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001092:	f001 ffb5 	bl	8003000 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENCODER_A1_Pin ENCODER_B1_Pin */
  GPIO_InitStruct.Pin = ENCODER_A1_Pin|ENCODER_B1_Pin;
 8001096:	2303      	movs	r3, #3
 8001098:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800109a:	4b3c      	ldr	r3, [pc, #240]	; (800118c <MX_GPIO_Init+0x1c0>)
 800109c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109e:	2300      	movs	r3, #0
 80010a0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010a2:	f107 030c 	add.w	r3, r7, #12
 80010a6:	4619      	mov	r1, r3
 80010a8:	4836      	ldr	r0, [pc, #216]	; (8001184 <MX_GPIO_Init+0x1b8>)
 80010aa:	f001 ffa9 	bl	8003000 <HAL_GPIO_Init>

  /*Configure GPIO pin : STATUS_Pin */
  GPIO_InitStruct.Pin = STATUS_Pin;
 80010ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010b4:	2300      	movs	r3, #0
 80010b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010b8:	2301      	movs	r3, #1
 80010ba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(STATUS_GPIO_Port, &GPIO_InitStruct);
 80010bc:	f107 030c 	add.w	r3, r7, #12
 80010c0:	4619      	mov	r1, r3
 80010c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010c6:	f001 ff9b 	bl	8003000 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUMPER_Pin */
  GPIO_InitStruct.Pin = BUMPER_Pin;
 80010ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010d0:	4b2f      	ldr	r3, [pc, #188]	; (8001190 <MX_GPIO_Init+0x1c4>)
 80010d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010d4:	2301      	movs	r3, #1
 80010d6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUMPER_GPIO_Port, &GPIO_InitStruct);
 80010d8:	f107 030c 	add.w	r3, r7, #12
 80010dc:	4619      	mov	r1, r3
 80010de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010e2:	f001 ff8d 	bl	8003000 <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTOR_IN_1_2_Pin */
  GPIO_InitStruct.Pin = MOTOR_IN_1_2_Pin;
 80010e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80010ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010ec:	2300      	movs	r3, #0
 80010ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f0:	2300      	movs	r3, #0
 80010f2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MOTOR_IN_1_2_GPIO_Port, &GPIO_InitStruct);
 80010f4:	f107 030c 	add.w	r3, r7, #12
 80010f8:	4619      	mov	r1, r3
 80010fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010fe:	f001 ff7f 	bl	8003000 <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTOR_IN_2_2_Pin */
  GPIO_InitStruct.Pin = MOTOR_IN_2_2_Pin;
 8001102:	2310      	movs	r3, #16
 8001104:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001106:	2300      	movs	r3, #0
 8001108:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110a:	2300      	movs	r3, #0
 800110c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MOTOR_IN_2_2_GPIO_Port, &GPIO_InitStruct);
 800110e:	f107 030c 	add.w	r3, r7, #12
 8001112:	4619      	mov	r1, r3
 8001114:	481b      	ldr	r0, [pc, #108]	; (8001184 <MX_GPIO_Init+0x1b8>)
 8001116:	f001 ff73 	bl	8003000 <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTOR_IN_2_1_Pin */
  GPIO_InitStruct.Pin = MOTOR_IN_2_1_Pin;
 800111a:	2320      	movs	r3, #32
 800111c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800111e:	2301      	movs	r3, #1
 8001120:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001122:	2300      	movs	r3, #0
 8001124:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001126:	2300      	movs	r3, #0
 8001128:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MOTOR_IN_2_1_GPIO_Port, &GPIO_InitStruct);
 800112a:	f107 030c 	add.w	r3, r7, #12
 800112e:	4619      	mov	r1, r3
 8001130:	4814      	ldr	r0, [pc, #80]	; (8001184 <MX_GPIO_Init+0x1b8>)
 8001132:	f001 ff65 	bl	8003000 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001136:	2200      	movs	r2, #0
 8001138:	2100      	movs	r1, #0
 800113a:	2006      	movs	r0, #6
 800113c:	f001 ff29 	bl	8002f92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001140:	2006      	movs	r0, #6
 8001142:	f001 ff42 	bl	8002fca <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001146:	2200      	movs	r2, #0
 8001148:	2100      	movs	r1, #0
 800114a:	2007      	movs	r0, #7
 800114c:	f001 ff21 	bl	8002f92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001150:	2007      	movs	r0, #7
 8001152:	f001 ff3a 	bl	8002fca <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001156:	2200      	movs	r2, #0
 8001158:	2100      	movs	r1, #0
 800115a:	2017      	movs	r0, #23
 800115c:	f001 ff19 	bl	8002f92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001160:	2017      	movs	r0, #23
 8001162:	f001 ff32 	bl	8002fca <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8001166:	2200      	movs	r2, #0
 8001168:	2101      	movs	r1, #1
 800116a:	2028      	movs	r0, #40	; 0x28
 800116c:	f001 ff11 	bl	8002f92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001170:	2028      	movs	r0, #40	; 0x28
 8001172:	f001 ff2a 	bl	8002fca <HAL_NVIC_EnableIRQ>

}
 8001176:	bf00      	nop
 8001178:	3720      	adds	r7, #32
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	40021000 	.word	0x40021000
 8001184:	48000400 	.word	0x48000400
 8001188:	48001400 	.word	0x48001400
 800118c:	10110000 	.word	0x10110000
 8001190:	10210000 	.word	0x10210000

08001194 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
	//
	//		if (buffer == 0) {
	//			HAL_I2C_Slave_Transmit(&hi2c1, buffer, 4, 1000);
	//		}
  /* USER CODE END Error_Handler_Debug */
}
 8001198:	bf00      	nop
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
	...

080011a4 <initMotors>:

float V1Target = 0.0;
float V2Target = 0.0;
float V3Target = 0.0;

void initMotors(){
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0

	for (uint8_t i = 0; i < AMOUNT_OF_MOTOR_CHANNELS-1; i++){
 80011aa:	2300      	movs	r3, #0
 80011ac:	71fb      	strb	r3, [r7, #7]
 80011ae:	e006      	b.n	80011be <initMotors+0x1a>
		pwm[i] = 0;
 80011b0:	79fb      	ldrb	r3, [r7, #7]
 80011b2:	4a0b      	ldr	r2, [pc, #44]	; (80011e0 <initMotors+0x3c>)
 80011b4:	2100      	movs	r1, #0
 80011b6:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < AMOUNT_OF_MOTOR_CHANNELS-1; i++){
 80011b8:	79fb      	ldrb	r3, [r7, #7]
 80011ba:	3301      	adds	r3, #1
 80011bc:	71fb      	strb	r3, [r7, #7]
 80011be:	79fb      	ldrb	r3, [r7, #7]
 80011c0:	2b04      	cmp	r3, #4
 80011c2:	d9f5      	bls.n	80011b0 <initMotors+0xc>
	}

	MX_TIM2_Init();
 80011c4:	f000 f812 	bl	80011ec <MX_TIM2_Init>
	HAL_TIM_Base_Start_IT(&htim2);
 80011c8:	4806      	ldr	r0, [pc, #24]	; (80011e4 <initMotors+0x40>)
 80011ca:	f003 fd2d 	bl	8004c28 <HAL_TIM_Base_Start_IT>
	MX_TIM3_Init();
 80011ce:	f000 f87f 	bl	80012d0 <MX_TIM3_Init>
	HAL_TIM_Base_Start_IT(&htim3);
 80011d2:	4805      	ldr	r0, [pc, #20]	; (80011e8 <initMotors+0x44>)
 80011d4:	f003 fd28 	bl	8004c28 <HAL_TIM_Base_Start_IT>
}
 80011d8:	bf00      	nop
 80011da:	3708      	adds	r7, #8
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	20000100 	.word	0x20000100
 80011e4:	20000108 	.word	0x20000108
 80011e8:	2000006c 	.word	0x2000006c

080011ec <MX_TIM2_Init>:

void MX_TIM2_Init(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b08e      	sub	sp, #56	; 0x38
 80011f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011f6:	2200      	movs	r2, #0
 80011f8:	601a      	str	r2, [r3, #0]
 80011fa:	605a      	str	r2, [r3, #4]
 80011fc:	609a      	str	r2, [r3, #8]
 80011fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001200:	f107 031c 	add.w	r3, r7, #28
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]
 8001208:	605a      	str	r2, [r3, #4]
 800120a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800120c:	463b      	mov	r3, r7
 800120e:	2200      	movs	r2, #0
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	605a      	str	r2, [r3, #4]
 8001214:	609a      	str	r2, [r3, #8]
 8001216:	60da      	str	r2, [r3, #12]
 8001218:	611a      	str	r2, [r3, #16]
 800121a:	615a      	str	r2, [r3, #20]
 800121c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800121e:	4b2b      	ldr	r3, [pc, #172]	; (80012cc <MX_TIM2_Init+0xe0>)
 8001220:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001224:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48;
 8001226:	4b29      	ldr	r3, [pc, #164]	; (80012cc <MX_TIM2_Init+0xe0>)
 8001228:	2230      	movs	r2, #48	; 0x30
 800122a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800122c:	4b27      	ldr	r3, [pc, #156]	; (80012cc <MX_TIM2_Init+0xe0>)
 800122e:	2200      	movs	r2, #0
 8001230:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 8001232:	4b26      	ldr	r3, [pc, #152]	; (80012cc <MX_TIM2_Init+0xe0>)
 8001234:	2264      	movs	r2, #100	; 0x64
 8001236:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001238:	4b24      	ldr	r3, [pc, #144]	; (80012cc <MX_TIM2_Init+0xe0>)
 800123a:	2200      	movs	r2, #0
 800123c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800123e:	4b23      	ldr	r3, [pc, #140]	; (80012cc <MX_TIM2_Init+0xe0>)
 8001240:	2200      	movs	r2, #0
 8001242:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001244:	4821      	ldr	r0, [pc, #132]	; (80012cc <MX_TIM2_Init+0xe0>)
 8001246:	f003 fcc4 	bl	8004bd2 <HAL_TIM_Base_Init>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001250:	f7ff ffa0 	bl	8001194 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001254:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001258:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800125a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800125e:	4619      	mov	r1, r3
 8001260:	481a      	ldr	r0, [pc, #104]	; (80012cc <MX_TIM2_Init+0xe0>)
 8001262:	f003 ff77 	bl	8005154 <HAL_TIM_ConfigClockSource>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800126c:	f7ff ff92 	bl	8001194 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001270:	4816      	ldr	r0, [pc, #88]	; (80012cc <MX_TIM2_Init+0xe0>)
 8001272:	f003 fd03 	bl	8004c7c <HAL_TIM_PWM_Init>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800127c:	f7ff ff8a 	bl	8001194 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001280:	2300      	movs	r3, #0
 8001282:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001284:	2300      	movs	r3, #0
 8001286:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001288:	f107 031c 	add.w	r3, r7, #28
 800128c:	4619      	mov	r1, r3
 800128e:	480f      	ldr	r0, [pc, #60]	; (80012cc <MX_TIM2_Init+0xe0>)
 8001290:	f004 fbfa 	bl	8005a88 <HAL_TIMEx_MasterConfigSynchronization>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800129a:	f7ff ff7b 	bl	8001194 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800129e:	2360      	movs	r3, #96	; 0x60
 80012a0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80012a2:	2300      	movs	r3, #0
 80012a4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012a6:	2300      	movs	r3, #0
 80012a8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012aa:	2300      	movs	r3, #0
 80012ac:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012ae:	463b      	mov	r3, r7
 80012b0:	2200      	movs	r2, #0
 80012b2:	4619      	mov	r1, r3
 80012b4:	4805      	ldr	r0, [pc, #20]	; (80012cc <MX_TIM2_Init+0xe0>)
 80012b6:	f003 fe35 	bl	8004f24 <HAL_TIM_PWM_ConfigChannel>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80012c0:	f7ff ff68 	bl	8001194 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012c4:	bf00      	nop
 80012c6:	3738      	adds	r7, #56	; 0x38
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	20000108 	.word	0x20000108

080012d0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM3_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b08e      	sub	sp, #56	; 0x38
 80012d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012da:	2200      	movs	r2, #0
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	605a      	str	r2, [r3, #4]
 80012e0:	609a      	str	r2, [r3, #8]
 80012e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012e4:	f107 031c 	add.w	r3, r7, #28
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
 80012ec:	605a      	str	r2, [r3, #4]
 80012ee:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012f0:	463b      	mov	r3, r7
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	605a      	str	r2, [r3, #4]
 80012f8:	609a      	str	r2, [r3, #8]
 80012fa:	60da      	str	r2, [r3, #12]
 80012fc:	611a      	str	r2, [r3, #16]
 80012fe:	615a      	str	r2, [r3, #20]
 8001300:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001302:	4b2b      	ldr	r3, [pc, #172]	; (80013b0 <MX_TIM3_Init+0xe0>)
 8001304:	4a2b      	ldr	r2, [pc, #172]	; (80013b4 <MX_TIM3_Init+0xe4>)
 8001306:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 48;
 8001308:	4b29      	ldr	r3, [pc, #164]	; (80013b0 <MX_TIM3_Init+0xe0>)
 800130a:	2230      	movs	r2, #48	; 0x30
 800130c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800130e:	4b28      	ldr	r3, [pc, #160]	; (80013b0 <MX_TIM3_Init+0xe0>)
 8001310:	2200      	movs	r2, #0
 8001312:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 8001314:	4b26      	ldr	r3, [pc, #152]	; (80013b0 <MX_TIM3_Init+0xe0>)
 8001316:	f242 7210 	movw	r2, #10000	; 0x2710
 800131a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800131c:	4b24      	ldr	r3, [pc, #144]	; (80013b0 <MX_TIM3_Init+0xe0>)
 800131e:	2200      	movs	r2, #0
 8001320:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001322:	4b23      	ldr	r3, [pc, #140]	; (80013b0 <MX_TIM3_Init+0xe0>)
 8001324:	2200      	movs	r2, #0
 8001326:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001328:	4821      	ldr	r0, [pc, #132]	; (80013b0 <MX_TIM3_Init+0xe0>)
 800132a:	f003 fc52 	bl	8004bd2 <HAL_TIM_Base_Init>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001334:	f7ff ff2e 	bl	8001194 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001338:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800133c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800133e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001342:	4619      	mov	r1, r3
 8001344:	481a      	ldr	r0, [pc, #104]	; (80013b0 <MX_TIM3_Init+0xe0>)
 8001346:	f003 ff05 	bl	8005154 <HAL_TIM_ConfigClockSource>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001350:	f7ff ff20 	bl	8001194 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001354:	4816      	ldr	r0, [pc, #88]	; (80013b0 <MX_TIM3_Init+0xe0>)
 8001356:	f003 fc91 	bl	8004c7c <HAL_TIM_PWM_Init>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001360:	f7ff ff18 	bl	8001194 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001364:	2300      	movs	r3, #0
 8001366:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001368:	2300      	movs	r3, #0
 800136a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800136c:	f107 031c 	add.w	r3, r7, #28
 8001370:	4619      	mov	r1, r3
 8001372:	480f      	ldr	r0, [pc, #60]	; (80013b0 <MX_TIM3_Init+0xe0>)
 8001374:	f004 fb88 	bl	8005a88 <HAL_TIMEx_MasterConfigSynchronization>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800137e:	f7ff ff09 	bl	8001194 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001382:	2360      	movs	r3, #96	; 0x60
 8001384:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001386:	2300      	movs	r3, #0
 8001388:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800138a:	2300      	movs	r3, #0
 800138c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800138e:	2300      	movs	r3, #0
 8001390:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001392:	463b      	mov	r3, r7
 8001394:	2200      	movs	r2, #0
 8001396:	4619      	mov	r1, r3
 8001398:	4805      	ldr	r0, [pc, #20]	; (80013b0 <MX_TIM3_Init+0xe0>)
 800139a:	f003 fdc3 	bl	8004f24 <HAL_TIM_PWM_ConfigChannel>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80013a4:	f7ff fef6 	bl	8001194 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80013a8:	bf00      	nop
 80013aa:	3738      	adds	r7, #56	; 0x38
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	2000006c 	.word	0x2000006c
 80013b4:	40000400 	.word	0x40000400

080013b8 <moveRobot>:



void moveRobot(float OM, float Theta, float VxW, float VyW){
 80013b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013bc:	b086      	sub	sp, #24
 80013be:	af00      	add	r7, sp, #0
 80013c0:	ed87 0a03 	vstr	s0, [r7, #12]
 80013c4:	edc7 0a02 	vstr	s1, [r7, #8]
 80013c8:	ed87 1a01 	vstr	s2, [r7, #4]
 80013cc:	edc7 1a00 	vstr	s3, [r7]
	float VxM = cos(Theta) * VxW + sin(Theta) * VyW;
 80013d0:	68b8      	ldr	r0, [r7, #8]
 80013d2:	f7ff f85d 	bl	8000490 <__aeabi_f2d>
 80013d6:	4602      	mov	r2, r0
 80013d8:	460b      	mov	r3, r1
 80013da:	ec43 2b10 	vmov	d0, r2, r3
 80013de:	f004 fc0b 	bl	8005bf8 <cos>
 80013e2:	ec59 8b10 	vmov	r8, r9, d0
 80013e6:	6878      	ldr	r0, [r7, #4]
 80013e8:	f7ff f852 	bl	8000490 <__aeabi_f2d>
 80013ec:	4602      	mov	r2, r0
 80013ee:	460b      	mov	r3, r1
 80013f0:	4640      	mov	r0, r8
 80013f2:	4649      	mov	r1, r9
 80013f4:	f7ff f8a4 	bl	8000540 <__aeabi_dmul>
 80013f8:	4602      	mov	r2, r0
 80013fa:	460b      	mov	r3, r1
 80013fc:	4690      	mov	r8, r2
 80013fe:	4699      	mov	r9, r3
 8001400:	68b8      	ldr	r0, [r7, #8]
 8001402:	f7ff f845 	bl	8000490 <__aeabi_f2d>
 8001406:	4602      	mov	r2, r0
 8001408:	460b      	mov	r3, r1
 800140a:	ec43 2b10 	vmov	d0, r2, r3
 800140e:	f004 fc37 	bl	8005c80 <sin>
 8001412:	ec5b ab10 	vmov	sl, fp, d0
 8001416:	6838      	ldr	r0, [r7, #0]
 8001418:	f7ff f83a 	bl	8000490 <__aeabi_f2d>
 800141c:	4602      	mov	r2, r0
 800141e:	460b      	mov	r3, r1
 8001420:	4650      	mov	r0, sl
 8001422:	4659      	mov	r1, fp
 8001424:	f7ff f88c 	bl	8000540 <__aeabi_dmul>
 8001428:	4602      	mov	r2, r0
 800142a:	460b      	mov	r3, r1
 800142c:	4640      	mov	r0, r8
 800142e:	4649      	mov	r1, r9
 8001430:	f7fe fed0 	bl	80001d4 <__adddf3>
 8001434:	4602      	mov	r2, r0
 8001436:	460b      	mov	r3, r1
 8001438:	4610      	mov	r0, r2
 800143a:	4619      	mov	r1, r3
 800143c:	f7ff fb42 	bl	8000ac4 <__aeabi_d2f>
 8001440:	4603      	mov	r3, r0
 8001442:	617b      	str	r3, [r7, #20]
	float VyM = -sin(Theta) * VxW + cos(Theta) * VyW;
 8001444:	68b8      	ldr	r0, [r7, #8]
 8001446:	f7ff f823 	bl	8000490 <__aeabi_f2d>
 800144a:	4602      	mov	r2, r0
 800144c:	460b      	mov	r3, r1
 800144e:	ec43 2b10 	vmov	d0, r2, r3
 8001452:	f004 fc15 	bl	8005c80 <sin>
 8001456:	ec53 2b10 	vmov	r2, r3, d0
 800145a:	4614      	mov	r4, r2
 800145c:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f7ff f815 	bl	8000490 <__aeabi_f2d>
 8001466:	4602      	mov	r2, r0
 8001468:	460b      	mov	r3, r1
 800146a:	4620      	mov	r0, r4
 800146c:	4629      	mov	r1, r5
 800146e:	f7ff f867 	bl	8000540 <__aeabi_dmul>
 8001472:	4603      	mov	r3, r0
 8001474:	460c      	mov	r4, r1
 8001476:	4625      	mov	r5, r4
 8001478:	461c      	mov	r4, r3
 800147a:	68b8      	ldr	r0, [r7, #8]
 800147c:	f7ff f808 	bl	8000490 <__aeabi_f2d>
 8001480:	4602      	mov	r2, r0
 8001482:	460b      	mov	r3, r1
 8001484:	ec43 2b10 	vmov	d0, r2, r3
 8001488:	f004 fbb6 	bl	8005bf8 <cos>
 800148c:	ec59 8b10 	vmov	r8, r9, d0
 8001490:	6838      	ldr	r0, [r7, #0]
 8001492:	f7fe fffd 	bl	8000490 <__aeabi_f2d>
 8001496:	4602      	mov	r2, r0
 8001498:	460b      	mov	r3, r1
 800149a:	4640      	mov	r0, r8
 800149c:	4649      	mov	r1, r9
 800149e:	f7ff f84f 	bl	8000540 <__aeabi_dmul>
 80014a2:	4602      	mov	r2, r0
 80014a4:	460b      	mov	r3, r1
 80014a6:	4620      	mov	r0, r4
 80014a8:	4629      	mov	r1, r5
 80014aa:	f7fe fe93 	bl	80001d4 <__adddf3>
 80014ae:	4603      	mov	r3, r0
 80014b0:	460c      	mov	r4, r1
 80014b2:	4618      	mov	r0, r3
 80014b4:	4621      	mov	r1, r4
 80014b6:	f7ff fb05 	bl	8000ac4 <__aeabi_d2f>
 80014ba:	4603      	mov	r3, r0
 80014bc:	613b      	str	r3, [r7, #16]

	V1Target = -VxM/(2.0*WHEEL_CENTER_RADIUS) -(sqrt(3.0)*VyM)/(2.0*WHEEL_CENTER_RADIUS) + WHEEL_CENTER_RADIUS*OM;
 80014be:	edd7 7a05 	vldr	s15, [r7, #20]
 80014c2:	eef1 7a67 	vneg.f32	s15, s15
 80014c6:	ee17 3a90 	vmov	r3, s15
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7fe ffe0 	bl	8000490 <__aeabi_f2d>
 80014d0:	f04f 0200 	mov.w	r2, #0
 80014d4:	4b50      	ldr	r3, [pc, #320]	; (8001618 <moveRobot+0x260>)
 80014d6:	f7ff f95d 	bl	8000794 <__aeabi_ddiv>
 80014da:	4603      	mov	r3, r0
 80014dc:	460c      	mov	r4, r1
 80014de:	4625      	mov	r5, r4
 80014e0:	461c      	mov	r4, r3
 80014e2:	6938      	ldr	r0, [r7, #16]
 80014e4:	f7fe ffd4 	bl	8000490 <__aeabi_f2d>
 80014e8:	a349      	add	r3, pc, #292	; (adr r3, 8001610 <moveRobot+0x258>)
 80014ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ee:	f7ff f827 	bl	8000540 <__aeabi_dmul>
 80014f2:	4602      	mov	r2, r0
 80014f4:	460b      	mov	r3, r1
 80014f6:	4610      	mov	r0, r2
 80014f8:	4619      	mov	r1, r3
 80014fa:	f04f 0200 	mov.w	r2, #0
 80014fe:	4b46      	ldr	r3, [pc, #280]	; (8001618 <moveRobot+0x260>)
 8001500:	f7ff f948 	bl	8000794 <__aeabi_ddiv>
 8001504:	4602      	mov	r2, r0
 8001506:	460b      	mov	r3, r1
 8001508:	4620      	mov	r0, r4
 800150a:	4629      	mov	r1, r5
 800150c:	f7fe fe60 	bl	80001d0 <__aeabi_dsub>
 8001510:	4603      	mov	r3, r0
 8001512:	460c      	mov	r4, r1
 8001514:	4625      	mov	r5, r4
 8001516:	461c      	mov	r4, r3
 8001518:	68f8      	ldr	r0, [r7, #12]
 800151a:	f7fe ffb9 	bl	8000490 <__aeabi_f2d>
 800151e:	f04f 0200 	mov.w	r2, #0
 8001522:	4b3e      	ldr	r3, [pc, #248]	; (800161c <moveRobot+0x264>)
 8001524:	f7ff f80c 	bl	8000540 <__aeabi_dmul>
 8001528:	4602      	mov	r2, r0
 800152a:	460b      	mov	r3, r1
 800152c:	4620      	mov	r0, r4
 800152e:	4629      	mov	r1, r5
 8001530:	f7fe fe50 	bl	80001d4 <__adddf3>
 8001534:	4603      	mov	r3, r0
 8001536:	460c      	mov	r4, r1
 8001538:	4618      	mov	r0, r3
 800153a:	4621      	mov	r1, r4
 800153c:	f7ff fac2 	bl	8000ac4 <__aeabi_d2f>
 8001540:	4602      	mov	r2, r0
 8001542:	4b37      	ldr	r3, [pc, #220]	; (8001620 <moveRobot+0x268>)
 8001544:	601a      	str	r2, [r3, #0]
	V2Target = VxM+WHEEL_CENTER_RADIUS*OM;
 8001546:	6978      	ldr	r0, [r7, #20]
 8001548:	f7fe ffa2 	bl	8000490 <__aeabi_f2d>
 800154c:	4604      	mov	r4, r0
 800154e:	460d      	mov	r5, r1
 8001550:	68f8      	ldr	r0, [r7, #12]
 8001552:	f7fe ff9d 	bl	8000490 <__aeabi_f2d>
 8001556:	f04f 0200 	mov.w	r2, #0
 800155a:	4b30      	ldr	r3, [pc, #192]	; (800161c <moveRobot+0x264>)
 800155c:	f7fe fff0 	bl	8000540 <__aeabi_dmul>
 8001560:	4602      	mov	r2, r0
 8001562:	460b      	mov	r3, r1
 8001564:	4620      	mov	r0, r4
 8001566:	4629      	mov	r1, r5
 8001568:	f7fe fe34 	bl	80001d4 <__adddf3>
 800156c:	4603      	mov	r3, r0
 800156e:	460c      	mov	r4, r1
 8001570:	4618      	mov	r0, r3
 8001572:	4621      	mov	r1, r4
 8001574:	f7ff faa6 	bl	8000ac4 <__aeabi_d2f>
 8001578:	4602      	mov	r2, r0
 800157a:	4b2a      	ldr	r3, [pc, #168]	; (8001624 <moveRobot+0x26c>)
 800157c:	601a      	str	r2, [r3, #0]
	V3Target = -VxM/(2.0*WHEEL_CENTER_RADIUS) +(sqrt(3.0)*VyM)/(2.0*WHEEL_CENTER_RADIUS) + WHEEL_CENTER_RADIUS*OM;
 800157e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001582:	eef1 7a67 	vneg.f32	s15, s15
 8001586:	ee17 3a90 	vmov	r3, s15
 800158a:	4618      	mov	r0, r3
 800158c:	f7fe ff80 	bl	8000490 <__aeabi_f2d>
 8001590:	f04f 0200 	mov.w	r2, #0
 8001594:	4b20      	ldr	r3, [pc, #128]	; (8001618 <moveRobot+0x260>)
 8001596:	f7ff f8fd 	bl	8000794 <__aeabi_ddiv>
 800159a:	4603      	mov	r3, r0
 800159c:	460c      	mov	r4, r1
 800159e:	4625      	mov	r5, r4
 80015a0:	461c      	mov	r4, r3
 80015a2:	6938      	ldr	r0, [r7, #16]
 80015a4:	f7fe ff74 	bl	8000490 <__aeabi_f2d>
 80015a8:	a319      	add	r3, pc, #100	; (adr r3, 8001610 <moveRobot+0x258>)
 80015aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ae:	f7fe ffc7 	bl	8000540 <__aeabi_dmul>
 80015b2:	4602      	mov	r2, r0
 80015b4:	460b      	mov	r3, r1
 80015b6:	4610      	mov	r0, r2
 80015b8:	4619      	mov	r1, r3
 80015ba:	f04f 0200 	mov.w	r2, #0
 80015be:	4b16      	ldr	r3, [pc, #88]	; (8001618 <moveRobot+0x260>)
 80015c0:	f7ff f8e8 	bl	8000794 <__aeabi_ddiv>
 80015c4:	4602      	mov	r2, r0
 80015c6:	460b      	mov	r3, r1
 80015c8:	4620      	mov	r0, r4
 80015ca:	4629      	mov	r1, r5
 80015cc:	f7fe fe02 	bl	80001d4 <__adddf3>
 80015d0:	4603      	mov	r3, r0
 80015d2:	460c      	mov	r4, r1
 80015d4:	4625      	mov	r5, r4
 80015d6:	461c      	mov	r4, r3
 80015d8:	68f8      	ldr	r0, [r7, #12]
 80015da:	f7fe ff59 	bl	8000490 <__aeabi_f2d>
 80015de:	f04f 0200 	mov.w	r2, #0
 80015e2:	4b0e      	ldr	r3, [pc, #56]	; (800161c <moveRobot+0x264>)
 80015e4:	f7fe ffac 	bl	8000540 <__aeabi_dmul>
 80015e8:	4602      	mov	r2, r0
 80015ea:	460b      	mov	r3, r1
 80015ec:	4620      	mov	r0, r4
 80015ee:	4629      	mov	r1, r5
 80015f0:	f7fe fdf0 	bl	80001d4 <__adddf3>
 80015f4:	4603      	mov	r3, r0
 80015f6:	460c      	mov	r4, r1
 80015f8:	4618      	mov	r0, r3
 80015fa:	4621      	mov	r1, r4
 80015fc:	f7ff fa62 	bl	8000ac4 <__aeabi_d2f>
 8001600:	4602      	mov	r2, r0
 8001602:	4b09      	ldr	r3, [pc, #36]	; (8001628 <moveRobot+0x270>)
 8001604:	601a      	str	r2, [r3, #0]
}
 8001606:	bf00      	nop
 8001608:	3718      	adds	r7, #24
 800160a:	46bd      	mov	sp, r7
 800160c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001610:	e8584caa 	.word	0xe8584caa
 8001614:	3ffbb67a 	.word	0x3ffbb67a
 8001618:	406e0000 	.word	0x406e0000
 800161c:	405e0000 	.word	0x405e0000
 8001620:	20000050 	.word	0x20000050
 8001624:	20000054 	.word	0x20000054
 8001628:	20000058 	.word	0x20000058

0800162c <demoMotors>:

void demoMotors(){
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
	moveRobot(0.0, 0.0, 50.0, 0.0);
 8001630:	eddf 1a21 	vldr	s3, [pc, #132]	; 80016b8 <demoMotors+0x8c>
 8001634:	ed9f 1a21 	vldr	s2, [pc, #132]	; 80016bc <demoMotors+0x90>
 8001638:	eddf 0a1f 	vldr	s1, [pc, #124]	; 80016b8 <demoMotors+0x8c>
 800163c:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 80016b8 <demoMotors+0x8c>
 8001640:	f7ff feba 	bl	80013b8 <moveRobot>
	HAL_Delay(2000);
 8001644:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001648:	f000 fbc6 	bl	8001dd8 <HAL_Delay>
	moveRobot(0.0, 0.0, 0.0, 50.0);
 800164c:	eddf 1a1b 	vldr	s3, [pc, #108]	; 80016bc <demoMotors+0x90>
 8001650:	ed9f 1a19 	vldr	s2, [pc, #100]	; 80016b8 <demoMotors+0x8c>
 8001654:	eddf 0a18 	vldr	s1, [pc, #96]	; 80016b8 <demoMotors+0x8c>
 8001658:	ed9f 0a17 	vldr	s0, [pc, #92]	; 80016b8 <demoMotors+0x8c>
 800165c:	f7ff feac 	bl	80013b8 <moveRobot>
	HAL_Delay(2000);
 8001660:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001664:	f000 fbb8 	bl	8001dd8 <HAL_Delay>
	moveRobot(0.0, 0.0, -50.0, 0.0);
 8001668:	eddf 1a13 	vldr	s3, [pc, #76]	; 80016b8 <demoMotors+0x8c>
 800166c:	ed9f 1a14 	vldr	s2, [pc, #80]	; 80016c0 <demoMotors+0x94>
 8001670:	eddf 0a11 	vldr	s1, [pc, #68]	; 80016b8 <demoMotors+0x8c>
 8001674:	ed9f 0a10 	vldr	s0, [pc, #64]	; 80016b8 <demoMotors+0x8c>
 8001678:	f7ff fe9e 	bl	80013b8 <moveRobot>
	HAL_Delay(2000);
 800167c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001680:	f000 fbaa 	bl	8001dd8 <HAL_Delay>
	moveRobot(0.0, 0.0, 0.0, -50.0);
 8001684:	eddf 1a0e 	vldr	s3, [pc, #56]	; 80016c0 <demoMotors+0x94>
 8001688:	ed9f 1a0b 	vldr	s2, [pc, #44]	; 80016b8 <demoMotors+0x8c>
 800168c:	eddf 0a0a 	vldr	s1, [pc, #40]	; 80016b8 <demoMotors+0x8c>
 8001690:	ed9f 0a09 	vldr	s0, [pc, #36]	; 80016b8 <demoMotors+0x8c>
 8001694:	f7ff fe90 	bl	80013b8 <moveRobot>
	HAL_Delay(2000);
 8001698:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800169c:	f000 fb9c 	bl	8001dd8 <HAL_Delay>
	moveRobot(0.0, 0.0, 0.0, 0.0);
 80016a0:	eddf 1a05 	vldr	s3, [pc, #20]	; 80016b8 <demoMotors+0x8c>
 80016a4:	ed9f 1a04 	vldr	s2, [pc, #16]	; 80016b8 <demoMotors+0x8c>
 80016a8:	eddf 0a03 	vldr	s1, [pc, #12]	; 80016b8 <demoMotors+0x8c>
 80016ac:	ed9f 0a02 	vldr	s0, [pc, #8]	; 80016b8 <demoMotors+0x8c>
 80016b0:	f7ff fe82 	bl	80013b8 <moveRobot>
}
 80016b4:	bf00      	nop
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	00000000 	.word	0x00000000
 80016bc:	42480000 	.word	0x42480000
 80016c0:	c2480000 	.word	0xc2480000

080016c4 <initSensors>:
#include "sensors.h"


uint16_t sensorValues[AMOUNT_OF_SENSORS] = {0};

void initSensors(){
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
	  MX_ADC1_Init();
 80016c8:	f000 f804 	bl	80016d4 <MX_ADC1_Init>
	  MX_ADC2_Init();
 80016cc:	f000 f872 	bl	80017b4 <MX_ADC2_Init>
}
 80016d0:	bf00      	nop
 80016d2:	bd80      	pop	{r7, pc}

080016d4 <MX_ADC1_Init>:

void MX_ADC1_Init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b08a      	sub	sp, #40	; 0x28
 80016d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80016da:	f107 031c 	add.w	r3, r7, #28
 80016de:	2200      	movs	r2, #0
 80016e0:	601a      	str	r2, [r3, #0]
 80016e2:	605a      	str	r2, [r3, #4]
 80016e4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80016e6:	1d3b      	adds	r3, r7, #4
 80016e8:	2200      	movs	r2, #0
 80016ea:	601a      	str	r2, [r3, #0]
 80016ec:	605a      	str	r2, [r3, #4]
 80016ee:	609a      	str	r2, [r3, #8]
 80016f0:	60da      	str	r2, [r3, #12]
 80016f2:	611a      	str	r2, [r3, #16]
 80016f4:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80016f6:	4b2e      	ldr	r3, [pc, #184]	; (80017b0 <MX_ADC1_Init+0xdc>)
 80016f8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80016fc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80016fe:	4b2c      	ldr	r3, [pc, #176]	; (80017b0 <MX_ADC1_Init+0xdc>)
 8001700:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001704:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001706:	4b2a      	ldr	r3, [pc, #168]	; (80017b0 <MX_ADC1_Init+0xdc>)
 8001708:	2200      	movs	r2, #0
 800170a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800170c:	4b28      	ldr	r3, [pc, #160]	; (80017b0 <MX_ADC1_Init+0xdc>)
 800170e:	2200      	movs	r2, #0
 8001710:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001712:	4b27      	ldr	r3, [pc, #156]	; (80017b0 <MX_ADC1_Init+0xdc>)
 8001714:	2200      	movs	r2, #0
 8001716:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001718:	4b25      	ldr	r3, [pc, #148]	; (80017b0 <MX_ADC1_Init+0xdc>)
 800171a:	2200      	movs	r2, #0
 800171c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001720:	4b23      	ldr	r3, [pc, #140]	; (80017b0 <MX_ADC1_Init+0xdc>)
 8001722:	2200      	movs	r2, #0
 8001724:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001726:	4b22      	ldr	r3, [pc, #136]	; (80017b0 <MX_ADC1_Init+0xdc>)
 8001728:	2201      	movs	r2, #1
 800172a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800172c:	4b20      	ldr	r3, [pc, #128]	; (80017b0 <MX_ADC1_Init+0xdc>)
 800172e:	2200      	movs	r2, #0
 8001730:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001732:	4b1f      	ldr	r3, [pc, #124]	; (80017b0 <MX_ADC1_Init+0xdc>)
 8001734:	2201      	movs	r2, #1
 8001736:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001738:	4b1d      	ldr	r3, [pc, #116]	; (80017b0 <MX_ADC1_Init+0xdc>)
 800173a:	2200      	movs	r2, #0
 800173c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001740:	4b1b      	ldr	r3, [pc, #108]	; (80017b0 <MX_ADC1_Init+0xdc>)
 8001742:	2204      	movs	r2, #4
 8001744:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001746:	4b1a      	ldr	r3, [pc, #104]	; (80017b0 <MX_ADC1_Init+0xdc>)
 8001748:	2200      	movs	r2, #0
 800174a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800174c:	4b18      	ldr	r3, [pc, #96]	; (80017b0 <MX_ADC1_Init+0xdc>)
 800174e:	2200      	movs	r2, #0
 8001750:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001752:	4817      	ldr	r0, [pc, #92]	; (80017b0 <MX_ADC1_Init+0xdc>)
 8001754:	f000 fb80 	bl	8001e58 <HAL_ADC_Init>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800175e:	f7ff fd19 	bl	8001194 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001762:	2300      	movs	r3, #0
 8001764:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001766:	f107 031c 	add.w	r3, r7, #28
 800176a:	4619      	mov	r1, r3
 800176c:	4810      	ldr	r0, [pc, #64]	; (80017b0 <MX_ADC1_Init+0xdc>)
 800176e:	f001 fa0f 	bl	8002b90 <HAL_ADCEx_MultiModeConfigChannel>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8001778:	f7ff fd0c 	bl	8001194 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800177c:	2301      	movs	r3, #1
 800177e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001780:	2301      	movs	r3, #1
 8001782:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001784:	2300      	movs	r3, #0
 8001786:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8001788:	2305      	movs	r3, #5
 800178a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800178c:	2300      	movs	r3, #0
 800178e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001790:	2300      	movs	r3, #0
 8001792:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001794:	1d3b      	adds	r3, r7, #4
 8001796:	4619      	mov	r1, r3
 8001798:	4805      	ldr	r0, [pc, #20]	; (80017b0 <MX_ADC1_Init+0xdc>)
 800179a:	f000 ff37 	bl	800260c <HAL_ADC_ConfigChannel>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 80017a4:	f7ff fcf6 	bl	8001194 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80017a8:	bf00      	nop
 80017aa:	3728      	adds	r7, #40	; 0x28
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	200001ec 	.word	0x200001ec

080017b4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
void MX_ADC2_Init(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b086      	sub	sp, #24
 80017b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80017ba:	463b      	mov	r3, r7
 80017bc:	2200      	movs	r2, #0
 80017be:	601a      	str	r2, [r3, #0]
 80017c0:	605a      	str	r2, [r3, #4]
 80017c2:	609a      	str	r2, [r3, #8]
 80017c4:	60da      	str	r2, [r3, #12]
 80017c6:	611a      	str	r2, [r3, #16]
 80017c8:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 80017ca:	4b27      	ldr	r3, [pc, #156]	; (8001868 <MX_ADC2_Init+0xb4>)
 80017cc:	4a27      	ldr	r2, [pc, #156]	; (800186c <MX_ADC2_Init+0xb8>)
 80017ce:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80017d0:	4b25      	ldr	r3, [pc, #148]	; (8001868 <MX_ADC2_Init+0xb4>)
 80017d2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80017d6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80017d8:	4b23      	ldr	r3, [pc, #140]	; (8001868 <MX_ADC2_Init+0xb4>)
 80017da:	2200      	movs	r2, #0
 80017dc:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80017de:	4b22      	ldr	r3, [pc, #136]	; (8001868 <MX_ADC2_Init+0xb4>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80017e4:	4b20      	ldr	r3, [pc, #128]	; (8001868 <MX_ADC2_Init+0xb4>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80017ea:	4b1f      	ldr	r3, [pc, #124]	; (8001868 <MX_ADC2_Init+0xb4>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80017f2:	4b1d      	ldr	r3, [pc, #116]	; (8001868 <MX_ADC2_Init+0xb4>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017f8:	4b1b      	ldr	r3, [pc, #108]	; (8001868 <MX_ADC2_Init+0xb4>)
 80017fa:	2201      	movs	r2, #1
 80017fc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017fe:	4b1a      	ldr	r3, [pc, #104]	; (8001868 <MX_ADC2_Init+0xb4>)
 8001800:	2200      	movs	r2, #0
 8001802:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001804:	4b18      	ldr	r3, [pc, #96]	; (8001868 <MX_ADC2_Init+0xb4>)
 8001806:	2201      	movs	r2, #1
 8001808:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800180a:	4b17      	ldr	r3, [pc, #92]	; (8001868 <MX_ADC2_Init+0xb4>)
 800180c:	2200      	movs	r2, #0
 800180e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001812:	4b15      	ldr	r3, [pc, #84]	; (8001868 <MX_ADC2_Init+0xb4>)
 8001814:	2204      	movs	r2, #4
 8001816:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001818:	4b13      	ldr	r3, [pc, #76]	; (8001868 <MX_ADC2_Init+0xb4>)
 800181a:	2200      	movs	r2, #0
 800181c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800181e:	4b12      	ldr	r3, [pc, #72]	; (8001868 <MX_ADC2_Init+0xb4>)
 8001820:	2200      	movs	r2, #0
 8001822:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001824:	4810      	ldr	r0, [pc, #64]	; (8001868 <MX_ADC2_Init+0xb4>)
 8001826:	f000 fb17 	bl	8001e58 <HAL_ADC_Init>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_ADC2_Init+0x80>
  {
    Error_Handler();
 8001830:	f7ff fcb0 	bl	8001194 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001834:	2301      	movs	r3, #1
 8001836:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001838:	2301      	movs	r3, #1
 800183a:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800183c:	2300      	movs	r3, #0
 800183e:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8001840:	2305      	movs	r3, #5
 8001842:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001844:	2300      	movs	r3, #0
 8001846:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001848:	2300      	movs	r3, #0
 800184a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800184c:	463b      	mov	r3, r7
 800184e:	4619      	mov	r1, r3
 8001850:	4805      	ldr	r0, [pc, #20]	; (8001868 <MX_ADC2_Init+0xb4>)
 8001852:	f000 fedb 	bl	800260c <HAL_ADC_ConfigChannel>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 800185c:	f7ff fc9a 	bl	8001194 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001860:	bf00      	nop
 8001862:	3718      	adds	r7, #24
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	20000150 	.word	0x20000150
 800186c:	50000100 	.word	0x50000100

08001870 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001876:	4b0f      	ldr	r3, [pc, #60]	; (80018b4 <HAL_MspInit+0x44>)
 8001878:	699b      	ldr	r3, [r3, #24]
 800187a:	4a0e      	ldr	r2, [pc, #56]	; (80018b4 <HAL_MspInit+0x44>)
 800187c:	f043 0301 	orr.w	r3, r3, #1
 8001880:	6193      	str	r3, [r2, #24]
 8001882:	4b0c      	ldr	r3, [pc, #48]	; (80018b4 <HAL_MspInit+0x44>)
 8001884:	699b      	ldr	r3, [r3, #24]
 8001886:	f003 0301 	and.w	r3, r3, #1
 800188a:	607b      	str	r3, [r7, #4]
 800188c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800188e:	4b09      	ldr	r3, [pc, #36]	; (80018b4 <HAL_MspInit+0x44>)
 8001890:	69db      	ldr	r3, [r3, #28]
 8001892:	4a08      	ldr	r2, [pc, #32]	; (80018b4 <HAL_MspInit+0x44>)
 8001894:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001898:	61d3      	str	r3, [r2, #28]
 800189a:	4b06      	ldr	r3, [pc, #24]	; (80018b4 <HAL_MspInit+0x44>)
 800189c:	69db      	ldr	r3, [r3, #28]
 800189e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018a2:	603b      	str	r3, [r7, #0]
 80018a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018a6:	bf00      	nop
 80018a8:	370c      	adds	r7, #12
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	40021000 	.word	0x40021000

080018b8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b08c      	sub	sp, #48	; 0x30
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c0:	f107 031c 	add.w	r3, r7, #28
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	605a      	str	r2, [r3, #4]
 80018ca:	609a      	str	r2, [r3, #8]
 80018cc:	60da      	str	r2, [r3, #12]
 80018ce:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80018d8:	d136      	bne.n	8001948 <HAL_ADC_MspInit+0x90>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80018da:	4b3b      	ldr	r3, [pc, #236]	; (80019c8 <HAL_ADC_MspInit+0x110>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	3301      	adds	r3, #1
 80018e0:	4a39      	ldr	r2, [pc, #228]	; (80019c8 <HAL_ADC_MspInit+0x110>)
 80018e2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80018e4:	4b38      	ldr	r3, [pc, #224]	; (80019c8 <HAL_ADC_MspInit+0x110>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	d10b      	bne.n	8001904 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80018ec:	4b37      	ldr	r3, [pc, #220]	; (80019cc <HAL_ADC_MspInit+0x114>)
 80018ee:	695b      	ldr	r3, [r3, #20]
 80018f0:	4a36      	ldr	r2, [pc, #216]	; (80019cc <HAL_ADC_MspInit+0x114>)
 80018f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018f6:	6153      	str	r3, [r2, #20]
 80018f8:	4b34      	ldr	r3, [pc, #208]	; (80019cc <HAL_ADC_MspInit+0x114>)
 80018fa:	695b      	ldr	r3, [r3, #20]
 80018fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001900:	61bb      	str	r3, [r7, #24]
 8001902:	69bb      	ldr	r3, [r7, #24]
    }
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001904:	4b31      	ldr	r3, [pc, #196]	; (80019cc <HAL_ADC_MspInit+0x114>)
 8001906:	695b      	ldr	r3, [r3, #20]
 8001908:	4a30      	ldr	r2, [pc, #192]	; (80019cc <HAL_ADC_MspInit+0x114>)
 800190a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800190e:	6153      	str	r3, [r2, #20]
 8001910:	4b2e      	ldr	r3, [pc, #184]	; (80019cc <HAL_ADC_MspInit+0x114>)
 8001912:	695b      	ldr	r3, [r3, #20]
 8001914:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001918:	617b      	str	r3, [r7, #20]
 800191a:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = MUX_OUT_Pin;
 800191c:	2301      	movs	r3, #1
 800191e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001920:	2303      	movs	r3, #3
 8001922:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001924:	2300      	movs	r3, #0
 8001926:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MUX_OUT_GPIO_Port, &GPIO_InitStruct);
 8001928:	f107 031c 	add.w	r3, r7, #28
 800192c:	4619      	mov	r1, r3
 800192e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001932:	f001 fb65 	bl	8003000 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001936:	2200      	movs	r2, #0
 8001938:	2100      	movs	r1, #0
 800193a:	2012      	movs	r0, #18
 800193c:	f001 fb29 	bl	8002f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001940:	2012      	movs	r0, #18
 8001942:	f001 fb42 	bl	8002fca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001946:	e03a      	b.n	80019be <HAL_ADC_MspInit+0x106>
  else if(hadc->Instance==ADC2)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a20      	ldr	r2, [pc, #128]	; (80019d0 <HAL_ADC_MspInit+0x118>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d135      	bne.n	80019be <HAL_ADC_MspInit+0x106>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001952:	4b1d      	ldr	r3, [pc, #116]	; (80019c8 <HAL_ADC_MspInit+0x110>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	3301      	adds	r3, #1
 8001958:	4a1b      	ldr	r2, [pc, #108]	; (80019c8 <HAL_ADC_MspInit+0x110>)
 800195a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800195c:	4b1a      	ldr	r3, [pc, #104]	; (80019c8 <HAL_ADC_MspInit+0x110>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	2b01      	cmp	r3, #1
 8001962:	d10b      	bne.n	800197c <HAL_ADC_MspInit+0xc4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001964:	4b19      	ldr	r3, [pc, #100]	; (80019cc <HAL_ADC_MspInit+0x114>)
 8001966:	695b      	ldr	r3, [r3, #20]
 8001968:	4a18      	ldr	r2, [pc, #96]	; (80019cc <HAL_ADC_MspInit+0x114>)
 800196a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800196e:	6153      	str	r3, [r2, #20]
 8001970:	4b16      	ldr	r3, [pc, #88]	; (80019cc <HAL_ADC_MspInit+0x114>)
 8001972:	695b      	ldr	r3, [r3, #20]
 8001974:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001978:	613b      	str	r3, [r7, #16]
 800197a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800197c:	4b13      	ldr	r3, [pc, #76]	; (80019cc <HAL_ADC_MspInit+0x114>)
 800197e:	695b      	ldr	r3, [r3, #20]
 8001980:	4a12      	ldr	r2, [pc, #72]	; (80019cc <HAL_ADC_MspInit+0x114>)
 8001982:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001986:	6153      	str	r3, [r2, #20]
 8001988:	4b10      	ldr	r3, [pc, #64]	; (80019cc <HAL_ADC_MspInit+0x114>)
 800198a:	695b      	ldr	r3, [r3, #20]
 800198c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001990:	60fb      	str	r3, [r7, #12]
 8001992:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SENSOR_Pin;
 8001994:	2310      	movs	r3, #16
 8001996:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001998:	2303      	movs	r3, #3
 800199a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199c:	2300      	movs	r3, #0
 800199e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SENSOR_GPIO_Port, &GPIO_InitStruct);
 80019a0:	f107 031c 	add.w	r3, r7, #28
 80019a4:	4619      	mov	r1, r3
 80019a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019aa:	f001 fb29 	bl	8003000 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80019ae:	2200      	movs	r2, #0
 80019b0:	2100      	movs	r1, #0
 80019b2:	2012      	movs	r0, #18
 80019b4:	f001 faed 	bl	8002f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80019b8:	2012      	movs	r0, #18
 80019ba:	f001 fb06 	bl	8002fca <HAL_NVIC_EnableIRQ>
}
 80019be:	bf00      	nop
 80019c0:	3730      	adds	r7, #48	; 0x30
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	2000005c 	.word	0x2000005c
 80019cc:	40021000 	.word	0x40021000
 80019d0:	50000100 	.word	0x50000100

080019d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b08a      	sub	sp, #40	; 0x28
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019dc:	f107 0314 	add.w	r3, r7, #20
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	605a      	str	r2, [r3, #4]
 80019e6:	609a      	str	r2, [r3, #8]
 80019e8:	60da      	str	r2, [r3, #12]
 80019ea:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a17      	ldr	r2, [pc, #92]	; (8001a50 <HAL_I2C_MspInit+0x7c>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d127      	bne.n	8001a46 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019f6:	4b17      	ldr	r3, [pc, #92]	; (8001a54 <HAL_I2C_MspInit+0x80>)
 80019f8:	695b      	ldr	r3, [r3, #20]
 80019fa:	4a16      	ldr	r2, [pc, #88]	; (8001a54 <HAL_I2C_MspInit+0x80>)
 80019fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a00:	6153      	str	r3, [r2, #20]
 8001a02:	4b14      	ldr	r3, [pc, #80]	; (8001a54 <HAL_I2C_MspInit+0x80>)
 8001a04:	695b      	ldr	r3, [r3, #20]
 8001a06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a0a:	613b      	str	r3, [r7, #16]
 8001a0c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = I2C_SCL_Pin|I2C_SDA_Pin;
 8001a0e:	23c0      	movs	r3, #192	; 0xc0
 8001a10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a12:	2312      	movs	r3, #18
 8001a14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a16:	2301      	movs	r3, #1
 8001a18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a1a:	2303      	movs	r3, #3
 8001a1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a1e:	2304      	movs	r3, #4
 8001a20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a22:	f107 0314 	add.w	r3, r7, #20
 8001a26:	4619      	mov	r1, r3
 8001a28:	480b      	ldr	r0, [pc, #44]	; (8001a58 <HAL_I2C_MspInit+0x84>)
 8001a2a:	f001 fae9 	bl	8003000 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a2e:	4b09      	ldr	r3, [pc, #36]	; (8001a54 <HAL_I2C_MspInit+0x80>)
 8001a30:	69db      	ldr	r3, [r3, #28]
 8001a32:	4a08      	ldr	r2, [pc, #32]	; (8001a54 <HAL_I2C_MspInit+0x80>)
 8001a34:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a38:	61d3      	str	r3, [r2, #28]
 8001a3a:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <HAL_I2C_MspInit+0x80>)
 8001a3c:	69db      	ldr	r3, [r3, #28]
 8001a3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a42:	60fb      	str	r3, [r7, #12]
 8001a44:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001a46:	bf00      	nop
 8001a48:	3728      	adds	r7, #40	; 0x28
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	40005400 	.word	0x40005400
 8001a54:	40021000 	.word	0x40021000
 8001a58:	48000400 	.word	0x48000400

08001a5c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b085      	sub	sp, #20
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a0d      	ldr	r2, [pc, #52]	; (8001aa0 <HAL_RTC_MspInit+0x44>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d111      	bne.n	8001a92 <HAL_RTC_MspInit+0x36>
 8001a6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a72:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	fa93 f3a3 	rbit	r3, r3
 8001a7a:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001a7c:	68bb      	ldr	r3, [r7, #8]
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001a7e:	fab3 f383 	clz	r3, r3
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	461a      	mov	r2, r3
 8001a86:	4b07      	ldr	r3, [pc, #28]	; (8001aa4 <HAL_RTC_MspInit+0x48>)
 8001a88:	4413      	add	r3, r2
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	2301      	movs	r3, #1
 8001a90:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001a92:	bf00      	nop
 8001a94:	3714      	adds	r7, #20
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	40002800 	.word	0x40002800
 8001aa4:	10908100 	.word	0x10908100

08001aa8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b086      	sub	sp, #24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a30      	ldr	r2, [pc, #192]	; (8001b78 <HAL_TIM_Base_MspInit+0xd0>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d10c      	bne.n	8001ad4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001aba:	4b30      	ldr	r3, [pc, #192]	; (8001b7c <HAL_TIM_Base_MspInit+0xd4>)
 8001abc:	699b      	ldr	r3, [r3, #24]
 8001abe:	4a2f      	ldr	r2, [pc, #188]	; (8001b7c <HAL_TIM_Base_MspInit+0xd4>)
 8001ac0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001ac4:	6193      	str	r3, [r2, #24]
 8001ac6:	4b2d      	ldr	r3, [pc, #180]	; (8001b7c <HAL_TIM_Base_MspInit+0xd4>)
 8001ac8:	699b      	ldr	r3, [r3, #24]
 8001aca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ace:	617b      	str	r3, [r7, #20]
 8001ad0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8001ad2:	e04c      	b.n	8001b6e <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM2)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001adc:	d114      	bne.n	8001b08 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ade:	4b27      	ldr	r3, [pc, #156]	; (8001b7c <HAL_TIM_Base_MspInit+0xd4>)
 8001ae0:	69db      	ldr	r3, [r3, #28]
 8001ae2:	4a26      	ldr	r2, [pc, #152]	; (8001b7c <HAL_TIM_Base_MspInit+0xd4>)
 8001ae4:	f043 0301 	orr.w	r3, r3, #1
 8001ae8:	61d3      	str	r3, [r2, #28]
 8001aea:	4b24      	ldr	r3, [pc, #144]	; (8001b7c <HAL_TIM_Base_MspInit+0xd4>)
 8001aec:	69db      	ldr	r3, [r3, #28]
 8001aee:	f003 0301 	and.w	r3, r3, #1
 8001af2:	613b      	str	r3, [r7, #16]
 8001af4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001af6:	2200      	movs	r2, #0
 8001af8:	2100      	movs	r1, #0
 8001afa:	201c      	movs	r0, #28
 8001afc:	f001 fa49 	bl	8002f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b00:	201c      	movs	r0, #28
 8001b02:	f001 fa62 	bl	8002fca <HAL_NVIC_EnableIRQ>
}
 8001b06:	e032      	b.n	8001b6e <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM3)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a1c      	ldr	r2, [pc, #112]	; (8001b80 <HAL_TIM_Base_MspInit+0xd8>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d114      	bne.n	8001b3c <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b12:	4b1a      	ldr	r3, [pc, #104]	; (8001b7c <HAL_TIM_Base_MspInit+0xd4>)
 8001b14:	69db      	ldr	r3, [r3, #28]
 8001b16:	4a19      	ldr	r2, [pc, #100]	; (8001b7c <HAL_TIM_Base_MspInit+0xd4>)
 8001b18:	f043 0302 	orr.w	r3, r3, #2
 8001b1c:	61d3      	str	r3, [r2, #28]
 8001b1e:	4b17      	ldr	r3, [pc, #92]	; (8001b7c <HAL_TIM_Base_MspInit+0xd4>)
 8001b20:	69db      	ldr	r3, [r3, #28]
 8001b22:	f003 0302 	and.w	r3, r3, #2
 8001b26:	60fb      	str	r3, [r7, #12]
 8001b28:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	201d      	movs	r0, #29
 8001b30:	f001 fa2f 	bl	8002f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001b34:	201d      	movs	r0, #29
 8001b36:	f001 fa48 	bl	8002fca <HAL_NVIC_EnableIRQ>
}
 8001b3a:	e018      	b.n	8001b6e <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM6)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a10      	ldr	r2, [pc, #64]	; (8001b84 <HAL_TIM_Base_MspInit+0xdc>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d113      	bne.n	8001b6e <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001b46:	4b0d      	ldr	r3, [pc, #52]	; (8001b7c <HAL_TIM_Base_MspInit+0xd4>)
 8001b48:	69db      	ldr	r3, [r3, #28]
 8001b4a:	4a0c      	ldr	r2, [pc, #48]	; (8001b7c <HAL_TIM_Base_MspInit+0xd4>)
 8001b4c:	f043 0310 	orr.w	r3, r3, #16
 8001b50:	61d3      	str	r3, [r2, #28]
 8001b52:	4b0a      	ldr	r3, [pc, #40]	; (8001b7c <HAL_TIM_Base_MspInit+0xd4>)
 8001b54:	69db      	ldr	r3, [r3, #28]
 8001b56:	f003 0310 	and.w	r3, r3, #16
 8001b5a:	60bb      	str	r3, [r7, #8]
 8001b5c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 8001b5e:	2200      	movs	r2, #0
 8001b60:	2100      	movs	r1, #0
 8001b62:	2036      	movs	r0, #54	; 0x36
 8001b64:	f001 fa15 	bl	8002f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 8001b68:	2036      	movs	r0, #54	; 0x36
 8001b6a:	f001 fa2e 	bl	8002fca <HAL_NVIC_EnableIRQ>
}
 8001b6e:	bf00      	nop
 8001b70:	3718      	adds	r7, #24
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	40012c00 	.word	0x40012c00
 8001b7c:	40021000 	.word	0x40021000
 8001b80:	40000400 	.word	0x40000400
 8001b84:	40001000 	.word	0x40001000

08001b88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001b8c:	bf00      	nop
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr

08001b96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b96:	b480      	push	{r7}
 8001b98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b9a:	e7fe      	b.n	8001b9a <HardFault_Handler+0x4>

08001b9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ba0:	e7fe      	b.n	8001ba0 <MemManage_Handler+0x4>

08001ba2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ba2:	b480      	push	{r7}
 8001ba4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ba6:	e7fe      	b.n	8001ba6 <BusFault_Handler+0x4>

08001ba8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bac:	e7fe      	b.n	8001bac <UsageFault_Handler+0x4>

08001bae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bae:	b480      	push	{r7}
 8001bb0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bb2:	bf00      	nop
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr

08001bbc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bc0:	bf00      	nop
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr

08001bca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bce:	bf00      	nop
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr

08001bd8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bdc:	f000 f8dc 	bl	8001d98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001be0:	bf00      	nop
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001be8:	2001      	movs	r0, #1
 8001bea:	f001 fbab 	bl	8003344 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}

08001bf2 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001bf2:	b580      	push	{r7, lr}
 8001bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001bf6:	2002      	movs	r0, #2
 8001bf8:	f001 fba4 	bl	8003344 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001bfc:	bf00      	nop
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001c04:	4803      	ldr	r0, [pc, #12]	; (8001c14 <ADC1_2_IRQHandler+0x14>)
 8001c06:	f000 fab9 	bl	800217c <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001c0a:	4803      	ldr	r0, [pc, #12]	; (8001c18 <ADC1_2_IRQHandler+0x18>)
 8001c0c:	f000 fab6 	bl	800217c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001c10:	bf00      	nop
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	200001ec 	.word	0x200001ec
 8001c18:	20000150 	.word	0x20000150

08001c1c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001c20:	2020      	movs	r0, #32
 8001c22:	f001 fb8f 	bl	8003344 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001c26:	2040      	movs	r0, #64	; 0x40
 8001c28:	f001 fb8c 	bl	8003344 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001c2c:	2080      	movs	r0, #128	; 0x80
 8001c2e:	f001 fb89 	bl	8003344 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001c32:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001c36:	f001 fb85 	bl	8003344 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001c3a:	bf00      	nop
 8001c3c:	bd80      	pop	{r7, pc}
	...

08001c40 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c44:	4802      	ldr	r0, [pc, #8]	; (8001c50 <TIM2_IRQHandler+0x10>)
 8001c46:	f003 f84e 	bl	8004ce6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	20000108 	.word	0x20000108

08001c54 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001c58:	4802      	ldr	r0, [pc, #8]	; (8001c64 <TIM3_IRQHandler+0x10>)
 8001c5a:	f003 f844 	bl	8004ce6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001c5e:	bf00      	nop
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	2000006c 	.word	0x2000006c

08001c68 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8001c6c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001c70:	f001 fb68 	bl	8003344 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001c74:	bf00      	nop
 8001c76:	bd80      	pop	{r7, pc}

08001c78 <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001c7c:	4802      	ldr	r0, [pc, #8]	; (8001c88 <TIM6_DAC1_IRQHandler+0x10>)
 8001c7e:	f003 f832 	bl	8004ce6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	200000bc 	.word	0x200000bc

08001c8c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c90:	4b08      	ldr	r3, [pc, #32]	; (8001cb4 <SystemInit+0x28>)
 8001c92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c96:	4a07      	ldr	r2, [pc, #28]	; (8001cb4 <SystemInit+0x28>)
 8001c98:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c9c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001ca0:	4b04      	ldr	r3, [pc, #16]	; (8001cb4 <SystemInit+0x28>)
 8001ca2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ca6:	609a      	str	r2, [r3, #8]
#endif
}
 8001ca8:	bf00      	nop
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	e000ed00 	.word	0xe000ed00

08001cb8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001cb8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cf0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001cbc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001cbe:	e003      	b.n	8001cc8 <LoopCopyDataInit>

08001cc0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001cc0:	4b0c      	ldr	r3, [pc, #48]	; (8001cf4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001cc2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001cc4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001cc6:	3104      	adds	r1, #4

08001cc8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001cc8:	480b      	ldr	r0, [pc, #44]	; (8001cf8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001cca:	4b0c      	ldr	r3, [pc, #48]	; (8001cfc <LoopForever+0xe>)
	adds	r2, r0, r1
 8001ccc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001cce:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001cd0:	d3f6      	bcc.n	8001cc0 <CopyDataInit>
	ldr	r2, =_sbss
 8001cd2:	4a0b      	ldr	r2, [pc, #44]	; (8001d00 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001cd4:	e002      	b.n	8001cdc <LoopFillZerobss>

08001cd6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001cd6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001cd8:	f842 3b04 	str.w	r3, [r2], #4

08001cdc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001cdc:	4b09      	ldr	r3, [pc, #36]	; (8001d04 <LoopForever+0x16>)
	cmp	r2, r3
 8001cde:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001ce0:	d3f9      	bcc.n	8001cd6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001ce2:	f7ff ffd3 	bl	8001c8c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ce6:	f003 ff5b 	bl	8005ba0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001cea:	f7ff f887 	bl	8000dfc <main>

08001cee <LoopForever>:

LoopForever:
    b LoopForever
 8001cee:	e7fe      	b.n	8001cee <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001cf0:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8001cf4:	08006ed0 	.word	0x08006ed0
	ldr	r0, =_sdata
 8001cf8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001cfc:	20000030 	.word	0x20000030
	ldr	r2, =_sbss
 8001d00:	20000030 	.word	0x20000030
	ldr	r3, = _ebss
 8001d04:	20000260 	.word	0x20000260

08001d08 <CAN_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d08:	e7fe      	b.n	8001d08 <CAN_RX0_IRQHandler>
	...

08001d0c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d10:	4b08      	ldr	r3, [pc, #32]	; (8001d34 <HAL_Init+0x28>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a07      	ldr	r2, [pc, #28]	; (8001d34 <HAL_Init+0x28>)
 8001d16:	f043 0310 	orr.w	r3, r3, #16
 8001d1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d1c:	2003      	movs	r0, #3
 8001d1e:	f001 f92d 	bl	8002f7c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d22:	2000      	movs	r0, #0
 8001d24:	f000 f808 	bl	8001d38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d28:	f7ff fda2 	bl	8001870 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d2c:	2300      	movs	r3, #0
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	40022000 	.word	0x40022000

08001d38 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d40:	4b12      	ldr	r3, [pc, #72]	; (8001d8c <HAL_InitTick+0x54>)
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	4b12      	ldr	r3, [pc, #72]	; (8001d90 <HAL_InitTick+0x58>)
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	4619      	mov	r1, r3
 8001d4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d56:	4618      	mov	r0, r3
 8001d58:	f001 f945 	bl	8002fe6 <HAL_SYSTICK_Config>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e00e      	b.n	8001d84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2b0f      	cmp	r3, #15
 8001d6a:	d80a      	bhi.n	8001d82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	6879      	ldr	r1, [r7, #4]
 8001d70:	f04f 30ff 	mov.w	r0, #4294967295
 8001d74:	f001 f90d 	bl	8002f92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d78:	4a06      	ldr	r2, [pc, #24]	; (8001d94 <HAL_InitTick+0x5c>)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	e000      	b.n	8001d84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3708      	adds	r7, #8
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	20000024 	.word	0x20000024
 8001d90:	2000002c 	.word	0x2000002c
 8001d94:	20000028 	.word	0x20000028

08001d98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d9c:	4b06      	ldr	r3, [pc, #24]	; (8001db8 <HAL_IncTick+0x20>)
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	461a      	mov	r2, r3
 8001da2:	4b06      	ldr	r3, [pc, #24]	; (8001dbc <HAL_IncTick+0x24>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4413      	add	r3, r2
 8001da8:	4a04      	ldr	r2, [pc, #16]	; (8001dbc <HAL_IncTick+0x24>)
 8001daa:	6013      	str	r3, [r2, #0]
}
 8001dac:	bf00      	nop
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	2000002c 	.word	0x2000002c
 8001dbc:	2000025c 	.word	0x2000025c

08001dc0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  return uwTick;  
 8001dc4:	4b03      	ldr	r3, [pc, #12]	; (8001dd4 <HAL_GetTick+0x14>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	2000025c 	.word	0x2000025c

08001dd8 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001de0:	f7ff ffee 	bl	8001dc0 <HAL_GetTick>
 8001de4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001df0:	d005      	beq.n	8001dfe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001df2:	4b09      	ldr	r3, [pc, #36]	; (8001e18 <HAL_Delay+0x40>)
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	461a      	mov	r2, r3
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	4413      	add	r3, r2
 8001dfc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001dfe:	bf00      	nop
 8001e00:	f7ff ffde 	bl	8001dc0 <HAL_GetTick>
 8001e04:	4602      	mov	r2, r0
 8001e06:	68bb      	ldr	r3, [r7, #8]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	68fa      	ldr	r2, [r7, #12]
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d8f7      	bhi.n	8001e00 <HAL_Delay+0x28>
  {
  }
}
 8001e10:	bf00      	nop
 8001e12:	3710      	adds	r7, #16
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	2000002c 	.word	0x2000002c

08001e1c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001e24:	bf00      	nop
 8001e26:	370c      	adds	r7, #12
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr

08001e30 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001e4c:	bf00      	nop
 8001e4e:	370c      	adds	r7, #12
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr

08001e58 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b09a      	sub	sp, #104	; 0x68
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e60:	2300      	movs	r3, #0
 8001e62:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001e66:	2300      	movs	r3, #0
 8001e68:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d101      	bne.n	8001e78 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001e74:	2301      	movs	r3, #1
 8001e76:	e172      	b.n	800215e <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	691b      	ldr	r3, [r3, #16]
 8001e7c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e82:	f003 0310 	and.w	r3, r3, #16
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d176      	bne.n	8001f78 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d152      	bne.n	8001f38 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2200      	movs	r2, #0
 8001e96:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f7ff fd03 	bl	80018b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d13b      	bne.n	8001f38 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	f000 ff2b 	bl	8002d1c <ADC_Disable>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed0:	f003 0310 	and.w	r3, r3, #16
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d12f      	bne.n	8001f38 <HAL_ADC_Init+0xe0>
 8001ed8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d12b      	bne.n	8001f38 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001ee8:	f023 0302 	bic.w	r3, r3, #2
 8001eec:	f043 0202 	orr.w	r2, r3, #2
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	689a      	ldr	r2, [r3, #8]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001f02:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	689a      	ldr	r2, [r3, #8]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001f12:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f14:	4b94      	ldr	r3, [pc, #592]	; (8002168 <HAL_ADC_Init+0x310>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a94      	ldr	r2, [pc, #592]	; (800216c <HAL_ADC_Init+0x314>)
 8001f1a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f1e:	0c9a      	lsrs	r2, r3, #18
 8001f20:	4613      	mov	r3, r2
 8001f22:	009b      	lsls	r3, r3, #2
 8001f24:	4413      	add	r3, r2
 8001f26:	005b      	lsls	r3, r3, #1
 8001f28:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f2a:	e002      	b.n	8001f32 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	3b01      	subs	r3, #1
 8001f30:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d1f9      	bne.n	8001f2c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d007      	beq.n	8001f56 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001f50:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001f54:	d110      	bne.n	8001f78 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5a:	f023 0312 	bic.w	r3, r3, #18
 8001f5e:	f043 0210 	orr.w	r2, r3, #16
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f6a:	f043 0201 	orr.w	r2, r3, #1
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7c:	f003 0310 	and.w	r3, r3, #16
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	f040 80df 	bne.w	8002144 <HAL_ADC_Init+0x2ec>
 8001f86:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	f040 80da 	bne.w	8002144 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	689b      	ldr	r3, [r3, #8]
 8001f96:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	f040 80d2 	bne.w	8002144 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001fa8:	f043 0202 	orr.w	r2, r3, #2
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fb0:	4b6f      	ldr	r3, [pc, #444]	; (8002170 <HAL_ADC_Init+0x318>)
 8001fb2:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001fbc:	d102      	bne.n	8001fc4 <HAL_ADC_Init+0x16c>
 8001fbe:	4b6d      	ldr	r3, [pc, #436]	; (8002174 <HAL_ADC_Init+0x31c>)
 8001fc0:	60fb      	str	r3, [r7, #12]
 8001fc2:	e002      	b.n	8001fca <HAL_ADC_Init+0x172>
 8001fc4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001fc8:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	f003 0303 	and.w	r3, r3, #3
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d108      	bne.n	8001fea <HAL_ADC_Init+0x192>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f003 0301 	and.w	r3, r3, #1
 8001fe2:	2b01      	cmp	r3, #1
 8001fe4:	d101      	bne.n	8001fea <HAL_ADC_Init+0x192>
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e000      	b.n	8001fec <HAL_ADC_Init+0x194>
 8001fea:	2300      	movs	r3, #0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d11c      	bne.n	800202a <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001ff0:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d010      	beq.n	8002018 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	f003 0303 	and.w	r3, r3, #3
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d107      	bne.n	8002012 <HAL_ADC_Init+0x1ba>
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 0301 	and.w	r3, r3, #1
 800200a:	2b01      	cmp	r3, #1
 800200c:	d101      	bne.n	8002012 <HAL_ADC_Init+0x1ba>
 800200e:	2301      	movs	r3, #1
 8002010:	e000      	b.n	8002014 <HAL_ADC_Init+0x1bc>
 8002012:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002014:	2b00      	cmp	r3, #0
 8002016:	d108      	bne.n	800202a <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002018:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	431a      	orrs	r2, r3
 8002026:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002028:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	7e5b      	ldrb	r3, [r3, #25]
 800202e:	035b      	lsls	r3, r3, #13
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002034:	2a01      	cmp	r2, #1
 8002036:	d002      	beq.n	800203e <HAL_ADC_Init+0x1e6>
 8002038:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800203c:	e000      	b.n	8002040 <HAL_ADC_Init+0x1e8>
 800203e:	2200      	movs	r2, #0
 8002040:	431a      	orrs	r2, r3
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	68db      	ldr	r3, [r3, #12]
 8002046:	431a      	orrs	r2, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	4313      	orrs	r3, r2
 800204e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002050:	4313      	orrs	r3, r2
 8002052:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	f893 3020 	ldrb.w	r3, [r3, #32]
 800205a:	2b01      	cmp	r3, #1
 800205c:	d11b      	bne.n	8002096 <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	7e5b      	ldrb	r3, [r3, #25]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d109      	bne.n	800207a <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800206a:	3b01      	subs	r3, #1
 800206c:	045a      	lsls	r2, r3, #17
 800206e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002070:	4313      	orrs	r3, r2
 8002072:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002076:	663b      	str	r3, [r7, #96]	; 0x60
 8002078:	e00d      	b.n	8002096 <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002082:	f043 0220 	orr.w	r2, r3, #32
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800208e:	f043 0201 	orr.w	r2, r3, #1
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800209a:	2b01      	cmp	r3, #1
 800209c:	d007      	beq.n	80020ae <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020a6:	4313      	orrs	r3, r2
 80020a8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80020aa:	4313      	orrs	r3, r2
 80020ac:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	f003 030c 	and.w	r3, r3, #12
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d114      	bne.n	80020e6 <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	68db      	ldr	r3, [r3, #12]
 80020c2:	687a      	ldr	r2, [r7, #4]
 80020c4:	6812      	ldr	r2, [r2, #0]
 80020c6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80020ca:	f023 0302 	bic.w	r3, r3, #2
 80020ce:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	7e1b      	ldrb	r3, [r3, #24]
 80020d4:	039a      	lsls	r2, r3, #14
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80020dc:	005b      	lsls	r3, r3, #1
 80020de:	4313      	orrs	r3, r2
 80020e0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80020e2:	4313      	orrs	r3, r2
 80020e4:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	68da      	ldr	r2, [r3, #12]
 80020ec:	4b22      	ldr	r3, [pc, #136]	; (8002178 <HAL_ADC_Init+0x320>)
 80020ee:	4013      	ands	r3, r2
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	6812      	ldr	r2, [r2, #0]
 80020f4:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80020f6:	430b      	orrs	r3, r1
 80020f8:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	691b      	ldr	r3, [r3, #16]
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d10c      	bne.n	800211c <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002108:	f023 010f 	bic.w	r1, r3, #15
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	69db      	ldr	r3, [r3, #28]
 8002110:	1e5a      	subs	r2, r3, #1
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	430a      	orrs	r2, r1
 8002118:	631a      	str	r2, [r3, #48]	; 0x30
 800211a:	e007      	b.n	800212c <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f022 020f 	bic.w	r2, r2, #15
 800212a:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2200      	movs	r2, #0
 8002130:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002136:	f023 0303 	bic.w	r3, r3, #3
 800213a:	f043 0201 	orr.w	r2, r3, #1
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	641a      	str	r2, [r3, #64]	; 0x40
 8002142:	e00a      	b.n	800215a <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002148:	f023 0312 	bic.w	r3, r3, #18
 800214c:	f043 0210 	orr.w	r2, r3, #16
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002154:	2301      	movs	r3, #1
 8002156:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 800215a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800215e:	4618      	mov	r0, r3
 8002160:	3768      	adds	r7, #104	; 0x68
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	20000024 	.word	0x20000024
 800216c:	431bde83 	.word	0x431bde83
 8002170:	50000300 	.word	0x50000300
 8002174:	50000100 	.word	0x50000100
 8002178:	fff0c007 	.word	0xfff0c007

0800217c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8002184:	2300      	movs	r3, #0
 8002186:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8002188:	2300      	movs	r3, #0
 800218a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cfgr_jqm = 0x0U;
 800218c:	2300      	movs	r3, #0
 800218e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0304 	and.w	r3, r3, #4
 800219a:	2b04      	cmp	r3, #4
 800219c:	d106      	bne.n	80021ac <HAL_ADC_IRQHandler+0x30>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f003 0304 	and.w	r3, r3, #4
 80021a8:	2b04      	cmp	r3, #4
 80021aa:	d00d      	beq.n	80021c8 <HAL_ADC_IRQHandler+0x4c>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f003 0308 	and.w	r3, r3, #8
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80021b6:	2b08      	cmp	r3, #8
 80021b8:	d17a      	bne.n	80022b0 <HAL_ADC_IRQHandler+0x134>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	f003 0308 	and.w	r3, r3, #8
 80021c4:	2b08      	cmp	r3, #8
 80021c6:	d173      	bne.n	80022b0 <HAL_ADC_IRQHandler+0x134>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021cc:	f003 0310 	and.w	r3, r3, #16
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d105      	bne.n	80021e0 <HAL_ADC_IRQHandler+0x64>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80021e0:	4b88      	ldr	r3, [pc, #544]	; (8002404 <HAL_ADC_IRQHandler+0x288>)
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	f003 031f 	and.w	r3, r3, #31
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d010      	beq.n	800220e <HAL_ADC_IRQHandler+0x92>
 80021ec:	4b85      	ldr	r3, [pc, #532]	; (8002404 <HAL_ADC_IRQHandler+0x288>)
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	f003 031f 	and.w	r3, r3, #31
 80021f4:	2b05      	cmp	r3, #5
 80021f6:	d00a      	beq.n	800220e <HAL_ADC_IRQHandler+0x92>
 80021f8:	4b82      	ldr	r3, [pc, #520]	; (8002404 <HAL_ADC_IRQHandler+0x288>)
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	f003 031f 	and.w	r3, r3, #31
 8002200:	2b09      	cmp	r3, #9
 8002202:	d004      	beq.n	800220e <HAL_ADC_IRQHandler+0x92>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800220c:	d104      	bne.n	8002218 <HAL_ADC_IRQHandler+0x9c>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	613b      	str	r3, [r7, #16]
 8002216:	e003      	b.n	8002220 <HAL_ADC_IRQHandler+0xa4>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002218:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800221c:	68db      	ldr	r3, [r3, #12]
 800221e:	613b      	str	r3, [r7, #16]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	68db      	ldr	r3, [r3, #12]
 8002226:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800222a:	2b00      	cmp	r3, #0
 800222c:	d139      	bne.n	80022a2 <HAL_ADC_IRQHandler+0x126>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002234:	2b00      	cmp	r3, #0
 8002236:	d134      	bne.n	80022a2 <HAL_ADC_IRQHandler+0x126>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 0308 	and.w	r3, r3, #8
 8002242:	2b08      	cmp	r3, #8
 8002244:	d12d      	bne.n	80022a2 <HAL_ADC_IRQHandler+0x126>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	f003 0304 	and.w	r3, r3, #4
 8002250:	2b00      	cmp	r3, #0
 8002252:	d11a      	bne.n	800228a <HAL_ADC_IRQHandler+0x10e>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	685a      	ldr	r2, [r3, #4]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f022 020c 	bic.w	r2, r2, #12
 8002262:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002268:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002274:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002278:	2b00      	cmp	r3, #0
 800227a:	d112      	bne.n	80022a2 <HAL_ADC_IRQHandler+0x126>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002280:	f043 0201 	orr.w	r2, r3, #1
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	641a      	str	r2, [r3, #64]	; 0x40
 8002288:	e00b      	b.n	80022a2 <HAL_ADC_IRQHandler+0x126>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228e:	f043 0210 	orr.w	r2, r3, #16
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800229a:	f043 0201 	orr.w	r2, r3, #1
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f7ff fdba 	bl	8001e1c <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	220c      	movs	r2, #12
 80022ae:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f003 0320 	and.w	r3, r3, #32
 80022ba:	2b20      	cmp	r3, #32
 80022bc:	d106      	bne.n	80022cc <HAL_ADC_IRQHandler+0x150>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	f003 0320 	and.w	r3, r3, #32
 80022c8:	2b20      	cmp	r3, #32
 80022ca:	d00f      	beq.n	80022ec <HAL_ADC_IRQHandler+0x170>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 80022d6:	2b40      	cmp	r3, #64	; 0x40
 80022d8:	f040 80a9 	bne.w	800242e <HAL_ADC_IRQHandler+0x2b2>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022e6:	2b40      	cmp	r3, #64	; 0x40
 80022e8:	f040 80a1 	bne.w	800242e <HAL_ADC_IRQHandler+0x2b2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80022f8:	4b42      	ldr	r3, [pc, #264]	; (8002404 <HAL_ADC_IRQHandler+0x288>)
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	f003 031f 	and.w	r3, r3, #31
 8002300:	2b00      	cmp	r3, #0
 8002302:	d010      	beq.n	8002326 <HAL_ADC_IRQHandler+0x1aa>
 8002304:	4b3f      	ldr	r3, [pc, #252]	; (8002404 <HAL_ADC_IRQHandler+0x288>)
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	f003 031f 	and.w	r3, r3, #31
 800230c:	2b05      	cmp	r3, #5
 800230e:	d00a      	beq.n	8002326 <HAL_ADC_IRQHandler+0x1aa>
 8002310:	4b3c      	ldr	r3, [pc, #240]	; (8002404 <HAL_ADC_IRQHandler+0x288>)
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	f003 031f 	and.w	r3, r3, #31
 8002318:	2b09      	cmp	r3, #9
 800231a:	d004      	beq.n	8002326 <HAL_ADC_IRQHandler+0x1aa>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002324:	d104      	bne.n	8002330 <HAL_ADC_IRQHandler+0x1b4>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	613b      	str	r3, [r7, #16]
 800232e:	e003      	b.n	8002338 <HAL_ADC_IRQHandler+0x1bc>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002330:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002334:	68db      	ldr	r3, [r3, #12]
 8002336:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                   ||
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800233e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d010      	beq.n	8002368 <HAL_ADC_IRQHandler+0x1ec>
       ((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    &&
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                   ||
 800234c:	2b00      	cmp	r3, #0
 800234e:	d167      	bne.n	8002420 <HAL_ADC_IRQHandler+0x2a4>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	68db      	ldr	r3, [r3, #12]
 8002356:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
       ((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    &&
 800235a:	2b00      	cmp	r3, #0
 800235c:	d160      	bne.n	8002420 <HAL_ADC_IRQHandler+0x2a4>
        (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )   )
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002364:	2b00      	cmp	r3, #0
 8002366:	d15b      	bne.n	8002420 <HAL_ADC_IRQHandler+0x2a4>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002372:	2b40      	cmp	r3, #64	; 0x40
 8002374:	d154      	bne.n	8002420 <HAL_ADC_IRQHandler+0x2a4>
      {
        
        /* Get relevant register CFGR in ADC instance of ADC master or slave  */
        /* in function of multimode state (for devices with multimode         */
        /* available).                                                        */
        if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8002376:	4b23      	ldr	r3, [pc, #140]	; (8002404 <HAL_ADC_IRQHandler+0x288>)
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	f003 031f 	and.w	r3, r3, #31
 800237e:	2b00      	cmp	r3, #0
 8002380:	d010      	beq.n	80023a4 <HAL_ADC_IRQHandler+0x228>
 8002382:	4b20      	ldr	r3, [pc, #128]	; (8002404 <HAL_ADC_IRQHandler+0x288>)
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f003 031f 	and.w	r3, r3, #31
 800238a:	2b06      	cmp	r3, #6
 800238c:	d00a      	beq.n	80023a4 <HAL_ADC_IRQHandler+0x228>
 800238e:	4b1d      	ldr	r3, [pc, #116]	; (8002404 <HAL_ADC_IRQHandler+0x288>)
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	f003 031f 	and.w	r3, r3, #31
 8002396:	2b07      	cmp	r3, #7
 8002398:	d004      	beq.n	80023a4 <HAL_ADC_IRQHandler+0x228>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023a2:	d104      	bne.n	80023ae <HAL_ADC_IRQHandler+0x232>
        {
          tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	68db      	ldr	r3, [r3, #12]
 80023aa:	60fb      	str	r3, [r7, #12]
 80023ac:	e003      	b.n	80023b6 <HAL_ADC_IRQHandler+0x23a>
        }
        else
        {
          tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80023ae:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	60fb      	str	r3, [r7, #12]
        /* when the last context has been fully processed, JSQR is reset      */
        /* by the hardware. Even if no injected conversion is planned to come */
        /* (queue empty, triggers are ignored), it can start again            */
        /* immediately after setting a new context (JADSTART is still set).   */
        /* Therefore, state of HAL ADC injected group is kept to busy.        */
        if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d12f      	bne.n	8002420 <HAL_ADC_IRQHandler+0x2a4>
        {
          /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
          /* JADSTART==0 (no conversion on going)                             */
          if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	f003 0308 	and.w	r3, r3, #8
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d11c      	bne.n	8002408 <HAL_ADC_IRQHandler+0x28c>
          {
            /* Disable ADC end of sequence conversion interrupt  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	685a      	ldr	r2, [r3, #4]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80023dc:	605a      	str	r2, [r3, #4]
            
            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	641a      	str	r2, [r3, #64]	; 0x40

            if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d114      	bne.n	8002420 <HAL_ADC_IRQHandler+0x2a4>
            { 
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fa:	f043 0201 	orr.w	r2, r3, #1
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	641a      	str	r2, [r3, #64]	; 0x40
 8002402:	e00d      	b.n	8002420 <HAL_ADC_IRQHandler+0x2a4>
 8002404:	50000300 	.word	0x50000300
            }
          }
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240c:	f043 0210 	orr.w	r2, r3, #16
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	641a      	str	r2, [r3, #64]	; 0x40
          
            /* Set ADC error code to ADC IP internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002418:	f043 0201 	orr.w	r2, r3, #1
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f000 f8cb 	bl	80025bc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	2260      	movs	r2, #96	; 0x60
 800242c:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD1) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD1))
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002438:	2b80      	cmp	r3, #128	; 0x80
 800243a:	d113      	bne.n	8002464 <HAL_ADC_IRQHandler+0x2e8>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002446:	2b80      	cmp	r3, #128	; 0x80
 8002448:	d10c      	bne.n	8002464 <HAL_ADC_IRQHandler+0x2e8>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002456:	6878      	ldr	r0, [r7, #4]
 8002458:	f7ff fcea 	bl	8001e30 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2280      	movs	r2, #128	; 0x80
 8002462:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD2) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD2))
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800246e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002472:	d115      	bne.n	80024a0 <HAL_ADC_IRQHandler+0x324>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800247e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002482:	d10d      	bne.n	80024a0 <HAL_ADC_IRQHandler+0x324>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002488:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002490:	6878      	ldr	r0, [r7, #4]
 8002492:	f000 f8a7 	bl	80025e4 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800249e:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD3) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD3)) 
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80024aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80024ae:	d115      	bne.n	80024dc <HAL_ADC_IRQHandler+0x360>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80024ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80024be:	d10d      	bne.n	80024dc <HAL_ADC_IRQHandler+0x360>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80024cc:	6878      	ldr	r0, [r7, #4]
 80024ce:	f000 f893 	bl	80025f8 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80024da:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f003 0310 	and.w	r3, r3, #16
 80024e6:	2b10      	cmp	r3, #16
 80024e8:	d13d      	bne.n	8002566 <HAL_ADC_IRQHandler+0x3ea>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f003 0310 	and.w	r3, r3, #16
 80024f4:	2b10      	cmp	r3, #16
 80024f6:	d136      	bne.n	8002566 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d102      	bne.n	8002506 <HAL_ADC_IRQHandler+0x38a>
    {
      overrun_error = 1U;
 8002500:	2301      	movs	r3, #1
 8002502:	617b      	str	r3, [r7, #20]
 8002504:	e019      	b.n	800253a <HAL_ADC_IRQHandler+0x3be>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002506:	4b2c      	ldr	r3, [pc, #176]	; (80025b8 <HAL_ADC_IRQHandler+0x43c>)
 8002508:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	f003 031f 	and.w	r3, r3, #31
 8002512:	2b00      	cmp	r3, #0
 8002514:	d109      	bne.n	800252a <HAL_ADC_IRQHandler+0x3ae>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	f003 0301 	and.w	r3, r3, #1
 8002520:	2b01      	cmp	r3, #1
 8002522:	d10a      	bne.n	800253a <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1U;  
 8002524:	2301      	movs	r3, #1
 8002526:	617b      	str	r3, [r7, #20]
 8002528:	e007      	b.n	800253a <HAL_ADC_IRQHandler+0x3be>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d001      	beq.n	800253a <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1U;  
 8002536:	2301      	movs	r3, #1
 8002538:	617b      	str	r3, [r7, #20]
        }
      }
    }
    
    if (overrun_error == 1U)
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	2b01      	cmp	r3, #1
 800253e:	d10e      	bne.n	800255e <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002544:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002550:	f043 0202 	orr.w	r2, r3, #2
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	f7ff fc73 	bl	8001e44 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2210      	movs	r2, #16
 8002564:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JQOVF) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JQOVF))
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002570:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002574:	d11b      	bne.n	80025ae <HAL_ADC_IRQHandler+0x432>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002580:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002584:	d113      	bne.n	80025ae <HAL_ADC_IRQHandler+0x432>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258a:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002596:	f043 0208 	orr.w	r2, r3, #8
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025a6:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80025a8:	6878      	ldr	r0, [r7, #4]
 80025aa:	f000 f811 	bl	80025d0 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 80025ae:	bf00      	nop
 80025b0:	3718      	adds	r7, #24
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	50000300 	.word	0x50000300

080025bc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80025c4:	bf00      	nop
 80025c6:	370c      	adds	r7, #12
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr

080025d0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 80025d8:	bf00      	nop
 80025da:	370c      	adds	r7, #12
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr

080025e4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 80025ec:	bf00      	nop
 80025ee:	370c      	adds	r7, #12
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr

080025f8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b083      	sub	sp, #12
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8002600:	bf00      	nop
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr

0800260c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800260c:	b480      	push	{r7}
 800260e:	b09b      	sub	sp, #108	; 0x6c
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
 8002614:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002616:	2300      	movs	r3, #0
 8002618:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 800261c:	2300      	movs	r3, #0
 800261e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002626:	2b01      	cmp	r3, #1
 8002628:	d101      	bne.n	800262e <HAL_ADC_ConfigChannel+0x22>
 800262a:	2302      	movs	r3, #2
 800262c:	e2a5      	b.n	8002b7a <HAL_ADC_ConfigChannel+0x56e>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2201      	movs	r2, #1
 8002632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	f003 0304 	and.w	r3, r3, #4
 8002640:	2b00      	cmp	r3, #0
 8002642:	f040 8289 	bne.w	8002b58 <HAL_ADC_ConfigChannel+0x54c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	2b04      	cmp	r3, #4
 800264c:	d81c      	bhi.n	8002688 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	685a      	ldr	r2, [r3, #4]
 8002658:	4613      	mov	r3, r2
 800265a:	005b      	lsls	r3, r3, #1
 800265c:	4413      	add	r3, r2
 800265e:	005b      	lsls	r3, r3, #1
 8002660:	461a      	mov	r2, r3
 8002662:	231f      	movs	r3, #31
 8002664:	4093      	lsls	r3, r2
 8002666:	43db      	mvns	r3, r3
 8002668:	4019      	ands	r1, r3
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	6818      	ldr	r0, [r3, #0]
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	685a      	ldr	r2, [r3, #4]
 8002672:	4613      	mov	r3, r2
 8002674:	005b      	lsls	r3, r3, #1
 8002676:	4413      	add	r3, r2
 8002678:	005b      	lsls	r3, r3, #1
 800267a:	fa00 f203 	lsl.w	r2, r0, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	430a      	orrs	r2, r1
 8002684:	631a      	str	r2, [r3, #48]	; 0x30
 8002686:	e063      	b.n	8002750 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	2b09      	cmp	r3, #9
 800268e:	d81e      	bhi.n	80026ce <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	685a      	ldr	r2, [r3, #4]
 800269a:	4613      	mov	r3, r2
 800269c:	005b      	lsls	r3, r3, #1
 800269e:	4413      	add	r3, r2
 80026a0:	005b      	lsls	r3, r3, #1
 80026a2:	3b1e      	subs	r3, #30
 80026a4:	221f      	movs	r2, #31
 80026a6:	fa02 f303 	lsl.w	r3, r2, r3
 80026aa:	43db      	mvns	r3, r3
 80026ac:	4019      	ands	r1, r3
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	6818      	ldr	r0, [r3, #0]
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	685a      	ldr	r2, [r3, #4]
 80026b6:	4613      	mov	r3, r2
 80026b8:	005b      	lsls	r3, r3, #1
 80026ba:	4413      	add	r3, r2
 80026bc:	005b      	lsls	r3, r3, #1
 80026be:	3b1e      	subs	r3, #30
 80026c0:	fa00 f203 	lsl.w	r2, r0, r3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	430a      	orrs	r2, r1
 80026ca:	635a      	str	r2, [r3, #52]	; 0x34
 80026cc:	e040      	b.n	8002750 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	2b0e      	cmp	r3, #14
 80026d4:	d81e      	bhi.n	8002714 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	685a      	ldr	r2, [r3, #4]
 80026e0:	4613      	mov	r3, r2
 80026e2:	005b      	lsls	r3, r3, #1
 80026e4:	4413      	add	r3, r2
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	3b3c      	subs	r3, #60	; 0x3c
 80026ea:	221f      	movs	r2, #31
 80026ec:	fa02 f303 	lsl.w	r3, r2, r3
 80026f0:	43db      	mvns	r3, r3
 80026f2:	4019      	ands	r1, r3
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	6818      	ldr	r0, [r3, #0]
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685a      	ldr	r2, [r3, #4]
 80026fc:	4613      	mov	r3, r2
 80026fe:	005b      	lsls	r3, r3, #1
 8002700:	4413      	add	r3, r2
 8002702:	005b      	lsls	r3, r3, #1
 8002704:	3b3c      	subs	r3, #60	; 0x3c
 8002706:	fa00 f203 	lsl.w	r2, r0, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	430a      	orrs	r2, r1
 8002710:	639a      	str	r2, [r3, #56]	; 0x38
 8002712:	e01d      	b.n	8002750 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	685a      	ldr	r2, [r3, #4]
 800271e:	4613      	mov	r3, r2
 8002720:	005b      	lsls	r3, r3, #1
 8002722:	4413      	add	r3, r2
 8002724:	005b      	lsls	r3, r3, #1
 8002726:	3b5a      	subs	r3, #90	; 0x5a
 8002728:	221f      	movs	r2, #31
 800272a:	fa02 f303 	lsl.w	r3, r2, r3
 800272e:	43db      	mvns	r3, r3
 8002730:	4019      	ands	r1, r3
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	6818      	ldr	r0, [r3, #0]
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	685a      	ldr	r2, [r3, #4]
 800273a:	4613      	mov	r3, r2
 800273c:	005b      	lsls	r3, r3, #1
 800273e:	4413      	add	r3, r2
 8002740:	005b      	lsls	r3, r3, #1
 8002742:	3b5a      	subs	r3, #90	; 0x5a
 8002744:	fa00 f203 	lsl.w	r2, r0, r3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	430a      	orrs	r2, r1
 800274e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	f003 030c 	and.w	r3, r3, #12
 800275a:	2b00      	cmp	r3, #0
 800275c:	f040 80e5 	bne.w	800292a <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	2b09      	cmp	r3, #9
 8002766:	d91c      	bls.n	80027a2 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	6999      	ldr	r1, [r3, #24]
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	4613      	mov	r3, r2
 8002774:	005b      	lsls	r3, r3, #1
 8002776:	4413      	add	r3, r2
 8002778:	3b1e      	subs	r3, #30
 800277a:	2207      	movs	r2, #7
 800277c:	fa02 f303 	lsl.w	r3, r2, r3
 8002780:	43db      	mvns	r3, r3
 8002782:	4019      	ands	r1, r3
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	6898      	ldr	r0, [r3, #8]
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	4613      	mov	r3, r2
 800278e:	005b      	lsls	r3, r3, #1
 8002790:	4413      	add	r3, r2
 8002792:	3b1e      	subs	r3, #30
 8002794:	fa00 f203 	lsl.w	r2, r0, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	430a      	orrs	r2, r1
 800279e:	619a      	str	r2, [r3, #24]
 80027a0:	e019      	b.n	80027d6 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	6959      	ldr	r1, [r3, #20]
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	4613      	mov	r3, r2
 80027ae:	005b      	lsls	r3, r3, #1
 80027b0:	4413      	add	r3, r2
 80027b2:	2207      	movs	r2, #7
 80027b4:	fa02 f303 	lsl.w	r3, r2, r3
 80027b8:	43db      	mvns	r3, r3
 80027ba:	4019      	ands	r1, r3
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	6898      	ldr	r0, [r3, #8]
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	4613      	mov	r3, r2
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	4413      	add	r3, r2
 80027ca:	fa00 f203 	lsl.w	r2, r0, r3
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	430a      	orrs	r2, r1
 80027d4:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	695a      	ldr	r2, [r3, #20]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	08db      	lsrs	r3, r3, #3
 80027e2:	f003 0303 	and.w	r3, r3, #3
 80027e6:	005b      	lsls	r3, r3, #1
 80027e8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ec:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	691b      	ldr	r3, [r3, #16]
 80027f2:	3b01      	subs	r3, #1
 80027f4:	2b03      	cmp	r3, #3
 80027f6:	d84f      	bhi.n	8002898 <HAL_ADC_ConfigChannel+0x28c>
 80027f8:	a201      	add	r2, pc, #4	; (adr r2, 8002800 <HAL_ADC_ConfigChannel+0x1f4>)
 80027fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027fe:	bf00      	nop
 8002800:	08002811 	.word	0x08002811
 8002804:	08002833 	.word	0x08002833
 8002808:	08002855 	.word	0x08002855
 800280c:	08002877 	.word	0x08002877
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002816:	4b9e      	ldr	r3, [pc, #632]	; (8002a90 <HAL_ADC_ConfigChannel+0x484>)
 8002818:	4013      	ands	r3, r2
 800281a:	683a      	ldr	r2, [r7, #0]
 800281c:	6812      	ldr	r2, [r2, #0]
 800281e:	0691      	lsls	r1, r2, #26
 8002820:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002822:	430a      	orrs	r2, r1
 8002824:	431a      	orrs	r2, r3
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800282e:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002830:	e07e      	b.n	8002930 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002838:	4b95      	ldr	r3, [pc, #596]	; (8002a90 <HAL_ADC_ConfigChannel+0x484>)
 800283a:	4013      	ands	r3, r2
 800283c:	683a      	ldr	r2, [r7, #0]
 800283e:	6812      	ldr	r2, [r2, #0]
 8002840:	0691      	lsls	r1, r2, #26
 8002842:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002844:	430a      	orrs	r2, r1
 8002846:	431a      	orrs	r2, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002850:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002852:	e06d      	b.n	8002930 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800285a:	4b8d      	ldr	r3, [pc, #564]	; (8002a90 <HAL_ADC_ConfigChannel+0x484>)
 800285c:	4013      	ands	r3, r2
 800285e:	683a      	ldr	r2, [r7, #0]
 8002860:	6812      	ldr	r2, [r2, #0]
 8002862:	0691      	lsls	r1, r2, #26
 8002864:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002866:	430a      	orrs	r2, r1
 8002868:	431a      	orrs	r2, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002872:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002874:	e05c      	b.n	8002930 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800287c:	4b84      	ldr	r3, [pc, #528]	; (8002a90 <HAL_ADC_ConfigChannel+0x484>)
 800287e:	4013      	ands	r3, r2
 8002880:	683a      	ldr	r2, [r7, #0]
 8002882:	6812      	ldr	r2, [r2, #0]
 8002884:	0691      	lsls	r1, r2, #26
 8002886:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002888:	430a      	orrs	r2, r1
 800288a:	431a      	orrs	r2, r3
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002894:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002896:	e04b      	b.n	8002930 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800289e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	069b      	lsls	r3, r3, #26
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d107      	bne.n	80028bc <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80028ba:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80028c2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	069b      	lsls	r3, r3, #26
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d107      	bne.n	80028e0 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80028de:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80028e6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	069b      	lsls	r3, r3, #26
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d107      	bne.n	8002904 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002902:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800290a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	069b      	lsls	r3, r3, #26
 8002914:	429a      	cmp	r2, r3
 8002916:	d10a      	bne.n	800292e <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002926:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002928:	e001      	b.n	800292e <HAL_ADC_ConfigChannel+0x322>
    }

  }
 800292a:	bf00      	nop
 800292c:	e000      	b.n	8002930 <HAL_ADC_ConfigChannel+0x324>
      break;
 800292e:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	f003 0303 	and.w	r3, r3, #3
 800293a:	2b01      	cmp	r3, #1
 800293c:	d108      	bne.n	8002950 <HAL_ADC_ConfigChannel+0x344>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 0301 	and.w	r3, r3, #1
 8002948:	2b01      	cmp	r3, #1
 800294a:	d101      	bne.n	8002950 <HAL_ADC_ConfigChannel+0x344>
 800294c:	2301      	movs	r3, #1
 800294e:	e000      	b.n	8002952 <HAL_ADC_ConfigChannel+0x346>
 8002950:	2300      	movs	r3, #0
 8002952:	2b00      	cmp	r3, #0
 8002954:	f040 810b 	bne.w	8002b6e <HAL_ADC_ConfigChannel+0x562>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	68db      	ldr	r3, [r3, #12]
 800295c:	2b01      	cmp	r3, #1
 800295e:	d00f      	beq.n	8002980 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	2201      	movs	r2, #1
 800296e:	fa02 f303 	lsl.w	r3, r2, r3
 8002972:	43da      	mvns	r2, r3
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	400a      	ands	r2, r1
 800297a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 800297e:	e049      	b.n	8002a14 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	2201      	movs	r2, #1
 800298e:	409a      	lsls	r2, r3
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	430a      	orrs	r2, r1
 8002996:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	2b09      	cmp	r3, #9
 80029a0:	d91c      	bls.n	80029dc <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	6999      	ldr	r1, [r3, #24]
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	4613      	mov	r3, r2
 80029ae:	005b      	lsls	r3, r3, #1
 80029b0:	4413      	add	r3, r2
 80029b2:	3b1b      	subs	r3, #27
 80029b4:	2207      	movs	r2, #7
 80029b6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ba:	43db      	mvns	r3, r3
 80029bc:	4019      	ands	r1, r3
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	6898      	ldr	r0, [r3, #8]
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	4613      	mov	r3, r2
 80029c8:	005b      	lsls	r3, r3, #1
 80029ca:	4413      	add	r3, r2
 80029cc:	3b1b      	subs	r3, #27
 80029ce:	fa00 f203 	lsl.w	r2, r0, r3
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	430a      	orrs	r2, r1
 80029d8:	619a      	str	r2, [r3, #24]
 80029da:	e01b      	b.n	8002a14 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	6959      	ldr	r1, [r3, #20]
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	1c5a      	adds	r2, r3, #1
 80029e8:	4613      	mov	r3, r2
 80029ea:	005b      	lsls	r3, r3, #1
 80029ec:	4413      	add	r3, r2
 80029ee:	2207      	movs	r2, #7
 80029f0:	fa02 f303 	lsl.w	r3, r2, r3
 80029f4:	43db      	mvns	r3, r3
 80029f6:	4019      	ands	r1, r3
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	6898      	ldr	r0, [r3, #8]
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	1c5a      	adds	r2, r3, #1
 8002a02:	4613      	mov	r3, r2
 8002a04:	005b      	lsls	r3, r3, #1
 8002a06:	4413      	add	r3, r2
 8002a08:	fa00 f203 	lsl.w	r2, r0, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	430a      	orrs	r2, r1
 8002a12:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a14:	4b1f      	ldr	r3, [pc, #124]	; (8002a94 <HAL_ADC_ConfigChannel+0x488>)
 8002a16:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	2b10      	cmp	r3, #16
 8002a1e:	d105      	bne.n	8002a2c <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002a20:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d015      	beq.n	8002a58 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002a30:	2b11      	cmp	r3, #17
 8002a32:	d105      	bne.n	8002a40 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002a34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d00b      	beq.n	8002a58 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002a44:	2b12      	cmp	r3, #18
 8002a46:	f040 8092 	bne.w	8002b6e <HAL_ADC_ConfigChannel+0x562>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002a4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	f040 808b 	bne.w	8002b6e <HAL_ADC_ConfigChannel+0x562>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a60:	d102      	bne.n	8002a68 <HAL_ADC_ConfigChannel+0x45c>
 8002a62:	4b0d      	ldr	r3, [pc, #52]	; (8002a98 <HAL_ADC_ConfigChannel+0x48c>)
 8002a64:	60fb      	str	r3, [r7, #12]
 8002a66:	e002      	b.n	8002a6e <HAL_ADC_ConfigChannel+0x462>
 8002a68:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002a6c:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	f003 0303 	and.w	r3, r3, #3
 8002a78:	2b01      	cmp	r3, #1
 8002a7a:	d10f      	bne.n	8002a9c <HAL_ADC_ConfigChannel+0x490>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f003 0301 	and.w	r3, r3, #1
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d108      	bne.n	8002a9c <HAL_ADC_ConfigChannel+0x490>
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e007      	b.n	8002a9e <HAL_ADC_ConfigChannel+0x492>
 8002a8e:	bf00      	nop
 8002a90:	83fff000 	.word	0x83fff000
 8002a94:	50000300 	.word	0x50000300
 8002a98:	50000100 	.word	0x50000100
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d150      	bne.n	8002b44 <HAL_ADC_ConfigChannel+0x538>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002aa2:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d010      	beq.n	8002aca <HAL_ADC_ConfigChannel+0x4be>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	f003 0303 	and.w	r3, r3, #3
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d107      	bne.n	8002ac4 <HAL_ADC_ConfigChannel+0x4b8>
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 0301 	and.w	r3, r3, #1
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	d101      	bne.n	8002ac4 <HAL_ADC_ConfigChannel+0x4b8>
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e000      	b.n	8002ac6 <HAL_ADC_ConfigChannel+0x4ba>
 8002ac4:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d13c      	bne.n	8002b44 <HAL_ADC_ConfigChannel+0x538>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2b10      	cmp	r3, #16
 8002ad0:	d11d      	bne.n	8002b0e <HAL_ADC_ConfigChannel+0x502>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ada:	d118      	bne.n	8002b0e <HAL_ADC_ConfigChannel+0x502>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002adc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002ae4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ae6:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002ae8:	4b27      	ldr	r3, [pc, #156]	; (8002b88 <HAL_ADC_ConfigChannel+0x57c>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a27      	ldr	r2, [pc, #156]	; (8002b8c <HAL_ADC_ConfigChannel+0x580>)
 8002aee:	fba2 2303 	umull	r2, r3, r2, r3
 8002af2:	0c9a      	lsrs	r2, r3, #18
 8002af4:	4613      	mov	r3, r2
 8002af6:	009b      	lsls	r3, r3, #2
 8002af8:	4413      	add	r3, r2
 8002afa:	005b      	lsls	r3, r3, #1
 8002afc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002afe:	e002      	b.n	8002b06 <HAL_ADC_ConfigChannel+0x4fa>
          {
            wait_loop_index--;
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	3b01      	subs	r3, #1
 8002b04:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d1f9      	bne.n	8002b00 <HAL_ADC_ConfigChannel+0x4f4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002b0c:	e02e      	b.n	8002b6c <HAL_ADC_ConfigChannel+0x560>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	2b11      	cmp	r3, #17
 8002b14:	d10b      	bne.n	8002b2e <HAL_ADC_ConfigChannel+0x522>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b1e:	d106      	bne.n	8002b2e <HAL_ADC_ConfigChannel+0x522>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002b20:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002b28:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b2a:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002b2c:	e01e      	b.n	8002b6c <HAL_ADC_ConfigChannel+0x560>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	2b12      	cmp	r3, #18
 8002b34:	d11a      	bne.n	8002b6c <HAL_ADC_ConfigChannel+0x560>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002b36:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002b3e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b40:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002b42:	e013      	b.n	8002b6c <HAL_ADC_ConfigChannel+0x560>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b48:	f043 0220 	orr.w	r2, r3, #32
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002b56:	e00a      	b.n	8002b6e <HAL_ADC_ConfigChannel+0x562>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5c:	f043 0220 	orr.w	r2, r3, #32
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002b6a:	e000      	b.n	8002b6e <HAL_ADC_ConfigChannel+0x562>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002b6c:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2200      	movs	r2, #0
 8002b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002b76:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	376c      	adds	r7, #108	; 0x6c
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	20000024 	.word	0x20000024
 8002b8c:	431bde83 	.word	0x431bde83

08002b90 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b099      	sub	sp, #100	; 0x64
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
 8002b98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ba8:	d102      	bne.n	8002bb0 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002baa:	4b5a      	ldr	r3, [pc, #360]	; (8002d14 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8002bac:	60bb      	str	r3, [r7, #8]
 8002bae:	e002      	b.n	8002bb6 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8002bb0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002bb4:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d101      	bne.n	8002bc0 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e0a2      	b.n	8002d06 <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bc6:	2b01      	cmp	r3, #1
 8002bc8:	d101      	bne.n	8002bce <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002bca:	2302      	movs	r3, #2
 8002bcc:	e09b      	b.n	8002d06 <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	f003 0304 	and.w	r3, r3, #4
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d17f      	bne.n	8002ce4 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	f003 0304 	and.w	r3, r3, #4
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d179      	bne.n	8002ce4 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002bf0:	4b49      	ldr	r3, [pc, #292]	; (8002d18 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8002bf2:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d040      	beq.n	8002c7e <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002bfc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	6859      	ldr	r1, [r3, #4]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002c0e:	035b      	lsls	r3, r3, #13
 8002c10:	430b      	orrs	r3, r1
 8002c12:	431a      	orrs	r2, r3
 8002c14:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c16:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	f003 0303 	and.w	r3, r3, #3
 8002c22:	2b01      	cmp	r3, #1
 8002c24:	d108      	bne.n	8002c38 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 0301 	and.w	r3, r3, #1
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d101      	bne.n	8002c38 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002c34:	2301      	movs	r3, #1
 8002c36:	e000      	b.n	8002c3a <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8002c38:	2300      	movs	r3, #0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d15c      	bne.n	8002cf8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002c3e:	68bb      	ldr	r3, [r7, #8]
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	f003 0303 	and.w	r3, r3, #3
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d107      	bne.n	8002c5a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 0301 	and.w	r3, r3, #1
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d101      	bne.n	8002c5a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002c56:	2301      	movs	r3, #1
 8002c58:	e000      	b.n	8002c5c <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8002c5a:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d14b      	bne.n	8002cf8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002c60:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002c68:	f023 030f 	bic.w	r3, r3, #15
 8002c6c:	683a      	ldr	r2, [r7, #0]
 8002c6e:	6811      	ldr	r1, [r2, #0]
 8002c70:	683a      	ldr	r2, [r7, #0]
 8002c72:	6892      	ldr	r2, [r2, #8]
 8002c74:	430a      	orrs	r2, r1
 8002c76:	431a      	orrs	r2, r3
 8002c78:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c7a:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002c7c:	e03c      	b.n	8002cf8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002c7e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c86:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c88:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	f003 0303 	and.w	r3, r3, #3
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d108      	bne.n	8002caa <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 0301 	and.w	r3, r3, #1
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d101      	bne.n	8002caa <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e000      	b.n	8002cac <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8002caa:	2300      	movs	r3, #0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d123      	bne.n	8002cf8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f003 0303 	and.w	r3, r3, #3
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d107      	bne.n	8002ccc <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0301 	and.w	r3, r3, #1
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d101      	bne.n	8002ccc <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e000      	b.n	8002cce <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8002ccc:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d112      	bne.n	8002cf8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002cd2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002cda:	f023 030f 	bic.w	r3, r3, #15
 8002cde:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002ce0:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002ce2:	e009      	b.n	8002cf8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce8:	f043 0220 	orr.w	r2, r3, #32
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002cf6:	e000      	b.n	8002cfa <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002cf8:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002d02:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8002d06:	4618      	mov	r0, r3
 8002d08:	3764      	adds	r7, #100	; 0x64
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	50000100 	.word	0x50000100
 8002d18:	50000300 	.word	0x50000300

08002d1c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b084      	sub	sp, #16
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d24:	2300      	movs	r3, #0
 8002d26:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	f003 0303 	and.w	r3, r3, #3
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d108      	bne.n	8002d48 <ADC_Disable+0x2c>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0301 	and.w	r3, r3, #1
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d101      	bne.n	8002d48 <ADC_Disable+0x2c>
 8002d44:	2301      	movs	r3, #1
 8002d46:	e000      	b.n	8002d4a <ADC_Disable+0x2e>
 8002d48:	2300      	movs	r3, #0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d040      	beq.n	8002dd0 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	f003 030d 	and.w	r3, r3, #13
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d10f      	bne.n	8002d7c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	689a      	ldr	r2, [r3, #8]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f042 0202 	orr.w	r2, r2, #2
 8002d6a:	609a      	str	r2, [r3, #8]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2203      	movs	r2, #3
 8002d72:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002d74:	f7ff f824 	bl	8001dc0 <HAL_GetTick>
 8002d78:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002d7a:	e022      	b.n	8002dc2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d80:	f043 0210 	orr.w	r2, r3, #16
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d8c:	f043 0201 	orr.w	r2, r3, #1
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002d94:	2301      	movs	r3, #1
 8002d96:	e01c      	b.n	8002dd2 <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002d98:	f7ff f812 	bl	8001dc0 <HAL_GetTick>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	1ad3      	subs	r3, r2, r3
 8002da2:	2b02      	cmp	r3, #2
 8002da4:	d90d      	bls.n	8002dc2 <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002daa:	f043 0210 	orr.w	r2, r3, #16
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002db6:	f043 0201 	orr.w	r2, r3, #1
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e007      	b.n	8002dd2 <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	f003 0301 	and.w	r3, r3, #1
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d0e3      	beq.n	8002d98 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002dd0:	2300      	movs	r3, #0
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3710      	adds	r7, #16
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
	...

08002ddc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b085      	sub	sp, #20
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	f003 0307 	and.w	r3, r3, #7
 8002dea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002dec:	4b0c      	ldr	r3, [pc, #48]	; (8002e20 <__NVIC_SetPriorityGrouping+0x44>)
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002df2:	68ba      	ldr	r2, [r7, #8]
 8002df4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002df8:	4013      	ands	r3, r2
 8002dfa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e0e:	4a04      	ldr	r2, [pc, #16]	; (8002e20 <__NVIC_SetPriorityGrouping+0x44>)
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	60d3      	str	r3, [r2, #12]
}
 8002e14:	bf00      	nop
 8002e16:	3714      	adds	r7, #20
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr
 8002e20:	e000ed00 	.word	0xe000ed00

08002e24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e28:	4b04      	ldr	r3, [pc, #16]	; (8002e3c <__NVIC_GetPriorityGrouping+0x18>)
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	0a1b      	lsrs	r3, r3, #8
 8002e2e:	f003 0307 	and.w	r3, r3, #7
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr
 8002e3c:	e000ed00 	.word	0xe000ed00

08002e40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	4603      	mov	r3, r0
 8002e48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	db0b      	blt.n	8002e6a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e52:	79fb      	ldrb	r3, [r7, #7]
 8002e54:	f003 021f 	and.w	r2, r3, #31
 8002e58:	4907      	ldr	r1, [pc, #28]	; (8002e78 <__NVIC_EnableIRQ+0x38>)
 8002e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e5e:	095b      	lsrs	r3, r3, #5
 8002e60:	2001      	movs	r0, #1
 8002e62:	fa00 f202 	lsl.w	r2, r0, r2
 8002e66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e6a:	bf00      	nop
 8002e6c:	370c      	adds	r7, #12
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop
 8002e78:	e000e100 	.word	0xe000e100

08002e7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	4603      	mov	r3, r0
 8002e84:	6039      	str	r1, [r7, #0]
 8002e86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	db0a      	blt.n	8002ea6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	b2da      	uxtb	r2, r3
 8002e94:	490c      	ldr	r1, [pc, #48]	; (8002ec8 <__NVIC_SetPriority+0x4c>)
 8002e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e9a:	0112      	lsls	r2, r2, #4
 8002e9c:	b2d2      	uxtb	r2, r2
 8002e9e:	440b      	add	r3, r1
 8002ea0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ea4:	e00a      	b.n	8002ebc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	b2da      	uxtb	r2, r3
 8002eaa:	4908      	ldr	r1, [pc, #32]	; (8002ecc <__NVIC_SetPriority+0x50>)
 8002eac:	79fb      	ldrb	r3, [r7, #7]
 8002eae:	f003 030f 	and.w	r3, r3, #15
 8002eb2:	3b04      	subs	r3, #4
 8002eb4:	0112      	lsls	r2, r2, #4
 8002eb6:	b2d2      	uxtb	r2, r2
 8002eb8:	440b      	add	r3, r1
 8002eba:	761a      	strb	r2, [r3, #24]
}
 8002ebc:	bf00      	nop
 8002ebe:	370c      	adds	r7, #12
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr
 8002ec8:	e000e100 	.word	0xe000e100
 8002ecc:	e000ed00 	.word	0xe000ed00

08002ed0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b089      	sub	sp, #36	; 0x24
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	60b9      	str	r1, [r7, #8]
 8002eda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f003 0307 	and.w	r3, r3, #7
 8002ee2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	f1c3 0307 	rsb	r3, r3, #7
 8002eea:	2b04      	cmp	r3, #4
 8002eec:	bf28      	it	cs
 8002eee:	2304      	movcs	r3, #4
 8002ef0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	3304      	adds	r3, #4
 8002ef6:	2b06      	cmp	r3, #6
 8002ef8:	d902      	bls.n	8002f00 <NVIC_EncodePriority+0x30>
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	3b03      	subs	r3, #3
 8002efe:	e000      	b.n	8002f02 <NVIC_EncodePriority+0x32>
 8002f00:	2300      	movs	r3, #0
 8002f02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f04:	f04f 32ff 	mov.w	r2, #4294967295
 8002f08:	69bb      	ldr	r3, [r7, #24]
 8002f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0e:	43da      	mvns	r2, r3
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	401a      	ands	r2, r3
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f18:	f04f 31ff 	mov.w	r1, #4294967295
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f22:	43d9      	mvns	r1, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f28:	4313      	orrs	r3, r2
         );
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3724      	adds	r7, #36	; 0x24
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
	...

08002f38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	3b01      	subs	r3, #1
 8002f44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f48:	d301      	bcc.n	8002f4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e00f      	b.n	8002f6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f4e:	4a0a      	ldr	r2, [pc, #40]	; (8002f78 <SysTick_Config+0x40>)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	3b01      	subs	r3, #1
 8002f54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f56:	210f      	movs	r1, #15
 8002f58:	f04f 30ff 	mov.w	r0, #4294967295
 8002f5c:	f7ff ff8e 	bl	8002e7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f60:	4b05      	ldr	r3, [pc, #20]	; (8002f78 <SysTick_Config+0x40>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f66:	4b04      	ldr	r3, [pc, #16]	; (8002f78 <SysTick_Config+0x40>)
 8002f68:	2207      	movs	r2, #7
 8002f6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f6c:	2300      	movs	r3, #0
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3708      	adds	r7, #8
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	e000e010 	.word	0xe000e010

08002f7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f84:	6878      	ldr	r0, [r7, #4]
 8002f86:	f7ff ff29 	bl	8002ddc <__NVIC_SetPriorityGrouping>
}
 8002f8a:	bf00      	nop
 8002f8c:	3708      	adds	r7, #8
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}

08002f92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f92:	b580      	push	{r7, lr}
 8002f94:	b086      	sub	sp, #24
 8002f96:	af00      	add	r7, sp, #0
 8002f98:	4603      	mov	r3, r0
 8002f9a:	60b9      	str	r1, [r7, #8]
 8002f9c:	607a      	str	r2, [r7, #4]
 8002f9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002fa4:	f7ff ff3e 	bl	8002e24 <__NVIC_GetPriorityGrouping>
 8002fa8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002faa:	687a      	ldr	r2, [r7, #4]
 8002fac:	68b9      	ldr	r1, [r7, #8]
 8002fae:	6978      	ldr	r0, [r7, #20]
 8002fb0:	f7ff ff8e 	bl	8002ed0 <NVIC_EncodePriority>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fba:	4611      	mov	r1, r2
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f7ff ff5d 	bl	8002e7c <__NVIC_SetPriority>
}
 8002fc2:	bf00      	nop
 8002fc4:	3718      	adds	r7, #24
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}

08002fca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fca:	b580      	push	{r7, lr}
 8002fcc:	b082      	sub	sp, #8
 8002fce:	af00      	add	r7, sp, #0
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f7ff ff31 	bl	8002e40 <__NVIC_EnableIRQ>
}
 8002fde:	bf00      	nop
 8002fe0:	3708      	adds	r7, #8
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}

08002fe6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fe6:	b580      	push	{r7, lr}
 8002fe8:	b082      	sub	sp, #8
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f7ff ffa2 	bl	8002f38 <SysTick_Config>
 8002ff4:	4603      	mov	r3, r0
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3708      	adds	r7, #8
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
	...

08003000 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003000:	b480      	push	{r7}
 8003002:	b087      	sub	sp, #28
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800300a:	2300      	movs	r3, #0
 800300c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800300e:	e14e      	b.n	80032ae <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	2101      	movs	r1, #1
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	fa01 f303 	lsl.w	r3, r1, r3
 800301c:	4013      	ands	r3, r2
 800301e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2b00      	cmp	r3, #0
 8003024:	f000 8140 	beq.w	80032a8 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	2b02      	cmp	r3, #2
 800302e:	d003      	beq.n	8003038 <HAL_GPIO_Init+0x38>
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	2b12      	cmp	r3, #18
 8003036:	d123      	bne.n	8003080 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	08da      	lsrs	r2, r3, #3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	3208      	adds	r2, #8
 8003040:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003044:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	f003 0307 	and.w	r3, r3, #7
 800304c:	009b      	lsls	r3, r3, #2
 800304e:	220f      	movs	r2, #15
 8003050:	fa02 f303 	lsl.w	r3, r2, r3
 8003054:	43db      	mvns	r3, r3
 8003056:	693a      	ldr	r2, [r7, #16]
 8003058:	4013      	ands	r3, r2
 800305a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	691a      	ldr	r2, [r3, #16]
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	f003 0307 	and.w	r3, r3, #7
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	fa02 f303 	lsl.w	r3, r2, r3
 800306c:	693a      	ldr	r2, [r7, #16]
 800306e:	4313      	orrs	r3, r2
 8003070:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	08da      	lsrs	r2, r3, #3
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	3208      	adds	r2, #8
 800307a:	6939      	ldr	r1, [r7, #16]
 800307c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	005b      	lsls	r3, r3, #1
 800308a:	2203      	movs	r2, #3
 800308c:	fa02 f303 	lsl.w	r3, r2, r3
 8003090:	43db      	mvns	r3, r3
 8003092:	693a      	ldr	r2, [r7, #16]
 8003094:	4013      	ands	r3, r2
 8003096:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	f003 0203 	and.w	r2, r3, #3
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	005b      	lsls	r3, r3, #1
 80030a4:	fa02 f303 	lsl.w	r3, r2, r3
 80030a8:	693a      	ldr	r2, [r7, #16]
 80030aa:	4313      	orrs	r3, r2
 80030ac:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	693a      	ldr	r2, [r7, #16]
 80030b2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d00b      	beq.n	80030d4 <HAL_GPIO_Init+0xd4>
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d007      	beq.n	80030d4 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80030c8:	2b11      	cmp	r3, #17
 80030ca:	d003      	beq.n	80030d4 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	2b12      	cmp	r3, #18
 80030d2:	d130      	bne.n	8003136 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	005b      	lsls	r3, r3, #1
 80030de:	2203      	movs	r2, #3
 80030e0:	fa02 f303 	lsl.w	r3, r2, r3
 80030e4:	43db      	mvns	r3, r3
 80030e6:	693a      	ldr	r2, [r7, #16]
 80030e8:	4013      	ands	r3, r2
 80030ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	68da      	ldr	r2, [r3, #12]
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	005b      	lsls	r3, r3, #1
 80030f4:	fa02 f303 	lsl.w	r3, r2, r3
 80030f8:	693a      	ldr	r2, [r7, #16]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	693a      	ldr	r2, [r7, #16]
 8003102:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800310a:	2201      	movs	r2, #1
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	fa02 f303 	lsl.w	r3, r2, r3
 8003112:	43db      	mvns	r3, r3
 8003114:	693a      	ldr	r2, [r7, #16]
 8003116:	4013      	ands	r3, r2
 8003118:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	091b      	lsrs	r3, r3, #4
 8003120:	f003 0201 	and.w	r2, r3, #1
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	fa02 f303 	lsl.w	r3, r2, r3
 800312a:	693a      	ldr	r2, [r7, #16]
 800312c:	4313      	orrs	r3, r2
 800312e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	693a      	ldr	r2, [r7, #16]
 8003134:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	68db      	ldr	r3, [r3, #12]
 800313a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	005b      	lsls	r3, r3, #1
 8003140:	2203      	movs	r2, #3
 8003142:	fa02 f303 	lsl.w	r3, r2, r3
 8003146:	43db      	mvns	r3, r3
 8003148:	693a      	ldr	r2, [r7, #16]
 800314a:	4013      	ands	r3, r2
 800314c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	689a      	ldr	r2, [r3, #8]
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	005b      	lsls	r3, r3, #1
 8003156:	fa02 f303 	lsl.w	r3, r2, r3
 800315a:	693a      	ldr	r2, [r7, #16]
 800315c:	4313      	orrs	r3, r2
 800315e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	693a      	ldr	r2, [r7, #16]
 8003164:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800316e:	2b00      	cmp	r3, #0
 8003170:	f000 809a 	beq.w	80032a8 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003174:	4b55      	ldr	r3, [pc, #340]	; (80032cc <HAL_GPIO_Init+0x2cc>)
 8003176:	699b      	ldr	r3, [r3, #24]
 8003178:	4a54      	ldr	r2, [pc, #336]	; (80032cc <HAL_GPIO_Init+0x2cc>)
 800317a:	f043 0301 	orr.w	r3, r3, #1
 800317e:	6193      	str	r3, [r2, #24]
 8003180:	4b52      	ldr	r3, [pc, #328]	; (80032cc <HAL_GPIO_Init+0x2cc>)
 8003182:	699b      	ldr	r3, [r3, #24]
 8003184:	f003 0301 	and.w	r3, r3, #1
 8003188:	60bb      	str	r3, [r7, #8]
 800318a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800318c:	4a50      	ldr	r2, [pc, #320]	; (80032d0 <HAL_GPIO_Init+0x2d0>)
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	089b      	lsrs	r3, r3, #2
 8003192:	3302      	adds	r3, #2
 8003194:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003198:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	f003 0303 	and.w	r3, r3, #3
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	220f      	movs	r2, #15
 80031a4:	fa02 f303 	lsl.w	r3, r2, r3
 80031a8:	43db      	mvns	r3, r3
 80031aa:	693a      	ldr	r2, [r7, #16]
 80031ac:	4013      	ands	r3, r2
 80031ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80031b6:	d013      	beq.n	80031e0 <HAL_GPIO_Init+0x1e0>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	4a46      	ldr	r2, [pc, #280]	; (80032d4 <HAL_GPIO_Init+0x2d4>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d00d      	beq.n	80031dc <HAL_GPIO_Init+0x1dc>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	4a45      	ldr	r2, [pc, #276]	; (80032d8 <HAL_GPIO_Init+0x2d8>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d007      	beq.n	80031d8 <HAL_GPIO_Init+0x1d8>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	4a44      	ldr	r2, [pc, #272]	; (80032dc <HAL_GPIO_Init+0x2dc>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d101      	bne.n	80031d4 <HAL_GPIO_Init+0x1d4>
 80031d0:	2303      	movs	r3, #3
 80031d2:	e006      	b.n	80031e2 <HAL_GPIO_Init+0x1e2>
 80031d4:	2305      	movs	r3, #5
 80031d6:	e004      	b.n	80031e2 <HAL_GPIO_Init+0x1e2>
 80031d8:	2302      	movs	r3, #2
 80031da:	e002      	b.n	80031e2 <HAL_GPIO_Init+0x1e2>
 80031dc:	2301      	movs	r3, #1
 80031de:	e000      	b.n	80031e2 <HAL_GPIO_Init+0x1e2>
 80031e0:	2300      	movs	r3, #0
 80031e2:	697a      	ldr	r2, [r7, #20]
 80031e4:	f002 0203 	and.w	r2, r2, #3
 80031e8:	0092      	lsls	r2, r2, #2
 80031ea:	4093      	lsls	r3, r2
 80031ec:	693a      	ldr	r2, [r7, #16]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80031f2:	4937      	ldr	r1, [pc, #220]	; (80032d0 <HAL_GPIO_Init+0x2d0>)
 80031f4:	697b      	ldr	r3, [r7, #20]
 80031f6:	089b      	lsrs	r3, r3, #2
 80031f8:	3302      	adds	r3, #2
 80031fa:	693a      	ldr	r2, [r7, #16]
 80031fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003200:	4b37      	ldr	r3, [pc, #220]	; (80032e0 <HAL_GPIO_Init+0x2e0>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	43db      	mvns	r3, r3
 800320a:	693a      	ldr	r2, [r7, #16]
 800320c:	4013      	ands	r3, r2
 800320e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003218:	2b00      	cmp	r3, #0
 800321a:	d003      	beq.n	8003224 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 800321c:	693a      	ldr	r2, [r7, #16]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	4313      	orrs	r3, r2
 8003222:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003224:	4a2e      	ldr	r2, [pc, #184]	; (80032e0 <HAL_GPIO_Init+0x2e0>)
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800322a:	4b2d      	ldr	r3, [pc, #180]	; (80032e0 <HAL_GPIO_Init+0x2e0>)
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	43db      	mvns	r3, r3
 8003234:	693a      	ldr	r2, [r7, #16]
 8003236:	4013      	ands	r3, r2
 8003238:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003242:	2b00      	cmp	r3, #0
 8003244:	d003      	beq.n	800324e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8003246:	693a      	ldr	r2, [r7, #16]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	4313      	orrs	r3, r2
 800324c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800324e:	4a24      	ldr	r2, [pc, #144]	; (80032e0 <HAL_GPIO_Init+0x2e0>)
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003254:	4b22      	ldr	r3, [pc, #136]	; (80032e0 <HAL_GPIO_Init+0x2e0>)
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	43db      	mvns	r3, r3
 800325e:	693a      	ldr	r2, [r7, #16]
 8003260:	4013      	ands	r3, r2
 8003262:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d003      	beq.n	8003278 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003270:	693a      	ldr	r2, [r7, #16]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	4313      	orrs	r3, r2
 8003276:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003278:	4a19      	ldr	r2, [pc, #100]	; (80032e0 <HAL_GPIO_Init+0x2e0>)
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800327e:	4b18      	ldr	r3, [pc, #96]	; (80032e0 <HAL_GPIO_Init+0x2e0>)
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	43db      	mvns	r3, r3
 8003288:	693a      	ldr	r2, [r7, #16]
 800328a:	4013      	ands	r3, r2
 800328c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d003      	beq.n	80032a2 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800329a:	693a      	ldr	r2, [r7, #16]
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	4313      	orrs	r3, r2
 80032a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80032a2:	4a0f      	ldr	r2, [pc, #60]	; (80032e0 <HAL_GPIO_Init+0x2e0>)
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	3301      	adds	r3, #1
 80032ac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	fa22 f303 	lsr.w	r3, r2, r3
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	f47f aea9 	bne.w	8003010 <HAL_GPIO_Init+0x10>
  }
}
 80032be:	bf00      	nop
 80032c0:	371c      	adds	r7, #28
 80032c2:	46bd      	mov	sp, r7
 80032c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop
 80032cc:	40021000 	.word	0x40021000
 80032d0:	40010000 	.word	0x40010000
 80032d4:	48000400 	.word	0x48000400
 80032d8:	48000800 	.word	0x48000800
 80032dc:	48000c00 	.word	0x48000c00
 80032e0:	40010400 	.word	0x40010400

080032e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b085      	sub	sp, #20
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	460b      	mov	r3, r1
 80032ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	691a      	ldr	r2, [r3, #16]
 80032f4:	887b      	ldrh	r3, [r7, #2]
 80032f6:	4013      	ands	r3, r2
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d002      	beq.n	8003302 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80032fc:	2301      	movs	r3, #1
 80032fe:	73fb      	strb	r3, [r7, #15]
 8003300:	e001      	b.n	8003306 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003302:	2300      	movs	r3, #0
 8003304:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003306:	7bfb      	ldrb	r3, [r7, #15]
}
 8003308:	4618      	mov	r0, r3
 800330a:	3714      	adds	r7, #20
 800330c:	46bd      	mov	sp, r7
 800330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003312:	4770      	bx	lr

08003314 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	460b      	mov	r3, r1
 800331e:	807b      	strh	r3, [r7, #2]
 8003320:	4613      	mov	r3, r2
 8003322:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003324:	787b      	ldrb	r3, [r7, #1]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d003      	beq.n	8003332 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800332a:	887a      	ldrh	r2, [r7, #2]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003330:	e002      	b.n	8003338 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003332:	887a      	ldrh	r2, [r7, #2]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003338:	bf00      	nop
 800333a:	370c      	adds	r7, #12
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr

08003344 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	4603      	mov	r3, r0
 800334c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800334e:	4b08      	ldr	r3, [pc, #32]	; (8003370 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003350:	695a      	ldr	r2, [r3, #20]
 8003352:	88fb      	ldrh	r3, [r7, #6]
 8003354:	4013      	ands	r3, r2
 8003356:	2b00      	cmp	r3, #0
 8003358:	d006      	beq.n	8003368 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800335a:	4a05      	ldr	r2, [pc, #20]	; (8003370 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800335c:	88fb      	ldrh	r3, [r7, #6]
 800335e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003360:	88fb      	ldrh	r3, [r7, #6]
 8003362:	4618      	mov	r0, r3
 8003364:	f7fd fce6 	bl	8000d34 <HAL_GPIO_EXTI_Callback>
  }
}
 8003368:	bf00      	nop
 800336a:	3708      	adds	r7, #8
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}
 8003370:	40010400 	.word	0x40010400

08003374 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b082      	sub	sp, #8
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d101      	bne.n	8003386 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e081      	b.n	800348a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800338c:	b2db      	uxtb	r3, r3
 800338e:	2b00      	cmp	r3, #0
 8003390:	d106      	bne.n	80033a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2200      	movs	r2, #0
 8003396:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f7fe fb1a 	bl	80019d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2224      	movs	r2, #36	; 0x24
 80033a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f022 0201 	bic.w	r2, r2, #1
 80033b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	685a      	ldr	r2, [r3, #4]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80033c4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	689a      	ldr	r2, [r3, #8]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80033d4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d107      	bne.n	80033ee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	689a      	ldr	r2, [r3, #8]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80033ea:	609a      	str	r2, [r3, #8]
 80033ec:	e006      	b.n	80033fc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	689a      	ldr	r2, [r3, #8]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80033fa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	2b02      	cmp	r3, #2
 8003402:	d104      	bne.n	800340e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800340c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	687a      	ldr	r2, [r7, #4]
 8003416:	6812      	ldr	r2, [r2, #0]
 8003418:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800341c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003420:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	68da      	ldr	r2, [r3, #12]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003430:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	691a      	ldr	r2, [r3, #16]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	695b      	ldr	r3, [r3, #20]
 800343a:	ea42 0103 	orr.w	r1, r2, r3
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	699b      	ldr	r3, [r3, #24]
 8003442:	021a      	lsls	r2, r3, #8
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	430a      	orrs	r2, r1
 800344a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	69d9      	ldr	r1, [r3, #28]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6a1a      	ldr	r2, [r3, #32]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	430a      	orrs	r2, r1
 800345a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f042 0201 	orr.w	r2, r2, #1
 800346a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2220      	movs	r2, #32
 8003476:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2200      	movs	r2, #0
 8003484:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003488:	2300      	movs	r3, #0
}
 800348a:	4618      	mov	r0, r3
 800348c:	3708      	adds	r7, #8
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}

08003492 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003492:	b480      	push	{r7}
 8003494:	b083      	sub	sp, #12
 8003496:	af00      	add	r7, sp, #0
 8003498:	6078      	str	r0, [r7, #4]
 800349a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	2b20      	cmp	r3, #32
 80034a6:	d138      	bne.n	800351a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d101      	bne.n	80034b6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80034b2:	2302      	movs	r3, #2
 80034b4:	e032      	b.n	800351c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2201      	movs	r2, #1
 80034ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2224      	movs	r2, #36	; 0x24
 80034c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f022 0201 	bic.w	r2, r2, #1
 80034d4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80034e4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	6819      	ldr	r1, [r3, #0]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	683a      	ldr	r2, [r7, #0]
 80034f2:	430a      	orrs	r2, r1
 80034f4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f042 0201 	orr.w	r2, r2, #1
 8003504:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2220      	movs	r2, #32
 800350a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2200      	movs	r2, #0
 8003512:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003516:	2300      	movs	r3, #0
 8003518:	e000      	b.n	800351c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800351a:	2302      	movs	r3, #2
  }
}
 800351c:	4618      	mov	r0, r3
 800351e:	370c      	adds	r7, #12
 8003520:	46bd      	mov	sp, r7
 8003522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003526:	4770      	bx	lr

08003528 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003528:	b480      	push	{r7}
 800352a:	b085      	sub	sp, #20
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
 8003530:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003538:	b2db      	uxtb	r3, r3
 800353a:	2b20      	cmp	r3, #32
 800353c:	d139      	bne.n	80035b2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003544:	2b01      	cmp	r3, #1
 8003546:	d101      	bne.n	800354c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003548:	2302      	movs	r3, #2
 800354a:	e033      	b.n	80035b4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2201      	movs	r2, #1
 8003550:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2224      	movs	r2, #36	; 0x24
 8003558:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f022 0201 	bic.w	r2, r2, #1
 800356a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800357a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	021b      	lsls	r3, r3, #8
 8003580:	68fa      	ldr	r2, [r7, #12]
 8003582:	4313      	orrs	r3, r2
 8003584:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	68fa      	ldr	r2, [r7, #12]
 800358c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f042 0201 	orr.w	r2, r2, #1
 800359c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2220      	movs	r2, #32
 80035a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80035ae:	2300      	movs	r3, #0
 80035b0:	e000      	b.n	80035b4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80035b2:	2302      	movs	r3, #2
  }
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3714      	adds	r7, #20
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr

080035c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	1d3b      	adds	r3, r7, #4
 80035ca:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80035cc:	1d3b      	adds	r3, r7, #4
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d102      	bne.n	80035da <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	f000 bef4 	b.w	80043c2 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035da:	1d3b      	adds	r3, r7, #4
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0301 	and.w	r3, r3, #1
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	f000 816a 	beq.w	80038be <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80035ea:	4bb3      	ldr	r3, [pc, #716]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	f003 030c 	and.w	r3, r3, #12
 80035f2:	2b04      	cmp	r3, #4
 80035f4:	d00c      	beq.n	8003610 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80035f6:	4bb0      	ldr	r3, [pc, #704]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	f003 030c 	and.w	r3, r3, #12
 80035fe:	2b08      	cmp	r3, #8
 8003600:	d159      	bne.n	80036b6 <HAL_RCC_OscConfig+0xf6>
 8003602:	4bad      	ldr	r3, [pc, #692]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800360a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800360e:	d152      	bne.n	80036b6 <HAL_RCC_OscConfig+0xf6>
 8003610:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003614:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003618:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800361c:	fa93 f3a3 	rbit	r3, r3
 8003620:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
  return result;
 8003624:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003628:	fab3 f383 	clz	r3, r3
 800362c:	b2db      	uxtb	r3, r3
 800362e:	095b      	lsrs	r3, r3, #5
 8003630:	b2db      	uxtb	r3, r3
 8003632:	f043 0301 	orr.w	r3, r3, #1
 8003636:	b2db      	uxtb	r3, r3
 8003638:	2b01      	cmp	r3, #1
 800363a:	d102      	bne.n	8003642 <HAL_RCC_OscConfig+0x82>
 800363c:	4b9e      	ldr	r3, [pc, #632]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	e015      	b.n	800366e <HAL_RCC_OscConfig+0xae>
 8003642:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003646:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800364a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800364e:	fa93 f3a3 	rbit	r3, r3
 8003652:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003656:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800365a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800365e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8003662:	fa93 f3a3 	rbit	r3, r3
 8003666:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800366a:	4b93      	ldr	r3, [pc, #588]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 800366c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003672:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8003676:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800367a:	fa92 f2a2 	rbit	r2, r2
 800367e:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8003682:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8003686:	fab2 f282 	clz	r2, r2
 800368a:	b2d2      	uxtb	r2, r2
 800368c:	f042 0220 	orr.w	r2, r2, #32
 8003690:	b2d2      	uxtb	r2, r2
 8003692:	f002 021f 	and.w	r2, r2, #31
 8003696:	2101      	movs	r1, #1
 8003698:	fa01 f202 	lsl.w	r2, r1, r2
 800369c:	4013      	ands	r3, r2
 800369e:	2b00      	cmp	r3, #0
 80036a0:	f000 810c 	beq.w	80038bc <HAL_RCC_OscConfig+0x2fc>
 80036a4:	1d3b      	adds	r3, r7, #4
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	f040 8106 	bne.w	80038bc <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	f000 be86 	b.w	80043c2 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036b6:	1d3b      	adds	r3, r7, #4
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036c0:	d106      	bne.n	80036d0 <HAL_RCC_OscConfig+0x110>
 80036c2:	4b7d      	ldr	r3, [pc, #500]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a7c      	ldr	r2, [pc, #496]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 80036c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036cc:	6013      	str	r3, [r2, #0]
 80036ce:	e030      	b.n	8003732 <HAL_RCC_OscConfig+0x172>
 80036d0:	1d3b      	adds	r3, r7, #4
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d10c      	bne.n	80036f4 <HAL_RCC_OscConfig+0x134>
 80036da:	4b77      	ldr	r3, [pc, #476]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a76      	ldr	r2, [pc, #472]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 80036e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036e4:	6013      	str	r3, [r2, #0]
 80036e6:	4b74      	ldr	r3, [pc, #464]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a73      	ldr	r2, [pc, #460]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 80036ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036f0:	6013      	str	r3, [r2, #0]
 80036f2:	e01e      	b.n	8003732 <HAL_RCC_OscConfig+0x172>
 80036f4:	1d3b      	adds	r3, r7, #4
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80036fe:	d10c      	bne.n	800371a <HAL_RCC_OscConfig+0x15a>
 8003700:	4b6d      	ldr	r3, [pc, #436]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a6c      	ldr	r2, [pc, #432]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 8003706:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800370a:	6013      	str	r3, [r2, #0]
 800370c:	4b6a      	ldr	r3, [pc, #424]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a69      	ldr	r2, [pc, #420]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 8003712:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003716:	6013      	str	r3, [r2, #0]
 8003718:	e00b      	b.n	8003732 <HAL_RCC_OscConfig+0x172>
 800371a:	4b67      	ldr	r3, [pc, #412]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a66      	ldr	r2, [pc, #408]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 8003720:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003724:	6013      	str	r3, [r2, #0]
 8003726:	4b64      	ldr	r3, [pc, #400]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a63      	ldr	r2, [pc, #396]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 800372c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003730:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003732:	4b61      	ldr	r3, [pc, #388]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 8003734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003736:	f023 020f 	bic.w	r2, r3, #15
 800373a:	1d3b      	adds	r3, r7, #4
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	495d      	ldr	r1, [pc, #372]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 8003742:	4313      	orrs	r3, r2
 8003744:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003746:	1d3b      	adds	r3, r7, #4
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d059      	beq.n	8003804 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003750:	f7fe fb36 	bl	8001dc0 <HAL_GetTick>
 8003754:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003758:	e00a      	b.n	8003770 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800375a:	f7fe fb31 	bl	8001dc0 <HAL_GetTick>
 800375e:	4602      	mov	r2, r0
 8003760:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003764:	1ad3      	subs	r3, r2, r3
 8003766:	2b64      	cmp	r3, #100	; 0x64
 8003768:	d902      	bls.n	8003770 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800376a:	2303      	movs	r3, #3
 800376c:	f000 be29 	b.w	80043c2 <HAL_RCC_OscConfig+0xe02>
 8003770:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003774:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003778:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800377c:	fa93 f3a3 	rbit	r3, r3
 8003780:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8003784:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003788:	fab3 f383 	clz	r3, r3
 800378c:	b2db      	uxtb	r3, r3
 800378e:	095b      	lsrs	r3, r3, #5
 8003790:	b2db      	uxtb	r3, r3
 8003792:	f043 0301 	orr.w	r3, r3, #1
 8003796:	b2db      	uxtb	r3, r3
 8003798:	2b01      	cmp	r3, #1
 800379a:	d102      	bne.n	80037a2 <HAL_RCC_OscConfig+0x1e2>
 800379c:	4b46      	ldr	r3, [pc, #280]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	e015      	b.n	80037ce <HAL_RCC_OscConfig+0x20e>
 80037a2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80037a6:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037aa:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80037ae:	fa93 f3a3 	rbit	r3, r3
 80037b2:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80037b6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80037ba:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80037be:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80037c2:	fa93 f3a3 	rbit	r3, r3
 80037c6:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80037ca:	4b3b      	ldr	r3, [pc, #236]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 80037cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80037d2:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80037d6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80037da:	fa92 f2a2 	rbit	r2, r2
 80037de:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80037e2:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80037e6:	fab2 f282 	clz	r2, r2
 80037ea:	b2d2      	uxtb	r2, r2
 80037ec:	f042 0220 	orr.w	r2, r2, #32
 80037f0:	b2d2      	uxtb	r2, r2
 80037f2:	f002 021f 	and.w	r2, r2, #31
 80037f6:	2101      	movs	r1, #1
 80037f8:	fa01 f202 	lsl.w	r2, r1, r2
 80037fc:	4013      	ands	r3, r2
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d0ab      	beq.n	800375a <HAL_RCC_OscConfig+0x19a>
 8003802:	e05c      	b.n	80038be <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003804:	f7fe fadc 	bl	8001dc0 <HAL_GetTick>
 8003808:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800380c:	e00a      	b.n	8003824 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800380e:	f7fe fad7 	bl	8001dc0 <HAL_GetTick>
 8003812:	4602      	mov	r2, r0
 8003814:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	2b64      	cmp	r3, #100	; 0x64
 800381c:	d902      	bls.n	8003824 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	f000 bdcf 	b.w	80043c2 <HAL_RCC_OscConfig+0xe02>
 8003824:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003828:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800382c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8003830:	fa93 f3a3 	rbit	r3, r3
 8003834:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8003838:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800383c:	fab3 f383 	clz	r3, r3
 8003840:	b2db      	uxtb	r3, r3
 8003842:	095b      	lsrs	r3, r3, #5
 8003844:	b2db      	uxtb	r3, r3
 8003846:	f043 0301 	orr.w	r3, r3, #1
 800384a:	b2db      	uxtb	r3, r3
 800384c:	2b01      	cmp	r3, #1
 800384e:	d102      	bne.n	8003856 <HAL_RCC_OscConfig+0x296>
 8003850:	4b19      	ldr	r3, [pc, #100]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	e015      	b.n	8003882 <HAL_RCC_OscConfig+0x2c2>
 8003856:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800385a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800385e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8003862:	fa93 f3a3 	rbit	r3, r3
 8003866:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800386a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800386e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003872:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8003876:	fa93 f3a3 	rbit	r3, r3
 800387a:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800387e:	4b0e      	ldr	r3, [pc, #56]	; (80038b8 <HAL_RCC_OscConfig+0x2f8>)
 8003880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003882:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003886:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800388a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800388e:	fa92 f2a2 	rbit	r2, r2
 8003892:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8003896:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800389a:	fab2 f282 	clz	r2, r2
 800389e:	b2d2      	uxtb	r2, r2
 80038a0:	f042 0220 	orr.w	r2, r2, #32
 80038a4:	b2d2      	uxtb	r2, r2
 80038a6:	f002 021f 	and.w	r2, r2, #31
 80038aa:	2101      	movs	r1, #1
 80038ac:	fa01 f202 	lsl.w	r2, r1, r2
 80038b0:	4013      	ands	r3, r2
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d1ab      	bne.n	800380e <HAL_RCC_OscConfig+0x24e>
 80038b6:	e002      	b.n	80038be <HAL_RCC_OscConfig+0x2fe>
 80038b8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038be:	1d3b      	adds	r3, r7, #4
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f003 0302 	and.w	r3, r3, #2
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	f000 816f 	beq.w	8003bac <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80038ce:	4bd0      	ldr	r3, [pc, #832]	; (8003c10 <HAL_RCC_OscConfig+0x650>)
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	f003 030c 	and.w	r3, r3, #12
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d00b      	beq.n	80038f2 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80038da:	4bcd      	ldr	r3, [pc, #820]	; (8003c10 <HAL_RCC_OscConfig+0x650>)
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	f003 030c 	and.w	r3, r3, #12
 80038e2:	2b08      	cmp	r3, #8
 80038e4:	d16c      	bne.n	80039c0 <HAL_RCC_OscConfig+0x400>
 80038e6:	4bca      	ldr	r3, [pc, #808]	; (8003c10 <HAL_RCC_OscConfig+0x650>)
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d166      	bne.n	80039c0 <HAL_RCC_OscConfig+0x400>
 80038f2:	2302      	movs	r3, #2
 80038f4:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038f8:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80038fc:	fa93 f3a3 	rbit	r3, r3
 8003900:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8003904:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003908:	fab3 f383 	clz	r3, r3
 800390c:	b2db      	uxtb	r3, r3
 800390e:	095b      	lsrs	r3, r3, #5
 8003910:	b2db      	uxtb	r3, r3
 8003912:	f043 0301 	orr.w	r3, r3, #1
 8003916:	b2db      	uxtb	r3, r3
 8003918:	2b01      	cmp	r3, #1
 800391a:	d102      	bne.n	8003922 <HAL_RCC_OscConfig+0x362>
 800391c:	4bbc      	ldr	r3, [pc, #752]	; (8003c10 <HAL_RCC_OscConfig+0x650>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	e013      	b.n	800394a <HAL_RCC_OscConfig+0x38a>
 8003922:	2302      	movs	r3, #2
 8003924:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003928:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800392c:	fa93 f3a3 	rbit	r3, r3
 8003930:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003934:	2302      	movs	r3, #2
 8003936:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800393a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800393e:	fa93 f3a3 	rbit	r3, r3
 8003942:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8003946:	4bb2      	ldr	r3, [pc, #712]	; (8003c10 <HAL_RCC_OscConfig+0x650>)
 8003948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800394a:	2202      	movs	r2, #2
 800394c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8003950:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003954:	fa92 f2a2 	rbit	r2, r2
 8003958:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800395c:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8003960:	fab2 f282 	clz	r2, r2
 8003964:	b2d2      	uxtb	r2, r2
 8003966:	f042 0220 	orr.w	r2, r2, #32
 800396a:	b2d2      	uxtb	r2, r2
 800396c:	f002 021f 	and.w	r2, r2, #31
 8003970:	2101      	movs	r1, #1
 8003972:	fa01 f202 	lsl.w	r2, r1, r2
 8003976:	4013      	ands	r3, r2
 8003978:	2b00      	cmp	r3, #0
 800397a:	d007      	beq.n	800398c <HAL_RCC_OscConfig+0x3cc>
 800397c:	1d3b      	adds	r3, r7, #4
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	691b      	ldr	r3, [r3, #16]
 8003982:	2b01      	cmp	r3, #1
 8003984:	d002      	beq.n	800398c <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	f000 bd1b 	b.w	80043c2 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800398c:	4ba0      	ldr	r3, [pc, #640]	; (8003c10 <HAL_RCC_OscConfig+0x650>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003994:	1d3b      	adds	r3, r7, #4
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	695b      	ldr	r3, [r3, #20]
 800399a:	21f8      	movs	r1, #248	; 0xf8
 800399c:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039a0:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80039a4:	fa91 f1a1 	rbit	r1, r1
 80039a8:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80039ac:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80039b0:	fab1 f181 	clz	r1, r1
 80039b4:	b2c9      	uxtb	r1, r1
 80039b6:	408b      	lsls	r3, r1
 80039b8:	4995      	ldr	r1, [pc, #596]	; (8003c10 <HAL_RCC_OscConfig+0x650>)
 80039ba:	4313      	orrs	r3, r2
 80039bc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039be:	e0f5      	b.n	8003bac <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039c0:	1d3b      	adds	r3, r7, #4
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	691b      	ldr	r3, [r3, #16]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	f000 8085 	beq.w	8003ad6 <HAL_RCC_OscConfig+0x516>
 80039cc:	2301      	movs	r3, #1
 80039ce:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039d2:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80039d6:	fa93 f3a3 	rbit	r3, r3
 80039da:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80039de:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039e2:	fab3 f383 	clz	r3, r3
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80039ec:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	461a      	mov	r2, r3
 80039f4:	2301      	movs	r3, #1
 80039f6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039f8:	f7fe f9e2 	bl	8001dc0 <HAL_GetTick>
 80039fc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a00:	e00a      	b.n	8003a18 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a02:	f7fe f9dd 	bl	8001dc0 <HAL_GetTick>
 8003a06:	4602      	mov	r2, r0
 8003a08:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003a0c:	1ad3      	subs	r3, r2, r3
 8003a0e:	2b02      	cmp	r3, #2
 8003a10:	d902      	bls.n	8003a18 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8003a12:	2303      	movs	r3, #3
 8003a14:	f000 bcd5 	b.w	80043c2 <HAL_RCC_OscConfig+0xe02>
 8003a18:	2302      	movs	r3, #2
 8003a1a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a1e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8003a22:	fa93 f3a3 	rbit	r3, r3
 8003a26:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8003a2a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a2e:	fab3 f383 	clz	r3, r3
 8003a32:	b2db      	uxtb	r3, r3
 8003a34:	095b      	lsrs	r3, r3, #5
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	f043 0301 	orr.w	r3, r3, #1
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d102      	bne.n	8003a48 <HAL_RCC_OscConfig+0x488>
 8003a42:	4b73      	ldr	r3, [pc, #460]	; (8003c10 <HAL_RCC_OscConfig+0x650>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	e013      	b.n	8003a70 <HAL_RCC_OscConfig+0x4b0>
 8003a48:	2302      	movs	r3, #2
 8003a4a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a4e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8003a52:	fa93 f3a3 	rbit	r3, r3
 8003a56:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003a5a:	2302      	movs	r3, #2
 8003a5c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003a60:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003a64:	fa93 f3a3 	rbit	r3, r3
 8003a68:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8003a6c:	4b68      	ldr	r3, [pc, #416]	; (8003c10 <HAL_RCC_OscConfig+0x650>)
 8003a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a70:	2202      	movs	r2, #2
 8003a72:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8003a76:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8003a7a:	fa92 f2a2 	rbit	r2, r2
 8003a7e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8003a82:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8003a86:	fab2 f282 	clz	r2, r2
 8003a8a:	b2d2      	uxtb	r2, r2
 8003a8c:	f042 0220 	orr.w	r2, r2, #32
 8003a90:	b2d2      	uxtb	r2, r2
 8003a92:	f002 021f 	and.w	r2, r2, #31
 8003a96:	2101      	movs	r1, #1
 8003a98:	fa01 f202 	lsl.w	r2, r1, r2
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d0af      	beq.n	8003a02 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aa2:	4b5b      	ldr	r3, [pc, #364]	; (8003c10 <HAL_RCC_OscConfig+0x650>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003aaa:	1d3b      	adds	r3, r7, #4
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	695b      	ldr	r3, [r3, #20]
 8003ab0:	21f8      	movs	r1, #248	; 0xf8
 8003ab2:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ab6:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003aba:	fa91 f1a1 	rbit	r1, r1
 8003abe:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8003ac2:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8003ac6:	fab1 f181 	clz	r1, r1
 8003aca:	b2c9      	uxtb	r1, r1
 8003acc:	408b      	lsls	r3, r1
 8003ace:	4950      	ldr	r1, [pc, #320]	; (8003c10 <HAL_RCC_OscConfig+0x650>)
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	600b      	str	r3, [r1, #0]
 8003ad4:	e06a      	b.n	8003bac <HAL_RCC_OscConfig+0x5ec>
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003adc:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8003ae0:	fa93 f3a3 	rbit	r3, r3
 8003ae4:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8003ae8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003aec:	fab3 f383 	clz	r3, r3
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003af6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	461a      	mov	r2, r3
 8003afe:	2300      	movs	r3, #0
 8003b00:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b02:	f7fe f95d 	bl	8001dc0 <HAL_GetTick>
 8003b06:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b0a:	e00a      	b.n	8003b22 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b0c:	f7fe f958 	bl	8001dc0 <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003b16:	1ad3      	subs	r3, r2, r3
 8003b18:	2b02      	cmp	r3, #2
 8003b1a:	d902      	bls.n	8003b22 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8003b1c:	2303      	movs	r3, #3
 8003b1e:	f000 bc50 	b.w	80043c2 <HAL_RCC_OscConfig+0xe02>
 8003b22:	2302      	movs	r3, #2
 8003b24:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b28:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003b2c:	fa93 f3a3 	rbit	r3, r3
 8003b30:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8003b34:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b38:	fab3 f383 	clz	r3, r3
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	095b      	lsrs	r3, r3, #5
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	f043 0301 	orr.w	r3, r3, #1
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d102      	bne.n	8003b52 <HAL_RCC_OscConfig+0x592>
 8003b4c:	4b30      	ldr	r3, [pc, #192]	; (8003c10 <HAL_RCC_OscConfig+0x650>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	e013      	b.n	8003b7a <HAL_RCC_OscConfig+0x5ba>
 8003b52:	2302      	movs	r3, #2
 8003b54:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b58:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8003b5c:	fa93 f3a3 	rbit	r3, r3
 8003b60:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8003b64:	2302      	movs	r3, #2
 8003b66:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8003b6a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8003b6e:	fa93 f3a3 	rbit	r3, r3
 8003b72:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8003b76:	4b26      	ldr	r3, [pc, #152]	; (8003c10 <HAL_RCC_OscConfig+0x650>)
 8003b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b7a:	2202      	movs	r2, #2
 8003b7c:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8003b80:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8003b84:	fa92 f2a2 	rbit	r2, r2
 8003b88:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8003b8c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8003b90:	fab2 f282 	clz	r2, r2
 8003b94:	b2d2      	uxtb	r2, r2
 8003b96:	f042 0220 	orr.w	r2, r2, #32
 8003b9a:	b2d2      	uxtb	r2, r2
 8003b9c:	f002 021f 	and.w	r2, r2, #31
 8003ba0:	2101      	movs	r1, #1
 8003ba2:	fa01 f202 	lsl.w	r2, r1, r2
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d1af      	bne.n	8003b0c <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bac:	1d3b      	adds	r3, r7, #4
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0308 	and.w	r3, r3, #8
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	f000 80da 	beq.w	8003d70 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003bbc:	1d3b      	adds	r3, r7, #4
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	699b      	ldr	r3, [r3, #24]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d069      	beq.n	8003c9a <HAL_RCC_OscConfig+0x6da>
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bcc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003bd0:	fa93 f3a3 	rbit	r3, r3
 8003bd4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8003bd8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bdc:	fab3 f383 	clz	r3, r3
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	461a      	mov	r2, r3
 8003be4:	4b0b      	ldr	r3, [pc, #44]	; (8003c14 <HAL_RCC_OscConfig+0x654>)
 8003be6:	4413      	add	r3, r2
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	461a      	mov	r2, r3
 8003bec:	2301      	movs	r3, #1
 8003bee:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bf0:	f7fe f8e6 	bl	8001dc0 <HAL_GetTick>
 8003bf4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bf8:	e00e      	b.n	8003c18 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bfa:	f7fe f8e1 	bl	8001dc0 <HAL_GetTick>
 8003bfe:	4602      	mov	r2, r0
 8003c00:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	2b02      	cmp	r3, #2
 8003c08:	d906      	bls.n	8003c18 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8003c0a:	2303      	movs	r3, #3
 8003c0c:	e3d9      	b.n	80043c2 <HAL_RCC_OscConfig+0xe02>
 8003c0e:	bf00      	nop
 8003c10:	40021000 	.word	0x40021000
 8003c14:	10908120 	.word	0x10908120
 8003c18:	2302      	movs	r3, #2
 8003c1a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c1e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003c22:	fa93 f3a3 	rbit	r3, r3
 8003c26:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003c2a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003c2e:	2202      	movs	r2, #2
 8003c30:	601a      	str	r2, [r3, #0]
 8003c32:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	fa93 f2a3 	rbit	r2, r3
 8003c3c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8003c40:	601a      	str	r2, [r3, #0]
 8003c42:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8003c46:	2202      	movs	r2, #2
 8003c48:	601a      	str	r2, [r3, #0]
 8003c4a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	fa93 f2a3 	rbit	r2, r3
 8003c54:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8003c58:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c5a:	4ba5      	ldr	r3, [pc, #660]	; (8003ef0 <HAL_RCC_OscConfig+0x930>)
 8003c5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c5e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003c62:	2102      	movs	r1, #2
 8003c64:	6019      	str	r1, [r3, #0]
 8003c66:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	fa93 f1a3 	rbit	r1, r3
 8003c70:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003c74:	6019      	str	r1, [r3, #0]
  return result;
 8003c76:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	fab3 f383 	clz	r3, r3
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003c86:	b2db      	uxtb	r3, r3
 8003c88:	f003 031f 	and.w	r3, r3, #31
 8003c8c:	2101      	movs	r1, #1
 8003c8e:	fa01 f303 	lsl.w	r3, r1, r3
 8003c92:	4013      	ands	r3, r2
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d0b0      	beq.n	8003bfa <HAL_RCC_OscConfig+0x63a>
 8003c98:	e06a      	b.n	8003d70 <HAL_RCC_OscConfig+0x7b0>
 8003c9a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ca2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	fa93 f2a3 	rbit	r2, r3
 8003cac:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003cb0:	601a      	str	r2, [r3, #0]
  return result;
 8003cb2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003cb6:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cb8:	fab3 f383 	clz	r3, r3
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	4b8c      	ldr	r3, [pc, #560]	; (8003ef4 <HAL_RCC_OscConfig+0x934>)
 8003cc2:	4413      	add	r3, r2
 8003cc4:	009b      	lsls	r3, r3, #2
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	2300      	movs	r3, #0
 8003cca:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ccc:	f7fe f878 	bl	8001dc0 <HAL_GetTick>
 8003cd0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cd4:	e009      	b.n	8003cea <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003cd6:	f7fe f873 	bl	8001dc0 <HAL_GetTick>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	2b02      	cmp	r3, #2
 8003ce4:	d901      	bls.n	8003cea <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	e36b      	b.n	80043c2 <HAL_RCC_OscConfig+0xe02>
 8003cea:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8003cee:	2202      	movs	r2, #2
 8003cf0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cf2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	fa93 f2a3 	rbit	r2, r3
 8003cfc:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8003d00:	601a      	str	r2, [r3, #0]
 8003d02:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8003d06:	2202      	movs	r2, #2
 8003d08:	601a      	str	r2, [r3, #0]
 8003d0a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	fa93 f2a3 	rbit	r2, r3
 8003d14:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003d18:	601a      	str	r2, [r3, #0]
 8003d1a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8003d1e:	2202      	movs	r2, #2
 8003d20:	601a      	str	r2, [r3, #0]
 8003d22:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	fa93 f2a3 	rbit	r2, r3
 8003d2c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003d30:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d32:	4b6f      	ldr	r3, [pc, #444]	; (8003ef0 <HAL_RCC_OscConfig+0x930>)
 8003d34:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d36:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003d3a:	2102      	movs	r1, #2
 8003d3c:	6019      	str	r1, [r3, #0]
 8003d3e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	fa93 f1a3 	rbit	r1, r3
 8003d48:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003d4c:	6019      	str	r1, [r3, #0]
  return result;
 8003d4e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	fab3 f383 	clz	r3, r3
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	f003 031f 	and.w	r3, r3, #31
 8003d64:	2101      	movs	r1, #1
 8003d66:	fa01 f303 	lsl.w	r3, r1, r3
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d1b2      	bne.n	8003cd6 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d70:	1d3b      	adds	r3, r7, #4
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 0304 	and.w	r3, r3, #4
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	f000 8158 	beq.w	8004030 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d80:	2300      	movs	r3, #0
 8003d82:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d86:	4b5a      	ldr	r3, [pc, #360]	; (8003ef0 <HAL_RCC_OscConfig+0x930>)
 8003d88:	69db      	ldr	r3, [r3, #28]
 8003d8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d112      	bne.n	8003db8 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d92:	4b57      	ldr	r3, [pc, #348]	; (8003ef0 <HAL_RCC_OscConfig+0x930>)
 8003d94:	69db      	ldr	r3, [r3, #28]
 8003d96:	4a56      	ldr	r2, [pc, #344]	; (8003ef0 <HAL_RCC_OscConfig+0x930>)
 8003d98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d9c:	61d3      	str	r3, [r2, #28]
 8003d9e:	4b54      	ldr	r3, [pc, #336]	; (8003ef0 <HAL_RCC_OscConfig+0x930>)
 8003da0:	69db      	ldr	r3, [r3, #28]
 8003da2:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8003da6:	f107 0308 	add.w	r3, r7, #8
 8003daa:	601a      	str	r2, [r3, #0]
 8003dac:	f107 0308 	add.w	r3, r7, #8
 8003db0:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003db2:	2301      	movs	r3, #1
 8003db4:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003db8:	4b4f      	ldr	r3, [pc, #316]	; (8003ef8 <HAL_RCC_OscConfig+0x938>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d11a      	bne.n	8003dfa <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dc4:	4b4c      	ldr	r3, [pc, #304]	; (8003ef8 <HAL_RCC_OscConfig+0x938>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a4b      	ldr	r2, [pc, #300]	; (8003ef8 <HAL_RCC_OscConfig+0x938>)
 8003dca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dce:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dd0:	f7fd fff6 	bl	8001dc0 <HAL_GetTick>
 8003dd4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dd8:	e009      	b.n	8003dee <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dda:	f7fd fff1 	bl	8001dc0 <HAL_GetTick>
 8003dde:	4602      	mov	r2, r0
 8003de0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	2b64      	cmp	r3, #100	; 0x64
 8003de8:	d901      	bls.n	8003dee <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8003dea:	2303      	movs	r3, #3
 8003dec:	e2e9      	b.n	80043c2 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dee:	4b42      	ldr	r3, [pc, #264]	; (8003ef8 <HAL_RCC_OscConfig+0x938>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d0ef      	beq.n	8003dda <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dfa:	1d3b      	adds	r3, r7, #4
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	68db      	ldr	r3, [r3, #12]
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d106      	bne.n	8003e12 <HAL_RCC_OscConfig+0x852>
 8003e04:	4b3a      	ldr	r3, [pc, #232]	; (8003ef0 <HAL_RCC_OscConfig+0x930>)
 8003e06:	6a1b      	ldr	r3, [r3, #32]
 8003e08:	4a39      	ldr	r2, [pc, #228]	; (8003ef0 <HAL_RCC_OscConfig+0x930>)
 8003e0a:	f043 0301 	orr.w	r3, r3, #1
 8003e0e:	6213      	str	r3, [r2, #32]
 8003e10:	e02f      	b.n	8003e72 <HAL_RCC_OscConfig+0x8b2>
 8003e12:	1d3b      	adds	r3, r7, #4
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d10c      	bne.n	8003e36 <HAL_RCC_OscConfig+0x876>
 8003e1c:	4b34      	ldr	r3, [pc, #208]	; (8003ef0 <HAL_RCC_OscConfig+0x930>)
 8003e1e:	6a1b      	ldr	r3, [r3, #32]
 8003e20:	4a33      	ldr	r2, [pc, #204]	; (8003ef0 <HAL_RCC_OscConfig+0x930>)
 8003e22:	f023 0301 	bic.w	r3, r3, #1
 8003e26:	6213      	str	r3, [r2, #32]
 8003e28:	4b31      	ldr	r3, [pc, #196]	; (8003ef0 <HAL_RCC_OscConfig+0x930>)
 8003e2a:	6a1b      	ldr	r3, [r3, #32]
 8003e2c:	4a30      	ldr	r2, [pc, #192]	; (8003ef0 <HAL_RCC_OscConfig+0x930>)
 8003e2e:	f023 0304 	bic.w	r3, r3, #4
 8003e32:	6213      	str	r3, [r2, #32]
 8003e34:	e01d      	b.n	8003e72 <HAL_RCC_OscConfig+0x8b2>
 8003e36:	1d3b      	adds	r3, r7, #4
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	2b05      	cmp	r3, #5
 8003e3e:	d10c      	bne.n	8003e5a <HAL_RCC_OscConfig+0x89a>
 8003e40:	4b2b      	ldr	r3, [pc, #172]	; (8003ef0 <HAL_RCC_OscConfig+0x930>)
 8003e42:	6a1b      	ldr	r3, [r3, #32]
 8003e44:	4a2a      	ldr	r2, [pc, #168]	; (8003ef0 <HAL_RCC_OscConfig+0x930>)
 8003e46:	f043 0304 	orr.w	r3, r3, #4
 8003e4a:	6213      	str	r3, [r2, #32]
 8003e4c:	4b28      	ldr	r3, [pc, #160]	; (8003ef0 <HAL_RCC_OscConfig+0x930>)
 8003e4e:	6a1b      	ldr	r3, [r3, #32]
 8003e50:	4a27      	ldr	r2, [pc, #156]	; (8003ef0 <HAL_RCC_OscConfig+0x930>)
 8003e52:	f043 0301 	orr.w	r3, r3, #1
 8003e56:	6213      	str	r3, [r2, #32]
 8003e58:	e00b      	b.n	8003e72 <HAL_RCC_OscConfig+0x8b2>
 8003e5a:	4b25      	ldr	r3, [pc, #148]	; (8003ef0 <HAL_RCC_OscConfig+0x930>)
 8003e5c:	6a1b      	ldr	r3, [r3, #32]
 8003e5e:	4a24      	ldr	r2, [pc, #144]	; (8003ef0 <HAL_RCC_OscConfig+0x930>)
 8003e60:	f023 0301 	bic.w	r3, r3, #1
 8003e64:	6213      	str	r3, [r2, #32]
 8003e66:	4b22      	ldr	r3, [pc, #136]	; (8003ef0 <HAL_RCC_OscConfig+0x930>)
 8003e68:	6a1b      	ldr	r3, [r3, #32]
 8003e6a:	4a21      	ldr	r2, [pc, #132]	; (8003ef0 <HAL_RCC_OscConfig+0x930>)
 8003e6c:	f023 0304 	bic.w	r3, r3, #4
 8003e70:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e72:	1d3b      	adds	r3, r7, #4
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d06b      	beq.n	8003f54 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e7c:	f7fd ffa0 	bl	8001dc0 <HAL_GetTick>
 8003e80:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e84:	e00b      	b.n	8003e9e <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e86:	f7fd ff9b 	bl	8001dc0 <HAL_GetTick>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d901      	bls.n	8003e9e <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	e291      	b.n	80043c2 <HAL_RCC_OscConfig+0xe02>
 8003e9e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8003ea2:	2202      	movs	r2, #2
 8003ea4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ea6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	fa93 f2a3 	rbit	r2, r3
 8003eb0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8003eb4:	601a      	str	r2, [r3, #0]
 8003eb6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003eba:	2202      	movs	r2, #2
 8003ebc:	601a      	str	r2, [r3, #0]
 8003ebe:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	fa93 f2a3 	rbit	r2, r3
 8003ec8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003ecc:	601a      	str	r2, [r3, #0]
  return result;
 8003ece:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003ed2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ed4:	fab3 f383 	clz	r3, r3
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	095b      	lsrs	r3, r3, #5
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	f043 0302 	orr.w	r3, r3, #2
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	2b02      	cmp	r3, #2
 8003ee6:	d109      	bne.n	8003efc <HAL_RCC_OscConfig+0x93c>
 8003ee8:	4b01      	ldr	r3, [pc, #4]	; (8003ef0 <HAL_RCC_OscConfig+0x930>)
 8003eea:	6a1b      	ldr	r3, [r3, #32]
 8003eec:	e014      	b.n	8003f18 <HAL_RCC_OscConfig+0x958>
 8003eee:	bf00      	nop
 8003ef0:	40021000 	.word	0x40021000
 8003ef4:	10908120 	.word	0x10908120
 8003ef8:	40007000 	.word	0x40007000
 8003efc:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8003f00:	2202      	movs	r2, #2
 8003f02:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f04:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	fa93 f2a3 	rbit	r2, r3
 8003f0e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8003f12:	601a      	str	r2, [r3, #0]
 8003f14:	4bbb      	ldr	r3, [pc, #748]	; (8004204 <HAL_RCC_OscConfig+0xc44>)
 8003f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f18:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003f1c:	2102      	movs	r1, #2
 8003f1e:	6011      	str	r1, [r2, #0]
 8003f20:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003f24:	6812      	ldr	r2, [r2, #0]
 8003f26:	fa92 f1a2 	rbit	r1, r2
 8003f2a:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8003f2e:	6011      	str	r1, [r2, #0]
  return result;
 8003f30:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8003f34:	6812      	ldr	r2, [r2, #0]
 8003f36:	fab2 f282 	clz	r2, r2
 8003f3a:	b2d2      	uxtb	r2, r2
 8003f3c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f40:	b2d2      	uxtb	r2, r2
 8003f42:	f002 021f 	and.w	r2, r2, #31
 8003f46:	2101      	movs	r1, #1
 8003f48:	fa01 f202 	lsl.w	r2, r1, r2
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d099      	beq.n	8003e86 <HAL_RCC_OscConfig+0x8c6>
 8003f52:	e063      	b.n	800401c <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f54:	f7fd ff34 	bl	8001dc0 <HAL_GetTick>
 8003f58:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f5c:	e00b      	b.n	8003f76 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f5e:	f7fd ff2f 	bl	8001dc0 <HAL_GetTick>
 8003f62:	4602      	mov	r2, r0
 8003f64:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d901      	bls.n	8003f76 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e225      	b.n	80043c2 <HAL_RCC_OscConfig+0xe02>
 8003f76:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8003f7a:	2202      	movs	r2, #2
 8003f7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f7e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	fa93 f2a3 	rbit	r2, r3
 8003f88:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003f8c:	601a      	str	r2, [r3, #0]
 8003f8e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003f92:	2202      	movs	r2, #2
 8003f94:	601a      	str	r2, [r3, #0]
 8003f96:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	fa93 f2a3 	rbit	r2, r3
 8003fa0:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003fa4:	601a      	str	r2, [r3, #0]
  return result;
 8003fa6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003faa:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fac:	fab3 f383 	clz	r3, r3
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	095b      	lsrs	r3, r3, #5
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	f043 0302 	orr.w	r3, r3, #2
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	2b02      	cmp	r3, #2
 8003fbe:	d102      	bne.n	8003fc6 <HAL_RCC_OscConfig+0xa06>
 8003fc0:	4b90      	ldr	r3, [pc, #576]	; (8004204 <HAL_RCC_OscConfig+0xc44>)
 8003fc2:	6a1b      	ldr	r3, [r3, #32]
 8003fc4:	e00d      	b.n	8003fe2 <HAL_RCC_OscConfig+0xa22>
 8003fc6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8003fca:	2202      	movs	r2, #2
 8003fcc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fce:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	fa93 f2a3 	rbit	r2, r3
 8003fd8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8003fdc:	601a      	str	r2, [r3, #0]
 8003fde:	4b89      	ldr	r3, [pc, #548]	; (8004204 <HAL_RCC_OscConfig+0xc44>)
 8003fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003fe6:	2102      	movs	r1, #2
 8003fe8:	6011      	str	r1, [r2, #0]
 8003fea:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003fee:	6812      	ldr	r2, [r2, #0]
 8003ff0:	fa92 f1a2 	rbit	r1, r2
 8003ff4:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8003ff8:	6011      	str	r1, [r2, #0]
  return result;
 8003ffa:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8003ffe:	6812      	ldr	r2, [r2, #0]
 8004000:	fab2 f282 	clz	r2, r2
 8004004:	b2d2      	uxtb	r2, r2
 8004006:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800400a:	b2d2      	uxtb	r2, r2
 800400c:	f002 021f 	and.w	r2, r2, #31
 8004010:	2101      	movs	r1, #1
 8004012:	fa01 f202 	lsl.w	r2, r1, r2
 8004016:	4013      	ands	r3, r2
 8004018:	2b00      	cmp	r3, #0
 800401a:	d1a0      	bne.n	8003f5e <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800401c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8004020:	2b01      	cmp	r3, #1
 8004022:	d105      	bne.n	8004030 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004024:	4b77      	ldr	r3, [pc, #476]	; (8004204 <HAL_RCC_OscConfig+0xc44>)
 8004026:	69db      	ldr	r3, [r3, #28]
 8004028:	4a76      	ldr	r2, [pc, #472]	; (8004204 <HAL_RCC_OscConfig+0xc44>)
 800402a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800402e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004030:	1d3b      	adds	r3, r7, #4
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	69db      	ldr	r3, [r3, #28]
 8004036:	2b00      	cmp	r3, #0
 8004038:	f000 81c2 	beq.w	80043c0 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800403c:	4b71      	ldr	r3, [pc, #452]	; (8004204 <HAL_RCC_OscConfig+0xc44>)
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f003 030c 	and.w	r3, r3, #12
 8004044:	2b08      	cmp	r3, #8
 8004046:	f000 819c 	beq.w	8004382 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800404a:	1d3b      	adds	r3, r7, #4
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	69db      	ldr	r3, [r3, #28]
 8004050:	2b02      	cmp	r3, #2
 8004052:	f040 8114 	bne.w	800427e <HAL_RCC_OscConfig+0xcbe>
 8004056:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800405a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800405e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004060:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	fa93 f2a3 	rbit	r2, r3
 800406a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800406e:	601a      	str	r2, [r3, #0]
  return result;
 8004070:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004074:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004076:	fab3 f383 	clz	r3, r3
 800407a:	b2db      	uxtb	r3, r3
 800407c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004080:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004084:	009b      	lsls	r3, r3, #2
 8004086:	461a      	mov	r2, r3
 8004088:	2300      	movs	r3, #0
 800408a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800408c:	f7fd fe98 	bl	8001dc0 <HAL_GetTick>
 8004090:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004094:	e009      	b.n	80040aa <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004096:	f7fd fe93 	bl	8001dc0 <HAL_GetTick>
 800409a:	4602      	mov	r2, r0
 800409c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d901      	bls.n	80040aa <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e18b      	b.n	80043c2 <HAL_RCC_OscConfig+0xe02>
 80040aa:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80040ae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80040b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040b4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	fa93 f2a3 	rbit	r2, r3
 80040be:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80040c2:	601a      	str	r2, [r3, #0]
  return result;
 80040c4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80040c8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040ca:	fab3 f383 	clz	r3, r3
 80040ce:	b2db      	uxtb	r3, r3
 80040d0:	095b      	lsrs	r3, r3, #5
 80040d2:	b2db      	uxtb	r3, r3
 80040d4:	f043 0301 	orr.w	r3, r3, #1
 80040d8:	b2db      	uxtb	r3, r3
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d102      	bne.n	80040e4 <HAL_RCC_OscConfig+0xb24>
 80040de:	4b49      	ldr	r3, [pc, #292]	; (8004204 <HAL_RCC_OscConfig+0xc44>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	e01b      	b.n	800411c <HAL_RCC_OscConfig+0xb5c>
 80040e4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80040e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80040ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ee:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	fa93 f2a3 	rbit	r2, r3
 80040f8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80040fc:	601a      	str	r2, [r3, #0]
 80040fe:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004102:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004106:	601a      	str	r2, [r3, #0]
 8004108:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	fa93 f2a3 	rbit	r2, r3
 8004112:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004116:	601a      	str	r2, [r3, #0]
 8004118:	4b3a      	ldr	r3, [pc, #232]	; (8004204 <HAL_RCC_OscConfig+0xc44>)
 800411a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800411c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004120:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004124:	6011      	str	r1, [r2, #0]
 8004126:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800412a:	6812      	ldr	r2, [r2, #0]
 800412c:	fa92 f1a2 	rbit	r1, r2
 8004130:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8004134:	6011      	str	r1, [r2, #0]
  return result;
 8004136:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800413a:	6812      	ldr	r2, [r2, #0]
 800413c:	fab2 f282 	clz	r2, r2
 8004140:	b2d2      	uxtb	r2, r2
 8004142:	f042 0220 	orr.w	r2, r2, #32
 8004146:	b2d2      	uxtb	r2, r2
 8004148:	f002 021f 	and.w	r2, r2, #31
 800414c:	2101      	movs	r1, #1
 800414e:	fa01 f202 	lsl.w	r2, r1, r2
 8004152:	4013      	ands	r3, r2
 8004154:	2b00      	cmp	r3, #0
 8004156:	d19e      	bne.n	8004096 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004158:	4b2a      	ldr	r3, [pc, #168]	; (8004204 <HAL_RCC_OscConfig+0xc44>)
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004160:	1d3b      	adds	r3, r7, #4
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004166:	1d3b      	adds	r3, r7, #4
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	6a1b      	ldr	r3, [r3, #32]
 800416c:	430b      	orrs	r3, r1
 800416e:	4925      	ldr	r1, [pc, #148]	; (8004204 <HAL_RCC_OscConfig+0xc44>)
 8004170:	4313      	orrs	r3, r2
 8004172:	604b      	str	r3, [r1, #4]
 8004174:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004178:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800417c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800417e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	fa93 f2a3 	rbit	r2, r3
 8004188:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800418c:	601a      	str	r2, [r3, #0]
  return result;
 800418e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004192:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004194:	fab3 f383 	clz	r3, r3
 8004198:	b2db      	uxtb	r3, r3
 800419a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800419e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80041a2:	009b      	lsls	r3, r3, #2
 80041a4:	461a      	mov	r2, r3
 80041a6:	2301      	movs	r3, #1
 80041a8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041aa:	f7fd fe09 	bl	8001dc0 <HAL_GetTick>
 80041ae:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041b2:	e009      	b.n	80041c8 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041b4:	f7fd fe04 	bl	8001dc0 <HAL_GetTick>
 80041b8:	4602      	mov	r2, r0
 80041ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80041be:	1ad3      	subs	r3, r2, r3
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	d901      	bls.n	80041c8 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80041c4:	2303      	movs	r3, #3
 80041c6:	e0fc      	b.n	80043c2 <HAL_RCC_OscConfig+0xe02>
 80041c8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80041cc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80041d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041d2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	fa93 f2a3 	rbit	r2, r3
 80041dc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80041e0:	601a      	str	r2, [r3, #0]
  return result;
 80041e2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80041e6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041e8:	fab3 f383 	clz	r3, r3
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	095b      	lsrs	r3, r3, #5
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	f043 0301 	orr.w	r3, r3, #1
 80041f6:	b2db      	uxtb	r3, r3
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d105      	bne.n	8004208 <HAL_RCC_OscConfig+0xc48>
 80041fc:	4b01      	ldr	r3, [pc, #4]	; (8004204 <HAL_RCC_OscConfig+0xc44>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	e01e      	b.n	8004240 <HAL_RCC_OscConfig+0xc80>
 8004202:	bf00      	nop
 8004204:	40021000 	.word	0x40021000
 8004208:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800420c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004210:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004212:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	fa93 f2a3 	rbit	r2, r3
 800421c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004220:	601a      	str	r2, [r3, #0]
 8004222:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004226:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800422a:	601a      	str	r2, [r3, #0]
 800422c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	fa93 f2a3 	rbit	r2, r3
 8004236:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800423a:	601a      	str	r2, [r3, #0]
 800423c:	4b63      	ldr	r3, [pc, #396]	; (80043cc <HAL_RCC_OscConfig+0xe0c>)
 800423e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004240:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004244:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004248:	6011      	str	r1, [r2, #0]
 800424a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800424e:	6812      	ldr	r2, [r2, #0]
 8004250:	fa92 f1a2 	rbit	r1, r2
 8004254:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004258:	6011      	str	r1, [r2, #0]
  return result;
 800425a:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800425e:	6812      	ldr	r2, [r2, #0]
 8004260:	fab2 f282 	clz	r2, r2
 8004264:	b2d2      	uxtb	r2, r2
 8004266:	f042 0220 	orr.w	r2, r2, #32
 800426a:	b2d2      	uxtb	r2, r2
 800426c:	f002 021f 	and.w	r2, r2, #31
 8004270:	2101      	movs	r1, #1
 8004272:	fa01 f202 	lsl.w	r2, r1, r2
 8004276:	4013      	ands	r3, r2
 8004278:	2b00      	cmp	r3, #0
 800427a:	d09b      	beq.n	80041b4 <HAL_RCC_OscConfig+0xbf4>
 800427c:	e0a0      	b.n	80043c0 <HAL_RCC_OscConfig+0xe00>
 800427e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004282:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004286:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004288:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	fa93 f2a3 	rbit	r2, r3
 8004292:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004296:	601a      	str	r2, [r3, #0]
  return result;
 8004298:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800429c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800429e:	fab3 f383 	clz	r3, r3
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80042a8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	461a      	mov	r2, r3
 80042b0:	2300      	movs	r3, #0
 80042b2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042b4:	f7fd fd84 	bl	8001dc0 <HAL_GetTick>
 80042b8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042bc:	e009      	b.n	80042d2 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042be:	f7fd fd7f 	bl	8001dc0 <HAL_GetTick>
 80042c2:	4602      	mov	r2, r0
 80042c4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80042c8:	1ad3      	subs	r3, r2, r3
 80042ca:	2b02      	cmp	r3, #2
 80042cc:	d901      	bls.n	80042d2 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80042ce:	2303      	movs	r3, #3
 80042d0:	e077      	b.n	80043c2 <HAL_RCC_OscConfig+0xe02>
 80042d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80042d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80042da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042dc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	fa93 f2a3 	rbit	r2, r3
 80042e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80042ea:	601a      	str	r2, [r3, #0]
  return result;
 80042ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80042f0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042f2:	fab3 f383 	clz	r3, r3
 80042f6:	b2db      	uxtb	r3, r3
 80042f8:	095b      	lsrs	r3, r3, #5
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	f043 0301 	orr.w	r3, r3, #1
 8004300:	b2db      	uxtb	r3, r3
 8004302:	2b01      	cmp	r3, #1
 8004304:	d102      	bne.n	800430c <HAL_RCC_OscConfig+0xd4c>
 8004306:	4b31      	ldr	r3, [pc, #196]	; (80043cc <HAL_RCC_OscConfig+0xe0c>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	e01b      	b.n	8004344 <HAL_RCC_OscConfig+0xd84>
 800430c:	f107 0320 	add.w	r3, r7, #32
 8004310:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004314:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004316:	f107 0320 	add.w	r3, r7, #32
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	fa93 f2a3 	rbit	r2, r3
 8004320:	f107 031c 	add.w	r3, r7, #28
 8004324:	601a      	str	r2, [r3, #0]
 8004326:	f107 0318 	add.w	r3, r7, #24
 800432a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800432e:	601a      	str	r2, [r3, #0]
 8004330:	f107 0318 	add.w	r3, r7, #24
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	fa93 f2a3 	rbit	r2, r3
 800433a:	f107 0314 	add.w	r3, r7, #20
 800433e:	601a      	str	r2, [r3, #0]
 8004340:	4b22      	ldr	r3, [pc, #136]	; (80043cc <HAL_RCC_OscConfig+0xe0c>)
 8004342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004344:	f107 0210 	add.w	r2, r7, #16
 8004348:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800434c:	6011      	str	r1, [r2, #0]
 800434e:	f107 0210 	add.w	r2, r7, #16
 8004352:	6812      	ldr	r2, [r2, #0]
 8004354:	fa92 f1a2 	rbit	r1, r2
 8004358:	f107 020c 	add.w	r2, r7, #12
 800435c:	6011      	str	r1, [r2, #0]
  return result;
 800435e:	f107 020c 	add.w	r2, r7, #12
 8004362:	6812      	ldr	r2, [r2, #0]
 8004364:	fab2 f282 	clz	r2, r2
 8004368:	b2d2      	uxtb	r2, r2
 800436a:	f042 0220 	orr.w	r2, r2, #32
 800436e:	b2d2      	uxtb	r2, r2
 8004370:	f002 021f 	and.w	r2, r2, #31
 8004374:	2101      	movs	r1, #1
 8004376:	fa01 f202 	lsl.w	r2, r1, r2
 800437a:	4013      	ands	r3, r2
 800437c:	2b00      	cmp	r3, #0
 800437e:	d19e      	bne.n	80042be <HAL_RCC_OscConfig+0xcfe>
 8004380:	e01e      	b.n	80043c0 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004382:	1d3b      	adds	r3, r7, #4
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	69db      	ldr	r3, [r3, #28]
 8004388:	2b01      	cmp	r3, #1
 800438a:	d101      	bne.n	8004390 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	e018      	b.n	80043c2 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004390:	4b0e      	ldr	r3, [pc, #56]	; (80043cc <HAL_RCC_OscConfig+0xe0c>)
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004398:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800439c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80043a0:	1d3b      	adds	r3, r7, #4
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	6a1b      	ldr	r3, [r3, #32]
 80043a6:	429a      	cmp	r2, r3
 80043a8:	d108      	bne.n	80043bc <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80043aa:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80043ae:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80043b2:	1d3b      	adds	r3, r7, #4
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80043b8:	429a      	cmp	r2, r3
 80043ba:	d001      	beq.n	80043c0 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e000      	b.n	80043c2 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80043c0:	2300      	movs	r3, #0
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}
 80043cc:	40021000 	.word	0x40021000

080043d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b09e      	sub	sp, #120	; 0x78
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
 80043d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80043da:	2300      	movs	r3, #0
 80043dc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d101      	bne.n	80043e8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e162      	b.n	80046ae <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80043e8:	4b90      	ldr	r3, [pc, #576]	; (800462c <HAL_RCC_ClockConfig+0x25c>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f003 0307 	and.w	r3, r3, #7
 80043f0:	683a      	ldr	r2, [r7, #0]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d910      	bls.n	8004418 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043f6:	4b8d      	ldr	r3, [pc, #564]	; (800462c <HAL_RCC_ClockConfig+0x25c>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f023 0207 	bic.w	r2, r3, #7
 80043fe:	498b      	ldr	r1, [pc, #556]	; (800462c <HAL_RCC_ClockConfig+0x25c>)
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	4313      	orrs	r3, r2
 8004404:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004406:	4b89      	ldr	r3, [pc, #548]	; (800462c <HAL_RCC_ClockConfig+0x25c>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 0307 	and.w	r3, r3, #7
 800440e:	683a      	ldr	r2, [r7, #0]
 8004410:	429a      	cmp	r2, r3
 8004412:	d001      	beq.n	8004418 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	e14a      	b.n	80046ae <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 0302 	and.w	r3, r3, #2
 8004420:	2b00      	cmp	r3, #0
 8004422:	d008      	beq.n	8004436 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004424:	4b82      	ldr	r3, [pc, #520]	; (8004630 <HAL_RCC_ClockConfig+0x260>)
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	497f      	ldr	r1, [pc, #508]	; (8004630 <HAL_RCC_ClockConfig+0x260>)
 8004432:	4313      	orrs	r3, r2
 8004434:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 0301 	and.w	r3, r3, #1
 800443e:	2b00      	cmp	r3, #0
 8004440:	f000 80dc 	beq.w	80045fc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	2b01      	cmp	r3, #1
 800444a:	d13c      	bne.n	80044c6 <HAL_RCC_ClockConfig+0xf6>
 800444c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004450:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004452:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004454:	fa93 f3a3 	rbit	r3, r3
 8004458:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800445a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800445c:	fab3 f383 	clz	r3, r3
 8004460:	b2db      	uxtb	r3, r3
 8004462:	095b      	lsrs	r3, r3, #5
 8004464:	b2db      	uxtb	r3, r3
 8004466:	f043 0301 	orr.w	r3, r3, #1
 800446a:	b2db      	uxtb	r3, r3
 800446c:	2b01      	cmp	r3, #1
 800446e:	d102      	bne.n	8004476 <HAL_RCC_ClockConfig+0xa6>
 8004470:	4b6f      	ldr	r3, [pc, #444]	; (8004630 <HAL_RCC_ClockConfig+0x260>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	e00f      	b.n	8004496 <HAL_RCC_ClockConfig+0xc6>
 8004476:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800447a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800447c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800447e:	fa93 f3a3 	rbit	r3, r3
 8004482:	667b      	str	r3, [r7, #100]	; 0x64
 8004484:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004488:	663b      	str	r3, [r7, #96]	; 0x60
 800448a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800448c:	fa93 f3a3 	rbit	r3, r3
 8004490:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004492:	4b67      	ldr	r3, [pc, #412]	; (8004630 <HAL_RCC_ClockConfig+0x260>)
 8004494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004496:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800449a:	65ba      	str	r2, [r7, #88]	; 0x58
 800449c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800449e:	fa92 f2a2 	rbit	r2, r2
 80044a2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80044a4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80044a6:	fab2 f282 	clz	r2, r2
 80044aa:	b2d2      	uxtb	r2, r2
 80044ac:	f042 0220 	orr.w	r2, r2, #32
 80044b0:	b2d2      	uxtb	r2, r2
 80044b2:	f002 021f 	and.w	r2, r2, #31
 80044b6:	2101      	movs	r1, #1
 80044b8:	fa01 f202 	lsl.w	r2, r1, r2
 80044bc:	4013      	ands	r3, r2
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d17b      	bne.n	80045ba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	e0f3      	b.n	80046ae <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	2b02      	cmp	r3, #2
 80044cc:	d13c      	bne.n	8004548 <HAL_RCC_ClockConfig+0x178>
 80044ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80044d2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80044d6:	fa93 f3a3 	rbit	r3, r3
 80044da:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80044dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044de:	fab3 f383 	clz	r3, r3
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	095b      	lsrs	r3, r3, #5
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	f043 0301 	orr.w	r3, r3, #1
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d102      	bne.n	80044f8 <HAL_RCC_ClockConfig+0x128>
 80044f2:	4b4f      	ldr	r3, [pc, #316]	; (8004630 <HAL_RCC_ClockConfig+0x260>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	e00f      	b.n	8004518 <HAL_RCC_ClockConfig+0x148>
 80044f8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80044fc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004500:	fa93 f3a3 	rbit	r3, r3
 8004504:	647b      	str	r3, [r7, #68]	; 0x44
 8004506:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800450a:	643b      	str	r3, [r7, #64]	; 0x40
 800450c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800450e:	fa93 f3a3 	rbit	r3, r3
 8004512:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004514:	4b46      	ldr	r3, [pc, #280]	; (8004630 <HAL_RCC_ClockConfig+0x260>)
 8004516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004518:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800451c:	63ba      	str	r2, [r7, #56]	; 0x38
 800451e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004520:	fa92 f2a2 	rbit	r2, r2
 8004524:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8004526:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004528:	fab2 f282 	clz	r2, r2
 800452c:	b2d2      	uxtb	r2, r2
 800452e:	f042 0220 	orr.w	r2, r2, #32
 8004532:	b2d2      	uxtb	r2, r2
 8004534:	f002 021f 	and.w	r2, r2, #31
 8004538:	2101      	movs	r1, #1
 800453a:	fa01 f202 	lsl.w	r2, r1, r2
 800453e:	4013      	ands	r3, r2
 8004540:	2b00      	cmp	r3, #0
 8004542:	d13a      	bne.n	80045ba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	e0b2      	b.n	80046ae <HAL_RCC_ClockConfig+0x2de>
 8004548:	2302      	movs	r3, #2
 800454a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800454c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800454e:	fa93 f3a3 	rbit	r3, r3
 8004552:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004554:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004556:	fab3 f383 	clz	r3, r3
 800455a:	b2db      	uxtb	r3, r3
 800455c:	095b      	lsrs	r3, r3, #5
 800455e:	b2db      	uxtb	r3, r3
 8004560:	f043 0301 	orr.w	r3, r3, #1
 8004564:	b2db      	uxtb	r3, r3
 8004566:	2b01      	cmp	r3, #1
 8004568:	d102      	bne.n	8004570 <HAL_RCC_ClockConfig+0x1a0>
 800456a:	4b31      	ldr	r3, [pc, #196]	; (8004630 <HAL_RCC_ClockConfig+0x260>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	e00d      	b.n	800458c <HAL_RCC_ClockConfig+0x1bc>
 8004570:	2302      	movs	r3, #2
 8004572:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004576:	fa93 f3a3 	rbit	r3, r3
 800457a:	627b      	str	r3, [r7, #36]	; 0x24
 800457c:	2302      	movs	r3, #2
 800457e:	623b      	str	r3, [r7, #32]
 8004580:	6a3b      	ldr	r3, [r7, #32]
 8004582:	fa93 f3a3 	rbit	r3, r3
 8004586:	61fb      	str	r3, [r7, #28]
 8004588:	4b29      	ldr	r3, [pc, #164]	; (8004630 <HAL_RCC_ClockConfig+0x260>)
 800458a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800458c:	2202      	movs	r2, #2
 800458e:	61ba      	str	r2, [r7, #24]
 8004590:	69ba      	ldr	r2, [r7, #24]
 8004592:	fa92 f2a2 	rbit	r2, r2
 8004596:	617a      	str	r2, [r7, #20]
  return result;
 8004598:	697a      	ldr	r2, [r7, #20]
 800459a:	fab2 f282 	clz	r2, r2
 800459e:	b2d2      	uxtb	r2, r2
 80045a0:	f042 0220 	orr.w	r2, r2, #32
 80045a4:	b2d2      	uxtb	r2, r2
 80045a6:	f002 021f 	and.w	r2, r2, #31
 80045aa:	2101      	movs	r1, #1
 80045ac:	fa01 f202 	lsl.w	r2, r1, r2
 80045b0:	4013      	ands	r3, r2
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d101      	bne.n	80045ba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	e079      	b.n	80046ae <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045ba:	4b1d      	ldr	r3, [pc, #116]	; (8004630 <HAL_RCC_ClockConfig+0x260>)
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	f023 0203 	bic.w	r2, r3, #3
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	491a      	ldr	r1, [pc, #104]	; (8004630 <HAL_RCC_ClockConfig+0x260>)
 80045c8:	4313      	orrs	r3, r2
 80045ca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045cc:	f7fd fbf8 	bl	8001dc0 <HAL_GetTick>
 80045d0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045d2:	e00a      	b.n	80045ea <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045d4:	f7fd fbf4 	bl	8001dc0 <HAL_GetTick>
 80045d8:	4602      	mov	r2, r0
 80045da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80045dc:	1ad3      	subs	r3, r2, r3
 80045de:	f241 3288 	movw	r2, #5000	; 0x1388
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d901      	bls.n	80045ea <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80045e6:	2303      	movs	r3, #3
 80045e8:	e061      	b.n	80046ae <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045ea:	4b11      	ldr	r3, [pc, #68]	; (8004630 <HAL_RCC_ClockConfig+0x260>)
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	f003 020c 	and.w	r2, r3, #12
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	009b      	lsls	r3, r3, #2
 80045f8:	429a      	cmp	r2, r3
 80045fa:	d1eb      	bne.n	80045d4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80045fc:	4b0b      	ldr	r3, [pc, #44]	; (800462c <HAL_RCC_ClockConfig+0x25c>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f003 0307 	and.w	r3, r3, #7
 8004604:	683a      	ldr	r2, [r7, #0]
 8004606:	429a      	cmp	r2, r3
 8004608:	d214      	bcs.n	8004634 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800460a:	4b08      	ldr	r3, [pc, #32]	; (800462c <HAL_RCC_ClockConfig+0x25c>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f023 0207 	bic.w	r2, r3, #7
 8004612:	4906      	ldr	r1, [pc, #24]	; (800462c <HAL_RCC_ClockConfig+0x25c>)
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	4313      	orrs	r3, r2
 8004618:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800461a:	4b04      	ldr	r3, [pc, #16]	; (800462c <HAL_RCC_ClockConfig+0x25c>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f003 0307 	and.w	r3, r3, #7
 8004622:	683a      	ldr	r2, [r7, #0]
 8004624:	429a      	cmp	r2, r3
 8004626:	d005      	beq.n	8004634 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	e040      	b.n	80046ae <HAL_RCC_ClockConfig+0x2de>
 800462c:	40022000 	.word	0x40022000
 8004630:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 0304 	and.w	r3, r3, #4
 800463c:	2b00      	cmp	r3, #0
 800463e:	d008      	beq.n	8004652 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004640:	4b1d      	ldr	r3, [pc, #116]	; (80046b8 <HAL_RCC_ClockConfig+0x2e8>)
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	68db      	ldr	r3, [r3, #12]
 800464c:	491a      	ldr	r1, [pc, #104]	; (80046b8 <HAL_RCC_ClockConfig+0x2e8>)
 800464e:	4313      	orrs	r3, r2
 8004650:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f003 0308 	and.w	r3, r3, #8
 800465a:	2b00      	cmp	r3, #0
 800465c:	d009      	beq.n	8004672 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800465e:	4b16      	ldr	r3, [pc, #88]	; (80046b8 <HAL_RCC_ClockConfig+0x2e8>)
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	691b      	ldr	r3, [r3, #16]
 800466a:	00db      	lsls	r3, r3, #3
 800466c:	4912      	ldr	r1, [pc, #72]	; (80046b8 <HAL_RCC_ClockConfig+0x2e8>)
 800466e:	4313      	orrs	r3, r2
 8004670:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004672:	f000 f829 	bl	80046c8 <HAL_RCC_GetSysClockFreq>
 8004676:	4601      	mov	r1, r0
 8004678:	4b0f      	ldr	r3, [pc, #60]	; (80046b8 <HAL_RCC_ClockConfig+0x2e8>)
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004680:	22f0      	movs	r2, #240	; 0xf0
 8004682:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	fa92 f2a2 	rbit	r2, r2
 800468a:	60fa      	str	r2, [r7, #12]
  return result;
 800468c:	68fa      	ldr	r2, [r7, #12]
 800468e:	fab2 f282 	clz	r2, r2
 8004692:	b2d2      	uxtb	r2, r2
 8004694:	40d3      	lsrs	r3, r2
 8004696:	4a09      	ldr	r2, [pc, #36]	; (80046bc <HAL_RCC_ClockConfig+0x2ec>)
 8004698:	5cd3      	ldrb	r3, [r2, r3]
 800469a:	fa21 f303 	lsr.w	r3, r1, r3
 800469e:	4a08      	ldr	r2, [pc, #32]	; (80046c0 <HAL_RCC_ClockConfig+0x2f0>)
 80046a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80046a2:	4b08      	ldr	r3, [pc, #32]	; (80046c4 <HAL_RCC_ClockConfig+0x2f4>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4618      	mov	r0, r3
 80046a8:	f7fd fb46 	bl	8001d38 <HAL_InitTick>
  
  return HAL_OK;
 80046ac:	2300      	movs	r3, #0
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3778      	adds	r7, #120	; 0x78
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	bf00      	nop
 80046b8:	40021000 	.word	0x40021000
 80046bc:	08006cc0 	.word	0x08006cc0
 80046c0:	20000024 	.word	0x20000024
 80046c4:	20000028 	.word	0x20000028

080046c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b08b      	sub	sp, #44	; 0x2c
 80046cc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80046ce:	2300      	movs	r3, #0
 80046d0:	61fb      	str	r3, [r7, #28]
 80046d2:	2300      	movs	r3, #0
 80046d4:	61bb      	str	r3, [r7, #24]
 80046d6:	2300      	movs	r3, #0
 80046d8:	627b      	str	r3, [r7, #36]	; 0x24
 80046da:	2300      	movs	r3, #0
 80046dc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80046de:	2300      	movs	r3, #0
 80046e0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80046e2:	4b29      	ldr	r3, [pc, #164]	; (8004788 <HAL_RCC_GetSysClockFreq+0xc0>)
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	f003 030c 	and.w	r3, r3, #12
 80046ee:	2b04      	cmp	r3, #4
 80046f0:	d002      	beq.n	80046f8 <HAL_RCC_GetSysClockFreq+0x30>
 80046f2:	2b08      	cmp	r3, #8
 80046f4:	d003      	beq.n	80046fe <HAL_RCC_GetSysClockFreq+0x36>
 80046f6:	e03c      	b.n	8004772 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80046f8:	4b24      	ldr	r3, [pc, #144]	; (800478c <HAL_RCC_GetSysClockFreq+0xc4>)
 80046fa:	623b      	str	r3, [r7, #32]
      break;
 80046fc:	e03c      	b.n	8004778 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80046fe:	69fb      	ldr	r3, [r7, #28]
 8004700:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004704:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004708:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800470a:	68ba      	ldr	r2, [r7, #8]
 800470c:	fa92 f2a2 	rbit	r2, r2
 8004710:	607a      	str	r2, [r7, #4]
  return result;
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	fab2 f282 	clz	r2, r2
 8004718:	b2d2      	uxtb	r2, r2
 800471a:	40d3      	lsrs	r3, r2
 800471c:	4a1c      	ldr	r2, [pc, #112]	; (8004790 <HAL_RCC_GetSysClockFreq+0xc8>)
 800471e:	5cd3      	ldrb	r3, [r2, r3]
 8004720:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8004722:	4b19      	ldr	r3, [pc, #100]	; (8004788 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004726:	f003 030f 	and.w	r3, r3, #15
 800472a:	220f      	movs	r2, #15
 800472c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800472e:	693a      	ldr	r2, [r7, #16]
 8004730:	fa92 f2a2 	rbit	r2, r2
 8004734:	60fa      	str	r2, [r7, #12]
  return result;
 8004736:	68fa      	ldr	r2, [r7, #12]
 8004738:	fab2 f282 	clz	r2, r2
 800473c:	b2d2      	uxtb	r2, r2
 800473e:	40d3      	lsrs	r3, r2
 8004740:	4a14      	ldr	r2, [pc, #80]	; (8004794 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004742:	5cd3      	ldrb	r3, [r2, r3]
 8004744:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800474c:	2b00      	cmp	r3, #0
 800474e:	d008      	beq.n	8004762 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004750:	4a0e      	ldr	r2, [pc, #56]	; (800478c <HAL_RCC_GetSysClockFreq+0xc4>)
 8004752:	69bb      	ldr	r3, [r7, #24]
 8004754:	fbb2 f2f3 	udiv	r2, r2, r3
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	fb02 f303 	mul.w	r3, r2, r3
 800475e:	627b      	str	r3, [r7, #36]	; 0x24
 8004760:	e004      	b.n	800476c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	4a0c      	ldr	r2, [pc, #48]	; (8004798 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004766:	fb02 f303 	mul.w	r3, r2, r3
 800476a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800476c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800476e:	623b      	str	r3, [r7, #32]
      break;
 8004770:	e002      	b.n	8004778 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004772:	4b06      	ldr	r3, [pc, #24]	; (800478c <HAL_RCC_GetSysClockFreq+0xc4>)
 8004774:	623b      	str	r3, [r7, #32]
      break;
 8004776:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004778:	6a3b      	ldr	r3, [r7, #32]
}
 800477a:	4618      	mov	r0, r3
 800477c:	372c      	adds	r7, #44	; 0x2c
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr
 8004786:	bf00      	nop
 8004788:	40021000 	.word	0x40021000
 800478c:	007a1200 	.word	0x007a1200
 8004790:	08006cd0 	.word	0x08006cd0
 8004794:	08006ce0 	.word	0x08006ce0
 8004798:	003d0900 	.word	0x003d0900

0800479c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b092      	sub	sp, #72	; 0x48
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80047a4:	2300      	movs	r3, #0
 80047a6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80047a8:	2300      	movs	r3, #0
 80047aa:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	f000 80d0 	beq.w	800495a <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80047ba:	2300      	movs	r3, #0
 80047bc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047c0:	4b8e      	ldr	r3, [pc, #568]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047c2:	69db      	ldr	r3, [r3, #28]
 80047c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d10e      	bne.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047cc:	4b8b      	ldr	r3, [pc, #556]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047ce:	69db      	ldr	r3, [r3, #28]
 80047d0:	4a8a      	ldr	r2, [pc, #552]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047d6:	61d3      	str	r3, [r2, #28]
 80047d8:	4b88      	ldr	r3, [pc, #544]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047da:	69db      	ldr	r3, [r3, #28]
 80047dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047e0:	60bb      	str	r3, [r7, #8]
 80047e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047e4:	2301      	movs	r3, #1
 80047e6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047ea:	4b85      	ldr	r3, [pc, #532]	; (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d118      	bne.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047f6:	4b82      	ldr	r3, [pc, #520]	; (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a81      	ldr	r2, [pc, #516]	; (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80047fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004800:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004802:	f7fd fadd 	bl	8001dc0 <HAL_GetTick>
 8004806:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004808:	e008      	b.n	800481c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800480a:	f7fd fad9 	bl	8001dc0 <HAL_GetTick>
 800480e:	4602      	mov	r2, r0
 8004810:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004812:	1ad3      	subs	r3, r2, r3
 8004814:	2b64      	cmp	r3, #100	; 0x64
 8004816:	d901      	bls.n	800481c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004818:	2303      	movs	r3, #3
 800481a:	e0ea      	b.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0x256>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800481c:	4b78      	ldr	r3, [pc, #480]	; (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004824:	2b00      	cmp	r3, #0
 8004826:	d0f0      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004828:	4b74      	ldr	r3, [pc, #464]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800482a:	6a1b      	ldr	r3, [r3, #32]
 800482c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004830:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004832:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004834:	2b00      	cmp	r3, #0
 8004836:	d07d      	beq.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004840:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004842:	429a      	cmp	r2, r3
 8004844:	d076      	beq.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004846:	4b6d      	ldr	r3, [pc, #436]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004848:	6a1b      	ldr	r3, [r3, #32]
 800484a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800484e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004850:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004854:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004858:	fa93 f3a3 	rbit	r3, r3
 800485c:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800485e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004860:	fab3 f383 	clz	r3, r3
 8004864:	b2db      	uxtb	r3, r3
 8004866:	461a      	mov	r2, r3
 8004868:	4b66      	ldr	r3, [pc, #408]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800486a:	4413      	add	r3, r2
 800486c:	009b      	lsls	r3, r3, #2
 800486e:	461a      	mov	r2, r3
 8004870:	2301      	movs	r3, #1
 8004872:	6013      	str	r3, [r2, #0]
 8004874:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004878:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800487a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800487c:	fa93 f3a3 	rbit	r3, r3
 8004880:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004882:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004884:	fab3 f383 	clz	r3, r3
 8004888:	b2db      	uxtb	r3, r3
 800488a:	461a      	mov	r2, r3
 800488c:	4b5d      	ldr	r3, [pc, #372]	; (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800488e:	4413      	add	r3, r2
 8004890:	009b      	lsls	r3, r3, #2
 8004892:	461a      	mov	r2, r3
 8004894:	2300      	movs	r3, #0
 8004896:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004898:	4a58      	ldr	r2, [pc, #352]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800489a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800489c:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800489e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048a0:	f003 0301 	and.w	r3, r3, #1
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d045      	beq.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048a8:	f7fd fa8a 	bl	8001dc0 <HAL_GetTick>
 80048ac:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048ae:	e00a      	b.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048b0:	f7fd fa86 	bl	8001dc0 <HAL_GetTick>
 80048b4:	4602      	mov	r2, r0
 80048b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80048b8:	1ad3      	subs	r3, r2, r3
 80048ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80048be:	4293      	cmp	r3, r2
 80048c0:	d901      	bls.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80048c2:	2303      	movs	r3, #3
 80048c4:	e095      	b.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0x256>
 80048c6:	2302      	movs	r3, #2
 80048c8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048cc:	fa93 f3a3 	rbit	r3, r3
 80048d0:	627b      	str	r3, [r7, #36]	; 0x24
 80048d2:	2302      	movs	r3, #2
 80048d4:	623b      	str	r3, [r7, #32]
 80048d6:	6a3b      	ldr	r3, [r7, #32]
 80048d8:	fa93 f3a3 	rbit	r3, r3
 80048dc:	61fb      	str	r3, [r7, #28]
  return result;
 80048de:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048e0:	fab3 f383 	clz	r3, r3
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	095b      	lsrs	r3, r3, #5
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	f043 0302 	orr.w	r3, r3, #2
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	2b02      	cmp	r3, #2
 80048f2:	d102      	bne.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80048f4:	4b41      	ldr	r3, [pc, #260]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048f6:	6a1b      	ldr	r3, [r3, #32]
 80048f8:	e007      	b.n	800490a <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80048fa:	2302      	movs	r3, #2
 80048fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048fe:	69bb      	ldr	r3, [r7, #24]
 8004900:	fa93 f3a3 	rbit	r3, r3
 8004904:	617b      	str	r3, [r7, #20]
 8004906:	4b3d      	ldr	r3, [pc, #244]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800490a:	2202      	movs	r2, #2
 800490c:	613a      	str	r2, [r7, #16]
 800490e:	693a      	ldr	r2, [r7, #16]
 8004910:	fa92 f2a2 	rbit	r2, r2
 8004914:	60fa      	str	r2, [r7, #12]
  return result;
 8004916:	68fa      	ldr	r2, [r7, #12]
 8004918:	fab2 f282 	clz	r2, r2
 800491c:	b2d2      	uxtb	r2, r2
 800491e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004922:	b2d2      	uxtb	r2, r2
 8004924:	f002 021f 	and.w	r2, r2, #31
 8004928:	2101      	movs	r1, #1
 800492a:	fa01 f202 	lsl.w	r2, r1, r2
 800492e:	4013      	ands	r3, r2
 8004930:	2b00      	cmp	r3, #0
 8004932:	d0bd      	beq.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004934:	4b31      	ldr	r3, [pc, #196]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004936:	6a1b      	ldr	r3, [r3, #32]
 8004938:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	492e      	ldr	r1, [pc, #184]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004942:	4313      	orrs	r3, r2
 8004944:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004946:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800494a:	2b01      	cmp	r3, #1
 800494c:	d105      	bne.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800494e:	4b2b      	ldr	r3, [pc, #172]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004950:	69db      	ldr	r3, [r3, #28]
 8004952:	4a2a      	ldr	r2, [pc, #168]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004954:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004958:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 0301 	and.w	r3, r3, #1
 8004962:	2b00      	cmp	r3, #0
 8004964:	d008      	beq.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004966:	4b25      	ldr	r3, [pc, #148]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800496a:	f023 0203 	bic.w	r2, r3, #3
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	4922      	ldr	r1, [pc, #136]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004974:	4313      	orrs	r3, r2
 8004976:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f003 0320 	and.w	r3, r3, #32
 8004980:	2b00      	cmp	r3, #0
 8004982:	d008      	beq.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004984:	4b1d      	ldr	r3, [pc, #116]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004988:	f023 0210 	bic.w	r2, r3, #16
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	491a      	ldr	r1, [pc, #104]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004992:	4313      	orrs	r3, r2
 8004994:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d008      	beq.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80049a2:	4b16      	ldr	r3, [pc, #88]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049a6:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	691b      	ldr	r3, [r3, #16]
 80049ae:	4913      	ldr	r1, [pc, #76]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049b0:	4313      	orrs	r3, r2
 80049b2:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d008      	beq.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80049c0:	4b0e      	ldr	r3, [pc, #56]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049c4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	695b      	ldr	r3, [r3, #20]
 80049cc:	490b      	ldr	r1, [pc, #44]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049ce:	4313      	orrs	r3, r2
 80049d0:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d008      	beq.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80049de:	4b07      	ldr	r3, [pc, #28]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	699b      	ldr	r3, [r3, #24]
 80049ea:	4904      	ldr	r1, [pc, #16]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049ec:	4313      	orrs	r3, r2
 80049ee:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80049f0:	2300      	movs	r3, #0
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3748      	adds	r7, #72	; 0x48
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
 80049fa:	bf00      	nop
 80049fc:	40021000 	.word	0x40021000
 8004a00:	40007000 	.word	0x40007000
 8004a04:	10908100 	.word	0x10908100

08004a08 <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b082      	sub	sp, #8
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d101      	bne.n	8004a1a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e083      	b.n	8004b22 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	7f5b      	ldrb	r3, [r3, #29]
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d105      	bne.n	8004a30 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f7fd f816 	bl	8001a5c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2202      	movs	r2, #2
 8004a34:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	22ca      	movs	r2, #202	; 0xca
 8004a3c:	625a      	str	r2, [r3, #36]	; 0x24
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	2253      	movs	r2, #83	; 0x53
 8004a44:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f000 f897 	bl	8004b7a <RTC_EnterInitMode>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d008      	beq.n	8004a64 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	22ff      	movs	r2, #255	; 0xff
 8004a58:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2204      	movs	r2, #4
 8004a5e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e05e      	b.n	8004b22 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	687a      	ldr	r2, [r7, #4]
 8004a6c:	6812      	ldr	r2, [r2, #0]
 8004a6e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004a72:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a76:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	6899      	ldr	r1, [r3, #8]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685a      	ldr	r2, [r3, #4]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	691b      	ldr	r3, [r3, #16]
 8004a86:	431a      	orrs	r2, r3
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	695b      	ldr	r3, [r3, #20]
 8004a8c:	431a      	orrs	r2, r3
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	430a      	orrs	r2, r1
 8004a94:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	687a      	ldr	r2, [r7, #4]
 8004a9c:	68d2      	ldr	r2, [r2, #12]
 8004a9e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	6919      	ldr	r1, [r3, #16]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	041a      	lsls	r2, r3, #16
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	430a      	orrs	r2, r1
 8004ab2:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	68da      	ldr	r2, [r3, #12]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ac2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	f003 0320 	and.w	r3, r3, #32
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d10e      	bne.n	8004af0 <HAL_RTC_Init+0xe8>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004ad2:	6878      	ldr	r0, [r7, #4]
 8004ad4:	f000 f829 	bl	8004b2a <HAL_RTC_WaitForSynchro>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d008      	beq.n	8004af0 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	22ff      	movs	r2, #255	; 0xff
 8004ae4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2204      	movs	r2, #4
 8004aea:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e018      	b.n	8004b22 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004afe:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	699a      	ldr	r2, [r3, #24]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	430a      	orrs	r2, r1
 8004b10:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	22ff      	movs	r2, #255	; 0xff
 8004b18:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2201      	movs	r2, #1
 8004b1e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8004b20:	2300      	movs	r3, #0
  }
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	3708      	adds	r7, #8
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}

08004b2a <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004b2a:	b580      	push	{r7, lr}
 8004b2c:	b084      	sub	sp, #16
 8004b2e:	af00      	add	r7, sp, #0
 8004b30:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004b32:	2300      	movs	r3, #0
 8004b34:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	68da      	ldr	r2, [r3, #12]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004b44:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8004b46:	f7fd f93b 	bl	8001dc0 <HAL_GetTick>
 8004b4a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8004b4c:	e009      	b.n	8004b62 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004b4e:	f7fd f937 	bl	8001dc0 <HAL_GetTick>
 8004b52:	4602      	mov	r2, r0
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b5c:	d901      	bls.n	8004b62 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8004b5e:	2303      	movs	r3, #3
 8004b60:	e007      	b.n	8004b72 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	68db      	ldr	r3, [r3, #12]
 8004b68:	f003 0320 	and.w	r3, r3, #32
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d0ee      	beq.n	8004b4e <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8004b70:	2300      	movs	r3, #0
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	3710      	adds	r7, #16
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}

08004b7a <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - HAL_OK : RTC is in Init mode
  *          - HAL_TIMEOUT : RTC is not in Init mode and in Timeout
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004b7a:	b580      	push	{r7, lr}
 8004b7c:	b084      	sub	sp, #16
 8004b7e:	af00      	add	r7, sp, #0
 8004b80:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004b82:	2300      	movs	r3, #0
 8004b84:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d119      	bne.n	8004bc8 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f04f 32ff 	mov.w	r2, #4294967295
 8004b9c:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004b9e:	f7fd f90f 	bl	8001dc0 <HAL_GetTick>
 8004ba2:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004ba4:	e009      	b.n	8004bba <RTC_EnterInitMode+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004ba6:	f7fd f90b 	bl	8001dc0 <HAL_GetTick>
 8004baa:	4602      	mov	r2, r0
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	1ad3      	subs	r3, r2, r3
 8004bb0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004bb4:	d901      	bls.n	8004bba <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	e007      	b.n	8004bca <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d0ee      	beq.n	8004ba6 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8004bc8:	2300      	movs	r3, #0
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3710      	adds	r7, #16
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}

08004bd2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004bd2:	b580      	push	{r7, lr}
 8004bd4:	b082      	sub	sp, #8
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d101      	bne.n	8004be4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	e01d      	b.n	8004c20 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bea:	b2db      	uxtb	r3, r3
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d106      	bne.n	8004bfe <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	f7fc ff55 	bl	8001aa8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2202      	movs	r2, #2
 8004c02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681a      	ldr	r2, [r3, #0]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	3304      	adds	r3, #4
 8004c0e:	4619      	mov	r1, r3
 8004c10:	4610      	mov	r0, r2
 8004c12:	f000 fb81 	bl	8005318 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2201      	movs	r2, #1
 8004c1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c1e:	2300      	movs	r3, #0
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3708      	adds	r7, #8
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}

08004c28 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b085      	sub	sp, #20
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	68da      	ldr	r2, [r3, #12]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f042 0201 	orr.w	r2, r2, #1
 8004c3e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	689a      	ldr	r2, [r3, #8]
 8004c46:	4b0c      	ldr	r3, [pc, #48]	; (8004c78 <HAL_TIM_Base_Start_IT+0x50>)
 8004c48:	4013      	ands	r3, r2
 8004c4a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2b06      	cmp	r3, #6
 8004c50:	d00b      	beq.n	8004c6a <HAL_TIM_Base_Start_IT+0x42>
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c58:	d007      	beq.n	8004c6a <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f042 0201 	orr.w	r2, r2, #1
 8004c68:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c6a:	2300      	movs	r3, #0
}
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	3714      	adds	r7, #20
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr
 8004c78:	00010007 	.word	0x00010007

08004c7c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b082      	sub	sp, #8
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d101      	bne.n	8004c8e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e01d      	b.n	8004cca <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c94:	b2db      	uxtb	r3, r3
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d106      	bne.n	8004ca8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	f000 f815 	bl	8004cd2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2202      	movs	r2, #2
 8004cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681a      	ldr	r2, [r3, #0]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	3304      	adds	r3, #4
 8004cb8:	4619      	mov	r1, r3
 8004cba:	4610      	mov	r0, r2
 8004cbc:	f000 fb2c 	bl	8005318 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004cc8:	2300      	movs	r3, #0
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3708      	adds	r7, #8
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}

08004cd2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004cd2:	b480      	push	{r7}
 8004cd4:	b083      	sub	sp, #12
 8004cd6:	af00      	add	r7, sp, #0
 8004cd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004cda:	bf00      	nop
 8004cdc:	370c      	adds	r7, #12
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce4:	4770      	bx	lr

08004ce6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ce6:	b580      	push	{r7, lr}
 8004ce8:	b082      	sub	sp, #8
 8004cea:	af00      	add	r7, sp, #0
 8004cec:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	691b      	ldr	r3, [r3, #16]
 8004cf4:	f003 0302 	and.w	r3, r3, #2
 8004cf8:	2b02      	cmp	r3, #2
 8004cfa:	d122      	bne.n	8004d42 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	f003 0302 	and.w	r3, r3, #2
 8004d06:	2b02      	cmp	r3, #2
 8004d08:	d11b      	bne.n	8004d42 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f06f 0202 	mvn.w	r2, #2
 8004d12:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2201      	movs	r2, #1
 8004d18:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	699b      	ldr	r3, [r3, #24]
 8004d20:	f003 0303 	and.w	r3, r3, #3
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d003      	beq.n	8004d30 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d28:	6878      	ldr	r0, [r7, #4]
 8004d2a:	f000 fad6 	bl	80052da <HAL_TIM_IC_CaptureCallback>
 8004d2e:	e005      	b.n	8004d3c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d30:	6878      	ldr	r0, [r7, #4]
 8004d32:	f000 fac8 	bl	80052c6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f000 fad9 	bl	80052ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	691b      	ldr	r3, [r3, #16]
 8004d48:	f003 0304 	and.w	r3, r3, #4
 8004d4c:	2b04      	cmp	r3, #4
 8004d4e:	d122      	bne.n	8004d96 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68db      	ldr	r3, [r3, #12]
 8004d56:	f003 0304 	and.w	r3, r3, #4
 8004d5a:	2b04      	cmp	r3, #4
 8004d5c:	d11b      	bne.n	8004d96 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f06f 0204 	mvn.w	r2, #4
 8004d66:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2202      	movs	r2, #2
 8004d6c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	699b      	ldr	r3, [r3, #24]
 8004d74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d003      	beq.n	8004d84 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f000 faac 	bl	80052da <HAL_TIM_IC_CaptureCallback>
 8004d82:	e005      	b.n	8004d90 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f000 fa9e 	bl	80052c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f000 faaf 	bl	80052ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2200      	movs	r2, #0
 8004d94:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	691b      	ldr	r3, [r3, #16]
 8004d9c:	f003 0308 	and.w	r3, r3, #8
 8004da0:	2b08      	cmp	r3, #8
 8004da2:	d122      	bne.n	8004dea <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	68db      	ldr	r3, [r3, #12]
 8004daa:	f003 0308 	and.w	r3, r3, #8
 8004dae:	2b08      	cmp	r3, #8
 8004db0:	d11b      	bne.n	8004dea <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f06f 0208 	mvn.w	r2, #8
 8004dba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2204      	movs	r2, #4
 8004dc0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	69db      	ldr	r3, [r3, #28]
 8004dc8:	f003 0303 	and.w	r3, r3, #3
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d003      	beq.n	8004dd8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dd0:	6878      	ldr	r0, [r7, #4]
 8004dd2:	f000 fa82 	bl	80052da <HAL_TIM_IC_CaptureCallback>
 8004dd6:	e005      	b.n	8004de4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dd8:	6878      	ldr	r0, [r7, #4]
 8004dda:	f000 fa74 	bl	80052c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f000 fa85 	bl	80052ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2200      	movs	r2, #0
 8004de8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	691b      	ldr	r3, [r3, #16]
 8004df0:	f003 0310 	and.w	r3, r3, #16
 8004df4:	2b10      	cmp	r3, #16
 8004df6:	d122      	bne.n	8004e3e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	f003 0310 	and.w	r3, r3, #16
 8004e02:	2b10      	cmp	r3, #16
 8004e04:	d11b      	bne.n	8004e3e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f06f 0210 	mvn.w	r2, #16
 8004e0e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2208      	movs	r2, #8
 8004e14:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	69db      	ldr	r3, [r3, #28]
 8004e1c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d003      	beq.n	8004e2c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e24:	6878      	ldr	r0, [r7, #4]
 8004e26:	f000 fa58 	bl	80052da <HAL_TIM_IC_CaptureCallback>
 8004e2a:	e005      	b.n	8004e38 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e2c:	6878      	ldr	r0, [r7, #4]
 8004e2e:	f000 fa4a 	bl	80052c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	f000 fa5b 	bl	80052ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	691b      	ldr	r3, [r3, #16]
 8004e44:	f003 0301 	and.w	r3, r3, #1
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	d10e      	bne.n	8004e6a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	f003 0301 	and.w	r3, r3, #1
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	d107      	bne.n	8004e6a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f06f 0201 	mvn.w	r2, #1
 8004e62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f7fb fe8f 	bl	8000b88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	691b      	ldr	r3, [r3, #16]
 8004e70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e74:	2b80      	cmp	r3, #128	; 0x80
 8004e76:	d10e      	bne.n	8004e96 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	68db      	ldr	r3, [r3, #12]
 8004e7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e82:	2b80      	cmp	r3, #128	; 0x80
 8004e84:	d107      	bne.n	8004e96 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004e8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e90:	6878      	ldr	r0, [r7, #4]
 8004e92:	f000 fe71 	bl	8005b78 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	691b      	ldr	r3, [r3, #16]
 8004e9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ea0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ea4:	d10e      	bne.n	8004ec4 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	68db      	ldr	r3, [r3, #12]
 8004eac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004eb0:	2b80      	cmp	r3, #128	; 0x80
 8004eb2:	d107      	bne.n	8004ec4 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004ebc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f000 fe64 	bl	8005b8c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	691b      	ldr	r3, [r3, #16]
 8004eca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ece:	2b40      	cmp	r3, #64	; 0x40
 8004ed0:	d10e      	bne.n	8004ef0 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004edc:	2b40      	cmp	r3, #64	; 0x40
 8004ede:	d107      	bne.n	8004ef0 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004ee8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004eea:	6878      	ldr	r0, [r7, #4]
 8004eec:	f000 fa09 	bl	8005302 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	691b      	ldr	r3, [r3, #16]
 8004ef6:	f003 0320 	and.w	r3, r3, #32
 8004efa:	2b20      	cmp	r3, #32
 8004efc:	d10e      	bne.n	8004f1c <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	f003 0320 	and.w	r3, r3, #32
 8004f08:	2b20      	cmp	r3, #32
 8004f0a:	d107      	bne.n	8004f1c <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f06f 0220 	mvn.w	r2, #32
 8004f14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f000 fe24 	bl	8005b64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f1c:	bf00      	nop
 8004f1e:	3708      	adds	r7, #8
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}

08004f24 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b084      	sub	sp, #16
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	60f8      	str	r0, [r7, #12]
 8004f2c:	60b9      	str	r1, [r7, #8]
 8004f2e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d101      	bne.n	8004f3e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004f3a:	2302      	movs	r3, #2
 8004f3c:	e105      	b.n	800514a <HAL_TIM_PWM_ConfigChannel+0x226>
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2201      	movs	r2, #1
 8004f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2202      	movs	r2, #2
 8004f4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2b14      	cmp	r3, #20
 8004f52:	f200 80f0 	bhi.w	8005136 <HAL_TIM_PWM_ConfigChannel+0x212>
 8004f56:	a201      	add	r2, pc, #4	; (adr r2, 8004f5c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004f58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f5c:	08004fb1 	.word	0x08004fb1
 8004f60:	08005137 	.word	0x08005137
 8004f64:	08005137 	.word	0x08005137
 8004f68:	08005137 	.word	0x08005137
 8004f6c:	08004ff1 	.word	0x08004ff1
 8004f70:	08005137 	.word	0x08005137
 8004f74:	08005137 	.word	0x08005137
 8004f78:	08005137 	.word	0x08005137
 8004f7c:	08005033 	.word	0x08005033
 8004f80:	08005137 	.word	0x08005137
 8004f84:	08005137 	.word	0x08005137
 8004f88:	08005137 	.word	0x08005137
 8004f8c:	08005073 	.word	0x08005073
 8004f90:	08005137 	.word	0x08005137
 8004f94:	08005137 	.word	0x08005137
 8004f98:	08005137 	.word	0x08005137
 8004f9c:	080050b5 	.word	0x080050b5
 8004fa0:	08005137 	.word	0x08005137
 8004fa4:	08005137 	.word	0x08005137
 8004fa8:	08005137 	.word	0x08005137
 8004fac:	080050f5 	.word	0x080050f5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	68b9      	ldr	r1, [r7, #8]
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f000 fa26 	bl	8005408 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	699a      	ldr	r2, [r3, #24]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f042 0208 	orr.w	r2, r2, #8
 8004fca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	699a      	ldr	r2, [r3, #24]
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f022 0204 	bic.w	r2, r2, #4
 8004fda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	6999      	ldr	r1, [r3, #24]
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	691a      	ldr	r2, [r3, #16]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	430a      	orrs	r2, r1
 8004fec:	619a      	str	r2, [r3, #24]
      break;
 8004fee:	e0a3      	b.n	8005138 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	68b9      	ldr	r1, [r7, #8]
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f000 fa8c 	bl	8005514 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	699a      	ldr	r2, [r3, #24]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800500a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	699a      	ldr	r2, [r3, #24]
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800501a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	6999      	ldr	r1, [r3, #24]
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	691b      	ldr	r3, [r3, #16]
 8005026:	021a      	lsls	r2, r3, #8
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	430a      	orrs	r2, r1
 800502e:	619a      	str	r2, [r3, #24]
      break;
 8005030:	e082      	b.n	8005138 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	68b9      	ldr	r1, [r7, #8]
 8005038:	4618      	mov	r0, r3
 800503a:	f000 faeb 	bl	8005614 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	69da      	ldr	r2, [r3, #28]
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f042 0208 	orr.w	r2, r2, #8
 800504c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	69da      	ldr	r2, [r3, #28]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f022 0204 	bic.w	r2, r2, #4
 800505c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	69d9      	ldr	r1, [r3, #28]
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	691a      	ldr	r2, [r3, #16]
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	430a      	orrs	r2, r1
 800506e:	61da      	str	r2, [r3, #28]
      break;
 8005070:	e062      	b.n	8005138 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	68b9      	ldr	r1, [r7, #8]
 8005078:	4618      	mov	r0, r3
 800507a:	f000 fb49 	bl	8005710 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	69da      	ldr	r2, [r3, #28]
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800508c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	69da      	ldr	r2, [r3, #28]
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800509c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	69d9      	ldr	r1, [r3, #28]
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	691b      	ldr	r3, [r3, #16]
 80050a8:	021a      	lsls	r2, r3, #8
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	430a      	orrs	r2, r1
 80050b0:	61da      	str	r2, [r3, #28]
      break;
 80050b2:	e041      	b.n	8005138 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	68b9      	ldr	r1, [r7, #8]
 80050ba:	4618      	mov	r0, r3
 80050bc:	f000 fb8c 	bl	80057d8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f042 0208 	orr.w	r2, r2, #8
 80050ce:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f022 0204 	bic.w	r2, r2, #4
 80050de:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	691a      	ldr	r2, [r3, #16]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	430a      	orrs	r2, r1
 80050f0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80050f2:	e021      	b.n	8005138 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	68b9      	ldr	r1, [r7, #8]
 80050fa:	4618      	mov	r0, r3
 80050fc:	f000 fbca 	bl	8005894 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800510e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800511e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	691b      	ldr	r3, [r3, #16]
 800512a:	021a      	lsls	r2, r3, #8
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	430a      	orrs	r2, r1
 8005132:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005134:	e000      	b.n	8005138 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      break;
 8005136:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2200      	movs	r2, #0
 8005144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005148:	2300      	movs	r3, #0
}
 800514a:	4618      	mov	r0, r3
 800514c:	3710      	adds	r7, #16
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
 8005152:	bf00      	nop

08005154 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b084      	sub	sp, #16
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
 800515c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005164:	2b01      	cmp	r3, #1
 8005166:	d101      	bne.n	800516c <HAL_TIM_ConfigClockSource+0x18>
 8005168:	2302      	movs	r3, #2
 800516a:	e0a8      	b.n	80052be <HAL_TIM_ConfigClockSource+0x16a>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2201      	movs	r2, #1
 8005170:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2202      	movs	r2, #2
 8005178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800518a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800518e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005196:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	68fa      	ldr	r2, [r7, #12]
 800519e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	2b40      	cmp	r3, #64	; 0x40
 80051a6:	d067      	beq.n	8005278 <HAL_TIM_ConfigClockSource+0x124>
 80051a8:	2b40      	cmp	r3, #64	; 0x40
 80051aa:	d80b      	bhi.n	80051c4 <HAL_TIM_ConfigClockSource+0x70>
 80051ac:	2b10      	cmp	r3, #16
 80051ae:	d073      	beq.n	8005298 <HAL_TIM_ConfigClockSource+0x144>
 80051b0:	2b10      	cmp	r3, #16
 80051b2:	d802      	bhi.n	80051ba <HAL_TIM_ConfigClockSource+0x66>
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d06f      	beq.n	8005298 <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80051b8:	e078      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80051ba:	2b20      	cmp	r3, #32
 80051bc:	d06c      	beq.n	8005298 <HAL_TIM_ConfigClockSource+0x144>
 80051be:	2b30      	cmp	r3, #48	; 0x30
 80051c0:	d06a      	beq.n	8005298 <HAL_TIM_ConfigClockSource+0x144>
      break;
 80051c2:	e073      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80051c4:	2b70      	cmp	r3, #112	; 0x70
 80051c6:	d00d      	beq.n	80051e4 <HAL_TIM_ConfigClockSource+0x90>
 80051c8:	2b70      	cmp	r3, #112	; 0x70
 80051ca:	d804      	bhi.n	80051d6 <HAL_TIM_ConfigClockSource+0x82>
 80051cc:	2b50      	cmp	r3, #80	; 0x50
 80051ce:	d033      	beq.n	8005238 <HAL_TIM_ConfigClockSource+0xe4>
 80051d0:	2b60      	cmp	r3, #96	; 0x60
 80051d2:	d041      	beq.n	8005258 <HAL_TIM_ConfigClockSource+0x104>
      break;
 80051d4:	e06a      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80051d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051da:	d066      	beq.n	80052aa <HAL_TIM_ConfigClockSource+0x156>
 80051dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051e0:	d017      	beq.n	8005212 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 80051e2:	e063      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6818      	ldr	r0, [r3, #0]
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	6899      	ldr	r1, [r3, #8]
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	685a      	ldr	r2, [r3, #4]
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	68db      	ldr	r3, [r3, #12]
 80051f4:	f000 fc28 	bl	8005a48 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005206:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	68fa      	ldr	r2, [r7, #12]
 800520e:	609a      	str	r2, [r3, #8]
      break;
 8005210:	e04c      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6818      	ldr	r0, [r3, #0]
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	6899      	ldr	r1, [r3, #8]
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	685a      	ldr	r2, [r3, #4]
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	68db      	ldr	r3, [r3, #12]
 8005222:	f000 fc11 	bl	8005a48 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	689a      	ldr	r2, [r3, #8]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005234:	609a      	str	r2, [r3, #8]
      break;
 8005236:	e039      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6818      	ldr	r0, [r3, #0]
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	6859      	ldr	r1, [r3, #4]
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	68db      	ldr	r3, [r3, #12]
 8005244:	461a      	mov	r2, r3
 8005246:	f000 fb85 	bl	8005954 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	2150      	movs	r1, #80	; 0x50
 8005250:	4618      	mov	r0, r3
 8005252:	f000 fbde 	bl	8005a12 <TIM_ITRx_SetConfig>
      break;
 8005256:	e029      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6818      	ldr	r0, [r3, #0]
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	6859      	ldr	r1, [r3, #4]
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	68db      	ldr	r3, [r3, #12]
 8005264:	461a      	mov	r2, r3
 8005266:	f000 fba4 	bl	80059b2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	2160      	movs	r1, #96	; 0x60
 8005270:	4618      	mov	r0, r3
 8005272:	f000 fbce 	bl	8005a12 <TIM_ITRx_SetConfig>
      break;
 8005276:	e019      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6818      	ldr	r0, [r3, #0]
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	6859      	ldr	r1, [r3, #4]
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	68db      	ldr	r3, [r3, #12]
 8005284:	461a      	mov	r2, r3
 8005286:	f000 fb65 	bl	8005954 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	2140      	movs	r1, #64	; 0x40
 8005290:	4618      	mov	r0, r3
 8005292:	f000 fbbe 	bl	8005a12 <TIM_ITRx_SetConfig>
      break;
 8005296:	e009      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4619      	mov	r1, r3
 80052a2:	4610      	mov	r0, r2
 80052a4:	f000 fbb5 	bl	8005a12 <TIM_ITRx_SetConfig>
      break;
 80052a8:	e000      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x158>
      break;
 80052aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80052bc:	2300      	movs	r3, #0
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3710      	adds	r7, #16
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}

080052c6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80052c6:	b480      	push	{r7}
 80052c8:	b083      	sub	sp, #12
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80052ce:	bf00      	nop
 80052d0:	370c      	adds	r7, #12
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr

080052da <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80052da:	b480      	push	{r7}
 80052dc:	b083      	sub	sp, #12
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80052e2:	bf00      	nop
 80052e4:	370c      	adds	r7, #12
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr

080052ee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80052ee:	b480      	push	{r7}
 80052f0:	b083      	sub	sp, #12
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80052f6:	bf00      	nop
 80052f8:	370c      	adds	r7, #12
 80052fa:	46bd      	mov	sp, r7
 80052fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005300:	4770      	bx	lr

08005302 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005302:	b480      	push	{r7}
 8005304:	b083      	sub	sp, #12
 8005306:	af00      	add	r7, sp, #0
 8005308:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800530a:	bf00      	nop
 800530c:	370c      	adds	r7, #12
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr
	...

08005318 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005318:	b480      	push	{r7}
 800531a:	b085      	sub	sp, #20
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	4a32      	ldr	r2, [pc, #200]	; (80053f4 <TIM_Base_SetConfig+0xdc>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d007      	beq.n	8005340 <TIM_Base_SetConfig+0x28>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005336:	d003      	beq.n	8005340 <TIM_Base_SetConfig+0x28>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	4a2f      	ldr	r2, [pc, #188]	; (80053f8 <TIM_Base_SetConfig+0xe0>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d108      	bne.n	8005352 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005346:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	68fa      	ldr	r2, [r7, #12]
 800534e:	4313      	orrs	r3, r2
 8005350:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	4a27      	ldr	r2, [pc, #156]	; (80053f4 <TIM_Base_SetConfig+0xdc>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d013      	beq.n	8005382 <TIM_Base_SetConfig+0x6a>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005360:	d00f      	beq.n	8005382 <TIM_Base_SetConfig+0x6a>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	4a24      	ldr	r2, [pc, #144]	; (80053f8 <TIM_Base_SetConfig+0xe0>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d00b      	beq.n	8005382 <TIM_Base_SetConfig+0x6a>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	4a23      	ldr	r2, [pc, #140]	; (80053fc <TIM_Base_SetConfig+0xe4>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d007      	beq.n	8005382 <TIM_Base_SetConfig+0x6a>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a22      	ldr	r2, [pc, #136]	; (8005400 <TIM_Base_SetConfig+0xe8>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d003      	beq.n	8005382 <TIM_Base_SetConfig+0x6a>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	4a21      	ldr	r2, [pc, #132]	; (8005404 <TIM_Base_SetConfig+0xec>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d108      	bne.n	8005394 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005388:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	68db      	ldr	r3, [r3, #12]
 800538e:	68fa      	ldr	r2, [r7, #12]
 8005390:	4313      	orrs	r3, r2
 8005392:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	695b      	ldr	r3, [r3, #20]
 800539e:	4313      	orrs	r3, r2
 80053a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	68fa      	ldr	r2, [r7, #12]
 80053a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	689a      	ldr	r2, [r3, #8]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	4a0e      	ldr	r2, [pc, #56]	; (80053f4 <TIM_Base_SetConfig+0xdc>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d00b      	beq.n	80053d8 <TIM_Base_SetConfig+0xc0>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	4a0e      	ldr	r2, [pc, #56]	; (80053fc <TIM_Base_SetConfig+0xe4>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d007      	beq.n	80053d8 <TIM_Base_SetConfig+0xc0>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	4a0d      	ldr	r2, [pc, #52]	; (8005400 <TIM_Base_SetConfig+0xe8>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d003      	beq.n	80053d8 <TIM_Base_SetConfig+0xc0>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	4a0c      	ldr	r2, [pc, #48]	; (8005404 <TIM_Base_SetConfig+0xec>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d103      	bne.n	80053e0 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	691a      	ldr	r2, [r3, #16]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2201      	movs	r2, #1
 80053e4:	615a      	str	r2, [r3, #20]
}
 80053e6:	bf00      	nop
 80053e8:	3714      	adds	r7, #20
 80053ea:	46bd      	mov	sp, r7
 80053ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f0:	4770      	bx	lr
 80053f2:	bf00      	nop
 80053f4:	40012c00 	.word	0x40012c00
 80053f8:	40000400 	.word	0x40000400
 80053fc:	40014000 	.word	0x40014000
 8005400:	40014400 	.word	0x40014400
 8005404:	40014800 	.word	0x40014800

08005408 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005408:	b480      	push	{r7}
 800540a:	b087      	sub	sp, #28
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
 8005410:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6a1b      	ldr	r3, [r3, #32]
 8005416:	f023 0201 	bic.w	r2, r3, #1
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6a1b      	ldr	r3, [r3, #32]
 8005422:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	699b      	ldr	r3, [r3, #24]
 800542e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005436:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800543a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	f023 0303 	bic.w	r3, r3, #3
 8005442:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	68fa      	ldr	r2, [r7, #12]
 800544a:	4313      	orrs	r3, r2
 800544c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	f023 0302 	bic.w	r3, r3, #2
 8005454:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	697a      	ldr	r2, [r7, #20]
 800545c:	4313      	orrs	r3, r2
 800545e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	4a28      	ldr	r2, [pc, #160]	; (8005504 <TIM_OC1_SetConfig+0xfc>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d00b      	beq.n	8005480 <TIM_OC1_SetConfig+0x78>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	4a27      	ldr	r2, [pc, #156]	; (8005508 <TIM_OC1_SetConfig+0x100>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d007      	beq.n	8005480 <TIM_OC1_SetConfig+0x78>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	4a26      	ldr	r2, [pc, #152]	; (800550c <TIM_OC1_SetConfig+0x104>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d003      	beq.n	8005480 <TIM_OC1_SetConfig+0x78>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	4a25      	ldr	r2, [pc, #148]	; (8005510 <TIM_OC1_SetConfig+0x108>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d10c      	bne.n	800549a <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	f023 0308 	bic.w	r3, r3, #8
 8005486:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	68db      	ldr	r3, [r3, #12]
 800548c:	697a      	ldr	r2, [r7, #20]
 800548e:	4313      	orrs	r3, r2
 8005490:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	f023 0304 	bic.w	r3, r3, #4
 8005498:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	4a19      	ldr	r2, [pc, #100]	; (8005504 <TIM_OC1_SetConfig+0xfc>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d00b      	beq.n	80054ba <TIM_OC1_SetConfig+0xb2>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	4a18      	ldr	r2, [pc, #96]	; (8005508 <TIM_OC1_SetConfig+0x100>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d007      	beq.n	80054ba <TIM_OC1_SetConfig+0xb2>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	4a17      	ldr	r2, [pc, #92]	; (800550c <TIM_OC1_SetConfig+0x104>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d003      	beq.n	80054ba <TIM_OC1_SetConfig+0xb2>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	4a16      	ldr	r2, [pc, #88]	; (8005510 <TIM_OC1_SetConfig+0x108>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d111      	bne.n	80054de <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80054c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80054c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	695b      	ldr	r3, [r3, #20]
 80054ce:	693a      	ldr	r2, [r7, #16]
 80054d0:	4313      	orrs	r3, r2
 80054d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	699b      	ldr	r3, [r3, #24]
 80054d8:	693a      	ldr	r2, [r7, #16]
 80054da:	4313      	orrs	r3, r2
 80054dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	693a      	ldr	r2, [r7, #16]
 80054e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	68fa      	ldr	r2, [r7, #12]
 80054e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	685a      	ldr	r2, [r3, #4]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	697a      	ldr	r2, [r7, #20]
 80054f6:	621a      	str	r2, [r3, #32]
}
 80054f8:	bf00      	nop
 80054fa:	371c      	adds	r7, #28
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr
 8005504:	40012c00 	.word	0x40012c00
 8005508:	40014000 	.word	0x40014000
 800550c:	40014400 	.word	0x40014400
 8005510:	40014800 	.word	0x40014800

08005514 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005514:	b480      	push	{r7}
 8005516:	b087      	sub	sp, #28
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
 800551c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6a1b      	ldr	r3, [r3, #32]
 8005522:	f023 0210 	bic.w	r2, r3, #16
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6a1b      	ldr	r3, [r3, #32]
 800552e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	699b      	ldr	r3, [r3, #24]
 800553a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005542:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005546:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800554e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	021b      	lsls	r3, r3, #8
 8005556:	68fa      	ldr	r2, [r7, #12]
 8005558:	4313      	orrs	r3, r2
 800555a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	f023 0320 	bic.w	r3, r3, #32
 8005562:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	011b      	lsls	r3, r3, #4
 800556a:	697a      	ldr	r2, [r7, #20]
 800556c:	4313      	orrs	r3, r2
 800556e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	4a24      	ldr	r2, [pc, #144]	; (8005604 <TIM_OC2_SetConfig+0xf0>)
 8005574:	4293      	cmp	r3, r2
 8005576:	d10d      	bne.n	8005594 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800557e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	68db      	ldr	r3, [r3, #12]
 8005584:	011b      	lsls	r3, r3, #4
 8005586:	697a      	ldr	r2, [r7, #20]
 8005588:	4313      	orrs	r3, r2
 800558a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005592:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	4a1b      	ldr	r2, [pc, #108]	; (8005604 <TIM_OC2_SetConfig+0xf0>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d00b      	beq.n	80055b4 <TIM_OC2_SetConfig+0xa0>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	4a1a      	ldr	r2, [pc, #104]	; (8005608 <TIM_OC2_SetConfig+0xf4>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d007      	beq.n	80055b4 <TIM_OC2_SetConfig+0xa0>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	4a19      	ldr	r2, [pc, #100]	; (800560c <TIM_OC2_SetConfig+0xf8>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d003      	beq.n	80055b4 <TIM_OC2_SetConfig+0xa0>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	4a18      	ldr	r2, [pc, #96]	; (8005610 <TIM_OC2_SetConfig+0xfc>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d113      	bne.n	80055dc <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80055b4:	693b      	ldr	r3, [r7, #16]
 80055b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80055ba:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80055c2:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	695b      	ldr	r3, [r3, #20]
 80055c8:	009b      	lsls	r3, r3, #2
 80055ca:	693a      	ldr	r2, [r7, #16]
 80055cc:	4313      	orrs	r3, r2
 80055ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	699b      	ldr	r3, [r3, #24]
 80055d4:	009b      	lsls	r3, r3, #2
 80055d6:	693a      	ldr	r2, [r7, #16]
 80055d8:	4313      	orrs	r3, r2
 80055da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	693a      	ldr	r2, [r7, #16]
 80055e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	68fa      	ldr	r2, [r7, #12]
 80055e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	685a      	ldr	r2, [r3, #4]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	697a      	ldr	r2, [r7, #20]
 80055f4:	621a      	str	r2, [r3, #32]
}
 80055f6:	bf00      	nop
 80055f8:	371c      	adds	r7, #28
 80055fa:	46bd      	mov	sp, r7
 80055fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005600:	4770      	bx	lr
 8005602:	bf00      	nop
 8005604:	40012c00 	.word	0x40012c00
 8005608:	40014000 	.word	0x40014000
 800560c:	40014400 	.word	0x40014400
 8005610:	40014800 	.word	0x40014800

08005614 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005614:	b480      	push	{r7}
 8005616:	b087      	sub	sp, #28
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
 800561c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6a1b      	ldr	r3, [r3, #32]
 8005622:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6a1b      	ldr	r3, [r3, #32]
 800562e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	69db      	ldr	r3, [r3, #28]
 800563a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005642:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005646:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f023 0303 	bic.w	r3, r3, #3
 800564e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	68fa      	ldr	r2, [r7, #12]
 8005656:	4313      	orrs	r3, r2
 8005658:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005660:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	021b      	lsls	r3, r3, #8
 8005668:	697a      	ldr	r2, [r7, #20]
 800566a:	4313      	orrs	r3, r2
 800566c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	4a23      	ldr	r2, [pc, #140]	; (8005700 <TIM_OC3_SetConfig+0xec>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d10d      	bne.n	8005692 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800567c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	68db      	ldr	r3, [r3, #12]
 8005682:	021b      	lsls	r3, r3, #8
 8005684:	697a      	ldr	r2, [r7, #20]
 8005686:	4313      	orrs	r3, r2
 8005688:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005690:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	4a1a      	ldr	r2, [pc, #104]	; (8005700 <TIM_OC3_SetConfig+0xec>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d00b      	beq.n	80056b2 <TIM_OC3_SetConfig+0x9e>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	4a19      	ldr	r2, [pc, #100]	; (8005704 <TIM_OC3_SetConfig+0xf0>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d007      	beq.n	80056b2 <TIM_OC3_SetConfig+0x9e>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	4a18      	ldr	r2, [pc, #96]	; (8005708 <TIM_OC3_SetConfig+0xf4>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d003      	beq.n	80056b2 <TIM_OC3_SetConfig+0x9e>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	4a17      	ldr	r2, [pc, #92]	; (800570c <TIM_OC3_SetConfig+0xf8>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d113      	bne.n	80056da <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80056b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80056c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	695b      	ldr	r3, [r3, #20]
 80056c6:	011b      	lsls	r3, r3, #4
 80056c8:	693a      	ldr	r2, [r7, #16]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	699b      	ldr	r3, [r3, #24]
 80056d2:	011b      	lsls	r3, r3, #4
 80056d4:	693a      	ldr	r2, [r7, #16]
 80056d6:	4313      	orrs	r3, r2
 80056d8:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	693a      	ldr	r2, [r7, #16]
 80056de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	68fa      	ldr	r2, [r7, #12]
 80056e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	685a      	ldr	r2, [r3, #4]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	697a      	ldr	r2, [r7, #20]
 80056f2:	621a      	str	r2, [r3, #32]
}
 80056f4:	bf00      	nop
 80056f6:	371c      	adds	r7, #28
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr
 8005700:	40012c00 	.word	0x40012c00
 8005704:	40014000 	.word	0x40014000
 8005708:	40014400 	.word	0x40014400
 800570c:	40014800 	.word	0x40014800

08005710 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005710:	b480      	push	{r7}
 8005712:	b087      	sub	sp, #28
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
 8005718:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6a1b      	ldr	r3, [r3, #32]
 800571e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6a1b      	ldr	r3, [r3, #32]
 800572a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	69db      	ldr	r3, [r3, #28]
 8005736:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800573e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005742:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800574a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	021b      	lsls	r3, r3, #8
 8005752:	68fa      	ldr	r2, [r7, #12]
 8005754:	4313      	orrs	r3, r2
 8005756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800575e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	031b      	lsls	r3, r3, #12
 8005766:	693a      	ldr	r2, [r7, #16]
 8005768:	4313      	orrs	r3, r2
 800576a:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	4a16      	ldr	r2, [pc, #88]	; (80057c8 <TIM_OC4_SetConfig+0xb8>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d00b      	beq.n	800578c <TIM_OC4_SetConfig+0x7c>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	4a15      	ldr	r2, [pc, #84]	; (80057cc <TIM_OC4_SetConfig+0xbc>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d007      	beq.n	800578c <TIM_OC4_SetConfig+0x7c>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	4a14      	ldr	r2, [pc, #80]	; (80057d0 <TIM_OC4_SetConfig+0xc0>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d003      	beq.n	800578c <TIM_OC4_SetConfig+0x7c>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	4a13      	ldr	r2, [pc, #76]	; (80057d4 <TIM_OC4_SetConfig+0xc4>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d109      	bne.n	80057a0 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800578c:	697b      	ldr	r3, [r7, #20]
 800578e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005792:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	695b      	ldr	r3, [r3, #20]
 8005798:	019b      	lsls	r3, r3, #6
 800579a:	697a      	ldr	r2, [r7, #20]
 800579c:	4313      	orrs	r3, r2
 800579e:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	697a      	ldr	r2, [r7, #20]
 80057a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	68fa      	ldr	r2, [r7, #12]
 80057aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	685a      	ldr	r2, [r3, #4]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	693a      	ldr	r2, [r7, #16]
 80057b8:	621a      	str	r2, [r3, #32]
}
 80057ba:	bf00      	nop
 80057bc:	371c      	adds	r7, #28
 80057be:	46bd      	mov	sp, r7
 80057c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c4:	4770      	bx	lr
 80057c6:	bf00      	nop
 80057c8:	40012c00 	.word	0x40012c00
 80057cc:	40014000 	.word	0x40014000
 80057d0:	40014400 	.word	0x40014400
 80057d4:	40014800 	.word	0x40014800

080057d8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80057d8:	b480      	push	{r7}
 80057da:	b087      	sub	sp, #28
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a1b      	ldr	r3, [r3, #32]
 80057e6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6a1b      	ldr	r3, [r3, #32]
 80057f2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005806:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800580a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	68fa      	ldr	r2, [r7, #12]
 8005812:	4313      	orrs	r3, r2
 8005814:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800581c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	041b      	lsls	r3, r3, #16
 8005824:	693a      	ldr	r2, [r7, #16]
 8005826:	4313      	orrs	r3, r2
 8005828:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a15      	ldr	r2, [pc, #84]	; (8005884 <TIM_OC5_SetConfig+0xac>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d00b      	beq.n	800584a <TIM_OC5_SetConfig+0x72>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	4a14      	ldr	r2, [pc, #80]	; (8005888 <TIM_OC5_SetConfig+0xb0>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d007      	beq.n	800584a <TIM_OC5_SetConfig+0x72>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4a13      	ldr	r2, [pc, #76]	; (800588c <TIM_OC5_SetConfig+0xb4>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d003      	beq.n	800584a <TIM_OC5_SetConfig+0x72>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	4a12      	ldr	r2, [pc, #72]	; (8005890 <TIM_OC5_SetConfig+0xb8>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d109      	bne.n	800585e <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800584a:	697b      	ldr	r3, [r7, #20]
 800584c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005850:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	695b      	ldr	r3, [r3, #20]
 8005856:	021b      	lsls	r3, r3, #8
 8005858:	697a      	ldr	r2, [r7, #20]
 800585a:	4313      	orrs	r3, r2
 800585c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	697a      	ldr	r2, [r7, #20]
 8005862:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	68fa      	ldr	r2, [r7, #12]
 8005868:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	685a      	ldr	r2, [r3, #4]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	693a      	ldr	r2, [r7, #16]
 8005876:	621a      	str	r2, [r3, #32]
}
 8005878:	bf00      	nop
 800587a:	371c      	adds	r7, #28
 800587c:	46bd      	mov	sp, r7
 800587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005882:	4770      	bx	lr
 8005884:	40012c00 	.word	0x40012c00
 8005888:	40014000 	.word	0x40014000
 800588c:	40014400 	.word	0x40014400
 8005890:	40014800 	.word	0x40014800

08005894 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005894:	b480      	push	{r7}
 8005896:	b087      	sub	sp, #28
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
 800589c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6a1b      	ldr	r3, [r3, #32]
 80058a2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6a1b      	ldr	r3, [r3, #32]
 80058ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80058c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	021b      	lsls	r3, r3, #8
 80058ce:	68fa      	ldr	r2, [r7, #12]
 80058d0:	4313      	orrs	r3, r2
 80058d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80058d4:	693b      	ldr	r3, [r7, #16]
 80058d6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80058da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	689b      	ldr	r3, [r3, #8]
 80058e0:	051b      	lsls	r3, r3, #20
 80058e2:	693a      	ldr	r2, [r7, #16]
 80058e4:	4313      	orrs	r3, r2
 80058e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	4a16      	ldr	r2, [pc, #88]	; (8005944 <TIM_OC6_SetConfig+0xb0>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d00b      	beq.n	8005908 <TIM_OC6_SetConfig+0x74>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	4a15      	ldr	r2, [pc, #84]	; (8005948 <TIM_OC6_SetConfig+0xb4>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d007      	beq.n	8005908 <TIM_OC6_SetConfig+0x74>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	4a14      	ldr	r2, [pc, #80]	; (800594c <TIM_OC6_SetConfig+0xb8>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d003      	beq.n	8005908 <TIM_OC6_SetConfig+0x74>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4a13      	ldr	r2, [pc, #76]	; (8005950 <TIM_OC6_SetConfig+0xbc>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d109      	bne.n	800591c <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800590e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	695b      	ldr	r3, [r3, #20]
 8005914:	029b      	lsls	r3, r3, #10
 8005916:	697a      	ldr	r2, [r7, #20]
 8005918:	4313      	orrs	r3, r2
 800591a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	697a      	ldr	r2, [r7, #20]
 8005920:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	68fa      	ldr	r2, [r7, #12]
 8005926:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	685a      	ldr	r2, [r3, #4]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	693a      	ldr	r2, [r7, #16]
 8005934:	621a      	str	r2, [r3, #32]
}
 8005936:	bf00      	nop
 8005938:	371c      	adds	r7, #28
 800593a:	46bd      	mov	sp, r7
 800593c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005940:	4770      	bx	lr
 8005942:	bf00      	nop
 8005944:	40012c00 	.word	0x40012c00
 8005948:	40014000 	.word	0x40014000
 800594c:	40014400 	.word	0x40014400
 8005950:	40014800 	.word	0x40014800

08005954 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005954:	b480      	push	{r7}
 8005956:	b087      	sub	sp, #28
 8005958:	af00      	add	r7, sp, #0
 800595a:	60f8      	str	r0, [r7, #12]
 800595c:	60b9      	str	r1, [r7, #8]
 800595e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	6a1b      	ldr	r3, [r3, #32]
 8005964:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6a1b      	ldr	r3, [r3, #32]
 800596a:	f023 0201 	bic.w	r2, r3, #1
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	699b      	ldr	r3, [r3, #24]
 8005976:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005978:	693b      	ldr	r3, [r7, #16]
 800597a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800597e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	011b      	lsls	r3, r3, #4
 8005984:	693a      	ldr	r2, [r7, #16]
 8005986:	4313      	orrs	r3, r2
 8005988:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	f023 030a 	bic.w	r3, r3, #10
 8005990:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005992:	697a      	ldr	r2, [r7, #20]
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	4313      	orrs	r3, r2
 8005998:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	693a      	ldr	r2, [r7, #16]
 800599e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	697a      	ldr	r2, [r7, #20]
 80059a4:	621a      	str	r2, [r3, #32]
}
 80059a6:	bf00      	nop
 80059a8:	371c      	adds	r7, #28
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr

080059b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059b2:	b480      	push	{r7}
 80059b4:	b087      	sub	sp, #28
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	60f8      	str	r0, [r7, #12]
 80059ba:	60b9      	str	r1, [r7, #8]
 80059bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	6a1b      	ldr	r3, [r3, #32]
 80059c2:	f023 0210 	bic.w	r2, r3, #16
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	699b      	ldr	r3, [r3, #24]
 80059ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	6a1b      	ldr	r3, [r3, #32]
 80059d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80059dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	031b      	lsls	r3, r3, #12
 80059e2:	697a      	ldr	r2, [r7, #20]
 80059e4:	4313      	orrs	r3, r2
 80059e6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80059ee:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	011b      	lsls	r3, r3, #4
 80059f4:	693a      	ldr	r2, [r7, #16]
 80059f6:	4313      	orrs	r3, r2
 80059f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	697a      	ldr	r2, [r7, #20]
 80059fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	693a      	ldr	r2, [r7, #16]
 8005a04:	621a      	str	r2, [r3, #32]
}
 8005a06:	bf00      	nop
 8005a08:	371c      	adds	r7, #28
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr

08005a12 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a12:	b480      	push	{r7}
 8005a14:	b085      	sub	sp, #20
 8005a16:	af00      	add	r7, sp, #0
 8005a18:	6078      	str	r0, [r7, #4]
 8005a1a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a28:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a2a:	683a      	ldr	r2, [r7, #0]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	f043 0307 	orr.w	r3, r3, #7
 8005a34:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	68fa      	ldr	r2, [r7, #12]
 8005a3a:	609a      	str	r2, [r3, #8]
}
 8005a3c:	bf00      	nop
 8005a3e:	3714      	adds	r7, #20
 8005a40:	46bd      	mov	sp, r7
 8005a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a46:	4770      	bx	lr

08005a48 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b087      	sub	sp, #28
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	60f8      	str	r0, [r7, #12]
 8005a50:	60b9      	str	r1, [r7, #8]
 8005a52:	607a      	str	r2, [r7, #4]
 8005a54:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a5c:	697b      	ldr	r3, [r7, #20]
 8005a5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a62:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	021a      	lsls	r2, r3, #8
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	431a      	orrs	r2, r3
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	697a      	ldr	r2, [r7, #20]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	697a      	ldr	r2, [r7, #20]
 8005a7a:	609a      	str	r2, [r3, #8]
}
 8005a7c:	bf00      	nop
 8005a7e:	371c      	adds	r7, #28
 8005a80:	46bd      	mov	sp, r7
 8005a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a86:	4770      	bx	lr

08005a88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b085      	sub	sp, #20
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
 8005a90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	d101      	bne.n	8005aa0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a9c:	2302      	movs	r3, #2
 8005a9e:	e054      	b.n	8005b4a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2202      	movs	r2, #2
 8005aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4a24      	ldr	r2, [pc, #144]	; (8005b58 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d108      	bne.n	8005adc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005ad0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ae2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	68fa      	ldr	r2, [r7, #12]
 8005aea:	4313      	orrs	r3, r2
 8005aec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68fa      	ldr	r2, [r7, #12]
 8005af4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a17      	ldr	r2, [pc, #92]	; (8005b58 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d00e      	beq.n	8005b1e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b08:	d009      	beq.n	8005b1e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a13      	ldr	r2, [pc, #76]	; (8005b5c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d004      	beq.n	8005b1e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4a11      	ldr	r2, [pc, #68]	; (8005b60 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d10c      	bne.n	8005b38 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b24:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	68ba      	ldr	r2, [r7, #8]
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	68ba      	ldr	r2, [r7, #8]
 8005b36:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2200      	movs	r2, #0
 8005b44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b48:	2300      	movs	r3, #0
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	3714      	adds	r7, #20
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b54:	4770      	bx	lr
 8005b56:	bf00      	nop
 8005b58:	40012c00 	.word	0x40012c00
 8005b5c:	40000400 	.word	0x40000400
 8005b60:	40014000 	.word	0x40014000

08005b64 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b083      	sub	sp, #12
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b6c:	bf00      	nop
 8005b6e:	370c      	adds	r7, #12
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr

08005b78 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b083      	sub	sp, #12
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b80:	bf00      	nop
 8005b82:	370c      	adds	r7, #12
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr

08005b8c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b083      	sub	sp, #12
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005b94:	bf00      	nop
 8005b96:	370c      	adds	r7, #12
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9e:	4770      	bx	lr

08005ba0 <__libc_init_array>:
 8005ba0:	b570      	push	{r4, r5, r6, lr}
 8005ba2:	4e0d      	ldr	r6, [pc, #52]	; (8005bd8 <__libc_init_array+0x38>)
 8005ba4:	4c0d      	ldr	r4, [pc, #52]	; (8005bdc <__libc_init_array+0x3c>)
 8005ba6:	1ba4      	subs	r4, r4, r6
 8005ba8:	10a4      	asrs	r4, r4, #2
 8005baa:	2500      	movs	r5, #0
 8005bac:	42a5      	cmp	r5, r4
 8005bae:	d109      	bne.n	8005bc4 <__libc_init_array+0x24>
 8005bb0:	4e0b      	ldr	r6, [pc, #44]	; (8005be0 <__libc_init_array+0x40>)
 8005bb2:	4c0c      	ldr	r4, [pc, #48]	; (8005be4 <__libc_init_array+0x44>)
 8005bb4:	f001 f876 	bl	8006ca4 <_init>
 8005bb8:	1ba4      	subs	r4, r4, r6
 8005bba:	10a4      	asrs	r4, r4, #2
 8005bbc:	2500      	movs	r5, #0
 8005bbe:	42a5      	cmp	r5, r4
 8005bc0:	d105      	bne.n	8005bce <__libc_init_array+0x2e>
 8005bc2:	bd70      	pop	{r4, r5, r6, pc}
 8005bc4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005bc8:	4798      	blx	r3
 8005bca:	3501      	adds	r5, #1
 8005bcc:	e7ee      	b.n	8005bac <__libc_init_array+0xc>
 8005bce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005bd2:	4798      	blx	r3
 8005bd4:	3501      	adds	r5, #1
 8005bd6:	e7f2      	b.n	8005bbe <__libc_init_array+0x1e>
 8005bd8:	08006ec8 	.word	0x08006ec8
 8005bdc:	08006ec8 	.word	0x08006ec8
 8005be0:	08006ec8 	.word	0x08006ec8
 8005be4:	08006ecc 	.word	0x08006ecc

08005be8 <memset>:
 8005be8:	4402      	add	r2, r0
 8005bea:	4603      	mov	r3, r0
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d100      	bne.n	8005bf2 <memset+0xa>
 8005bf0:	4770      	bx	lr
 8005bf2:	f803 1b01 	strb.w	r1, [r3], #1
 8005bf6:	e7f9      	b.n	8005bec <memset+0x4>

08005bf8 <cos>:
 8005bf8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005bfa:	ec51 0b10 	vmov	r0, r1, d0
 8005bfe:	4a1e      	ldr	r2, [pc, #120]	; (8005c78 <cos+0x80>)
 8005c00:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005c04:	4293      	cmp	r3, r2
 8005c06:	dc06      	bgt.n	8005c16 <cos+0x1e>
 8005c08:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8005c70 <cos+0x78>
 8005c0c:	f000 fa74 	bl	80060f8 <__kernel_cos>
 8005c10:	ec51 0b10 	vmov	r0, r1, d0
 8005c14:	e007      	b.n	8005c26 <cos+0x2e>
 8005c16:	4a19      	ldr	r2, [pc, #100]	; (8005c7c <cos+0x84>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	dd09      	ble.n	8005c30 <cos+0x38>
 8005c1c:	ee10 2a10 	vmov	r2, s0
 8005c20:	460b      	mov	r3, r1
 8005c22:	f7fa fad5 	bl	80001d0 <__aeabi_dsub>
 8005c26:	ec41 0b10 	vmov	d0, r0, r1
 8005c2a:	b005      	add	sp, #20
 8005c2c:	f85d fb04 	ldr.w	pc, [sp], #4
 8005c30:	4668      	mov	r0, sp
 8005c32:	f000 f86d 	bl	8005d10 <__ieee754_rem_pio2>
 8005c36:	f000 0003 	and.w	r0, r0, #3
 8005c3a:	2801      	cmp	r0, #1
 8005c3c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005c40:	ed9d 0b00 	vldr	d0, [sp]
 8005c44:	d007      	beq.n	8005c56 <cos+0x5e>
 8005c46:	2802      	cmp	r0, #2
 8005c48:	d00e      	beq.n	8005c68 <cos+0x70>
 8005c4a:	2800      	cmp	r0, #0
 8005c4c:	d0de      	beq.n	8005c0c <cos+0x14>
 8005c4e:	2001      	movs	r0, #1
 8005c50:	f000 fe5a 	bl	8006908 <__kernel_sin>
 8005c54:	e7dc      	b.n	8005c10 <cos+0x18>
 8005c56:	f000 fe57 	bl	8006908 <__kernel_sin>
 8005c5a:	ec53 2b10 	vmov	r2, r3, d0
 8005c5e:	ee10 0a10 	vmov	r0, s0
 8005c62:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005c66:	e7de      	b.n	8005c26 <cos+0x2e>
 8005c68:	f000 fa46 	bl	80060f8 <__kernel_cos>
 8005c6c:	e7f5      	b.n	8005c5a <cos+0x62>
 8005c6e:	bf00      	nop
	...
 8005c78:	3fe921fb 	.word	0x3fe921fb
 8005c7c:	7fefffff 	.word	0x7fefffff

08005c80 <sin>:
 8005c80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005c82:	ec51 0b10 	vmov	r0, r1, d0
 8005c86:	4a20      	ldr	r2, [pc, #128]	; (8005d08 <sin+0x88>)
 8005c88:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	dc07      	bgt.n	8005ca0 <sin+0x20>
 8005c90:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8005d00 <sin+0x80>
 8005c94:	2000      	movs	r0, #0
 8005c96:	f000 fe37 	bl	8006908 <__kernel_sin>
 8005c9a:	ec51 0b10 	vmov	r0, r1, d0
 8005c9e:	e007      	b.n	8005cb0 <sin+0x30>
 8005ca0:	4a1a      	ldr	r2, [pc, #104]	; (8005d0c <sin+0x8c>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	dd09      	ble.n	8005cba <sin+0x3a>
 8005ca6:	ee10 2a10 	vmov	r2, s0
 8005caa:	460b      	mov	r3, r1
 8005cac:	f7fa fa90 	bl	80001d0 <__aeabi_dsub>
 8005cb0:	ec41 0b10 	vmov	d0, r0, r1
 8005cb4:	b005      	add	sp, #20
 8005cb6:	f85d fb04 	ldr.w	pc, [sp], #4
 8005cba:	4668      	mov	r0, sp
 8005cbc:	f000 f828 	bl	8005d10 <__ieee754_rem_pio2>
 8005cc0:	f000 0003 	and.w	r0, r0, #3
 8005cc4:	2801      	cmp	r0, #1
 8005cc6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005cca:	ed9d 0b00 	vldr	d0, [sp]
 8005cce:	d004      	beq.n	8005cda <sin+0x5a>
 8005cd0:	2802      	cmp	r0, #2
 8005cd2:	d005      	beq.n	8005ce0 <sin+0x60>
 8005cd4:	b970      	cbnz	r0, 8005cf4 <sin+0x74>
 8005cd6:	2001      	movs	r0, #1
 8005cd8:	e7dd      	b.n	8005c96 <sin+0x16>
 8005cda:	f000 fa0d 	bl	80060f8 <__kernel_cos>
 8005cde:	e7dc      	b.n	8005c9a <sin+0x1a>
 8005ce0:	2001      	movs	r0, #1
 8005ce2:	f000 fe11 	bl	8006908 <__kernel_sin>
 8005ce6:	ec53 2b10 	vmov	r2, r3, d0
 8005cea:	ee10 0a10 	vmov	r0, s0
 8005cee:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005cf2:	e7dd      	b.n	8005cb0 <sin+0x30>
 8005cf4:	f000 fa00 	bl	80060f8 <__kernel_cos>
 8005cf8:	e7f5      	b.n	8005ce6 <sin+0x66>
 8005cfa:	bf00      	nop
 8005cfc:	f3af 8000 	nop.w
	...
 8005d08:	3fe921fb 	.word	0x3fe921fb
 8005d0c:	7fefffff 	.word	0x7fefffff

08005d10 <__ieee754_rem_pio2>:
 8005d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d14:	ec57 6b10 	vmov	r6, r7, d0
 8005d18:	4bc3      	ldr	r3, [pc, #780]	; (8006028 <__ieee754_rem_pio2+0x318>)
 8005d1a:	b08d      	sub	sp, #52	; 0x34
 8005d1c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8005d20:	4598      	cmp	r8, r3
 8005d22:	4604      	mov	r4, r0
 8005d24:	9704      	str	r7, [sp, #16]
 8005d26:	dc07      	bgt.n	8005d38 <__ieee754_rem_pio2+0x28>
 8005d28:	2200      	movs	r2, #0
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	ed84 0b00 	vstr	d0, [r4]
 8005d30:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8005d34:	2500      	movs	r5, #0
 8005d36:	e027      	b.n	8005d88 <__ieee754_rem_pio2+0x78>
 8005d38:	4bbc      	ldr	r3, [pc, #752]	; (800602c <__ieee754_rem_pio2+0x31c>)
 8005d3a:	4598      	cmp	r8, r3
 8005d3c:	dc75      	bgt.n	8005e2a <__ieee754_rem_pio2+0x11a>
 8005d3e:	9b04      	ldr	r3, [sp, #16]
 8005d40:	4dbb      	ldr	r5, [pc, #748]	; (8006030 <__ieee754_rem_pio2+0x320>)
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	ee10 0a10 	vmov	r0, s0
 8005d48:	a3a9      	add	r3, pc, #676	; (adr r3, 8005ff0 <__ieee754_rem_pio2+0x2e0>)
 8005d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d4e:	4639      	mov	r1, r7
 8005d50:	dd36      	ble.n	8005dc0 <__ieee754_rem_pio2+0xb0>
 8005d52:	f7fa fa3d 	bl	80001d0 <__aeabi_dsub>
 8005d56:	45a8      	cmp	r8, r5
 8005d58:	4606      	mov	r6, r0
 8005d5a:	460f      	mov	r7, r1
 8005d5c:	d018      	beq.n	8005d90 <__ieee754_rem_pio2+0x80>
 8005d5e:	a3a6      	add	r3, pc, #664	; (adr r3, 8005ff8 <__ieee754_rem_pio2+0x2e8>)
 8005d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d64:	f7fa fa34 	bl	80001d0 <__aeabi_dsub>
 8005d68:	4602      	mov	r2, r0
 8005d6a:	460b      	mov	r3, r1
 8005d6c:	e9c4 2300 	strd	r2, r3, [r4]
 8005d70:	4630      	mov	r0, r6
 8005d72:	4639      	mov	r1, r7
 8005d74:	f7fa fa2c 	bl	80001d0 <__aeabi_dsub>
 8005d78:	a39f      	add	r3, pc, #636	; (adr r3, 8005ff8 <__ieee754_rem_pio2+0x2e8>)
 8005d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d7e:	f7fa fa27 	bl	80001d0 <__aeabi_dsub>
 8005d82:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005d86:	2501      	movs	r5, #1
 8005d88:	4628      	mov	r0, r5
 8005d8a:	b00d      	add	sp, #52	; 0x34
 8005d8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d90:	a39b      	add	r3, pc, #620	; (adr r3, 8006000 <__ieee754_rem_pio2+0x2f0>)
 8005d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d96:	f7fa fa1b 	bl	80001d0 <__aeabi_dsub>
 8005d9a:	a39b      	add	r3, pc, #620	; (adr r3, 8006008 <__ieee754_rem_pio2+0x2f8>)
 8005d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005da0:	4606      	mov	r6, r0
 8005da2:	460f      	mov	r7, r1
 8005da4:	f7fa fa14 	bl	80001d0 <__aeabi_dsub>
 8005da8:	4602      	mov	r2, r0
 8005daa:	460b      	mov	r3, r1
 8005dac:	e9c4 2300 	strd	r2, r3, [r4]
 8005db0:	4630      	mov	r0, r6
 8005db2:	4639      	mov	r1, r7
 8005db4:	f7fa fa0c 	bl	80001d0 <__aeabi_dsub>
 8005db8:	a393      	add	r3, pc, #588	; (adr r3, 8006008 <__ieee754_rem_pio2+0x2f8>)
 8005dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dbe:	e7de      	b.n	8005d7e <__ieee754_rem_pio2+0x6e>
 8005dc0:	f7fa fa08 	bl	80001d4 <__adddf3>
 8005dc4:	45a8      	cmp	r8, r5
 8005dc6:	4606      	mov	r6, r0
 8005dc8:	460f      	mov	r7, r1
 8005dca:	d016      	beq.n	8005dfa <__ieee754_rem_pio2+0xea>
 8005dcc:	a38a      	add	r3, pc, #552	; (adr r3, 8005ff8 <__ieee754_rem_pio2+0x2e8>)
 8005dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dd2:	f7fa f9ff 	bl	80001d4 <__adddf3>
 8005dd6:	4602      	mov	r2, r0
 8005dd8:	460b      	mov	r3, r1
 8005dda:	e9c4 2300 	strd	r2, r3, [r4]
 8005dde:	4630      	mov	r0, r6
 8005de0:	4639      	mov	r1, r7
 8005de2:	f7fa f9f5 	bl	80001d0 <__aeabi_dsub>
 8005de6:	a384      	add	r3, pc, #528	; (adr r3, 8005ff8 <__ieee754_rem_pio2+0x2e8>)
 8005de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dec:	f7fa f9f2 	bl	80001d4 <__adddf3>
 8005df0:	f04f 35ff 	mov.w	r5, #4294967295
 8005df4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005df8:	e7c6      	b.n	8005d88 <__ieee754_rem_pio2+0x78>
 8005dfa:	a381      	add	r3, pc, #516	; (adr r3, 8006000 <__ieee754_rem_pio2+0x2f0>)
 8005dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e00:	f7fa f9e8 	bl	80001d4 <__adddf3>
 8005e04:	a380      	add	r3, pc, #512	; (adr r3, 8006008 <__ieee754_rem_pio2+0x2f8>)
 8005e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e0a:	4606      	mov	r6, r0
 8005e0c:	460f      	mov	r7, r1
 8005e0e:	f7fa f9e1 	bl	80001d4 <__adddf3>
 8005e12:	4602      	mov	r2, r0
 8005e14:	460b      	mov	r3, r1
 8005e16:	e9c4 2300 	strd	r2, r3, [r4]
 8005e1a:	4630      	mov	r0, r6
 8005e1c:	4639      	mov	r1, r7
 8005e1e:	f7fa f9d7 	bl	80001d0 <__aeabi_dsub>
 8005e22:	a379      	add	r3, pc, #484	; (adr r3, 8006008 <__ieee754_rem_pio2+0x2f8>)
 8005e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e28:	e7e0      	b.n	8005dec <__ieee754_rem_pio2+0xdc>
 8005e2a:	4b82      	ldr	r3, [pc, #520]	; (8006034 <__ieee754_rem_pio2+0x324>)
 8005e2c:	4598      	cmp	r8, r3
 8005e2e:	f300 80d0 	bgt.w	8005fd2 <__ieee754_rem_pio2+0x2c2>
 8005e32:	f000 fe23 	bl	8006a7c <fabs>
 8005e36:	ec57 6b10 	vmov	r6, r7, d0
 8005e3a:	ee10 0a10 	vmov	r0, s0
 8005e3e:	a374      	add	r3, pc, #464	; (adr r3, 8006010 <__ieee754_rem_pio2+0x300>)
 8005e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e44:	4639      	mov	r1, r7
 8005e46:	f7fa fb7b 	bl	8000540 <__aeabi_dmul>
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	4b7a      	ldr	r3, [pc, #488]	; (8006038 <__ieee754_rem_pio2+0x328>)
 8005e4e:	f7fa f9c1 	bl	80001d4 <__adddf3>
 8005e52:	f7fa fe0f 	bl	8000a74 <__aeabi_d2iz>
 8005e56:	4605      	mov	r5, r0
 8005e58:	f7fa fb08 	bl	800046c <__aeabi_i2d>
 8005e5c:	a364      	add	r3, pc, #400	; (adr r3, 8005ff0 <__ieee754_rem_pio2+0x2e0>)
 8005e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e62:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e66:	f7fa fb6b 	bl	8000540 <__aeabi_dmul>
 8005e6a:	4602      	mov	r2, r0
 8005e6c:	460b      	mov	r3, r1
 8005e6e:	4630      	mov	r0, r6
 8005e70:	4639      	mov	r1, r7
 8005e72:	f7fa f9ad 	bl	80001d0 <__aeabi_dsub>
 8005e76:	a360      	add	r3, pc, #384	; (adr r3, 8005ff8 <__ieee754_rem_pio2+0x2e8>)
 8005e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e7c:	4682      	mov	sl, r0
 8005e7e:	468b      	mov	fp, r1
 8005e80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e84:	f7fa fb5c 	bl	8000540 <__aeabi_dmul>
 8005e88:	2d1f      	cmp	r5, #31
 8005e8a:	4606      	mov	r6, r0
 8005e8c:	460f      	mov	r7, r1
 8005e8e:	dc0c      	bgt.n	8005eaa <__ieee754_rem_pio2+0x19a>
 8005e90:	1e6a      	subs	r2, r5, #1
 8005e92:	4b6a      	ldr	r3, [pc, #424]	; (800603c <__ieee754_rem_pio2+0x32c>)
 8005e94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e98:	4543      	cmp	r3, r8
 8005e9a:	d006      	beq.n	8005eaa <__ieee754_rem_pio2+0x19a>
 8005e9c:	4632      	mov	r2, r6
 8005e9e:	463b      	mov	r3, r7
 8005ea0:	4650      	mov	r0, sl
 8005ea2:	4659      	mov	r1, fp
 8005ea4:	f7fa f994 	bl	80001d0 <__aeabi_dsub>
 8005ea8:	e00e      	b.n	8005ec8 <__ieee754_rem_pio2+0x1b8>
 8005eaa:	4632      	mov	r2, r6
 8005eac:	463b      	mov	r3, r7
 8005eae:	4650      	mov	r0, sl
 8005eb0:	4659      	mov	r1, fp
 8005eb2:	f7fa f98d 	bl	80001d0 <__aeabi_dsub>
 8005eb6:	ea4f 5328 	mov.w	r3, r8, asr #20
 8005eba:	9305      	str	r3, [sp, #20]
 8005ebc:	9a05      	ldr	r2, [sp, #20]
 8005ebe:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005ec2:	1ad3      	subs	r3, r2, r3
 8005ec4:	2b10      	cmp	r3, #16
 8005ec6:	dc02      	bgt.n	8005ece <__ieee754_rem_pio2+0x1be>
 8005ec8:	e9c4 0100 	strd	r0, r1, [r4]
 8005ecc:	e039      	b.n	8005f42 <__ieee754_rem_pio2+0x232>
 8005ece:	a34c      	add	r3, pc, #304	; (adr r3, 8006000 <__ieee754_rem_pio2+0x2f0>)
 8005ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ed4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ed8:	f7fa fb32 	bl	8000540 <__aeabi_dmul>
 8005edc:	4606      	mov	r6, r0
 8005ede:	460f      	mov	r7, r1
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	460b      	mov	r3, r1
 8005ee4:	4650      	mov	r0, sl
 8005ee6:	4659      	mov	r1, fp
 8005ee8:	f7fa f972 	bl	80001d0 <__aeabi_dsub>
 8005eec:	4602      	mov	r2, r0
 8005eee:	460b      	mov	r3, r1
 8005ef0:	4680      	mov	r8, r0
 8005ef2:	4689      	mov	r9, r1
 8005ef4:	4650      	mov	r0, sl
 8005ef6:	4659      	mov	r1, fp
 8005ef8:	f7fa f96a 	bl	80001d0 <__aeabi_dsub>
 8005efc:	4632      	mov	r2, r6
 8005efe:	463b      	mov	r3, r7
 8005f00:	f7fa f966 	bl	80001d0 <__aeabi_dsub>
 8005f04:	a340      	add	r3, pc, #256	; (adr r3, 8006008 <__ieee754_rem_pio2+0x2f8>)
 8005f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f0a:	4606      	mov	r6, r0
 8005f0c:	460f      	mov	r7, r1
 8005f0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005f12:	f7fa fb15 	bl	8000540 <__aeabi_dmul>
 8005f16:	4632      	mov	r2, r6
 8005f18:	463b      	mov	r3, r7
 8005f1a:	f7fa f959 	bl	80001d0 <__aeabi_dsub>
 8005f1e:	4602      	mov	r2, r0
 8005f20:	460b      	mov	r3, r1
 8005f22:	4606      	mov	r6, r0
 8005f24:	460f      	mov	r7, r1
 8005f26:	4640      	mov	r0, r8
 8005f28:	4649      	mov	r1, r9
 8005f2a:	f7fa f951 	bl	80001d0 <__aeabi_dsub>
 8005f2e:	9a05      	ldr	r2, [sp, #20]
 8005f30:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005f34:	1ad3      	subs	r3, r2, r3
 8005f36:	2b31      	cmp	r3, #49	; 0x31
 8005f38:	dc20      	bgt.n	8005f7c <__ieee754_rem_pio2+0x26c>
 8005f3a:	e9c4 0100 	strd	r0, r1, [r4]
 8005f3e:	46c2      	mov	sl, r8
 8005f40:	46cb      	mov	fp, r9
 8005f42:	e9d4 8900 	ldrd	r8, r9, [r4]
 8005f46:	4650      	mov	r0, sl
 8005f48:	4642      	mov	r2, r8
 8005f4a:	464b      	mov	r3, r9
 8005f4c:	4659      	mov	r1, fp
 8005f4e:	f7fa f93f 	bl	80001d0 <__aeabi_dsub>
 8005f52:	463b      	mov	r3, r7
 8005f54:	4632      	mov	r2, r6
 8005f56:	f7fa f93b 	bl	80001d0 <__aeabi_dsub>
 8005f5a:	9b04      	ldr	r3, [sp, #16]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005f62:	f6bf af11 	bge.w	8005d88 <__ieee754_rem_pio2+0x78>
 8005f66:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005f6a:	6063      	str	r3, [r4, #4]
 8005f6c:	f8c4 8000 	str.w	r8, [r4]
 8005f70:	60a0      	str	r0, [r4, #8]
 8005f72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005f76:	60e3      	str	r3, [r4, #12]
 8005f78:	426d      	negs	r5, r5
 8005f7a:	e705      	b.n	8005d88 <__ieee754_rem_pio2+0x78>
 8005f7c:	a326      	add	r3, pc, #152	; (adr r3, 8006018 <__ieee754_rem_pio2+0x308>)
 8005f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005f86:	f7fa fadb 	bl	8000540 <__aeabi_dmul>
 8005f8a:	4606      	mov	r6, r0
 8005f8c:	460f      	mov	r7, r1
 8005f8e:	4602      	mov	r2, r0
 8005f90:	460b      	mov	r3, r1
 8005f92:	4640      	mov	r0, r8
 8005f94:	4649      	mov	r1, r9
 8005f96:	f7fa f91b 	bl	80001d0 <__aeabi_dsub>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	460b      	mov	r3, r1
 8005f9e:	4682      	mov	sl, r0
 8005fa0:	468b      	mov	fp, r1
 8005fa2:	4640      	mov	r0, r8
 8005fa4:	4649      	mov	r1, r9
 8005fa6:	f7fa f913 	bl	80001d0 <__aeabi_dsub>
 8005faa:	4632      	mov	r2, r6
 8005fac:	463b      	mov	r3, r7
 8005fae:	f7fa f90f 	bl	80001d0 <__aeabi_dsub>
 8005fb2:	a31b      	add	r3, pc, #108	; (adr r3, 8006020 <__ieee754_rem_pio2+0x310>)
 8005fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fb8:	4606      	mov	r6, r0
 8005fba:	460f      	mov	r7, r1
 8005fbc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005fc0:	f7fa fabe 	bl	8000540 <__aeabi_dmul>
 8005fc4:	4632      	mov	r2, r6
 8005fc6:	463b      	mov	r3, r7
 8005fc8:	f7fa f902 	bl	80001d0 <__aeabi_dsub>
 8005fcc:	4606      	mov	r6, r0
 8005fce:	460f      	mov	r7, r1
 8005fd0:	e764      	b.n	8005e9c <__ieee754_rem_pio2+0x18c>
 8005fd2:	4b1b      	ldr	r3, [pc, #108]	; (8006040 <__ieee754_rem_pio2+0x330>)
 8005fd4:	4598      	cmp	r8, r3
 8005fd6:	dd35      	ble.n	8006044 <__ieee754_rem_pio2+0x334>
 8005fd8:	ee10 2a10 	vmov	r2, s0
 8005fdc:	463b      	mov	r3, r7
 8005fde:	4630      	mov	r0, r6
 8005fe0:	4639      	mov	r1, r7
 8005fe2:	f7fa f8f5 	bl	80001d0 <__aeabi_dsub>
 8005fe6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005fea:	e9c4 0100 	strd	r0, r1, [r4]
 8005fee:	e6a1      	b.n	8005d34 <__ieee754_rem_pio2+0x24>
 8005ff0:	54400000 	.word	0x54400000
 8005ff4:	3ff921fb 	.word	0x3ff921fb
 8005ff8:	1a626331 	.word	0x1a626331
 8005ffc:	3dd0b461 	.word	0x3dd0b461
 8006000:	1a600000 	.word	0x1a600000
 8006004:	3dd0b461 	.word	0x3dd0b461
 8006008:	2e037073 	.word	0x2e037073
 800600c:	3ba3198a 	.word	0x3ba3198a
 8006010:	6dc9c883 	.word	0x6dc9c883
 8006014:	3fe45f30 	.word	0x3fe45f30
 8006018:	2e000000 	.word	0x2e000000
 800601c:	3ba3198a 	.word	0x3ba3198a
 8006020:	252049c1 	.word	0x252049c1
 8006024:	397b839a 	.word	0x397b839a
 8006028:	3fe921fb 	.word	0x3fe921fb
 800602c:	4002d97b 	.word	0x4002d97b
 8006030:	3ff921fb 	.word	0x3ff921fb
 8006034:	413921fb 	.word	0x413921fb
 8006038:	3fe00000 	.word	0x3fe00000
 800603c:	08006cf0 	.word	0x08006cf0
 8006040:	7fefffff 	.word	0x7fefffff
 8006044:	ea4f 5528 	mov.w	r5, r8, asr #20
 8006048:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800604c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8006050:	4630      	mov	r0, r6
 8006052:	460f      	mov	r7, r1
 8006054:	f7fa fd0e 	bl	8000a74 <__aeabi_d2iz>
 8006058:	f7fa fa08 	bl	800046c <__aeabi_i2d>
 800605c:	4602      	mov	r2, r0
 800605e:	460b      	mov	r3, r1
 8006060:	4630      	mov	r0, r6
 8006062:	4639      	mov	r1, r7
 8006064:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006068:	f7fa f8b2 	bl	80001d0 <__aeabi_dsub>
 800606c:	2200      	movs	r2, #0
 800606e:	4b1f      	ldr	r3, [pc, #124]	; (80060ec <__ieee754_rem_pio2+0x3dc>)
 8006070:	f7fa fa66 	bl	8000540 <__aeabi_dmul>
 8006074:	460f      	mov	r7, r1
 8006076:	4606      	mov	r6, r0
 8006078:	f7fa fcfc 	bl	8000a74 <__aeabi_d2iz>
 800607c:	f7fa f9f6 	bl	800046c <__aeabi_i2d>
 8006080:	4602      	mov	r2, r0
 8006082:	460b      	mov	r3, r1
 8006084:	4630      	mov	r0, r6
 8006086:	4639      	mov	r1, r7
 8006088:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800608c:	f7fa f8a0 	bl	80001d0 <__aeabi_dsub>
 8006090:	2200      	movs	r2, #0
 8006092:	4b16      	ldr	r3, [pc, #88]	; (80060ec <__ieee754_rem_pio2+0x3dc>)
 8006094:	f7fa fa54 	bl	8000540 <__aeabi_dmul>
 8006098:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800609c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 80060a0:	f04f 0803 	mov.w	r8, #3
 80060a4:	2600      	movs	r6, #0
 80060a6:	2700      	movs	r7, #0
 80060a8:	4632      	mov	r2, r6
 80060aa:	463b      	mov	r3, r7
 80060ac:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80060b0:	f108 3aff 	add.w	sl, r8, #4294967295
 80060b4:	f7fa fcac 	bl	8000a10 <__aeabi_dcmpeq>
 80060b8:	b9b0      	cbnz	r0, 80060e8 <__ieee754_rem_pio2+0x3d8>
 80060ba:	4b0d      	ldr	r3, [pc, #52]	; (80060f0 <__ieee754_rem_pio2+0x3e0>)
 80060bc:	9301      	str	r3, [sp, #4]
 80060be:	2302      	movs	r3, #2
 80060c0:	9300      	str	r3, [sp, #0]
 80060c2:	462a      	mov	r2, r5
 80060c4:	4643      	mov	r3, r8
 80060c6:	4621      	mov	r1, r4
 80060c8:	a806      	add	r0, sp, #24
 80060ca:	f000 f8dd 	bl	8006288 <__kernel_rem_pio2>
 80060ce:	9b04      	ldr	r3, [sp, #16]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	4605      	mov	r5, r0
 80060d4:	f6bf ae58 	bge.w	8005d88 <__ieee754_rem_pio2+0x78>
 80060d8:	6863      	ldr	r3, [r4, #4]
 80060da:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80060de:	6063      	str	r3, [r4, #4]
 80060e0:	68e3      	ldr	r3, [r4, #12]
 80060e2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80060e6:	e746      	b.n	8005f76 <__ieee754_rem_pio2+0x266>
 80060e8:	46d0      	mov	r8, sl
 80060ea:	e7dd      	b.n	80060a8 <__ieee754_rem_pio2+0x398>
 80060ec:	41700000 	.word	0x41700000
 80060f0:	08006d70 	.word	0x08006d70
 80060f4:	00000000 	.word	0x00000000

080060f8 <__kernel_cos>:
 80060f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060fc:	ec59 8b10 	vmov	r8, r9, d0
 8006100:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8006104:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8006108:	ed2d 8b02 	vpush	{d8}
 800610c:	eeb0 8a41 	vmov.f32	s16, s2
 8006110:	eef0 8a61 	vmov.f32	s17, s3
 8006114:	da07      	bge.n	8006126 <__kernel_cos+0x2e>
 8006116:	ee10 0a10 	vmov	r0, s0
 800611a:	4649      	mov	r1, r9
 800611c:	f7fa fcaa 	bl	8000a74 <__aeabi_d2iz>
 8006120:	2800      	cmp	r0, #0
 8006122:	f000 8089 	beq.w	8006238 <__kernel_cos+0x140>
 8006126:	4642      	mov	r2, r8
 8006128:	464b      	mov	r3, r9
 800612a:	4640      	mov	r0, r8
 800612c:	4649      	mov	r1, r9
 800612e:	f7fa fa07 	bl	8000540 <__aeabi_dmul>
 8006132:	2200      	movs	r2, #0
 8006134:	4b4e      	ldr	r3, [pc, #312]	; (8006270 <__kernel_cos+0x178>)
 8006136:	4604      	mov	r4, r0
 8006138:	460d      	mov	r5, r1
 800613a:	f7fa fa01 	bl	8000540 <__aeabi_dmul>
 800613e:	a340      	add	r3, pc, #256	; (adr r3, 8006240 <__kernel_cos+0x148>)
 8006140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006144:	4682      	mov	sl, r0
 8006146:	468b      	mov	fp, r1
 8006148:	4620      	mov	r0, r4
 800614a:	4629      	mov	r1, r5
 800614c:	f7fa f9f8 	bl	8000540 <__aeabi_dmul>
 8006150:	a33d      	add	r3, pc, #244	; (adr r3, 8006248 <__kernel_cos+0x150>)
 8006152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006156:	f7fa f83d 	bl	80001d4 <__adddf3>
 800615a:	4622      	mov	r2, r4
 800615c:	462b      	mov	r3, r5
 800615e:	f7fa f9ef 	bl	8000540 <__aeabi_dmul>
 8006162:	a33b      	add	r3, pc, #236	; (adr r3, 8006250 <__kernel_cos+0x158>)
 8006164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006168:	f7fa f832 	bl	80001d0 <__aeabi_dsub>
 800616c:	4622      	mov	r2, r4
 800616e:	462b      	mov	r3, r5
 8006170:	f7fa f9e6 	bl	8000540 <__aeabi_dmul>
 8006174:	a338      	add	r3, pc, #224	; (adr r3, 8006258 <__kernel_cos+0x160>)
 8006176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800617a:	f7fa f82b 	bl	80001d4 <__adddf3>
 800617e:	4622      	mov	r2, r4
 8006180:	462b      	mov	r3, r5
 8006182:	f7fa f9dd 	bl	8000540 <__aeabi_dmul>
 8006186:	a336      	add	r3, pc, #216	; (adr r3, 8006260 <__kernel_cos+0x168>)
 8006188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800618c:	f7fa f820 	bl	80001d0 <__aeabi_dsub>
 8006190:	4622      	mov	r2, r4
 8006192:	462b      	mov	r3, r5
 8006194:	f7fa f9d4 	bl	8000540 <__aeabi_dmul>
 8006198:	a333      	add	r3, pc, #204	; (adr r3, 8006268 <__kernel_cos+0x170>)
 800619a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800619e:	f7fa f819 	bl	80001d4 <__adddf3>
 80061a2:	4622      	mov	r2, r4
 80061a4:	462b      	mov	r3, r5
 80061a6:	f7fa f9cb 	bl	8000540 <__aeabi_dmul>
 80061aa:	4622      	mov	r2, r4
 80061ac:	462b      	mov	r3, r5
 80061ae:	f7fa f9c7 	bl	8000540 <__aeabi_dmul>
 80061b2:	ec53 2b18 	vmov	r2, r3, d8
 80061b6:	4604      	mov	r4, r0
 80061b8:	460d      	mov	r5, r1
 80061ba:	4640      	mov	r0, r8
 80061bc:	4649      	mov	r1, r9
 80061be:	f7fa f9bf 	bl	8000540 <__aeabi_dmul>
 80061c2:	460b      	mov	r3, r1
 80061c4:	4602      	mov	r2, r0
 80061c6:	4629      	mov	r1, r5
 80061c8:	4620      	mov	r0, r4
 80061ca:	f7fa f801 	bl	80001d0 <__aeabi_dsub>
 80061ce:	4b29      	ldr	r3, [pc, #164]	; (8006274 <__kernel_cos+0x17c>)
 80061d0:	429e      	cmp	r6, r3
 80061d2:	4680      	mov	r8, r0
 80061d4:	4689      	mov	r9, r1
 80061d6:	dc11      	bgt.n	80061fc <__kernel_cos+0x104>
 80061d8:	4602      	mov	r2, r0
 80061da:	460b      	mov	r3, r1
 80061dc:	4650      	mov	r0, sl
 80061de:	4659      	mov	r1, fp
 80061e0:	f7f9 fff6 	bl	80001d0 <__aeabi_dsub>
 80061e4:	460b      	mov	r3, r1
 80061e6:	4924      	ldr	r1, [pc, #144]	; (8006278 <__kernel_cos+0x180>)
 80061e8:	4602      	mov	r2, r0
 80061ea:	2000      	movs	r0, #0
 80061ec:	f7f9 fff0 	bl	80001d0 <__aeabi_dsub>
 80061f0:	ecbd 8b02 	vpop	{d8}
 80061f4:	ec41 0b10 	vmov	d0, r0, r1
 80061f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061fc:	4b1f      	ldr	r3, [pc, #124]	; (800627c <__kernel_cos+0x184>)
 80061fe:	491e      	ldr	r1, [pc, #120]	; (8006278 <__kernel_cos+0x180>)
 8006200:	429e      	cmp	r6, r3
 8006202:	bfcc      	ite	gt
 8006204:	4d1e      	ldrgt	r5, [pc, #120]	; (8006280 <__kernel_cos+0x188>)
 8006206:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800620a:	2400      	movs	r4, #0
 800620c:	4622      	mov	r2, r4
 800620e:	462b      	mov	r3, r5
 8006210:	2000      	movs	r0, #0
 8006212:	f7f9 ffdd 	bl	80001d0 <__aeabi_dsub>
 8006216:	4622      	mov	r2, r4
 8006218:	4606      	mov	r6, r0
 800621a:	460f      	mov	r7, r1
 800621c:	462b      	mov	r3, r5
 800621e:	4650      	mov	r0, sl
 8006220:	4659      	mov	r1, fp
 8006222:	f7f9 ffd5 	bl	80001d0 <__aeabi_dsub>
 8006226:	4642      	mov	r2, r8
 8006228:	464b      	mov	r3, r9
 800622a:	f7f9 ffd1 	bl	80001d0 <__aeabi_dsub>
 800622e:	4602      	mov	r2, r0
 8006230:	460b      	mov	r3, r1
 8006232:	4630      	mov	r0, r6
 8006234:	4639      	mov	r1, r7
 8006236:	e7d9      	b.n	80061ec <__kernel_cos+0xf4>
 8006238:	2000      	movs	r0, #0
 800623a:	490f      	ldr	r1, [pc, #60]	; (8006278 <__kernel_cos+0x180>)
 800623c:	e7d8      	b.n	80061f0 <__kernel_cos+0xf8>
 800623e:	bf00      	nop
 8006240:	be8838d4 	.word	0xbe8838d4
 8006244:	bda8fae9 	.word	0xbda8fae9
 8006248:	bdb4b1c4 	.word	0xbdb4b1c4
 800624c:	3e21ee9e 	.word	0x3e21ee9e
 8006250:	809c52ad 	.word	0x809c52ad
 8006254:	3e927e4f 	.word	0x3e927e4f
 8006258:	19cb1590 	.word	0x19cb1590
 800625c:	3efa01a0 	.word	0x3efa01a0
 8006260:	16c15177 	.word	0x16c15177
 8006264:	3f56c16c 	.word	0x3f56c16c
 8006268:	5555554c 	.word	0x5555554c
 800626c:	3fa55555 	.word	0x3fa55555
 8006270:	3fe00000 	.word	0x3fe00000
 8006274:	3fd33332 	.word	0x3fd33332
 8006278:	3ff00000 	.word	0x3ff00000
 800627c:	3fe90000 	.word	0x3fe90000
 8006280:	3fd20000 	.word	0x3fd20000
 8006284:	00000000 	.word	0x00000000

08006288 <__kernel_rem_pio2>:
 8006288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800628c:	ed2d 8b02 	vpush	{d8}
 8006290:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8006294:	1ed4      	subs	r4, r2, #3
 8006296:	9308      	str	r3, [sp, #32]
 8006298:	9101      	str	r1, [sp, #4]
 800629a:	4bc5      	ldr	r3, [pc, #788]	; (80065b0 <__kernel_rem_pio2+0x328>)
 800629c:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800629e:	9009      	str	r0, [sp, #36]	; 0x24
 80062a0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80062a4:	9304      	str	r3, [sp, #16]
 80062a6:	9b08      	ldr	r3, [sp, #32]
 80062a8:	3b01      	subs	r3, #1
 80062aa:	9307      	str	r3, [sp, #28]
 80062ac:	2318      	movs	r3, #24
 80062ae:	fb94 f4f3 	sdiv	r4, r4, r3
 80062b2:	f06f 0317 	mvn.w	r3, #23
 80062b6:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 80062ba:	fb04 3303 	mla	r3, r4, r3, r3
 80062be:	eb03 0a02 	add.w	sl, r3, r2
 80062c2:	9b04      	ldr	r3, [sp, #16]
 80062c4:	9a07      	ldr	r2, [sp, #28]
 80062c6:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80065a0 <__kernel_rem_pio2+0x318>
 80062ca:	eb03 0802 	add.w	r8, r3, r2
 80062ce:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80062d0:	1aa7      	subs	r7, r4, r2
 80062d2:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80062d6:	ae22      	add	r6, sp, #136	; 0x88
 80062d8:	2500      	movs	r5, #0
 80062da:	4545      	cmp	r5, r8
 80062dc:	dd13      	ble.n	8006306 <__kernel_rem_pio2+0x7e>
 80062de:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 80065a0 <__kernel_rem_pio2+0x318>
 80062e2:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 80062e6:	2600      	movs	r6, #0
 80062e8:	9b04      	ldr	r3, [sp, #16]
 80062ea:	429e      	cmp	r6, r3
 80062ec:	dc32      	bgt.n	8006354 <__kernel_rem_pio2+0xcc>
 80062ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062f0:	9302      	str	r3, [sp, #8]
 80062f2:	9b08      	ldr	r3, [sp, #32]
 80062f4:	199d      	adds	r5, r3, r6
 80062f6:	ab22      	add	r3, sp, #136	; 0x88
 80062f8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80062fc:	9306      	str	r3, [sp, #24]
 80062fe:	ec59 8b18 	vmov	r8, r9, d8
 8006302:	2700      	movs	r7, #0
 8006304:	e01f      	b.n	8006346 <__kernel_rem_pio2+0xbe>
 8006306:	42ef      	cmn	r7, r5
 8006308:	d407      	bmi.n	800631a <__kernel_rem_pio2+0x92>
 800630a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800630e:	f7fa f8ad 	bl	800046c <__aeabi_i2d>
 8006312:	e8e6 0102 	strd	r0, r1, [r6], #8
 8006316:	3501      	adds	r5, #1
 8006318:	e7df      	b.n	80062da <__kernel_rem_pio2+0x52>
 800631a:	ec51 0b18 	vmov	r0, r1, d8
 800631e:	e7f8      	b.n	8006312 <__kernel_rem_pio2+0x8a>
 8006320:	9906      	ldr	r1, [sp, #24]
 8006322:	9d02      	ldr	r5, [sp, #8]
 8006324:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8006328:	9106      	str	r1, [sp, #24]
 800632a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800632e:	9502      	str	r5, [sp, #8]
 8006330:	f7fa f906 	bl	8000540 <__aeabi_dmul>
 8006334:	4602      	mov	r2, r0
 8006336:	460b      	mov	r3, r1
 8006338:	4640      	mov	r0, r8
 800633a:	4649      	mov	r1, r9
 800633c:	f7f9 ff4a 	bl	80001d4 <__adddf3>
 8006340:	3701      	adds	r7, #1
 8006342:	4680      	mov	r8, r0
 8006344:	4689      	mov	r9, r1
 8006346:	9b07      	ldr	r3, [sp, #28]
 8006348:	429f      	cmp	r7, r3
 800634a:	dde9      	ble.n	8006320 <__kernel_rem_pio2+0x98>
 800634c:	e8eb 8902 	strd	r8, r9, [fp], #8
 8006350:	3601      	adds	r6, #1
 8006352:	e7c9      	b.n	80062e8 <__kernel_rem_pio2+0x60>
 8006354:	9b04      	ldr	r3, [sp, #16]
 8006356:	aa0e      	add	r2, sp, #56	; 0x38
 8006358:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800635c:	930c      	str	r3, [sp, #48]	; 0x30
 800635e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8006360:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8006364:	9c04      	ldr	r4, [sp, #16]
 8006366:	930b      	str	r3, [sp, #44]	; 0x2c
 8006368:	ab9a      	add	r3, sp, #616	; 0x268
 800636a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800636e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006372:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006376:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800637a:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800637e:	ab9a      	add	r3, sp, #616	; 0x268
 8006380:	445b      	add	r3, fp
 8006382:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8006386:	2500      	movs	r5, #0
 8006388:	1b63      	subs	r3, r4, r5
 800638a:	2b00      	cmp	r3, #0
 800638c:	dc78      	bgt.n	8006480 <__kernel_rem_pio2+0x1f8>
 800638e:	4650      	mov	r0, sl
 8006390:	ec49 8b10 	vmov	d0, r8, r9
 8006394:	f000 fc00 	bl	8006b98 <scalbn>
 8006398:	ec57 6b10 	vmov	r6, r7, d0
 800639c:	2200      	movs	r2, #0
 800639e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80063a2:	ee10 0a10 	vmov	r0, s0
 80063a6:	4639      	mov	r1, r7
 80063a8:	f7fa f8ca 	bl	8000540 <__aeabi_dmul>
 80063ac:	ec41 0b10 	vmov	d0, r0, r1
 80063b0:	f000 fb6e 	bl	8006a90 <floor>
 80063b4:	2200      	movs	r2, #0
 80063b6:	ec51 0b10 	vmov	r0, r1, d0
 80063ba:	4b7e      	ldr	r3, [pc, #504]	; (80065b4 <__kernel_rem_pio2+0x32c>)
 80063bc:	f7fa f8c0 	bl	8000540 <__aeabi_dmul>
 80063c0:	4602      	mov	r2, r0
 80063c2:	460b      	mov	r3, r1
 80063c4:	4630      	mov	r0, r6
 80063c6:	4639      	mov	r1, r7
 80063c8:	f7f9 ff02 	bl	80001d0 <__aeabi_dsub>
 80063cc:	460f      	mov	r7, r1
 80063ce:	4606      	mov	r6, r0
 80063d0:	f7fa fb50 	bl	8000a74 <__aeabi_d2iz>
 80063d4:	9006      	str	r0, [sp, #24]
 80063d6:	f7fa f849 	bl	800046c <__aeabi_i2d>
 80063da:	4602      	mov	r2, r0
 80063dc:	460b      	mov	r3, r1
 80063de:	4630      	mov	r0, r6
 80063e0:	4639      	mov	r1, r7
 80063e2:	f7f9 fef5 	bl	80001d0 <__aeabi_dsub>
 80063e6:	f1ba 0f00 	cmp.w	sl, #0
 80063ea:	4606      	mov	r6, r0
 80063ec:	460f      	mov	r7, r1
 80063ee:	dd6c      	ble.n	80064ca <__kernel_rem_pio2+0x242>
 80063f0:	1e62      	subs	r2, r4, #1
 80063f2:	ab0e      	add	r3, sp, #56	; 0x38
 80063f4:	f1ca 0118 	rsb	r1, sl, #24
 80063f8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80063fc:	9d06      	ldr	r5, [sp, #24]
 80063fe:	fa40 f301 	asr.w	r3, r0, r1
 8006402:	441d      	add	r5, r3
 8006404:	408b      	lsls	r3, r1
 8006406:	1ac0      	subs	r0, r0, r3
 8006408:	ab0e      	add	r3, sp, #56	; 0x38
 800640a:	9506      	str	r5, [sp, #24]
 800640c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8006410:	f1ca 0317 	rsb	r3, sl, #23
 8006414:	fa40 f303 	asr.w	r3, r0, r3
 8006418:	9302      	str	r3, [sp, #8]
 800641a:	9b02      	ldr	r3, [sp, #8]
 800641c:	2b00      	cmp	r3, #0
 800641e:	dd62      	ble.n	80064e6 <__kernel_rem_pio2+0x25e>
 8006420:	9b06      	ldr	r3, [sp, #24]
 8006422:	2200      	movs	r2, #0
 8006424:	3301      	adds	r3, #1
 8006426:	9306      	str	r3, [sp, #24]
 8006428:	4615      	mov	r5, r2
 800642a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800642e:	4294      	cmp	r4, r2
 8006430:	f300 8095 	bgt.w	800655e <__kernel_rem_pio2+0x2d6>
 8006434:	f1ba 0f00 	cmp.w	sl, #0
 8006438:	dd07      	ble.n	800644a <__kernel_rem_pio2+0x1c2>
 800643a:	f1ba 0f01 	cmp.w	sl, #1
 800643e:	f000 80a2 	beq.w	8006586 <__kernel_rem_pio2+0x2fe>
 8006442:	f1ba 0f02 	cmp.w	sl, #2
 8006446:	f000 80c1 	beq.w	80065cc <__kernel_rem_pio2+0x344>
 800644a:	9b02      	ldr	r3, [sp, #8]
 800644c:	2b02      	cmp	r3, #2
 800644e:	d14a      	bne.n	80064e6 <__kernel_rem_pio2+0x25e>
 8006450:	4632      	mov	r2, r6
 8006452:	463b      	mov	r3, r7
 8006454:	2000      	movs	r0, #0
 8006456:	4958      	ldr	r1, [pc, #352]	; (80065b8 <__kernel_rem_pio2+0x330>)
 8006458:	f7f9 feba 	bl	80001d0 <__aeabi_dsub>
 800645c:	4606      	mov	r6, r0
 800645e:	460f      	mov	r7, r1
 8006460:	2d00      	cmp	r5, #0
 8006462:	d040      	beq.n	80064e6 <__kernel_rem_pio2+0x25e>
 8006464:	4650      	mov	r0, sl
 8006466:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80065a8 <__kernel_rem_pio2+0x320>
 800646a:	f000 fb95 	bl	8006b98 <scalbn>
 800646e:	4630      	mov	r0, r6
 8006470:	4639      	mov	r1, r7
 8006472:	ec53 2b10 	vmov	r2, r3, d0
 8006476:	f7f9 feab 	bl	80001d0 <__aeabi_dsub>
 800647a:	4606      	mov	r6, r0
 800647c:	460f      	mov	r7, r1
 800647e:	e032      	b.n	80064e6 <__kernel_rem_pio2+0x25e>
 8006480:	2200      	movs	r2, #0
 8006482:	4b4e      	ldr	r3, [pc, #312]	; (80065bc <__kernel_rem_pio2+0x334>)
 8006484:	4640      	mov	r0, r8
 8006486:	4649      	mov	r1, r9
 8006488:	f7fa f85a 	bl	8000540 <__aeabi_dmul>
 800648c:	f7fa faf2 	bl	8000a74 <__aeabi_d2iz>
 8006490:	f7f9 ffec 	bl	800046c <__aeabi_i2d>
 8006494:	2200      	movs	r2, #0
 8006496:	4b4a      	ldr	r3, [pc, #296]	; (80065c0 <__kernel_rem_pio2+0x338>)
 8006498:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800649c:	f7fa f850 	bl	8000540 <__aeabi_dmul>
 80064a0:	4602      	mov	r2, r0
 80064a2:	460b      	mov	r3, r1
 80064a4:	4640      	mov	r0, r8
 80064a6:	4649      	mov	r1, r9
 80064a8:	f7f9 fe92 	bl	80001d0 <__aeabi_dsub>
 80064ac:	f7fa fae2 	bl	8000a74 <__aeabi_d2iz>
 80064b0:	ab0e      	add	r3, sp, #56	; 0x38
 80064b2:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 80064b6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 80064ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064be:	f7f9 fe89 	bl	80001d4 <__adddf3>
 80064c2:	3501      	adds	r5, #1
 80064c4:	4680      	mov	r8, r0
 80064c6:	4689      	mov	r9, r1
 80064c8:	e75e      	b.n	8006388 <__kernel_rem_pio2+0x100>
 80064ca:	d105      	bne.n	80064d8 <__kernel_rem_pio2+0x250>
 80064cc:	1e63      	subs	r3, r4, #1
 80064ce:	aa0e      	add	r2, sp, #56	; 0x38
 80064d0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80064d4:	15c3      	asrs	r3, r0, #23
 80064d6:	e79f      	b.n	8006418 <__kernel_rem_pio2+0x190>
 80064d8:	2200      	movs	r2, #0
 80064da:	4b3a      	ldr	r3, [pc, #232]	; (80065c4 <__kernel_rem_pio2+0x33c>)
 80064dc:	f7fa fab6 	bl	8000a4c <__aeabi_dcmpge>
 80064e0:	2800      	cmp	r0, #0
 80064e2:	d139      	bne.n	8006558 <__kernel_rem_pio2+0x2d0>
 80064e4:	9002      	str	r0, [sp, #8]
 80064e6:	2200      	movs	r2, #0
 80064e8:	2300      	movs	r3, #0
 80064ea:	4630      	mov	r0, r6
 80064ec:	4639      	mov	r1, r7
 80064ee:	f7fa fa8f 	bl	8000a10 <__aeabi_dcmpeq>
 80064f2:	2800      	cmp	r0, #0
 80064f4:	f000 80c7 	beq.w	8006686 <__kernel_rem_pio2+0x3fe>
 80064f8:	1e65      	subs	r5, r4, #1
 80064fa:	462b      	mov	r3, r5
 80064fc:	2200      	movs	r2, #0
 80064fe:	9904      	ldr	r1, [sp, #16]
 8006500:	428b      	cmp	r3, r1
 8006502:	da6a      	bge.n	80065da <__kernel_rem_pio2+0x352>
 8006504:	2a00      	cmp	r2, #0
 8006506:	f000 8088 	beq.w	800661a <__kernel_rem_pio2+0x392>
 800650a:	ab0e      	add	r3, sp, #56	; 0x38
 800650c:	f1aa 0a18 	sub.w	sl, sl, #24
 8006510:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8006514:	2b00      	cmp	r3, #0
 8006516:	f000 80b4 	beq.w	8006682 <__kernel_rem_pio2+0x3fa>
 800651a:	4650      	mov	r0, sl
 800651c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80065a8 <__kernel_rem_pio2+0x320>
 8006520:	f000 fb3a 	bl	8006b98 <scalbn>
 8006524:	00ec      	lsls	r4, r5, #3
 8006526:	ab72      	add	r3, sp, #456	; 0x1c8
 8006528:	191e      	adds	r6, r3, r4
 800652a:	ec59 8b10 	vmov	r8, r9, d0
 800652e:	f106 0a08 	add.w	sl, r6, #8
 8006532:	462f      	mov	r7, r5
 8006534:	2f00      	cmp	r7, #0
 8006536:	f280 80df 	bge.w	80066f8 <__kernel_rem_pio2+0x470>
 800653a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 80065a0 <__kernel_rem_pio2+0x318>
 800653e:	f04f 0a00 	mov.w	sl, #0
 8006542:	eba5 030a 	sub.w	r3, r5, sl
 8006546:	2b00      	cmp	r3, #0
 8006548:	f2c0 810a 	blt.w	8006760 <__kernel_rem_pio2+0x4d8>
 800654c:	f8df b078 	ldr.w	fp, [pc, #120]	; 80065c8 <__kernel_rem_pio2+0x340>
 8006550:	ec59 8b18 	vmov	r8, r9, d8
 8006554:	2700      	movs	r7, #0
 8006556:	e0f5      	b.n	8006744 <__kernel_rem_pio2+0x4bc>
 8006558:	2302      	movs	r3, #2
 800655a:	9302      	str	r3, [sp, #8]
 800655c:	e760      	b.n	8006420 <__kernel_rem_pio2+0x198>
 800655e:	ab0e      	add	r3, sp, #56	; 0x38
 8006560:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006564:	b94d      	cbnz	r5, 800657a <__kernel_rem_pio2+0x2f2>
 8006566:	b12b      	cbz	r3, 8006574 <__kernel_rem_pio2+0x2ec>
 8006568:	a80e      	add	r0, sp, #56	; 0x38
 800656a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800656e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8006572:	2301      	movs	r3, #1
 8006574:	3201      	adds	r2, #1
 8006576:	461d      	mov	r5, r3
 8006578:	e759      	b.n	800642e <__kernel_rem_pio2+0x1a6>
 800657a:	a80e      	add	r0, sp, #56	; 0x38
 800657c:	1acb      	subs	r3, r1, r3
 800657e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8006582:	462b      	mov	r3, r5
 8006584:	e7f6      	b.n	8006574 <__kernel_rem_pio2+0x2ec>
 8006586:	1e62      	subs	r2, r4, #1
 8006588:	ab0e      	add	r3, sp, #56	; 0x38
 800658a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800658e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8006592:	a90e      	add	r1, sp, #56	; 0x38
 8006594:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8006598:	e757      	b.n	800644a <__kernel_rem_pio2+0x1c2>
 800659a:	bf00      	nop
 800659c:	f3af 8000 	nop.w
	...
 80065ac:	3ff00000 	.word	0x3ff00000
 80065b0:	08006eb8 	.word	0x08006eb8
 80065b4:	40200000 	.word	0x40200000
 80065b8:	3ff00000 	.word	0x3ff00000
 80065bc:	3e700000 	.word	0x3e700000
 80065c0:	41700000 	.word	0x41700000
 80065c4:	3fe00000 	.word	0x3fe00000
 80065c8:	08006e78 	.word	0x08006e78
 80065cc:	1e62      	subs	r2, r4, #1
 80065ce:	ab0e      	add	r3, sp, #56	; 0x38
 80065d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065d4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80065d8:	e7db      	b.n	8006592 <__kernel_rem_pio2+0x30a>
 80065da:	a90e      	add	r1, sp, #56	; 0x38
 80065dc:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80065e0:	3b01      	subs	r3, #1
 80065e2:	430a      	orrs	r2, r1
 80065e4:	e78b      	b.n	80064fe <__kernel_rem_pio2+0x276>
 80065e6:	3301      	adds	r3, #1
 80065e8:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80065ec:	2900      	cmp	r1, #0
 80065ee:	d0fa      	beq.n	80065e6 <__kernel_rem_pio2+0x35e>
 80065f0:	9a08      	ldr	r2, [sp, #32]
 80065f2:	4422      	add	r2, r4
 80065f4:	00d2      	lsls	r2, r2, #3
 80065f6:	a922      	add	r1, sp, #136	; 0x88
 80065f8:	18e3      	adds	r3, r4, r3
 80065fa:	9206      	str	r2, [sp, #24]
 80065fc:	440a      	add	r2, r1
 80065fe:	9302      	str	r3, [sp, #8]
 8006600:	f10b 0108 	add.w	r1, fp, #8
 8006604:	f102 0308 	add.w	r3, r2, #8
 8006608:	1c66      	adds	r6, r4, #1
 800660a:	910a      	str	r1, [sp, #40]	; 0x28
 800660c:	2500      	movs	r5, #0
 800660e:	930d      	str	r3, [sp, #52]	; 0x34
 8006610:	9b02      	ldr	r3, [sp, #8]
 8006612:	42b3      	cmp	r3, r6
 8006614:	da04      	bge.n	8006620 <__kernel_rem_pio2+0x398>
 8006616:	461c      	mov	r4, r3
 8006618:	e6a6      	b.n	8006368 <__kernel_rem_pio2+0xe0>
 800661a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800661c:	2301      	movs	r3, #1
 800661e:	e7e3      	b.n	80065e8 <__kernel_rem_pio2+0x360>
 8006620:	9b06      	ldr	r3, [sp, #24]
 8006622:	18ef      	adds	r7, r5, r3
 8006624:	ab22      	add	r3, sp, #136	; 0x88
 8006626:	441f      	add	r7, r3
 8006628:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800662a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800662e:	f7f9 ff1d 	bl	800046c <__aeabi_i2d>
 8006632:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006634:	461c      	mov	r4, r3
 8006636:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006638:	e9c7 0100 	strd	r0, r1, [r7]
 800663c:	eb03 0b05 	add.w	fp, r3, r5
 8006640:	2700      	movs	r7, #0
 8006642:	f04f 0800 	mov.w	r8, #0
 8006646:	f04f 0900 	mov.w	r9, #0
 800664a:	9b07      	ldr	r3, [sp, #28]
 800664c:	429f      	cmp	r7, r3
 800664e:	dd08      	ble.n	8006662 <__kernel_rem_pio2+0x3da>
 8006650:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006652:	aa72      	add	r2, sp, #456	; 0x1c8
 8006654:	18eb      	adds	r3, r5, r3
 8006656:	4413      	add	r3, r2
 8006658:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800665c:	3601      	adds	r6, #1
 800665e:	3508      	adds	r5, #8
 8006660:	e7d6      	b.n	8006610 <__kernel_rem_pio2+0x388>
 8006662:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8006666:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800666a:	f7f9 ff69 	bl	8000540 <__aeabi_dmul>
 800666e:	4602      	mov	r2, r0
 8006670:	460b      	mov	r3, r1
 8006672:	4640      	mov	r0, r8
 8006674:	4649      	mov	r1, r9
 8006676:	f7f9 fdad 	bl	80001d4 <__adddf3>
 800667a:	3701      	adds	r7, #1
 800667c:	4680      	mov	r8, r0
 800667e:	4689      	mov	r9, r1
 8006680:	e7e3      	b.n	800664a <__kernel_rem_pio2+0x3c2>
 8006682:	3d01      	subs	r5, #1
 8006684:	e741      	b.n	800650a <__kernel_rem_pio2+0x282>
 8006686:	f1ca 0000 	rsb	r0, sl, #0
 800668a:	ec47 6b10 	vmov	d0, r6, r7
 800668e:	f000 fa83 	bl	8006b98 <scalbn>
 8006692:	ec57 6b10 	vmov	r6, r7, d0
 8006696:	2200      	movs	r2, #0
 8006698:	4b99      	ldr	r3, [pc, #612]	; (8006900 <__kernel_rem_pio2+0x678>)
 800669a:	ee10 0a10 	vmov	r0, s0
 800669e:	4639      	mov	r1, r7
 80066a0:	f7fa f9d4 	bl	8000a4c <__aeabi_dcmpge>
 80066a4:	b1f8      	cbz	r0, 80066e6 <__kernel_rem_pio2+0x45e>
 80066a6:	2200      	movs	r2, #0
 80066a8:	4b96      	ldr	r3, [pc, #600]	; (8006904 <__kernel_rem_pio2+0x67c>)
 80066aa:	4630      	mov	r0, r6
 80066ac:	4639      	mov	r1, r7
 80066ae:	f7f9 ff47 	bl	8000540 <__aeabi_dmul>
 80066b2:	f7fa f9df 	bl	8000a74 <__aeabi_d2iz>
 80066b6:	4680      	mov	r8, r0
 80066b8:	f7f9 fed8 	bl	800046c <__aeabi_i2d>
 80066bc:	2200      	movs	r2, #0
 80066be:	4b90      	ldr	r3, [pc, #576]	; (8006900 <__kernel_rem_pio2+0x678>)
 80066c0:	f7f9 ff3e 	bl	8000540 <__aeabi_dmul>
 80066c4:	460b      	mov	r3, r1
 80066c6:	4602      	mov	r2, r0
 80066c8:	4639      	mov	r1, r7
 80066ca:	4630      	mov	r0, r6
 80066cc:	f7f9 fd80 	bl	80001d0 <__aeabi_dsub>
 80066d0:	f7fa f9d0 	bl	8000a74 <__aeabi_d2iz>
 80066d4:	1c65      	adds	r5, r4, #1
 80066d6:	ab0e      	add	r3, sp, #56	; 0x38
 80066d8:	f10a 0a18 	add.w	sl, sl, #24
 80066dc:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80066e0:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 80066e4:	e719      	b.n	800651a <__kernel_rem_pio2+0x292>
 80066e6:	4630      	mov	r0, r6
 80066e8:	4639      	mov	r1, r7
 80066ea:	f7fa f9c3 	bl	8000a74 <__aeabi_d2iz>
 80066ee:	ab0e      	add	r3, sp, #56	; 0x38
 80066f0:	4625      	mov	r5, r4
 80066f2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80066f6:	e710      	b.n	800651a <__kernel_rem_pio2+0x292>
 80066f8:	ab0e      	add	r3, sp, #56	; 0x38
 80066fa:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 80066fe:	f7f9 feb5 	bl	800046c <__aeabi_i2d>
 8006702:	4642      	mov	r2, r8
 8006704:	464b      	mov	r3, r9
 8006706:	f7f9 ff1b 	bl	8000540 <__aeabi_dmul>
 800670a:	2200      	movs	r2, #0
 800670c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8006710:	4b7c      	ldr	r3, [pc, #496]	; (8006904 <__kernel_rem_pio2+0x67c>)
 8006712:	4640      	mov	r0, r8
 8006714:	4649      	mov	r1, r9
 8006716:	f7f9 ff13 	bl	8000540 <__aeabi_dmul>
 800671a:	3f01      	subs	r7, #1
 800671c:	4680      	mov	r8, r0
 800671e:	4689      	mov	r9, r1
 8006720:	e708      	b.n	8006534 <__kernel_rem_pio2+0x2ac>
 8006722:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8006726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800672a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800672e:	f7f9 ff07 	bl	8000540 <__aeabi_dmul>
 8006732:	4602      	mov	r2, r0
 8006734:	460b      	mov	r3, r1
 8006736:	4640      	mov	r0, r8
 8006738:	4649      	mov	r1, r9
 800673a:	f7f9 fd4b 	bl	80001d4 <__adddf3>
 800673e:	3701      	adds	r7, #1
 8006740:	4680      	mov	r8, r0
 8006742:	4689      	mov	r9, r1
 8006744:	9b04      	ldr	r3, [sp, #16]
 8006746:	429f      	cmp	r7, r3
 8006748:	dc01      	bgt.n	800674e <__kernel_rem_pio2+0x4c6>
 800674a:	45ba      	cmp	sl, r7
 800674c:	dae9      	bge.n	8006722 <__kernel_rem_pio2+0x49a>
 800674e:	ab4a      	add	r3, sp, #296	; 0x128
 8006750:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006754:	e9c3 8900 	strd	r8, r9, [r3]
 8006758:	f10a 0a01 	add.w	sl, sl, #1
 800675c:	3e08      	subs	r6, #8
 800675e:	e6f0      	b.n	8006542 <__kernel_rem_pio2+0x2ba>
 8006760:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8006762:	2b03      	cmp	r3, #3
 8006764:	d85b      	bhi.n	800681e <__kernel_rem_pio2+0x596>
 8006766:	e8df f003 	tbb	[pc, r3]
 800676a:	264a      	.short	0x264a
 800676c:	0226      	.short	0x0226
 800676e:	ab9a      	add	r3, sp, #616	; 0x268
 8006770:	441c      	add	r4, r3
 8006772:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8006776:	46a2      	mov	sl, r4
 8006778:	46ab      	mov	fp, r5
 800677a:	f1bb 0f00 	cmp.w	fp, #0
 800677e:	dc6c      	bgt.n	800685a <__kernel_rem_pio2+0x5d2>
 8006780:	46a2      	mov	sl, r4
 8006782:	46ab      	mov	fp, r5
 8006784:	f1bb 0f01 	cmp.w	fp, #1
 8006788:	f300 8086 	bgt.w	8006898 <__kernel_rem_pio2+0x610>
 800678c:	2000      	movs	r0, #0
 800678e:	2100      	movs	r1, #0
 8006790:	2d01      	cmp	r5, #1
 8006792:	f300 80a0 	bgt.w	80068d6 <__kernel_rem_pio2+0x64e>
 8006796:	9b02      	ldr	r3, [sp, #8]
 8006798:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800679c:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	f040 809e 	bne.w	80068e2 <__kernel_rem_pio2+0x65a>
 80067a6:	9b01      	ldr	r3, [sp, #4]
 80067a8:	e9c3 7800 	strd	r7, r8, [r3]
 80067ac:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80067b0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80067b4:	e033      	b.n	800681e <__kernel_rem_pio2+0x596>
 80067b6:	3408      	adds	r4, #8
 80067b8:	ab4a      	add	r3, sp, #296	; 0x128
 80067ba:	441c      	add	r4, r3
 80067bc:	462e      	mov	r6, r5
 80067be:	2000      	movs	r0, #0
 80067c0:	2100      	movs	r1, #0
 80067c2:	2e00      	cmp	r6, #0
 80067c4:	da3a      	bge.n	800683c <__kernel_rem_pio2+0x5b4>
 80067c6:	9b02      	ldr	r3, [sp, #8]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d03d      	beq.n	8006848 <__kernel_rem_pio2+0x5c0>
 80067cc:	4602      	mov	r2, r0
 80067ce:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80067d2:	9c01      	ldr	r4, [sp, #4]
 80067d4:	e9c4 2300 	strd	r2, r3, [r4]
 80067d8:	4602      	mov	r2, r0
 80067da:	460b      	mov	r3, r1
 80067dc:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 80067e0:	f7f9 fcf6 	bl	80001d0 <__aeabi_dsub>
 80067e4:	ae4c      	add	r6, sp, #304	; 0x130
 80067e6:	2401      	movs	r4, #1
 80067e8:	42a5      	cmp	r5, r4
 80067ea:	da30      	bge.n	800684e <__kernel_rem_pio2+0x5c6>
 80067ec:	9b02      	ldr	r3, [sp, #8]
 80067ee:	b113      	cbz	r3, 80067f6 <__kernel_rem_pio2+0x56e>
 80067f0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80067f4:	4619      	mov	r1, r3
 80067f6:	9b01      	ldr	r3, [sp, #4]
 80067f8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80067fc:	e00f      	b.n	800681e <__kernel_rem_pio2+0x596>
 80067fe:	ab9a      	add	r3, sp, #616	; 0x268
 8006800:	441c      	add	r4, r3
 8006802:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8006806:	2000      	movs	r0, #0
 8006808:	2100      	movs	r1, #0
 800680a:	2d00      	cmp	r5, #0
 800680c:	da10      	bge.n	8006830 <__kernel_rem_pio2+0x5a8>
 800680e:	9b02      	ldr	r3, [sp, #8]
 8006810:	b113      	cbz	r3, 8006818 <__kernel_rem_pio2+0x590>
 8006812:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006816:	4619      	mov	r1, r3
 8006818:	9b01      	ldr	r3, [sp, #4]
 800681a:	e9c3 0100 	strd	r0, r1, [r3]
 800681e:	9b06      	ldr	r3, [sp, #24]
 8006820:	f003 0007 	and.w	r0, r3, #7
 8006824:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8006828:	ecbd 8b02 	vpop	{d8}
 800682c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006830:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8006834:	f7f9 fcce 	bl	80001d4 <__adddf3>
 8006838:	3d01      	subs	r5, #1
 800683a:	e7e6      	b.n	800680a <__kernel_rem_pio2+0x582>
 800683c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8006840:	f7f9 fcc8 	bl	80001d4 <__adddf3>
 8006844:	3e01      	subs	r6, #1
 8006846:	e7bc      	b.n	80067c2 <__kernel_rem_pio2+0x53a>
 8006848:	4602      	mov	r2, r0
 800684a:	460b      	mov	r3, r1
 800684c:	e7c1      	b.n	80067d2 <__kernel_rem_pio2+0x54a>
 800684e:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8006852:	f7f9 fcbf 	bl	80001d4 <__adddf3>
 8006856:	3401      	adds	r4, #1
 8006858:	e7c6      	b.n	80067e8 <__kernel_rem_pio2+0x560>
 800685a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800685e:	ed3a 7b02 	vldmdb	sl!, {d7}
 8006862:	4640      	mov	r0, r8
 8006864:	ec53 2b17 	vmov	r2, r3, d7
 8006868:	4649      	mov	r1, r9
 800686a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800686e:	f7f9 fcb1 	bl	80001d4 <__adddf3>
 8006872:	4602      	mov	r2, r0
 8006874:	460b      	mov	r3, r1
 8006876:	4606      	mov	r6, r0
 8006878:	460f      	mov	r7, r1
 800687a:	4640      	mov	r0, r8
 800687c:	4649      	mov	r1, r9
 800687e:	f7f9 fca7 	bl	80001d0 <__aeabi_dsub>
 8006882:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006886:	f7f9 fca5 	bl	80001d4 <__adddf3>
 800688a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800688e:	e9ca 0100 	strd	r0, r1, [sl]
 8006892:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8006896:	e770      	b.n	800677a <__kernel_rem_pio2+0x4f2>
 8006898:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 800689c:	ed3a 7b02 	vldmdb	sl!, {d7}
 80068a0:	4630      	mov	r0, r6
 80068a2:	ec53 2b17 	vmov	r2, r3, d7
 80068a6:	4639      	mov	r1, r7
 80068a8:	ed8d 7b04 	vstr	d7, [sp, #16]
 80068ac:	f7f9 fc92 	bl	80001d4 <__adddf3>
 80068b0:	4602      	mov	r2, r0
 80068b2:	460b      	mov	r3, r1
 80068b4:	4680      	mov	r8, r0
 80068b6:	4689      	mov	r9, r1
 80068b8:	4630      	mov	r0, r6
 80068ba:	4639      	mov	r1, r7
 80068bc:	f7f9 fc88 	bl	80001d0 <__aeabi_dsub>
 80068c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068c4:	f7f9 fc86 	bl	80001d4 <__adddf3>
 80068c8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80068cc:	e9ca 0100 	strd	r0, r1, [sl]
 80068d0:	e94a 8902 	strd	r8, r9, [sl, #-8]
 80068d4:	e756      	b.n	8006784 <__kernel_rem_pio2+0x4fc>
 80068d6:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80068da:	f7f9 fc7b 	bl	80001d4 <__adddf3>
 80068de:	3d01      	subs	r5, #1
 80068e0:	e756      	b.n	8006790 <__kernel_rem_pio2+0x508>
 80068e2:	9b01      	ldr	r3, [sp, #4]
 80068e4:	9a01      	ldr	r2, [sp, #4]
 80068e6:	601f      	str	r7, [r3, #0]
 80068e8:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 80068ec:	605c      	str	r4, [r3, #4]
 80068ee:	609d      	str	r5, [r3, #8]
 80068f0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80068f4:	60d3      	str	r3, [r2, #12]
 80068f6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80068fa:	6110      	str	r0, [r2, #16]
 80068fc:	6153      	str	r3, [r2, #20]
 80068fe:	e78e      	b.n	800681e <__kernel_rem_pio2+0x596>
 8006900:	41700000 	.word	0x41700000
 8006904:	3e700000 	.word	0x3e700000

08006908 <__kernel_sin>:
 8006908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800690c:	ec55 4b10 	vmov	r4, r5, d0
 8006910:	b085      	sub	sp, #20
 8006912:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8006916:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800691a:	ed8d 1b00 	vstr	d1, [sp]
 800691e:	9002      	str	r0, [sp, #8]
 8006920:	da06      	bge.n	8006930 <__kernel_sin+0x28>
 8006922:	ee10 0a10 	vmov	r0, s0
 8006926:	4629      	mov	r1, r5
 8006928:	f7fa f8a4 	bl	8000a74 <__aeabi_d2iz>
 800692c:	2800      	cmp	r0, #0
 800692e:	d051      	beq.n	80069d4 <__kernel_sin+0xcc>
 8006930:	4622      	mov	r2, r4
 8006932:	462b      	mov	r3, r5
 8006934:	4620      	mov	r0, r4
 8006936:	4629      	mov	r1, r5
 8006938:	f7f9 fe02 	bl	8000540 <__aeabi_dmul>
 800693c:	4682      	mov	sl, r0
 800693e:	468b      	mov	fp, r1
 8006940:	4602      	mov	r2, r0
 8006942:	460b      	mov	r3, r1
 8006944:	4620      	mov	r0, r4
 8006946:	4629      	mov	r1, r5
 8006948:	f7f9 fdfa 	bl	8000540 <__aeabi_dmul>
 800694c:	a341      	add	r3, pc, #260	; (adr r3, 8006a54 <__kernel_sin+0x14c>)
 800694e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006952:	4680      	mov	r8, r0
 8006954:	4689      	mov	r9, r1
 8006956:	4650      	mov	r0, sl
 8006958:	4659      	mov	r1, fp
 800695a:	f7f9 fdf1 	bl	8000540 <__aeabi_dmul>
 800695e:	a33f      	add	r3, pc, #252	; (adr r3, 8006a5c <__kernel_sin+0x154>)
 8006960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006964:	f7f9 fc34 	bl	80001d0 <__aeabi_dsub>
 8006968:	4652      	mov	r2, sl
 800696a:	465b      	mov	r3, fp
 800696c:	f7f9 fde8 	bl	8000540 <__aeabi_dmul>
 8006970:	a33c      	add	r3, pc, #240	; (adr r3, 8006a64 <__kernel_sin+0x15c>)
 8006972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006976:	f7f9 fc2d 	bl	80001d4 <__adddf3>
 800697a:	4652      	mov	r2, sl
 800697c:	465b      	mov	r3, fp
 800697e:	f7f9 fddf 	bl	8000540 <__aeabi_dmul>
 8006982:	a33a      	add	r3, pc, #232	; (adr r3, 8006a6c <__kernel_sin+0x164>)
 8006984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006988:	f7f9 fc22 	bl	80001d0 <__aeabi_dsub>
 800698c:	4652      	mov	r2, sl
 800698e:	465b      	mov	r3, fp
 8006990:	f7f9 fdd6 	bl	8000540 <__aeabi_dmul>
 8006994:	a337      	add	r3, pc, #220	; (adr r3, 8006a74 <__kernel_sin+0x16c>)
 8006996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800699a:	f7f9 fc1b 	bl	80001d4 <__adddf3>
 800699e:	9b02      	ldr	r3, [sp, #8]
 80069a0:	4606      	mov	r6, r0
 80069a2:	460f      	mov	r7, r1
 80069a4:	b9db      	cbnz	r3, 80069de <__kernel_sin+0xd6>
 80069a6:	4602      	mov	r2, r0
 80069a8:	460b      	mov	r3, r1
 80069aa:	4650      	mov	r0, sl
 80069ac:	4659      	mov	r1, fp
 80069ae:	f7f9 fdc7 	bl	8000540 <__aeabi_dmul>
 80069b2:	a325      	add	r3, pc, #148	; (adr r3, 8006a48 <__kernel_sin+0x140>)
 80069b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069b8:	f7f9 fc0a 	bl	80001d0 <__aeabi_dsub>
 80069bc:	4642      	mov	r2, r8
 80069be:	464b      	mov	r3, r9
 80069c0:	f7f9 fdbe 	bl	8000540 <__aeabi_dmul>
 80069c4:	4602      	mov	r2, r0
 80069c6:	460b      	mov	r3, r1
 80069c8:	4620      	mov	r0, r4
 80069ca:	4629      	mov	r1, r5
 80069cc:	f7f9 fc02 	bl	80001d4 <__adddf3>
 80069d0:	4604      	mov	r4, r0
 80069d2:	460d      	mov	r5, r1
 80069d4:	ec45 4b10 	vmov	d0, r4, r5
 80069d8:	b005      	add	sp, #20
 80069da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069de:	2200      	movs	r2, #0
 80069e0:	4b1b      	ldr	r3, [pc, #108]	; (8006a50 <__kernel_sin+0x148>)
 80069e2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80069e6:	f7f9 fdab 	bl	8000540 <__aeabi_dmul>
 80069ea:	4632      	mov	r2, r6
 80069ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80069f0:	463b      	mov	r3, r7
 80069f2:	4640      	mov	r0, r8
 80069f4:	4649      	mov	r1, r9
 80069f6:	f7f9 fda3 	bl	8000540 <__aeabi_dmul>
 80069fa:	4602      	mov	r2, r0
 80069fc:	460b      	mov	r3, r1
 80069fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a02:	f7f9 fbe5 	bl	80001d0 <__aeabi_dsub>
 8006a06:	4652      	mov	r2, sl
 8006a08:	465b      	mov	r3, fp
 8006a0a:	f7f9 fd99 	bl	8000540 <__aeabi_dmul>
 8006a0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006a12:	f7f9 fbdd 	bl	80001d0 <__aeabi_dsub>
 8006a16:	a30c      	add	r3, pc, #48	; (adr r3, 8006a48 <__kernel_sin+0x140>)
 8006a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a1c:	4606      	mov	r6, r0
 8006a1e:	460f      	mov	r7, r1
 8006a20:	4640      	mov	r0, r8
 8006a22:	4649      	mov	r1, r9
 8006a24:	f7f9 fd8c 	bl	8000540 <__aeabi_dmul>
 8006a28:	4602      	mov	r2, r0
 8006a2a:	460b      	mov	r3, r1
 8006a2c:	4630      	mov	r0, r6
 8006a2e:	4639      	mov	r1, r7
 8006a30:	f7f9 fbd0 	bl	80001d4 <__adddf3>
 8006a34:	4602      	mov	r2, r0
 8006a36:	460b      	mov	r3, r1
 8006a38:	4620      	mov	r0, r4
 8006a3a:	4629      	mov	r1, r5
 8006a3c:	f7f9 fbc8 	bl	80001d0 <__aeabi_dsub>
 8006a40:	e7c6      	b.n	80069d0 <__kernel_sin+0xc8>
 8006a42:	bf00      	nop
 8006a44:	f3af 8000 	nop.w
 8006a48:	55555549 	.word	0x55555549
 8006a4c:	3fc55555 	.word	0x3fc55555
 8006a50:	3fe00000 	.word	0x3fe00000
 8006a54:	5acfd57c 	.word	0x5acfd57c
 8006a58:	3de5d93a 	.word	0x3de5d93a
 8006a5c:	8a2b9ceb 	.word	0x8a2b9ceb
 8006a60:	3e5ae5e6 	.word	0x3e5ae5e6
 8006a64:	57b1fe7d 	.word	0x57b1fe7d
 8006a68:	3ec71de3 	.word	0x3ec71de3
 8006a6c:	19c161d5 	.word	0x19c161d5
 8006a70:	3f2a01a0 	.word	0x3f2a01a0
 8006a74:	1110f8a6 	.word	0x1110f8a6
 8006a78:	3f811111 	.word	0x3f811111

08006a7c <fabs>:
 8006a7c:	ec51 0b10 	vmov	r0, r1, d0
 8006a80:	ee10 2a10 	vmov	r2, s0
 8006a84:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006a88:	ec43 2b10 	vmov	d0, r2, r3
 8006a8c:	4770      	bx	lr
	...

08006a90 <floor>:
 8006a90:	ec51 0b10 	vmov	r0, r1, d0
 8006a94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a98:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8006a9c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8006aa0:	2e13      	cmp	r6, #19
 8006aa2:	460c      	mov	r4, r1
 8006aa4:	ee10 5a10 	vmov	r5, s0
 8006aa8:	4680      	mov	r8, r0
 8006aaa:	dc34      	bgt.n	8006b16 <floor+0x86>
 8006aac:	2e00      	cmp	r6, #0
 8006aae:	da16      	bge.n	8006ade <floor+0x4e>
 8006ab0:	a335      	add	r3, pc, #212	; (adr r3, 8006b88 <floor+0xf8>)
 8006ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab6:	f7f9 fb8d 	bl	80001d4 <__adddf3>
 8006aba:	2200      	movs	r2, #0
 8006abc:	2300      	movs	r3, #0
 8006abe:	f7f9 ffcf 	bl	8000a60 <__aeabi_dcmpgt>
 8006ac2:	b148      	cbz	r0, 8006ad8 <floor+0x48>
 8006ac4:	2c00      	cmp	r4, #0
 8006ac6:	da59      	bge.n	8006b7c <floor+0xec>
 8006ac8:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8006acc:	4a30      	ldr	r2, [pc, #192]	; (8006b90 <floor+0x100>)
 8006ace:	432b      	orrs	r3, r5
 8006ad0:	2500      	movs	r5, #0
 8006ad2:	42ab      	cmp	r3, r5
 8006ad4:	bf18      	it	ne
 8006ad6:	4614      	movne	r4, r2
 8006ad8:	4621      	mov	r1, r4
 8006ada:	4628      	mov	r0, r5
 8006adc:	e025      	b.n	8006b2a <floor+0x9a>
 8006ade:	4f2d      	ldr	r7, [pc, #180]	; (8006b94 <floor+0x104>)
 8006ae0:	4137      	asrs	r7, r6
 8006ae2:	ea01 0307 	and.w	r3, r1, r7
 8006ae6:	4303      	orrs	r3, r0
 8006ae8:	d01f      	beq.n	8006b2a <floor+0x9a>
 8006aea:	a327      	add	r3, pc, #156	; (adr r3, 8006b88 <floor+0xf8>)
 8006aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006af0:	f7f9 fb70 	bl	80001d4 <__adddf3>
 8006af4:	2200      	movs	r2, #0
 8006af6:	2300      	movs	r3, #0
 8006af8:	f7f9 ffb2 	bl	8000a60 <__aeabi_dcmpgt>
 8006afc:	2800      	cmp	r0, #0
 8006afe:	d0eb      	beq.n	8006ad8 <floor+0x48>
 8006b00:	2c00      	cmp	r4, #0
 8006b02:	bfbe      	ittt	lt
 8006b04:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8006b08:	fa43 f606 	asrlt.w	r6, r3, r6
 8006b0c:	19a4      	addlt	r4, r4, r6
 8006b0e:	ea24 0407 	bic.w	r4, r4, r7
 8006b12:	2500      	movs	r5, #0
 8006b14:	e7e0      	b.n	8006ad8 <floor+0x48>
 8006b16:	2e33      	cmp	r6, #51	; 0x33
 8006b18:	dd0b      	ble.n	8006b32 <floor+0xa2>
 8006b1a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8006b1e:	d104      	bne.n	8006b2a <floor+0x9a>
 8006b20:	ee10 2a10 	vmov	r2, s0
 8006b24:	460b      	mov	r3, r1
 8006b26:	f7f9 fb55 	bl	80001d4 <__adddf3>
 8006b2a:	ec41 0b10 	vmov	d0, r0, r1
 8006b2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b32:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8006b36:	f04f 33ff 	mov.w	r3, #4294967295
 8006b3a:	fa23 f707 	lsr.w	r7, r3, r7
 8006b3e:	4207      	tst	r7, r0
 8006b40:	d0f3      	beq.n	8006b2a <floor+0x9a>
 8006b42:	a311      	add	r3, pc, #68	; (adr r3, 8006b88 <floor+0xf8>)
 8006b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b48:	f7f9 fb44 	bl	80001d4 <__adddf3>
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	2300      	movs	r3, #0
 8006b50:	f7f9 ff86 	bl	8000a60 <__aeabi_dcmpgt>
 8006b54:	2800      	cmp	r0, #0
 8006b56:	d0bf      	beq.n	8006ad8 <floor+0x48>
 8006b58:	2c00      	cmp	r4, #0
 8006b5a:	da02      	bge.n	8006b62 <floor+0xd2>
 8006b5c:	2e14      	cmp	r6, #20
 8006b5e:	d103      	bne.n	8006b68 <floor+0xd8>
 8006b60:	3401      	adds	r4, #1
 8006b62:	ea25 0507 	bic.w	r5, r5, r7
 8006b66:	e7b7      	b.n	8006ad8 <floor+0x48>
 8006b68:	2301      	movs	r3, #1
 8006b6a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8006b6e:	fa03 f606 	lsl.w	r6, r3, r6
 8006b72:	4435      	add	r5, r6
 8006b74:	4545      	cmp	r5, r8
 8006b76:	bf38      	it	cc
 8006b78:	18e4      	addcc	r4, r4, r3
 8006b7a:	e7f2      	b.n	8006b62 <floor+0xd2>
 8006b7c:	2500      	movs	r5, #0
 8006b7e:	462c      	mov	r4, r5
 8006b80:	e7aa      	b.n	8006ad8 <floor+0x48>
 8006b82:	bf00      	nop
 8006b84:	f3af 8000 	nop.w
 8006b88:	8800759c 	.word	0x8800759c
 8006b8c:	7e37e43c 	.word	0x7e37e43c
 8006b90:	bff00000 	.word	0xbff00000
 8006b94:	000fffff 	.word	0x000fffff

08006b98 <scalbn>:
 8006b98:	b570      	push	{r4, r5, r6, lr}
 8006b9a:	ec55 4b10 	vmov	r4, r5, d0
 8006b9e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8006ba2:	4606      	mov	r6, r0
 8006ba4:	462b      	mov	r3, r5
 8006ba6:	b9aa      	cbnz	r2, 8006bd4 <scalbn+0x3c>
 8006ba8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8006bac:	4323      	orrs	r3, r4
 8006bae:	d03b      	beq.n	8006c28 <scalbn+0x90>
 8006bb0:	4b31      	ldr	r3, [pc, #196]	; (8006c78 <scalbn+0xe0>)
 8006bb2:	4629      	mov	r1, r5
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	ee10 0a10 	vmov	r0, s0
 8006bba:	f7f9 fcc1 	bl	8000540 <__aeabi_dmul>
 8006bbe:	4b2f      	ldr	r3, [pc, #188]	; (8006c7c <scalbn+0xe4>)
 8006bc0:	429e      	cmp	r6, r3
 8006bc2:	4604      	mov	r4, r0
 8006bc4:	460d      	mov	r5, r1
 8006bc6:	da12      	bge.n	8006bee <scalbn+0x56>
 8006bc8:	a327      	add	r3, pc, #156	; (adr r3, 8006c68 <scalbn+0xd0>)
 8006bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bce:	f7f9 fcb7 	bl	8000540 <__aeabi_dmul>
 8006bd2:	e009      	b.n	8006be8 <scalbn+0x50>
 8006bd4:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8006bd8:	428a      	cmp	r2, r1
 8006bda:	d10c      	bne.n	8006bf6 <scalbn+0x5e>
 8006bdc:	ee10 2a10 	vmov	r2, s0
 8006be0:	4620      	mov	r0, r4
 8006be2:	4629      	mov	r1, r5
 8006be4:	f7f9 faf6 	bl	80001d4 <__adddf3>
 8006be8:	4604      	mov	r4, r0
 8006bea:	460d      	mov	r5, r1
 8006bec:	e01c      	b.n	8006c28 <scalbn+0x90>
 8006bee:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006bf2:	460b      	mov	r3, r1
 8006bf4:	3a36      	subs	r2, #54	; 0x36
 8006bf6:	4432      	add	r2, r6
 8006bf8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8006bfc:	428a      	cmp	r2, r1
 8006bfe:	dd0b      	ble.n	8006c18 <scalbn+0x80>
 8006c00:	ec45 4b11 	vmov	d1, r4, r5
 8006c04:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8006c70 <scalbn+0xd8>
 8006c08:	f000 f83c 	bl	8006c84 <copysign>
 8006c0c:	a318      	add	r3, pc, #96	; (adr r3, 8006c70 <scalbn+0xd8>)
 8006c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c12:	ec51 0b10 	vmov	r0, r1, d0
 8006c16:	e7da      	b.n	8006bce <scalbn+0x36>
 8006c18:	2a00      	cmp	r2, #0
 8006c1a:	dd08      	ble.n	8006c2e <scalbn+0x96>
 8006c1c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006c20:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006c24:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006c28:	ec45 4b10 	vmov	d0, r4, r5
 8006c2c:	bd70      	pop	{r4, r5, r6, pc}
 8006c2e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8006c32:	da0d      	bge.n	8006c50 <scalbn+0xb8>
 8006c34:	f24c 3350 	movw	r3, #50000	; 0xc350
 8006c38:	429e      	cmp	r6, r3
 8006c3a:	ec45 4b11 	vmov	d1, r4, r5
 8006c3e:	dce1      	bgt.n	8006c04 <scalbn+0x6c>
 8006c40:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8006c68 <scalbn+0xd0>
 8006c44:	f000 f81e 	bl	8006c84 <copysign>
 8006c48:	a307      	add	r3, pc, #28	; (adr r3, 8006c68 <scalbn+0xd0>)
 8006c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c4e:	e7e0      	b.n	8006c12 <scalbn+0x7a>
 8006c50:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006c54:	3236      	adds	r2, #54	; 0x36
 8006c56:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006c5a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006c5e:	4620      	mov	r0, r4
 8006c60:	4629      	mov	r1, r5
 8006c62:	2200      	movs	r2, #0
 8006c64:	4b06      	ldr	r3, [pc, #24]	; (8006c80 <scalbn+0xe8>)
 8006c66:	e7b2      	b.n	8006bce <scalbn+0x36>
 8006c68:	c2f8f359 	.word	0xc2f8f359
 8006c6c:	01a56e1f 	.word	0x01a56e1f
 8006c70:	8800759c 	.word	0x8800759c
 8006c74:	7e37e43c 	.word	0x7e37e43c
 8006c78:	43500000 	.word	0x43500000
 8006c7c:	ffff3cb0 	.word	0xffff3cb0
 8006c80:	3c900000 	.word	0x3c900000

08006c84 <copysign>:
 8006c84:	ec51 0b10 	vmov	r0, r1, d0
 8006c88:	ee11 0a90 	vmov	r0, s3
 8006c8c:	ee10 2a10 	vmov	r2, s0
 8006c90:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006c94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8006c98:	ea41 0300 	orr.w	r3, r1, r0
 8006c9c:	ec43 2b10 	vmov	d0, r2, r3
 8006ca0:	4770      	bx	lr
	...

08006ca4 <_init>:
 8006ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ca6:	bf00      	nop
 8006ca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006caa:	bc08      	pop	{r3}
 8006cac:	469e      	mov	lr, r3
 8006cae:	4770      	bx	lr

08006cb0 <_fini>:
 8006cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cb2:	bf00      	nop
 8006cb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cb6:	bc08      	pop	{r3}
 8006cb8:	469e      	mov	lr, r3
 8006cba:	4770      	bx	lr
