#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19b6730 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19b68c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x19a92d0 .functor NOT 1, L_0x1a04010, C4<0>, C4<0>, C4<0>;
L_0x1a03200 .functor XOR 2, L_0x1a03d90, L_0x1a03e30, C4<00>, C4<00>;
L_0x1a02a60 .functor XOR 2, L_0x1a03200, L_0x1a03ed0, C4<00>, C4<00>;
v0x19ff9a0_0 .net *"_ivl_10", 1 0, L_0x1a03ed0;  1 drivers
v0x19ffaa0_0 .net *"_ivl_12", 1 0, L_0x1a02a60;  1 drivers
v0x19ffb80_0 .net *"_ivl_2", 1 0, L_0x1a03cf0;  1 drivers
v0x19ffc40_0 .net *"_ivl_4", 1 0, L_0x1a03d90;  1 drivers
v0x19ffd20_0 .net *"_ivl_6", 1 0, L_0x1a03e30;  1 drivers
v0x19ffe50_0 .net *"_ivl_8", 1 0, L_0x1a03200;  1 drivers
v0x19fff30_0 .net "a", 0 0, v0x19fcdb0_0;  1 drivers
v0x19fffd0_0 .net "b", 0 0, v0x19fce50_0;  1 drivers
v0x1a00070_0 .net "c", 0 0, v0x19fcef0_0;  1 drivers
v0x1a00110_0 .var "clk", 0 0;
v0x1a001b0_0 .net "d", 0 0, v0x19fd030_0;  1 drivers
v0x1a00250_0 .net "out_pos_dut", 0 0, L_0x1a03920;  1 drivers
v0x1a002f0_0 .net "out_pos_ref", 0 0, L_0x1a01820;  1 drivers
v0x1a00390_0 .net "out_sop_dut", 0 0, L_0x1a02860;  1 drivers
v0x1a00430_0 .net "out_sop_ref", 0 0, L_0x19d7540;  1 drivers
v0x1a004d0_0 .var/2u "stats1", 223 0;
v0x1a00570_0 .var/2u "strobe", 0 0;
v0x1a00610_0 .net "tb_match", 0 0, L_0x1a04010;  1 drivers
v0x1a006e0_0 .net "tb_mismatch", 0 0, L_0x19a92d0;  1 drivers
v0x1a00780_0 .net "wavedrom_enable", 0 0, v0x19fd300_0;  1 drivers
v0x1a00850_0 .net "wavedrom_title", 511 0, v0x19fd3a0_0;  1 drivers
L_0x1a03cf0 .concat [ 1 1 0 0], L_0x1a01820, L_0x19d7540;
L_0x1a03d90 .concat [ 1 1 0 0], L_0x1a01820, L_0x19d7540;
L_0x1a03e30 .concat [ 1 1 0 0], L_0x1a03920, L_0x1a02860;
L_0x1a03ed0 .concat [ 1 1 0 0], L_0x1a01820, L_0x19d7540;
L_0x1a04010 .cmp/eeq 2, L_0x1a03cf0, L_0x1a02a60;
S_0x19b6a50 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x19b68c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x19a96b0 .functor AND 1, v0x19fcef0_0, v0x19fd030_0, C4<1>, C4<1>;
L_0x19a9a90 .functor NOT 1, v0x19fcdb0_0, C4<0>, C4<0>, C4<0>;
L_0x19a9e70 .functor NOT 1, v0x19fce50_0, C4<0>, C4<0>, C4<0>;
L_0x19aa0f0 .functor AND 1, L_0x19a9a90, L_0x19a9e70, C4<1>, C4<1>;
L_0x19c1350 .functor AND 1, L_0x19aa0f0, v0x19fcef0_0, C4<1>, C4<1>;
L_0x19d7540 .functor OR 1, L_0x19a96b0, L_0x19c1350, C4<0>, C4<0>;
L_0x1a00ca0 .functor NOT 1, v0x19fce50_0, C4<0>, C4<0>, C4<0>;
L_0x1a00d10 .functor OR 1, L_0x1a00ca0, v0x19fd030_0, C4<0>, C4<0>;
L_0x1a00e20 .functor AND 1, v0x19fcef0_0, L_0x1a00d10, C4<1>, C4<1>;
L_0x1a00ee0 .functor NOT 1, v0x19fcdb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a00fb0 .functor OR 1, L_0x1a00ee0, v0x19fce50_0, C4<0>, C4<0>;
L_0x1a01020 .functor AND 1, L_0x1a00e20, L_0x1a00fb0, C4<1>, C4<1>;
L_0x1a011a0 .functor NOT 1, v0x19fce50_0, C4<0>, C4<0>, C4<0>;
L_0x1a01210 .functor OR 1, L_0x1a011a0, v0x19fd030_0, C4<0>, C4<0>;
L_0x1a01130 .functor AND 1, v0x19fcef0_0, L_0x1a01210, C4<1>, C4<1>;
L_0x1a013a0 .functor NOT 1, v0x19fcdb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a014a0 .functor OR 1, L_0x1a013a0, v0x19fd030_0, C4<0>, C4<0>;
L_0x1a01560 .functor AND 1, L_0x1a01130, L_0x1a014a0, C4<1>, C4<1>;
L_0x1a01710 .functor XNOR 1, L_0x1a01020, L_0x1a01560, C4<0>, C4<0>;
v0x19a8c00_0 .net *"_ivl_0", 0 0, L_0x19a96b0;  1 drivers
v0x19a9000_0 .net *"_ivl_12", 0 0, L_0x1a00ca0;  1 drivers
v0x19a93e0_0 .net *"_ivl_14", 0 0, L_0x1a00d10;  1 drivers
v0x19a97c0_0 .net *"_ivl_16", 0 0, L_0x1a00e20;  1 drivers
v0x19a9ba0_0 .net *"_ivl_18", 0 0, L_0x1a00ee0;  1 drivers
v0x19a9f80_0 .net *"_ivl_2", 0 0, L_0x19a9a90;  1 drivers
v0x19aa200_0 .net *"_ivl_20", 0 0, L_0x1a00fb0;  1 drivers
v0x19fb320_0 .net *"_ivl_24", 0 0, L_0x1a011a0;  1 drivers
v0x19fb400_0 .net *"_ivl_26", 0 0, L_0x1a01210;  1 drivers
v0x19fb4e0_0 .net *"_ivl_28", 0 0, L_0x1a01130;  1 drivers
v0x19fb5c0_0 .net *"_ivl_30", 0 0, L_0x1a013a0;  1 drivers
v0x19fb6a0_0 .net *"_ivl_32", 0 0, L_0x1a014a0;  1 drivers
v0x19fb780_0 .net *"_ivl_36", 0 0, L_0x1a01710;  1 drivers
L_0x7fddc63d7018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x19fb840_0 .net *"_ivl_38", 0 0, L_0x7fddc63d7018;  1 drivers
v0x19fb920_0 .net *"_ivl_4", 0 0, L_0x19a9e70;  1 drivers
v0x19fba00_0 .net *"_ivl_6", 0 0, L_0x19aa0f0;  1 drivers
v0x19fbae0_0 .net *"_ivl_8", 0 0, L_0x19c1350;  1 drivers
v0x19fbbc0_0 .net "a", 0 0, v0x19fcdb0_0;  alias, 1 drivers
v0x19fbc80_0 .net "b", 0 0, v0x19fce50_0;  alias, 1 drivers
v0x19fbd40_0 .net "c", 0 0, v0x19fcef0_0;  alias, 1 drivers
v0x19fbe00_0 .net "d", 0 0, v0x19fd030_0;  alias, 1 drivers
v0x19fbec0_0 .net "out_pos", 0 0, L_0x1a01820;  alias, 1 drivers
v0x19fbf80_0 .net "out_sop", 0 0, L_0x19d7540;  alias, 1 drivers
v0x19fc040_0 .net "pos0", 0 0, L_0x1a01020;  1 drivers
v0x19fc100_0 .net "pos1", 0 0, L_0x1a01560;  1 drivers
L_0x1a01820 .functor MUXZ 1, L_0x7fddc63d7018, L_0x1a01020, L_0x1a01710, C4<>;
S_0x19fc280 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x19b68c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x19fcdb0_0 .var "a", 0 0;
v0x19fce50_0 .var "b", 0 0;
v0x19fcef0_0 .var "c", 0 0;
v0x19fcf90_0 .net "clk", 0 0, v0x1a00110_0;  1 drivers
v0x19fd030_0 .var "d", 0 0;
v0x19fd120_0 .var/2u "fail", 0 0;
v0x19fd1c0_0 .var/2u "fail1", 0 0;
v0x19fd260_0 .net "tb_match", 0 0, L_0x1a04010;  alias, 1 drivers
v0x19fd300_0 .var "wavedrom_enable", 0 0;
v0x19fd3a0_0 .var "wavedrom_title", 511 0;
E_0x19b50a0/0 .event negedge, v0x19fcf90_0;
E_0x19b50a0/1 .event posedge, v0x19fcf90_0;
E_0x19b50a0 .event/or E_0x19b50a0/0, E_0x19b50a0/1;
S_0x19fc5b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x19fc280;
 .timescale -12 -12;
v0x19fc7f0_0 .var/2s "i", 31 0;
E_0x19b4f40 .event posedge, v0x19fcf90_0;
S_0x19fc8f0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x19fc280;
 .timescale -12 -12;
v0x19fcaf0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x19fcbd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x19fc280;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x19fd580 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x19b68c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a01a70 .functor AND 1, L_0x1a019d0, v0x19fce50_0, C4<1>, C4<1>;
L_0x1a01c60 .functor AND 1, L_0x1a01a70, v0x19fcef0_0, C4<1>, C4<1>;
L_0x1a01e50 .functor AND 1, L_0x1a01c60, v0x19fd030_0, C4<1>, C4<1>;
L_0x1a021d0 .functor AND 1, L_0x1a02020, v0x19fce50_0, C4<1>, C4<1>;
L_0x1a02360 .functor AND 1, L_0x1a021d0, L_0x1a022c0, C4<1>, C4<1>;
L_0x1a02470 .functor AND 1, L_0x1a02360, v0x19fd030_0, C4<1>, C4<1>;
L_0x1a02570 .functor OR 1, L_0x1a01e50, L_0x1a02470, C4<0>, C4<0>;
L_0x1a02750 .functor AND 1, L_0x1a02680, v0x19fd030_0, C4<1>, C4<1>;
L_0x1a02860 .functor OR 1, L_0x1a02570, L_0x1a02750, C4<0>, C4<0>;
v0x19fd740_0 .net *"_ivl_1", 0 0, L_0x1a019d0;  1 drivers
v0x19fd800_0 .net *"_ivl_11", 0 0, L_0x1a021d0;  1 drivers
v0x19fd8c0_0 .net *"_ivl_13", 0 0, L_0x1a022c0;  1 drivers
v0x19fd990_0 .net *"_ivl_15", 0 0, L_0x1a02360;  1 drivers
v0x19fda50_0 .net *"_ivl_17", 0 0, L_0x1a02470;  1 drivers
v0x19fdb60_0 .net *"_ivl_19", 0 0, L_0x1a02570;  1 drivers
v0x19fdc20_0 .net *"_ivl_21", 0 0, L_0x1a02680;  1 drivers
v0x19fdce0_0 .net *"_ivl_23", 0 0, L_0x1a02750;  1 drivers
v0x19fdda0_0 .net *"_ivl_26", 0 0, L_0x1a029c0;  1 drivers
v0x19fdf10_0 .net *"_ivl_28", 0 0, L_0x1a02ad0;  1 drivers
v0x19fdff0_0 .net *"_ivl_3", 0 0, L_0x1a01a70;  1 drivers
v0x19fe0b0_0 .net *"_ivl_30", 0 0, L_0x1a02c00;  1 drivers
v0x19fe190_0 .net *"_ivl_33", 0 0, L_0x1a02cf0;  1 drivers
v0x19fe250_0 .net *"_ivl_34", 0 0, L_0x1a02de0;  1 drivers
v0x19fe330_0 .net *"_ivl_36", 0 0, L_0x1a02ed0;  1 drivers
v0x19fe410_0 .net *"_ivl_38", 0 0, L_0x1a03020;  1 drivers
v0x19fe4f0_0 .net *"_ivl_41", 0 0, L_0x1a030c0;  1 drivers
v0x19fe6e0_0 .net *"_ivl_43", 0 0, L_0x1a03270;  1 drivers
v0x19fe7a0_0 .net *"_ivl_44", 0 0, L_0x1a03310;  1 drivers
v0x19fe880_0 .net *"_ivl_47", 0 0, L_0x1a03480;  1 drivers
v0x19fe940_0 .net *"_ivl_48", 0 0, L_0x1a03520;  1 drivers
v0x19fea20_0 .net *"_ivl_5", 0 0, L_0x1a01c60;  1 drivers
v0x19feae0_0 .net *"_ivl_50", 0 0, L_0x1a036f0;  1 drivers
v0x19febc0_0 .net *"_ivl_53", 0 0, L_0x1a037e0;  1 drivers
v0x19feca0_0 .net *"_ivl_55", 0 0, L_0x1a039c0;  1 drivers
v0x19fed60_0 .net *"_ivl_56", 0 0, L_0x1a03a60;  1 drivers
v0x19fee40_0 .net *"_ivl_7", 0 0, L_0x1a01e50;  1 drivers
v0x19fef00_0 .net *"_ivl_9", 0 0, L_0x1a02020;  1 drivers
v0x19fefc0_0 .net "a", 0 0, v0x19fcdb0_0;  alias, 1 drivers
v0x19ff060_0 .net "b", 0 0, v0x19fce50_0;  alias, 1 drivers
v0x19ff150_0 .net "c", 0 0, v0x19fcef0_0;  alias, 1 drivers
v0x19ff240_0 .net "d", 0 0, v0x19fd030_0;  alias, 1 drivers
v0x19ff330_0 .net "out_pos", 0 0, L_0x1a03920;  alias, 1 drivers
v0x19ff600_0 .net "out_sop", 0 0, L_0x1a02860;  alias, 1 drivers
L_0x1a019d0 .reduce/nor v0x19fcdb0_0;
L_0x1a02020 .reduce/nor v0x19fcdb0_0;
L_0x1a022c0 .reduce/nor v0x19fcef0_0;
L_0x1a02680 .reduce/nor v0x19fcdb0_0;
L_0x1a029c0 .arith/sum 1, v0x19fcdb0_0, v0x19fce50_0;
L_0x1a02ad0 .arith/sum 1, L_0x1a029c0, v0x19fcef0_0;
L_0x1a02c00 .arith/sum 1, L_0x1a02ad0, v0x19fd030_0;
L_0x1a02cf0 .reduce/nor v0x19fcdb0_0;
L_0x1a02de0 .arith/sum 1, L_0x1a02cf0, v0x19fce50_0;
L_0x1a02ed0 .arith/sum 1, L_0x1a02de0, v0x19fcef0_0;
L_0x1a03020 .arith/sum 1, L_0x1a02ed0, v0x19fd030_0;
L_0x1a030c0 .arith/mult 1, L_0x1a02c00, L_0x1a03020;
L_0x1a03270 .reduce/nor v0x19fcdb0_0;
L_0x1a03310 .arith/sum 1, L_0x1a03270, v0x19fce50_0;
L_0x1a03480 .reduce/nor v0x19fcef0_0;
L_0x1a03520 .arith/sum 1, L_0x1a03310, L_0x1a03480;
L_0x1a036f0 .arith/sum 1, L_0x1a03520, v0x19fd030_0;
L_0x1a037e0 .arith/mult 1, L_0x1a030c0, L_0x1a036f0;
L_0x1a039c0 .reduce/nor v0x19fcdb0_0;
L_0x1a03a60 .arith/sum 1, L_0x1a039c0, v0x19fd030_0;
L_0x1a03920 .arith/mult 1, L_0x1a037e0, L_0x1a03a60;
S_0x19ff780 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x19b68c0;
 .timescale -12 -12;
E_0x199e9f0 .event anyedge, v0x1a00570_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a00570_0;
    %nor/r;
    %assign/vec4 v0x1a00570_0, 0;
    %wait E_0x199e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x19fc280;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19fd120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19fd1c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x19fc280;
T_4 ;
    %wait E_0x19b50a0;
    %load/vec4 v0x19fd260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19fd120_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x19fc280;
T_5 ;
    %wait E_0x19b4f40;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19fd030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fcef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fce50_0, 0;
    %assign/vec4 v0x19fcdb0_0, 0;
    %wait E_0x19b4f40;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19fd030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fcef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fce50_0, 0;
    %assign/vec4 v0x19fcdb0_0, 0;
    %wait E_0x19b4f40;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19fd030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fcef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fce50_0, 0;
    %assign/vec4 v0x19fcdb0_0, 0;
    %wait E_0x19b4f40;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19fd030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fcef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fce50_0, 0;
    %assign/vec4 v0x19fcdb0_0, 0;
    %wait E_0x19b4f40;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19fd030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fcef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fce50_0, 0;
    %assign/vec4 v0x19fcdb0_0, 0;
    %wait E_0x19b4f40;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19fd030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fcef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fce50_0, 0;
    %assign/vec4 v0x19fcdb0_0, 0;
    %wait E_0x19b4f40;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19fd030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fcef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fce50_0, 0;
    %assign/vec4 v0x19fcdb0_0, 0;
    %wait E_0x19b4f40;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19fd030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fcef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fce50_0, 0;
    %assign/vec4 v0x19fcdb0_0, 0;
    %wait E_0x19b4f40;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19fd030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fcef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fce50_0, 0;
    %assign/vec4 v0x19fcdb0_0, 0;
    %wait E_0x19b4f40;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19fd030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fcef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fce50_0, 0;
    %assign/vec4 v0x19fcdb0_0, 0;
    %wait E_0x19b4f40;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19fd030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fcef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fce50_0, 0;
    %assign/vec4 v0x19fcdb0_0, 0;
    %wait E_0x19b4f40;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19fd030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fcef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fce50_0, 0;
    %assign/vec4 v0x19fcdb0_0, 0;
    %wait E_0x19b4f40;
    %load/vec4 v0x19fd120_0;
    %store/vec4 v0x19fd1c0_0, 0, 1;
    %fork t_1, S_0x19fc5b0;
    %jmp t_0;
    .scope S_0x19fc5b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x19fc7f0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x19fc7f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x19b4f40;
    %load/vec4 v0x19fc7f0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x19fd030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fcef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fce50_0, 0;
    %assign/vec4 v0x19fcdb0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19fc7f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x19fc7f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x19fc280;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19b50a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x19fd030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fcef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19fce50_0, 0;
    %assign/vec4 v0x19fcdb0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x19fd120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x19fd1c0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x19b68c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a00110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a00570_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x19b68c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a00110_0;
    %inv;
    %store/vec4 v0x1a00110_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x19b68c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x19fcf90_0, v0x1a006e0_0, v0x19fff30_0, v0x19fffd0_0, v0x1a00070_0, v0x1a001b0_0, v0x1a00430_0, v0x1a00390_0, v0x1a002f0_0, v0x1a00250_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x19b68c0;
T_9 ;
    %load/vec4 v0x1a004d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1a004d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a004d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1a004d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1a004d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a004d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1a004d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a004d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a004d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a004d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x19b68c0;
T_10 ;
    %wait E_0x19b50a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a004d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a004d0_0, 4, 32;
    %load/vec4 v0x1a00610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1a004d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a004d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a004d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a004d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1a00430_0;
    %load/vec4 v0x1a00430_0;
    %load/vec4 v0x1a00390_0;
    %xor;
    %load/vec4 v0x1a00430_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1a004d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a004d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1a004d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a004d0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1a002f0_0;
    %load/vec4 v0x1a002f0_0;
    %load/vec4 v0x1a00250_0;
    %xor;
    %load/vec4 v0x1a002f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1a004d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a004d0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1a004d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a004d0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response32/top_module.sv";
