

================================================================
== Vitis HLS Report for 'push_tensor1d_Pipeline_VITIS_LOOP_12_1'
================================================================
* Date:           Tue Sep 30 15:49:25 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ffn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.844 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |      768|      768|         2|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       20|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       36|     -|
|Register             |        -|      -|       13|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       13|       56|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_83_p2                      |         +|   0|  0|  10|          10|           1|
    |ap_block_pp0_stage0_01001_grp1         |       and|   0|  0|   2|           1|           1|
    |icmp_ln12_fu_89_p2                     |      icmp|   0|  0|   4|          10|          10|
    |ap_block_state2_pp0_stage0_iter1_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  20|          23|          15|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |  16|          2|   10|         20|
    |gmem_blk_n_R             |   1|          2|    1|          2|
    |i_fu_48                  |  16|          2|   10|         20|
    |x_strm_blk_n             |   1|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|         12|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_48                  |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  13|   0|   13|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  push_tensor1d_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  push_tensor1d_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  push_tensor1d_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  push_tensor1d_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  push_tensor1d_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  push_tensor1d_Pipeline_VITIS_LOOP_12_1|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|   32|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|   32|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|    9|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                                    gmem|       pointer|
|x_strm_din             |  out|   32|     ap_fifo|                                  x_strm|       pointer|
|x_strm_full_n          |   in|    1|     ap_fifo|                                  x_strm|       pointer|
|x_strm_write           |  out|    1|     ap_fifo|                                  x_strm|       pointer|
|sext_ln12              |   in|   62|     ap_none|                               sext_ln12|        scalar|
+-----------------------+-----+-----+------------+----------------------------------------+--------------+

