// Seed: 2281446112
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  module_2(
      id_5, id_3, id_5, id_5
  );
  tri1 id_6 = id_2 - 1;
endmodule
module module_1 ();
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6, id_7, id_8;
  wire module_2;
  logic [7:0] id_9;
  assign id_9[1] = id_9;
endmodule
