#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Dec 16 13:57:31 2023
# Process ID: 31400
# Current directory: C:/Users/mara_/Desktop/ssc/incercare_proiect/incercare_proiect.runs/fifo_synth_1
# Command line: vivado.exe -log fifo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo.tcl
# Log file: C:/Users/mara_/Desktop/ssc/incercare_proiect/incercare_proiect.runs/fifo_synth_1/fifo.vds
# Journal file: C:/Users/mara_/Desktop/ssc/incercare_proiect/incercare_proiect.runs/fifo_synth_1\vivado.jou
#-----------------------------------------------------------
source fifo.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 299.563 ; gain = 90.059
INFO: [Synth 8-638] synthesizing module 'fifo' [c:/Users/mara_/Desktop/ssc/incercare_proiect/incercare_proiect.srcs/sources_1/ip/fifo/synth/fifo.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_v1_1_12_axis_data_fifo' [c:/Users/mara_/Desktop/ssc/incercare_proiect/incercare_proiect.srcs/sources_1/ip/fifo/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [c:/Users/mara_/Desktop/ssc/incercare_proiect/incercare_proiect.srcs/sources_1/ip/fifo/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [c:/Users/mara_/Desktop/ssc/incercare_proiect/incercare_proiect.srcs/sources_1/ip/fifo/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (1#1) [c:/Users/mara_/Desktop/ssc/incercare_proiect/incercare_proiect.srcs/sources_1/ip/fifo/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [c:/Users/mara_/Desktop/ssc/incercare_proiect/incercare_proiect.srcs/sources_1/ip/fifo/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (2#1) [c:/Users/mara_/Desktop/ssc/incercare_proiect/incercare_proiect.srcs/sources_1/ip/fifo/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (3#1) [c:/Users/mara_/Desktop/ssc/incercare_proiect/incercare_proiect.srcs/sources_1/ip/fifo/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_v1_1_12_axis_data_fifo' (31#1) [c:/Users/mara_/Desktop/ssc/incercare_proiect/incercare_proiect.srcs/sources_1/ip/fifo/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'fifo' (32#1) [c:/Users/mara_/Desktop/ssc/incercare_proiect/incercare_proiect.srcs/sources_1/ip/fifo/synth/fifo.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 511.270 ; gain = 301.766
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 511.270 ; gain = 301.766
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.402 . Memory (MB): peak = 601.699 ; gain = 0.016
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 601.699 ; gain = 392.195
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 601.699 ; gain = 392.195
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 601.699 ; gain = 392.195
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 601.699 ; gain = 392.195
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 601.699 ; gain = 392.195
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:11 . Memory (MB): peak = 601.699 ; gain = 392.195
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:11 . Memory (MB): peak = 601.699 ; gain = 392.195
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 609.074 ; gain = 399.570
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:12 . Memory (MB): peak = 609.074 ; gain = 399.570
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:12 . Memory (MB): peak = 609.074 ; gain = 399.570
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:12 . Memory (MB): peak = 609.074 ; gain = 399.570
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:12 . Memory (MB): peak = 609.074 ; gain = 399.570
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:12 . Memory (MB): peak = 609.074 ; gain = 399.570
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:12 . Memory (MB): peak = 609.074 ; gain = 399.570

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     2|
|2     |LUT1     |     9|
|3     |LUT2     |    13|
|4     |LUT3     |     7|
|5     |LUT4     |    16|
|6     |LUT5     |     5|
|7     |LUT6     |     7|
|8     |RAMB18E1 |     1|
|9     |FDCE     |     8|
|10    |FDPE     |    21|
|11    |FDRE     |    59|
|12    |FDSE     |     5|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:12 . Memory (MB): peak = 609.074 ; gain = 399.570
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 622.730 ; gain = 406.098
