#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Feb  3 13:04:57 2017
# Process ID: 16007
# Current directory: /home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1
# Command line: vivado -log top_level.vds -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file: /home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1/top_level.vds
# Journal file: /home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7k160tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16012 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1130.277 ; gain = 155.137 ; free physical = 12403 ; free virtual = 21844
---------------------------------------------------------------------------------
WARNING: [Synth 8-2519] partially associated formal wb_dat_o cannot have actual OPEN [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/top/app.vhd:811]
INFO: [Synth 8-638] synthesizing module 'top_level' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_level.vhd:57]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'CLK_IBUFDS' to cell 'IBUFDS' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_level.vhd:261]
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-113] binding component instance 'refclk_ibuf' to cell 'IBUFDS_GTE2' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_level.vhd:279]
INFO: [Synth 8-3491] module 'pcie_7x_0' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1/.Xil/Vivado-16007-spikepig.dhcp.lbl.gov/realtime/pcie_7x_0_stub.vhdl:5' bound to instance 'pcie_0' of component 'pcie_7x_0' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_level.vhd:297]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1/.Xil/Vivado-16007-spikepig.dhcp.lbl.gov/realtime/pcie_7x_0_stub.vhdl:93]
	Parameter AXI_BUS_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'app' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/top/app.vhd:34' bound to instance 'app_0' of component 'app' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_level.vhd:336]
INFO: [Synth 8-638] synthesizing module 'app' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/top/app.vhd:86]
	Parameter AXI_BUS_WIDTH bound to: 64 - type: integer 
	Parameter axis_data_width_c bound to: 64 - type: integer 
	Parameter axis_rx_tkeep_width_c bound to: 8 - type: integer 
	Parameter axis_rx_tuser_width_c bound to: 22 - type: integer 
	Parameter wb_address_width_c bound to: 8 - type: integer 
	Parameter wb_data_width_c bound to: 32 - type: integer 
	Parameter address_mask_c bound to: 32'b00000000000011111111111111111111 
INFO: [Synth 8-3491] module 'simple_counter' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/simple_counter.vhd:36' bound to instance 'cnt' of component 'simple_counter' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/top/app.vhd:716]
INFO: [Synth 8-638] synthesizing module 'simple_counter' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/simple_counter.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'simple_counter' (1#1) [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/simple_counter.vhd:44]
	Parameter axis_data_width_c bound to: 64 - type: integer 
	Parameter wb_address_width_c bound to: 64 - type: integer 
	Parameter wb_data_width_c bound to: 32 - type: integer 
	Parameter address_mask_c bound to: 64'b0000000000000000000000000000000000000000000011111111111111111111 
INFO: [Synth 8-3491] module 'wb_master64' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/wb_master64/wb_master64.vhd:7' bound to instance 'wb_master' of component 'wb_master64' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/top/app.vhd:723]
INFO: [Synth 8-638] synthesizing module 'wb_master64' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/wb_master64/wb_master64.vhd:54]
	Parameter axis_data_width_c bound to: 64 - type: integer 
	Parameter wb_address_width_c bound to: 64 - type: integer 
	Parameter wb_data_width_c bound to: 32 - type: integer 
	Parameter address_mask_c bound to: 64'b0000000000000000000000000000000000000000000011111111111111111111 
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
WARNING: [Synth 8-614] signal 'byte_swap_c' is read in the process but is not in the sensitivity list [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/wb_master64/wb_master64.vhd:356]
WARNING: [Synth 8-3848] Net header_type_do in module/entity wb_master64 does not have driver. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/wb_master64/wb_master64.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'wb_master64' (2#1) [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/wb_master64/wb_master64.vhd:54]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'bram_wbs' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/Downloads/bcf_bram_wbs.vhd:29' bound to instance 'csr_ram' of component 'bram_wbs' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/top/app.vhd:791]
INFO: [Synth 8-638] synthesizing module 'bram_wbs' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/Downloads/bcf_bram_wbs.vhd:53]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bram_wbs' (3#1) [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/Downloads/bcf_bram_wbs.vhd:53]
INFO: [Synth 8-3491] module 'dma_controller' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/top/dma_controller.vhd:43' bound to instance 'dma_ctrl' of component 'dma_controller' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/top/app.vhd:816]
INFO: [Synth 8-638] synthesizing module 'dma_controller' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/top/dma_controller.vhd:102]
INFO: [Synth 8-3491] module 'dma_controller_wb_slave' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/top/dma_controller_wb_slave.vhd:17' bound to instance 'dma_controller_wb_slave_0' of component 'dma_controller_wb_slave' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/top/dma_controller.vhd:234]
INFO: [Synth 8-638] synthesizing module 'dma_controller_wb_slave' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/top/dma_controller_wb_slave.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'dma_controller_wb_slave' (4#1) [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/top/dma_controller_wb_slave.vhd:69]
WARNING: [Synth 8-3848] Net dma_stat in module/entity dma_controller does not have driver. [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/top/dma_controller.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'dma_controller' (5#1) [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/top/dma_controller.vhd:102]
	Parameter g_BYTE_SWAP bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'p2l_dma_master' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/p2l_dma/p2l_dma_master.vhd:47' bound to instance 'p2l_dma' of component 'p2l_dma_master' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/top/app.vhd:876]
INFO: [Synth 8-638] synthesizing module 'p2l_dma_master' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/p2l_dma/p2l_dma_master.vhd:130]
	Parameter g_BYTE_SWAP bound to: 0 - type: bool 
	Parameter g_data_width bound to: 96 - type: integer 
	Parameter g_size bound to: 512 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_rd_empty bound to: 1 - type: bool 
	Parameter g_with_rd_full bound to: 0 - type: bool 
	Parameter g_with_rd_almost_empty bound to: 0 - type: bool 
	Parameter g_with_rd_almost_full bound to: 0 - type: bool 
	Parameter g_with_rd_count bound to: 0 - type: bool 
	Parameter g_with_wr_empty bound to: 0 - type: bool 
	Parameter g_with_wr_full bound to: 0 - type: bool 
	Parameter g_with_wr_almost_empty bound to: 0 - type: bool 
	Parameter g_with_wr_almost_full bound to: 1 - type: bool 
	Parameter g_with_wr_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 500 - type: integer 
INFO: [Synth 8-3491] module 'generic_async_fifo' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/p2l_dma/generic_async_fifo_wrapper.vhd:34' bound to instance 'cmp_to_wb_fifo' of component 'generic_async_fifo' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/p2l_dma/p2l_dma_master.vhd:531]
INFO: [Synth 8-638] synthesizing module 'generic_async_fifo' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/p2l_dma/generic_async_fifo_wrapper.vhd:87]
	Parameter g_data_width bound to: 96 - type: integer 
	Parameter g_size bound to: 512 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_rd_empty bound to: 1 - type: bool 
	Parameter g_with_rd_full bound to: 0 - type: bool 
	Parameter g_with_rd_almost_empty bound to: 0 - type: bool 
	Parameter g_with_rd_almost_full bound to: 0 - type: bool 
	Parameter g_with_rd_count bound to: 0 - type: bool 
	Parameter g_with_wr_empty bound to: 0 - type: bool 
	Parameter g_with_wr_full bound to: 0 - type: bool 
	Parameter g_with_wr_almost_empty bound to: 0 - type: bool 
	Parameter g_with_wr_almost_full bound to: 1 - type: bool 
	Parameter g_with_wr_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 500 - type: integer 
INFO: [Synth 8-3491] module 'fifo_96x512' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1/.Xil/Vivado-16007-spikepig.dhcp.lbl.gov/realtime/fifo_96x512_stub.vhdl:5' bound to instance 'cmp_fifo_96x512' of component 'fifo_96x512' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/p2l_dma/generic_async_fifo_wrapper.vhd:213]
INFO: [Synth 8-638] synthesizing module 'fifo_96x512' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1/.Xil/Vivado-16007-spikepig.dhcp.lbl.gov/realtime/fifo_96x512_stub.vhdl:23]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/p2l_dma/generic_async_fifo_wrapper.vhd:221]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/p2l_dma/generic_async_fifo_wrapper.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'generic_async_fifo' (6#1) [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/p2l_dma/generic_async_fifo_wrapper.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'p2l_dma_master' (7#1) [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/p2l_dma/p2l_dma_master.vhd:130]
	Parameter g_BYTE_SWAP bound to: 0 - type: bool 
	Parameter axis_data_width_c bound to: 64 - type: integer 
	Parameter wb_address_width_c bound to: 64 - type: integer 
	Parameter wb_data_width_c bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'l2p_dma_master' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:18' bound to instance 'l2p_dma' of component 'l2p_dma_master' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/top/app.vhd:963]
INFO: [Synth 8-638] synthesizing module 'l2p_dma_master' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:72]
	Parameter g_BYTE_SWAP bound to: 0 - type: bool 
	Parameter axis_data_width_c bound to: 64 - type: integer 
	Parameter wb_address_width_c bound to: 64 - type: integer 
	Parameter wb_data_width_c bound to: 64 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
WARNING: [Synth 8-614] signal 'l2p_64b_address' is read in the process but is not in the sensitivity list [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:319]
WARNING: [Synth 8-614] signal 'byte_swap_c' is read in the process but is not in the sensitivity list [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:319]
WARNING: [Synth 8-614] signal 'data_fifo_dout_1' is read in the process but is not in the sensitivity list [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:319]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:406]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:410]
INFO: [Synth 8-3491] module 'l2p_fifo' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_fifo.vhd:5' bound to instance 'cmp_addr_fifo' of component 'l2p_fifo' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:565]
INFO: [Synth 8-638] synthesizing module 'l2p_fifo' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_fifo.vhd:23]
INFO: [Synth 8-3491] module 'l2p_fifo64' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1/.Xil/Vivado-16007-spikepig.dhcp.lbl.gov/realtime/l2p_fifo64_stub.vhdl:5' bound to instance 'U0' of component 'l2p_fifo64' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_fifo.vhd:48]
INFO: [Synth 8-638] synthesizing module 'l2p_fifo64' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1/.Xil/Vivado-16007-spikepig.dhcp.lbl.gov/realtime/l2p_fifo64_stub.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'l2p_fifo' (8#1) [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_fifo.vhd:23]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:573]
INFO: [Synth 8-3491] module 'l2p_fifo' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_fifo.vhd:5' bound to instance 'cmp_data_fifo' of component 'l2p_fifo' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:582]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:590]
INFO: [Synth 8-256] done synthesizing module 'l2p_dma_master' (9#1) [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:72]
	Parameter axis_data_width_c bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'l2p_arbiter' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/Downloads/l2p_arbiter.vhd:46' bound to instance 'arbiter' of component 'l2p_arbiter' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/top/app.vhd:1006]
INFO: [Synth 8-638] synthesizing module 'l2p_arbiter' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/Downloads/l2p_arbiter.vhd:103]
	Parameter axis_data_width_c bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'l2p_arbiter' (10#1) [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/Downloads/l2p_arbiter.vhd:103]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'bram_wbs' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/Downloads/bcf_bram_wbs.vhd:29' bound to instance 'dma_ram' of component 'bram_wbs' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/top/app.vhd:1057]
INFO: [Synth 8-3491] module 'ila_axis' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1/.Xil/Vivado-16007-spikepig.dhcp.lbl.gov/realtime/ila_axis_stub.vhdl:5' bound to instance 'axis_debug' of component 'ila_axis' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/top/app.vhd:1120]
INFO: [Synth 8-638] synthesizing module 'ila_axis' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1/.Xil/Vivado-16007-spikepig.dhcp.lbl.gov/realtime/ila_axis_stub.vhdl:34]
INFO: [Synth 8-3491] module 'ila_wsh_pipe' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1/.Xil/Vivado-16007-spikepig.dhcp.lbl.gov/realtime/ila_wsh_pipe_stub.vhdl:5' bound to instance 'pipelined_wishbone_debug' of component 'ila_wsh_pipe' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/top/app.vhd:1233]
INFO: [Synth 8-638] synthesizing module 'ila_wsh_pipe' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1/.Xil/Vivado-16007-spikepig.dhcp.lbl.gov/realtime/ila_wsh_pipe_stub.vhdl:23]
INFO: [Synth 8-3491] module 'ila_pd_pdm' declared at '/home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1/.Xil/Vivado-16007-spikepig.dhcp.lbl.gov/realtime/ila_pd_pdm_stub.vhdl:5' bound to instance 'wbm_to_p2l_debug' of component 'ila_pd_pdm' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/top/app.vhd:1254]
INFO: [Synth 8-638] synthesizing module 'ila_pd_pdm' [/home/asautaux/yarr/project_pcie_5/project_pcie_5.runs/synth_1/.Xil/Vivado-16007-spikepig.dhcp.lbl.gov/realtime/ila_pd_pdm_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'app' (11#1) [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/yarr_sim/top/app.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'top_level' (12#1) [/home/asautaux/yarr/project_pcie_5/project_pcie_5.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_level.vhd:57]
WARNING: [Synth 8-3331] design bram_wbs has unconnected port wb_lock_i
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_target_addr_i[2]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_target_addr_i[1]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_target_addr_i[0]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[31]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[30]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[29]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[28]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[27]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[26]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[25]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[24]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[23]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[22]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[21]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[20]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[19]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[18]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[17]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[16]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[2]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[1]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[0]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_byte_swap_i[2]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_byte_swap_i[1]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_byte_swap_i[0]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port dma_ctrl_carrier_addr_i[2]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port dma_ctrl_carrier_addr_i[1]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port dma_ctrl_carrier_addr_i[0]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port dma_ctrl_len_i[2]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port dma_ctrl_len_i[1]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port dma_ctrl_len_i[0]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port dma_ctrl_byte_swap_i[2]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port dma_ctrl_byte_swap_i[1]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port dma_ctrl_byte_swap_i[0]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port pd_pdm_be_i[7]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port pd_pdm_be_i[6]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port pd_pdm_be_i[5]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port pd_pdm_be_i[4]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port pd_pdm_be_i[3]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port pd_pdm_be_i[2]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port pd_pdm_be_i[1]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port pd_pdm_be_i[0]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[63]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[62]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[61]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[60]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[59]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[58]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[57]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[56]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[55]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[54]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[53]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[52]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[51]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[50]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[49]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[48]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[47]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[46]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[45]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[44]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[43]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[42]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[41]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[40]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[39]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[38]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[37]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[36]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[35]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[34]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[33]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[32]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[31]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[30]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[29]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[28]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[27]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[26]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[25]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[24]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[23]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[22]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[21]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[20]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[19]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[18]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[17]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[16]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[15]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[14]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[13]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[12]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[11]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[10]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[9]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[8]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1206.723 ; gain = 231.582 ; free physical = 12323 ; free virtual = 21766
---------------------------------------------------------------------------------
