
*** Running vivado
    with args -log sram_512_8.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source sram_512_8.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source sram_512_8.tcl -notrace
Command: link_design -top sram_512_8 -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2362.727 ; gain = 0.000 ; free physical = 22238 ; free virtual = 27989
INFO: [Netlist 29-17] Analyzing 800 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sram_512_8' is not ideal for floorplanning, since the cellview 'sram_512_8' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.445 ; gain = 0.000 ; free physical = 22144 ; free virtual = 27896
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2553.070 ; gain = 87.812 ; free physical = 22132 ; free virtual = 27883

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: a48e06ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3012.930 ; gain = 459.859 ; free physical = 21770 ; free virtual = 27521

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a48e06ca

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3292.750 ; gain = 0.000 ; free physical = 21518 ; free virtual = 27270
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a48e06ca

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3292.750 ; gain = 0.000 ; free physical = 21518 ; free virtual = 27270
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a48e06ca

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3292.750 ; gain = 0.000 ; free physical = 21518 ; free virtual = 27270
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a48e06ca

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3324.766 ; gain = 32.016 ; free physical = 21517 ; free virtual = 27269
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: a48e06ca

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3324.766 ; gain = 32.016 ; free physical = 21517 ; free virtual = 27269
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a48e06ca

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3324.766 ; gain = 32.016 ; free physical = 21517 ; free virtual = 27269
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3324.766 ; gain = 0.000 ; free physical = 21517 ; free virtual = 27269
Ending Logic Optimization Task | Checksum: a48e06ca

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3324.766 ; gain = 32.016 ; free physical = 21517 ; free virtual = 27269

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: a48e06ca

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3324.766 ; gain = 0.000 ; free physical = 21517 ; free virtual = 27269

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a48e06ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3324.766 ; gain = 0.000 ; free physical = 21517 ; free virtual = 27269

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3324.766 ; gain = 0.000 ; free physical = 21517 ; free virtual = 27269
Ending Netlist Obfuscation Task | Checksum: a48e06ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3324.766 ; gain = 0.000 ; free physical = 21517 ; free virtual = 27269
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3324.766 ; gain = 859.508 ; free physical = 21517 ; free virtual = 27269
INFO: [Common 17-1381] The checkpoint '/users/btech/rohitv23/assignment4_1/assignment4_1.runs/impl_1/sram_512_8_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sram_512_8_drc_opted.rpt -pb sram_512_8_drc_opted.pb -rpx sram_512_8_drc_opted.rpx
Command: report_drc -file sram_512_8_drc_opted.rpt -pb sram_512_8_drc_opted.pb -rpx sram_512_8_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /users/btech/rohitv23/assignment4_1/assignment4_1.runs/impl_1/sram_512_8_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3452.828 ; gain = 0.000 ; free physical = 21483 ; free virtual = 27233
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8ea606a7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3452.828 ; gain = 0.000 ; free physical = 21483 ; free virtual = 27233
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3452.828 ; gain = 0.000 ; free physical = 21483 ; free virtual = 27233

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 136ecb7b7

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3452.828 ; gain = 0.000 ; free physical = 21464 ; free virtual = 27214

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21032ad70

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3452.828 ; gain = 0.000 ; free physical = 21464 ; free virtual = 27214

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21032ad70

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3452.828 ; gain = 0.000 ; free physical = 21464 ; free virtual = 27214
Phase 1 Placer Initialization | Checksum: 21032ad70

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3452.828 ; gain = 0.000 ; free physical = 21463 ; free virtual = 27213

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 21032ad70

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3452.828 ; gain = 0.000 ; free physical = 21460 ; free virtual = 27210

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21032ad70

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3452.828 ; gain = 0.000 ; free physical = 21460 ; free virtual = 27210

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 21032ad70

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3452.828 ; gain = 0.000 ; free physical = 21460 ; free virtual = 27210

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1d1e83355

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3460.832 ; gain = 8.004 ; free physical = 21412 ; free virtual = 27162
Phase 2 Global Placement | Checksum: 1d1e83355

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3460.832 ; gain = 8.004 ; free physical = 21412 ; free virtual = 27163

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d1e83355

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3460.832 ; gain = 8.004 ; free physical = 21412 ; free virtual = 27163

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2023930ae

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3460.832 ; gain = 8.004 ; free physical = 21413 ; free virtual = 27164

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1565cc10f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3460.832 ; gain = 8.004 ; free physical = 21413 ; free virtual = 27164

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1565cc10f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3460.832 ; gain = 8.004 ; free physical = 21413 ; free virtual = 27164

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14ab6a02a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3460.832 ; gain = 8.004 ; free physical = 21401 ; free virtual = 27152

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14ab6a02a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3460.832 ; gain = 8.004 ; free physical = 21401 ; free virtual = 27152

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14ab6a02a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3460.832 ; gain = 8.004 ; free physical = 21401 ; free virtual = 27152
Phase 3 Detail Placement | Checksum: 14ab6a02a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3460.832 ; gain = 8.004 ; free physical = 21401 ; free virtual = 27152

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 14ab6a02a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3460.832 ; gain = 8.004 ; free physical = 21401 ; free virtual = 27152

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14ab6a02a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3460.832 ; gain = 8.004 ; free physical = 21402 ; free virtual = 27153

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 14ab6a02a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3460.832 ; gain = 8.004 ; free physical = 21402 ; free virtual = 27153
Phase 4.3 Placer Reporting | Checksum: 14ab6a02a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3460.832 ; gain = 8.004 ; free physical = 21402 ; free virtual = 27153

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3460.832 ; gain = 0.000 ; free physical = 21402 ; free virtual = 27153

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3460.832 ; gain = 8.004 ; free physical = 21402 ; free virtual = 27153
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14ab6a02a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3460.832 ; gain = 8.004 ; free physical = 21402 ; free virtual = 27153
Ending Placer Task | Checksum: 12fff22e0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3460.832 ; gain = 8.004 ; free physical = 21402 ; free virtual = 27153
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3460.832 ; gain = 0.000 ; free physical = 21413 ; free virtual = 27173
INFO: [Common 17-1381] The checkpoint '/users/btech/rohitv23/assignment4_1/assignment4_1.runs/impl_1/sram_512_8_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file sram_512_8_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3460.832 ; gain = 0.000 ; free physical = 21405 ; free virtual = 27158
INFO: [runtcl-4] Executing : report_utilization -file sram_512_8_utilization_placed.rpt -pb sram_512_8_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file sram_512_8_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3460.832 ; gain = 0.000 ; free physical = 21419 ; free virtual = 27171
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3460.832 ; gain = 0.000 ; free physical = 21388 ; free virtual = 27141
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3470.562 ; gain = 9.730 ; free physical = 21378 ; free virtual = 27137
INFO: [Common 17-1381] The checkpoint '/users/btech/rohitv23/assignment4_1/assignment4_1.runs/impl_1/sram_512_8_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a1591c39 ConstDB: 0 ShapeSum: 8ea606a7 RouteDB: 0
Post Restoration Checksum: NetGraph: a7e0efc6 NumContArr: a5ab8ac9 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 14d8c7a8f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3560.957 ; gain = 41.668 ; free physical = 21263 ; free virtual = 27017

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 14d8c7a8f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3593.957 ; gain = 74.668 ; free physical = 21229 ; free virtual = 26983

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14d8c7a8f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3593.957 ; gain = 74.668 ; free physical = 21229 ; free virtual = 26983
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4954
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4954
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 91e2ca89

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3620.543 ; gain = 101.254 ; free physical = 21213 ; free virtual = 26967

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 91e2ca89

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3620.543 ; gain = 101.254 ; free physical = 21213 ; free virtual = 26967
Phase 3 Initial Routing | Checksum: f5d6b5db

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3652.543 ; gain = 133.254 ; free physical = 21204 ; free virtual = 26958

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 376
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: fbdf60bb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3652.543 ; gain = 133.254 ; free physical = 21205 ; free virtual = 26960
Phase 4 Rip-up And Reroute | Checksum: fbdf60bb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3652.543 ; gain = 133.254 ; free physical = 21205 ; free virtual = 26960

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: fbdf60bb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3652.543 ; gain = 133.254 ; free physical = 21205 ; free virtual = 26960

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: fbdf60bb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3652.543 ; gain = 133.254 ; free physical = 21205 ; free virtual = 26960
Phase 6 Post Hold Fix | Checksum: fbdf60bb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3652.543 ; gain = 133.254 ; free physical = 21205 ; free virtual = 26960

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.896707 %
  Global Horizontal Routing Utilization  = 1.17453 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 32.4324%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 31.5315%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: fbdf60bb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3652.543 ; gain = 133.254 ; free physical = 21205 ; free virtual = 26960

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fbdf60bb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3652.543 ; gain = 133.254 ; free physical = 21205 ; free virtual = 26960

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ec3e6cfe

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3668.551 ; gain = 149.262 ; free physical = 21206 ; free virtual = 26960
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3668.551 ; gain = 149.262 ; free physical = 21244 ; free virtual = 26998

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3668.551 ; gain = 197.988 ; free physical = 21243 ; free virtual = 26997
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3668.793 ; gain = 0.242 ; free physical = 21241 ; free virtual = 27003
INFO: [Common 17-1381] The checkpoint '/users/btech/rohitv23/assignment4_1/assignment4_1.runs/impl_1/sram_512_8_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sram_512_8_drc_routed.rpt -pb sram_512_8_drc_routed.pb -rpx sram_512_8_drc_routed.rpx
Command: report_drc -file sram_512_8_drc_routed.rpt -pb sram_512_8_drc_routed.pb -rpx sram_512_8_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /users/btech/rohitv23/assignment4_1/assignment4_1.runs/impl_1/sram_512_8_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file sram_512_8_methodology_drc_routed.rpt -pb sram_512_8_methodology_drc_routed.pb -rpx sram_512_8_methodology_drc_routed.rpx
Command: report_methodology -file sram_512_8_methodology_drc_routed.rpt -pb sram_512_8_methodology_drc_routed.pb -rpx sram_512_8_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /users/btech/rohitv23/assignment4_1/assignment4_1.runs/impl_1/sram_512_8_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file sram_512_8_power_routed.rpt -pb sram_512_8_power_summary_routed.pb -rpx sram_512_8_power_routed.rpx
Command: report_power -file sram_512_8_power_routed.rpt -pb sram_512_8_power_summary_routed.pb -rpx sram_512_8_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file sram_512_8_route_status.rpt -pb sram_512_8_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file sram_512_8_timing_summary_routed.rpt -pb sram_512_8_timing_summary_routed.pb -rpx sram_512_8_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file sram_512_8_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file sram_512_8_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file sram_512_8_bus_skew_routed.rpt -pb sram_512_8_bus_skew_routed.pb -rpx sram_512_8_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb  3 16:16:57 2025...
