architecture Base1 {
    word_size: 32
    registers {
        gpr R 32 [8]
    }
    formats {
        format R_TYPE 32 {
            opcode: [0:6]
        }
    }
    instructions {
        instruction ADD {
            format: R_TYPE
            encoding: { opcode=1 }
        }
    }
}

