Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:/Documents/Tasks/Singapore/SUTD/ISTD/Computational Structures/MiniHardwareProject/MojoFulladder-master/MojoFulladder-master/work/planAhead/GGHH/GGHH.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "F:/Documents/Tasks/Singapore/SUTD/ISTD/Computational Structures/MiniHardwareProject/MojoFulladder-master/MojoFulladder-master/work/planAhead/GGHH/GGHH.srcs/sources_1/imports/verilog/decoder_3.v" into library work
Parsing module <decoder_3>.
Analyzing Verilog file "F:/Documents/Tasks/Singapore/SUTD/ISTD/Computational Structures/MiniHardwareProject/MojoFulladder-master/MojoFulladder-master/work/planAhead/GGHH/GGHH.srcs/sources_1/imports/verilog/counter_2.v" into library work
Parsing module <counter_2>.
Analyzing Verilog file "F:/Documents/Tasks/Singapore/SUTD/ISTD/Computational Structures/MiniHardwareProject/MojoFulladder-master/MojoFulladder-master/work/planAhead/GGHH/GGHH.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <counter_2>.

Elaborating module <decoder_3>.
WARNING:HDLCompiler:413 - "F:/Documents/Tasks/Singapore/SUTD/ISTD/Computational Structures/MiniHardwareProject/MojoFulladder-master/MojoFulladder-master/work/planAhead/GGHH/GGHH.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 165: Result of 7-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "F:/Documents/Tasks/Singapore/SUTD/ISTD/Computational Structures/MiniHardwareProject/MojoFulladder-master/MojoFulladder-master/work/planAhead/GGHH/GGHH.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 170: Result of 7-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "F:/Documents/Tasks/Singapore/SUTD/ISTD/Computational Structures/MiniHardwareProject/MojoFulladder-master/MojoFulladder-master/work/planAhead/GGHH/GGHH.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 175: Result of 7-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "F:/Documents/Tasks/Singapore/SUTD/ISTD/Computational Structures/MiniHardwareProject/MojoFulladder-master/MojoFulladder-master/work/planAhead/GGHH/GGHH.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 180: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "F:/Documents/Tasks/Singapore/SUTD/ISTD/Computational Structures/MiniHardwareProject/MojoFulladder-master/MojoFulladder-master/work/planAhead/GGHH/GGHH.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 185: Result of 7-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "F:/Documents/Tasks/Singapore/SUTD/ISTD/Computational Structures/MiniHardwareProject/MojoFulladder-master/MojoFulladder-master/work/planAhead/GGHH/GGHH.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 190: Result of 4-bit expression is truncated to fit in 3-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "F:/Documents/Tasks/Singapore/SUTD/ISTD/Computational Structures/MiniHardwareProject/MojoFulladder-master/MojoFulladder-master/work/planAhead/GGHH/GGHH.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_button<4:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<23:19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <M_testState_q>.
    Found 27-bit register for signal <M_counter_q>.
    Found finite state machine <FSM_0> for signal <M_testState_q>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 38                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | M_reset_cond_out (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 27-bit adder for signal <M_counter_d> created at line 156.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 62
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 62
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 62
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 62
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 62
    Found 1-bit tristate buffer for signal <avr_rx> created at line 62
    Found 1-bit comparator equal for signal <io_dip[18]_sum_equal_1_o> created at line 79
    Found 1-bit comparator equal for signal <io_dip[16]_carry_equal_2_o> created at line 82
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "F:/Documents/Tasks/Singapore/SUTD/ISTD/Computational Structures/MiniHardwareProject/MojoFulladder-master/MojoFulladder-master/work/planAhead/GGHH/GGHH.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <counter_2>.
    Related source file is "F:/Documents/Tasks/Singapore/SUTD/ISTD/Computational Structures/MiniHardwareProject/MojoFulladder-master/MojoFulladder-master/work/planAhead/GGHH/GGHH.srcs/sources_1/imports/verilog/counter_2.v".
    Found 27-bit register for signal <M_ctr_q>.
    Found 27-bit adder for signal <M_ctr_d> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <counter_2> synthesized.

Synthesizing Unit <decoder_3>.
    Related source file is "F:/Documents/Tasks/Singapore/SUTD/ISTD/Computational Structures/MiniHardwareProject/MojoFulladder-master/MojoFulladder-master/work/planAhead/GGHH/GGHH.srcs/sources_1/imports/verilog/decoder_3.v".
    Summary:
	no macro.
Unit <decoder_3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 27-bit adder                                          : 2
# Registers                                            : 3
 27-bit register                                       : 2
 4-bit register                                        : 1
# Comparators                                          : 2
 1-bit comparator equal                                : 2
# Multiplexers                                         : 4
 4-bit 2-to-1 multiplexer                              : 4
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter_2>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_2> synthesized (advanced).

Synthesizing (advanced) Unit <mojo_top_0>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
Unit <mojo_top_0> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 27-bit up counter                                     : 2
# Registers                                            : 4
 Flip-Flops                                            : 4
# Comparators                                          : 2
 1-bit comparator equal                                : 2
# Multiplexers                                         : 4
 4-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_testState_q[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 1001  | 1001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0110  | 0110
 0111  | 0111
 0101  | 0101
 1000  | 1000
-------------------

Optimizing unit <mojo_top_0> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 1.

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 62
 Flip-Flops                                            : 62

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 207
#      GND                         : 3
#      INV                         : 3
#      LUT1                        : 52
#      LUT2                        : 4
#      LUT3                        : 5
#      LUT4                        : 6
#      LUT5                        : 7
#      LUT6                        : 18
#      MUXCY                       : 52
#      MUXF7                       : 1
#      VCC                         : 2
#      XORCY                       : 54
# FlipFlops/Latches                : 62
#      FD                          : 27
#      FDR                         : 31
#      FDS                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 60
#      IBUF                        : 7
#      OBUF                        : 47
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              62  out of  11440     0%  
 Number of Slice LUTs:                   95  out of   5720     1%  
    Number used as Logic:                95  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     99
   Number with an unused Flip Flop:      37  out of     99    37%  
   Number with an unused LUT:             4  out of     99     4%  
   Number of fully used LUT-FF pairs:    58  out of     99    58%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          86
 Number of bonded IOBs:                  61  out of    102    59%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 62    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.310ns (Maximum Frequency: 232.019MHz)
   Minimum input arrival time before clock: 4.239ns
   Maximum output required time after clock: 6.702ns
   Maximum combinational path delay: 6.371ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.310ns (frequency: 232.019MHz)
  Total number of paths / destination ports: 922 / 92
-------------------------------------------------------------------------
Delay:               4.310ns (Levels of Logic = 3)
  Source:            M_counter_q_19 (FF)
  Destination:       M_testState_q_FSM_FFd4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: M_counter_q_19 to M_testState_q_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.181  M_counter_q_19 (M_counter_q_19)
     LUT6:I0->O            2   0.254   1.002  M_counter_q[26]_GND_1_o_equal_30_o<26>14 (M_counter_q[26]_GND_1_o_equal_30_o<26>14)
     LUT6:I2->O            3   0.254   0.766  M_counter_q[26]_GND_1_o_equal_30_o<26>15 (M_counter_q[26]_GND_1_o_equal_30_o<26>1)
     LUT4:I3->O            1   0.254   0.000  M_testState_q_FSM_FFd1-In3 (M_testState_q_FSM_FFd1-In)
     FDR:D                     0.074          M_testState_q_FSM_FFd1
    ----------------------------------------
    Total                      4.310ns (1.361ns logic, 2.949ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 21 / 8
-------------------------------------------------------------------------
Offset:              4.239ns (Levels of Logic = 3)
  Source:            sum (PAD)
  Destination:       M_testState_q_FSM_FFd4 (FF)
  Destination Clock: clk rising

  Data Path: sum to M_testState_q_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.328   1.438  sum_IBUF (io_led_16_OBUF)
     LUT5:I0->O            1   0.254   0.910  M_testState_q_FSM_FFd4-In1 (M_testState_q_FSM_FFd4-In1)
     LUT5:I2->O            1   0.235   0.000  M_testState_q_FSM_FFd4-In4 (M_testState_q_FSM_FFd4-In)
     FDR:D                     0.074          M_testState_q_FSM_FFd4
    ----------------------------------------
    Total                      4.239ns (1.891ns logic, 2.348ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 89 / 15
-------------------------------------------------------------------------
Offset:              6.702ns (Levels of Logic = 4)
  Source:            ctr/M_ctr_q_26 (FF)
  Destination:       io_seg<5> (PAD)
  Source Clock:      clk rising

  Data Path: ctr/M_ctr_q_26 to io_seg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.525   1.204  M_ctr_q_26 (M_ctr_q_26)
     end scope: 'ctr:value<2>'
     LUT3:I0->O            1   0.235   0.910  io_seg<5>_SW0 (N0)
     LUT6:I3->O            1   0.235   0.681  io_seg<5> (io_seg_5_OBUF)
     OBUF:I->O                 2.912          io_seg_5_OBUF (io_seg<5>)
    ----------------------------------------
    Total                      6.702ns (3.907ns logic, 2.795ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 13 / 7
-------------------------------------------------------------------------
Delay:               6.371ns (Levels of Logic = 3)
  Source:            io_dip<18> (PAD)
  Destination:       output_<2> (PAD)

  Data Path: io_dip<18> to output_<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   1.196  io_dip_18_IBUF (io_dip_18_IBUF)
     LUT5:I0->O            1   0.254   0.681  output_<18>1 (output__2_OBUF)
     OBUF:I->O                 2.912          output__2_OBUF (output_<2>)
    ----------------------------------------
    Total                      6.371ns (4.494ns logic, 1.877ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.310|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.83 secs
 
--> 

Total memory usage is 264048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    1 (   0 filtered)

