*.swp
tags
Session.vim
compile_commands.json
setUpFiles.txt
designUML
.vdcode/*
*.srctrlbm
*.srctrldb
*.srctrlprj
W_cmake_command.txt
toDo.txt
.vscode
.cache
.DS_Store
input/syntetic/*/*
tool/tests/bl_master/bl_master100k.vcd
tool/examples/sobel/ass.txt
tool/syntetic_gen/modelsim_test/
tool/syntetic_gen/scripts/dotToSv.py
tool/syntetic_gen/verilator_tests/obj_dir
tool/syntetic_gen/temp/*
tool/third_party/spot
tool/third_party/antlr4
tool/third_party/boost
tool/third_party/oss-cad-suite
tool/src/miner/modules/src/traceReader/vcdTraceReader/pyVCDparser/vcdToC.pyc
tool/src/miner/modules/src/traceReader/vcdTraceReader/pyVCDparser/Verilog_VCD.pyc
tool/src/api/cpp/example/harm_example
tool/doc/html/*
tool/build/*
tool/install/*
tool/.cache/*
.cache/*
miners/tools/harm/runs/*
miners/tools/texada/runs/*
