// Seed: 3793560873
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  real id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wor id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5
  );
  inout tri id_2;
  input wire id_1;
  assign id_2 = -1 & id_4#(.id_9(1'b0));
  wire id_11;
  assign id_9 = -1;
endmodule
