## ВНИМАНИЕ!!! В версии v1_beta возможны ошибки, дождитесь release версии в начале декабря
# RISC-V Instruction Table

## Load Instructions

| **Instruction** | **Encoding**                              | **Binary**        |
|------------------|------------------------------------------|-------------------|
| **LB**          | `imm[11:0] rs1 000 rd 0000011`           | `00000000000000011` |
| **LH**          | `imm[11:0] rs1 001 rd 0000011`           | `00000000010000011` |
| **LW**          | `imm[11:0] rs1 010 rd 0000011`           | `00000000100000011` |
| **LBU**         | `imm[11:0] rs1 100 rd 0000011`           | `00000001000000011` |
| **LHU**         | `imm[11:0] rs1 101 rd 0000011`           | `00000001010000011` |

## Store Instructions

| **Instruction** | **Encoding**                              | **Binary**        |
|------------------|------------------------------------------|-------------------|
| **SB**          | `imm[11:5] rs2 rs1 000 imm[4:0] 0100011` | `00000000000100011` |
| **SH**          | `imm[11:5] rs2 rs1 001 imm[4:0] 0100011` | `00000000010100011` |
| **SW**          | `imm[11:5] rs2 rs1 010 imm[4:0] 0100011` | `00000000100100011` |

## Shift Instructions

| **Instruction** | **Encoding**                              | **Binary**        |
|------------------|------------------------------------------|-------------------|
| **SLLI**        | `0000000 shamt rs1 001 rd 0010011`       | `00000000010010011` |
| **SRLI**        | `0000000 shamt rs1 101 rd 0010011`       | `00000001010010010` |
| **SRAI**        | `0100000 shamt rs1 101 rd 0010011`       | `01000001010010011` |
| **SLL**         | `0000000 rs2 rs1 001 rd 0110011`         | `00000000010110011` |
| **SRL**         | `0000000 rs2 rs1 101 rd 0110011`         | `00000001010110011` |
| **SRA**         | `0100000 rs2 rs1 101 rd 0110011`         | `01000001010110011` |

## Arithmetic Instructions

| **Instruction** | **Encoding**                              | **Binary**        |
|------------------|------------------------------------------|-------------------|
| **ADDI**        | `imm[11:0] rs1 000 rd 0010011`           | `00000000000010011` |
| **ADD**         | `0000000 rs2 rs1 000 rd 0110011`         | `00000000000110011` |
| **SUB**         | `0100000 rs2 rs1 000 rd 0110011`         | `01000000000110011` |

## Logical Instructions

| **Instruction** | **Encoding**                              | **Binary**        |
|------------------|------------------------------------------|-------------------|
| **XORI**        | `imm[11:0] rs1 100 rd 0010011`           | `00000001000010011` |
| **ORI**         | `imm[11:0] rs1 110 rd 0010011`           | `00000001100010011` |
| **ANDI**        | `imm[11:0] rs1 111 rd 0010011`           | `00000001110010011` |
| **XOR**         | `0000000 rs2 rs1 100 rd 0110011`         | `00000001000110011` |
| **OR**          | `0000000 rs2 rs1 110 rd 0110011`         | `00000001100110011` |
| **AND**         | `0000000 rs2 rs1 111 rd 0110011`         | `00000001110110011` |

## Compare Instructions

| **Instruction** | **Encoding**                              | **Binary**        |
|------------------|------------------------------------------|-------------------|
| **SLTI**        | `imm[11:0] rs1 010 rd 0010011`           | `00000000100010011` |
| **SLTIU**       | `imm[11:0] rs1 011 rd 0010011`           | `00000000110010011` |
| **SLT**         | `0000000 rs2 rs1 010 rd 0110011`         | `00000000100110011` |
| **SLTU**        | `0000000 rs2 rs1 011 rd 0110011`         | `00000000110110011` |

## RV32M Standart Extensions 

| **Instruction** | **Encoding**                              | **Binary**        |
|------------------|------------------------------------------|-------------------|
| **MUL**          | `0000001 rs2 rs1 000 rd 0110011`           | `00000010000110011` |
| **MULH**          | `0000001 rs2 rs1 001 rd 0110011`           | `00000010010110011` |
| **MULHSU**          | `0000001 rs2 rs1 010 rd 0110011`           | `00000010100110011` |
| **MULHU**         | `0000001 rs2 rs1 011 rd 0110011`           | `00000010110110011` |

