<dec f='tvm/src/tir/transforms/storage_access.h' l='79' type='const tvm::runtime::Object *'/>
<use f='tvm/src/tir/transforms/coproc_sync.cc' l='159' u='r' c='_ZN3tvm3tir17CoProcSyncPlanner8PlanSyncESt6vectorINS0_20StorageAccessVisitor9StmtEntryESaIS4_EEPKNS0_7ForNodeEb'/>
<use f='tvm/src/tir/transforms/coproc_sync.cc' l='180' u='r' c='_ZN3tvm3tir17CoProcSyncPlanner8PlanSyncESt6vectorINS0_20StorageAccessVisitor9StmtEntryESaIS4_EEPKNS0_7ForNodeEb'/>
<use f='tvm/src/tir/transforms/coproc_sync.cc' l='186' u='r' c='_ZN3tvm3tir17CoProcSyncPlanner8PlanSyncESt6vectorINS0_20StorageAccessVisitor9StmtEntryESaIS4_EEPKNS0_7ForNodeEb'/>
<use f='tvm/src/tir/transforms/coproc_sync.cc' l='260' u='r' c='_ZN3tvm3tir21CoProcBarrierDetector16PlanWriteBarrierESt6vectorINS0_20StorageAccessVisitor9StmtEntryESaIS4_EEPKNS0_7ForNodeE'/>
<use f='tvm/src/tir/transforms/coproc_sync.cc' l='298' u='r' c='_ZN3tvm3tir21CoProcBarrierDetector15PlanReadBarrierESt6vectorINS0_20StorageAccessVisitor9StmtEntryESaIS4_EEPKNS0_7ForNodeE'/>
<offset>0</offset>
<doc f='tvm/src/tir/transforms/storage_access.h' l='78'>/*! \brief The statement */</doc>
<use f='tvm/src/tir/transforms/storage_access.cc' l='67' u='w' c='_ZN3tvm3tir20StorageAccessVisitor10VisitStmt_EPKNS0_15BufferStoreNodeE'/>
<use f='tvm/src/tir/transforms/storage_access.cc' l='95' u='w' c='_ZN3tvm3tir20StorageAccessVisitor10VisitStmt_EPKNS0_12EvaluateNodeE'/>
<use f='tvm/src/tir/transforms/storage_access.cc' l='112' u='w' c='_ZN3tvm3tir20StorageAccessVisitor10VisitStmt_EPKNS0_12AttrStmtNodeE'/>
<use f='tvm/src/tir/transforms/storage_access.cc' l='157' u='w' c='_ZN3tvm3tir20StorageAccessVisitor10VisitStmt_EPKNS0_7ForNodeE'/>
<use f='tvm/src/tir/transforms/storage_access.cc' l='187' u='w' c='_ZN3tvm3tir20StorageAccessVisitor10VisitStmt_EPKNS0_14IfThenElseNodeE'/>
<use f='tvm/src/tir/transforms/storage_access.cc' l='207' u='w' c='_ZN3tvm3tir20StorageAccessVisitor10VisitStmt_EPKNS0_9WhileNodeE'/>
<use f='tvm/src/tir/transforms/thread_storage_sync.cc' l='61' u='r' c='_ZN3tvm3tir17ThreadSyncPlanner9SummarizeESt6vectorINS0_20StorageAccessVisitor9StmtEntryESaIS4_EEPKNS0_7ForNodeE'/>
<use f='tvm/src/tir/transforms/thread_storage_sync.cc' l='101' u='r' c='_ZN3tvm3tir17ThreadSyncPlanner9SummarizeESt6vectorINS0_20StorageAccessVisitor9StmtEntryESaIS4_EEPKNS0_7ForNodeE'/>
<use f='tvm/src/tir/transforms/thread_storage_sync.cc' l='107' u='r' c='_ZN3tvm3tir17ThreadSyncPlanner9SummarizeESt6vectorINS0_20StorageAccessVisitor9StmtEntryESaIS4_EEPKNS0_7ForNodeE'/>
<use f='tvm/src/tir/transforms/thread_storage_sync.cc' l='128' u='r' c='_ZN3tvm3tir17ThreadSyncPlanner9SummarizeESt6vectorINS0_20StorageAccessVisitor9StmtEntryESaIS4_EEPKNS0_7ForNodeE'/>
<use f='tvm/src/tir/transforms/thread_storage_sync.cc' l='143' u='r' c='_ZN3tvm3tir17ThreadSyncPlanner9SummarizeESt6vectorINS0_20StorageAccessVisitor9StmtEntryESaIS4_EEPKNS0_7ForNodeE'/>
