// Seed: 3109072311
module module_0 (
    id_1
);
  input wire id_1;
  always id_2 <= id_2;
  id_3(
      .product(1), .id_0(1), .id_1(1 - 1), .id_2(id_1), .id_3(1), .id_4(1'b0), .id_5(id_1), .id_6(1)
  );
  wire id_4;
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1
);
  always_ff id_1 <= 1'b0;
  wire id_3;
  module_0(
      id_3
  );
  assign id_3 = id_3;
endmodule
