<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: llvm::SIInstrInfo Class Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="../../hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('dc/d50/classllvm_1_1SIInstrInfo.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a>  </div>
  <div class="headertitle">
<div class="title">llvm::SIInstrInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="../../d9/dc7/SIInstrInfo_8h_source.html">SIInstrInfo.h</a>&gt;</code></p>
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Inheritance diagram for llvm::SIInstrInfo:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
 <div class="center">
  <img src="../../dc/d50/classllvm_1_1SIInstrInfo.png" usemap="#llvm::SIInstrInfo_map" alt=""/>
  <map id="llvm::SIInstrInfo_map" name="llvm::SIInstrInfo_map">
<area href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html" alt="llvm::AMDGPUInstrInfo" shape="rect" coords="0,56,139,80"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a432cc4c133f32490873be6b349e16996"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a432cc4c133f32490873be6b349e16996">SIInstrInfo</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;st)</td></tr>
<tr class="separator:a432cc4c133f32490873be6b349e16996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a270f7d05d669d34db96029db722d7fba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a270f7d05d669d34db96029db722d7fba">getRegisterInfo</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a270f7d05d669d34db96029db722d7fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a485723b6d29c01aae976003e3984e76a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a485723b6d29c01aae976003e3984e76a">copyPhysReg</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, unsigned DestReg, unsigned SrcReg, bool KillSrc) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a485723b6d29c01aae976003e3984e76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b6070369edfdee8b81c7074fdcc4fa4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a7b6070369edfdee8b81c7074fdcc4fa4">storeRegToStackSlot</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, unsigned SrcReg, bool isKill, int FrameIndex, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a7b6070369edfdee8b81c7074fdcc4fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d3bbfad18744358184892cfe824bba"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aa2d3bbfad18744358184892cfe824bba">loadRegFromStackSlot</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, unsigned DestReg, int FrameIndex, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:aa2d3bbfad18744358184892cfe824bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af354581d2042e6cea5967a35d60aa3c3"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af354581d2042e6cea5967a35d60aa3c3">expandPostRAPseudo</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:af354581d2042e6cea5967a35d60aa3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5688899bb1f9258d2db67789b16af659"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5688899bb1f9258d2db67789b16af659">commuteOpcode</a> (unsigned Opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a5688899bb1f9258d2db67789b16af659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab01b473ec8daee29c89f51c4a6101ddd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ab01b473ec8daee29c89f51c4a6101ddd">commuteInstruction</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, bool NewMI=<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:ab01b473ec8daee29c89f51c4a6101ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f86c528e38f54be05aafa6a67b7df1f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a3f86c528e38f54be05aafa6a67b7df1f">isTriviallyReMaterializable</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="../../d4/d31/classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA=nullptr) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a3f86c528e38f54be05aafa6a67b7df1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac913966953b9babaac3b59f0b1fbf434"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ac913966953b9babaac3b59f0b1fbf434">buildMovInstr</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, unsigned DstReg, unsigned SrcReg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:ac913966953b9babaac3b59f0b1fbf434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7605835007cfee788e281d8eef49cc68"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a7605835007cfee788e281d8eef49cc68">isMov</a> (unsigned Opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a7605835007cfee788e281d8eef49cc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a338d933d6716455ed9b99f544690d30d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a338d933d6716455ed9b99f544690d30d">isSafeToMoveRegClassDefs</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a338d933d6716455ed9b99f544690d30d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbe12c0d15cff48c1865dfa8b1b561d1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#abbe12c0d15cff48c1865dfa8b1b561d1">isDS</a> (uint16_t Opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:abbe12c0d15cff48c1865dfa8b1b561d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db7456450ec4eed8bdc27da5e011aa5"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5db7456450ec4eed8bdc27da5e011aa5">isMIMG</a> (uint16_t Opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a5db7456450ec4eed8bdc27da5e011aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80262bdbfe4009f1bba367e053721daa"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a80262bdbfe4009f1bba367e053721daa">isSMRD</a> (uint16_t Opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a80262bdbfe4009f1bba367e053721daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58af63308c1e1b1ee4394c859089c094"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a58af63308c1e1b1ee4394c859089c094">isVOP1</a> (uint16_t Opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a58af63308c1e1b1ee4394c859089c094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae34f68aab9ec9e67b9d7cb611a0b39e0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ae34f68aab9ec9e67b9d7cb611a0b39e0">isVOP2</a> (uint16_t Opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ae34f68aab9ec9e67b9d7cb611a0b39e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40b6ac84bacfee1f9931e209430204b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af40b6ac84bacfee1f9931e209430204b">isVOP3</a> (uint16_t Opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:af40b6ac84bacfee1f9931e209430204b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc088d5e3a4b6d296b2ef36a9d95d06"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a3cc088d5e3a4b6d296b2ef36a9d95d06">isVOPC</a> (uint16_t Opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a3cc088d5e3a4b6d296b2ef36a9d95d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59bfa5fcbc64c63e3ce966e23b2e263a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a59bfa5fcbc64c63e3ce966e23b2e263a">isInlineConstant</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../de/d3b/classllvm_1_1APInt.html">APInt</a> &amp;Imm) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a59bfa5fcbc64c63e3ce966e23b2e263a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72710d857492f2adee54d353ad26cf99"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a72710d857492f2adee54d353ad26cf99">isInlineConstant</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a72710d857492f2adee54d353ad26cf99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e0d86f7f0d629a21e602979c971d30d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5e0d86f7f0d629a21e602979c971d30d">isLiteralConstant</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a5e0d86f7f0d629a21e602979c971d30d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ac08c887175fb87df138bbe5ac96f86"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a6ac08c887175fb87df138bbe5ac96f86">isImmOperandLegal</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned OpNo, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a6ac08c887175fb87df138bbe5ac96f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168ffc5ce02a58aeeb1b09789a18b2cc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a168ffc5ce02a58aeeb1b09789a18b2cc">hasVALU32BitEncoding</a> (unsigned Opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a168ffc5ce02a58aeeb1b09789a18b2cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this 64-bit VALU instruction has a 32-bit encoding. This function will return false if you pass it a 32-bit instruction.  <a href="#a168ffc5ce02a58aeeb1b09789a18b2cc">More...</a><br/></td></tr>
<tr class="separator:a168ffc5ce02a58aeeb1b09789a18b2cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33688f3bece93e537b79954a6551bb85"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a33688f3bece93e537b79954a6551bb85">verifyInstruction</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="../../d2/d5b/classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a33688f3bece93e537b79954a6551bb85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab72ed628900277d4eae139a4161d70f7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ab72ed628900277d4eae139a4161d70f7">isSALUInstr</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ab72ed628900277d4eae139a4161d70f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc08b763d5745201b28d7262ceb5d3c1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#adc08b763d5745201b28d7262ceb5d3c1">isSALUOpSupportedOnVALU</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:adc08b763d5745201b28d7262ceb5d3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6808004fdc3693e924e77120164223ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a6808004fdc3693e924e77120164223ff">getOpRegClass</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, unsigned OpNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a6808004fdc3693e924e77120164223ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the correct register class for <code>OpNo</code>. For target-specific instructions, this will return the register class that has been defined in tablegen. For generic instructions, like REG_SEQUENCE it will return the register class of its machine operand. to infer the correct register class base on the other operands.  <a href="#a6808004fdc3693e924e77120164223ff">More...</a><br/></td></tr>
<tr class="separator:a6808004fdc3693e924e77120164223ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a718bf1c6b53c22f17db3c2cb3abd0c3d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a718bf1c6b53c22f17db3c2cb3abd0c3d">canReadVGPR</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, unsigned OpNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a718bf1c6b53c22f17db3c2cb3abd0c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa21d1855687750f06e5e5bdff5d67247"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aa21d1855687750f06e5e5bdff5d67247">legalizeOpWithMove</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned OpIdx) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:aa21d1855687750f06e5e5bdff5d67247"><td class="mdescLeft">&#160;</td><td class="mdescRight">Legalize the <code>OpIndex</code> operand of this instruction by inserting a MOV. For example: ADD_I32_e32 VGPR0, 15 to MOV VGPR1, 15 ADD_I32_e32 VGPR0, VGPR1.  <a href="#aa21d1855687750f06e5e5bdff5d67247">More...</a><br/></td></tr>
<tr class="separator:aa21d1855687750f06e5e5bdff5d67247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5794295c069a603481612709cd0ca2f6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5794295c069a603481612709cd0ca2f6">legalizeOperands</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a5794295c069a603481612709cd0ca2f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Legalize all operands in this instruction. This function may create new instruction and insert them before <code>MI</code>.  <a href="#a5794295c069a603481612709cd0ca2f6">More...</a><br/></td></tr>
<tr class="separator:a5794295c069a603481612709cd0ca2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cb8cba1f05674da7766886ed1dd96f9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a9cb8cba1f05674da7766886ed1dd96f9">moveSMRDToVALU</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a9cb8cba1f05674da7766886ed1dd96f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a259d7fe8dc4a8d1892c9be17114323d5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a259d7fe8dc4a8d1892c9be17114323d5">moveToVALU</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a259d7fe8dc4a8d1892c9be17114323d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace this instruction's opcode with the equivalent VALU opcode. This function will also move the users of <code>MI</code> to the VALU if necessary.  <a href="#a259d7fe8dc4a8d1892c9be17114323d5">More...</a><br/></td></tr>
<tr class="separator:a259d7fe8dc4a8d1892c9be17114323d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab9bc717f33e1362e97b993051fd0907"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aab9bc717f33e1362e97b993051fd0907">calculateIndirectAddress</a> (unsigned RegIndex, unsigned Channel) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:aab9bc717f33e1362e97b993051fd0907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2772e27dd437f135cce33dc2c0a91cd1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a2772e27dd437f135cce33dc2c0a91cd1">getIndirectAddrRegClass</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a2772e27dd437f135cce33dc2c0a91cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab786c7b20166a90cd02ae21c67ee12a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ab786c7b20166a90cd02ae21c67ee12a3">buildIndirectWrite</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, unsigned ValueReg, unsigned Address, unsigned OffsetReg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:ab786c7b20166a90cd02ae21c67ee12a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b49268c3f44eda7547623c4bffd34a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a68b49268c3f44eda7547623c4bffd34a">buildIndirectRead</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, unsigned ValueReg, unsigned Address, unsigned OffsetReg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a68b49268c3f44eda7547623c4bffd34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ccfdb916891b5fce915dff1696d45b9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5ccfdb916891b5fce915dff1696d45b9">reserveIndirectRegisters</a> (<a class="el" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> &amp;Reserved, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a5ccfdb916891b5fce915dff1696d45b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4309c326e6f682370ddacac61d9eb65a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a4309c326e6f682370ddacac61d9eb65a">LoadM0</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MoveRel, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, unsigned SavReg, unsigned IndexReg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a4309c326e6f682370ddacac61d9eb65a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af13c9b5f58c45331e0763fec117e089f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af13c9b5f58c45331e0763fec117e089f">insertNOPs</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, int Count) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:af13c9b5f58c45331e0763fec117e089f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3daee387dddc0fc3a5eacedda3b9d0b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a3daee387dddc0fc3a5eacedda3b9d0b8">getNamedOperand</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, unsigned OperandName) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a3daee387dddc0fc3a5eacedda3b9d0b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the operand named <code>Op</code>. If <code>MI</code> does not have an operand named <code>Op</code>, this function returns nullptr.  <a href="#a3daee387dddc0fc3a5eacedda3b9d0b8">More...</a><br/></td></tr>
<tr class="separator:a3daee387dddc0fc3a5eacedda3b9d0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06e4c55f861b4260efe0340e40475576"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a06e4c55f861b4260efe0340e40475576">isCoalescableExtInstr</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a06e4c55f861b4260efe0340e40475576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f936d6577533f4e779b4c3a3d41026"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a50f936d6577533f4e779b4c3a3d41026">isLoadFromStackSlot</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int &amp;FrameIndex) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a50f936d6577533f4e779b4c3a3d41026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e1c32a98a30ffc543c1400299f6c721"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a6e1c32a98a30ffc543c1400299f6c721">isLoadFromStackSlotPostFE</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int &amp;FrameIndex) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a6e1c32a98a30ffc543c1400299f6c721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a454ba2c0d486f4e024a61ae85dc8cc92"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a454ba2c0d486f4e024a61ae85dc8cc92">hasLoadFromStackSlot</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d8/da9/classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;MMO, int &amp;FrameIndex) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a454ba2c0d486f4e024a61ae85dc8cc92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad07122fc4a7c80c85acfb78381944c48"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#ad07122fc4a7c80c85acfb78381944c48">isStoreFromStackSlot</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int &amp;FrameIndex) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ad07122fc4a7c80c85acfb78381944c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae80e25b498543ac8e3ba829b2c3f39a3"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#ae80e25b498543ac8e3ba829b2c3f39a3">isStoreFromStackSlotPostFE</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int &amp;FrameIndex) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ae80e25b498543ac8e3ba829b2c3f39a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a414227bd606c05e0afbdff99c7075408"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a414227bd606c05e0afbdff99c7075408">hasStoreFromStackSlot</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d8/da9/classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;MMO, int &amp;FrameIndex) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a414227bd606c05e0afbdff99c7075408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7786ac55ca5783c5be2120df402861c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#ac7786ac55ca5783c5be2120df402861c">convertToThreeAddress</a> (<a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;MFI, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI, <a class="el" href="../../d1/d14/classllvm_1_1LiveVariables.html">LiveVariables</a> *LV) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:ac7786ac55ca5783c5be2120df402861c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a462449198eb0df562f219f841d29555e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a462449198eb0df562f219f841d29555e">canFoldMemoryOperand</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;Ops) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a462449198eb0df562f219f841d29555e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec5f558727a6736f97d01a260bfe5071"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#aec5f558727a6736f97d01a260bfe5071">unfoldMemoryOperand</a> (<a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned Reg, bool UnfoldLoad, bool UnfoldStore, <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;NewMIs) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:aec5f558727a6736f97d01a260bfe5071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2176410e446d74db1f31213fb57989b9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a2176410e446d74db1f31213fb57989b9">unfoldMemoryOperand</a> (<a class="el" href="../../db/d9c/classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="../../d0/d86/regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> * &gt; &amp;NewNodes) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a2176410e446d74db1f31213fb57989b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af714cbefd746aecf9d0ec8430c6551d8"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#af714cbefd746aecf9d0ec8430c6551d8">getOpcodeAfterMemoryUnfold</a> (unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned *LoadRegIndex=nullptr) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:af714cbefd746aecf9d0ec8430c6551d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64e9283a1a8c4e0bd6d4667a6d6022b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#af64e9283a1a8c4e0bd6d4667a6d6022b">shouldScheduleLoadsNear</a> (<a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:af64e9283a1a8c4e0bd6d4667a6d6022b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32a2cafbf119f5f8b0cabc97854ef547"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a32a2cafbf119f5f8b0cabc97854ef547">ReverseBranchCondition</a> (<a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a32a2cafbf119f5f8b0cabc97854ef547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3344db365fa06517c4ab566b17067307"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a3344db365fa06517c4ab566b17067307">insertNoop</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a3344db365fa06517c4ab566b17067307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6185ff6912b2e3faa82fc0c3cdf5193f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a6185ff6912b2e3faa82fc0c3cdf5193f">isPredicated</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a6185ff6912b2e3faa82fc0c3cdf5193f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a080afba11295993b7edf9ac0df9fdd72"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a080afba11295993b7edf9ac0df9fdd72">SubsumesPredicate</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred1, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred2) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a080afba11295993b7edf9ac0df9fdd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1988e9e6385aa2257c9d1408f18d3190"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a1988e9e6385aa2257c9d1408f18d3190">DefinesPredicate</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, std::vector&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a1988e9e6385aa2257c9d1408f18d3190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7feb4a5ded1ea5b4f75d1a215b505906"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a7feb4a5ded1ea5b4f75d1a215b505906">isPredicable</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a7feb4a5ded1ea5b4f75d1a215b505906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b692e8b0d9c8ba1c6360eac7b7498f8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a5b692e8b0d9c8ba1c6360eac7b7498f8">isRegisterStore</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a5b692e8b0d9c8ba1c6360eac7b7498f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad79cd3ceb75195eaa8575901993057b2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#ad79cd3ceb75195eaa8575901993057b2">isRegisterLoad</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ad79cd3ceb75195eaa8575901993057b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a771052863e62bcef0be2aeac85173006"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a771052863e62bcef0be2aeac85173006">getMaskedMIMGOp</a> (uint16_t Opcode, unsigned Channels) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a771052863e62bcef0be2aeac85173006"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a MIMG <code>Opcode</code> that writes all 4 channels, return the equivalent opcode that writes <code>Channels</code> Channels.  <a href="#a771052863e62bcef0be2aeac85173006">More...</a><br/></td></tr>
<tr class="separator:a771052863e62bcef0be2aeac85173006"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:af6e3a10ca630025140331583f44397a2"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af6e3a10ca630025140331583f44397a2">getVALUOp</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)</td></tr>
<tr class="separator:af6e3a10ca630025140331583f44397a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:abe926cc13402d9340ebbb5854497e704"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#abe926cc13402d9340ebbb5854497e704">foldMemoryOperandImpl</a> (<a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;Ops, int FrameIndex) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:abe926cc13402d9340ebbb5854497e704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a910dff06c386dace309ee26d05c21cab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a910dff06c386dace309ee26d05c21cab">foldMemoryOperandImpl</a> (<a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;Ops, <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *LoadMI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a910dff06c386dace309ee26d05c21cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3a2c4e0d9761fadeb987d4e723a0ea"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">getIndirectIndexBegin</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:aeb3a2c4e0d9761fadeb987d4e723a0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31cbc052d92742c2b149cd5c40baf11d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">getIndirectIndexEnd</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a31cbc052d92742c2b149cd5c40baf11d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a2f5ef31b17eb7e505fcaeb3a3cf45ac8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a2f5ef31b17eb7e505fcaeb3a3cf45ac8">ST</a></td></tr>
<tr class="separator:a2f5ef31b17eb7e505fcaeb3a3cf45ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:aa7766f6f2baa6e8bca9db6803fc4e700"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aa7766f6f2baa6e8bca9db6803fc4e700">buildExtractSubReg</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI, <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;SuperReg, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC, unsigned SubIdx, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:aa7766f6f2baa6e8bca9db6803fc4e700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea72bc23e2dfd809470b5183a6ad36b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aea72bc23e2dfd809470b5183a6ad36b8">buildExtractSubRegOrImm</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI, <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;SuperReg, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC, unsigned SubIdx, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:aea72bc23e2dfd809470b5183a6ad36b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac91634c3defde698fd74f26e283bcc13"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ac91634c3defde698fd74f26e283bcc13">split64BitImm</a> (<a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;Worklist, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ac91634c3defde698fd74f26e283bcc13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41daafc89aaf8b6c57dd3fef5da58613"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a41daafc89aaf8b6c57dd3fef5da58613">splitScalar64BitUnaryOp</a> (<a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;Worklist, <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *Inst, unsigned Opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a41daafc89aaf8b6c57dd3fef5da58613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae18e45c57234a04b0a8d485c69eb063e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ae18e45c57234a04b0a8d485c69eb063e">splitScalar64BitBinaryOp</a> (<a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;Worklist, <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *Inst, unsigned Opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ae18e45c57234a04b0a8d485c69eb063e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeccff7c8f1e3f42929b71bfd5776b7f9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aeccff7c8f1e3f42929b71bfd5776b7f9">splitScalar64BitBCNT</a> (<a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;Worklist, <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *Inst) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:aeccff7c8f1e3f42929b71bfd5776b7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e5dcc527eea318fb7defde6c9d617f6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a3e5dcc527eea318fb7defde6c9d617f6">addDescImplicitUseDef</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a3e5dcc527eea318fb7defde6c9d617f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr class="memitem:a55d9a298eefc229476399189a99a6199"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a></td></tr>
<tr class="separator:a55d9a298eefc229476399189a99a6199"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="../../d9/dc7/SIInstrInfo_8h_source.html#l00024">24</a> of file <a class="el" href="../../d9/dc7/SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a432cc4c133f32490873be6b349e16996"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">SIInstrInfo::SIInstrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>st</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00027">27</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  : <a class="code" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a8e9d09d6940701c1245397a7ec28c2bc">AMDGPUInstrInfo</a>(st),</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>(st) { }</div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a55d9a298eefc229476399189a99a6199"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">llvm::SIInstrInfo::RI</a></div><div class="ttdeci">const SIRegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00026">SIInstrInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a8e9d09d6940701c1245397a7ec28c2bc"><div class="ttname"><a href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a8e9d09d6940701c1245397a7ec28c2bc">llvm::AMDGPUInstrInfo::AMDGPUInstrInfo</a></div><div class="ttdeci">AMDGPUInstrInfo(const AMDGPUSubtarget &amp;st)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00033">AMDGPUInstrInfo.cpp:33</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a3e5dcc527eea318fb7defde6c9d617f6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::addDescImplicitUseDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>Desc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01565">1565</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;                                                                  {</div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  <span class="comment">// Add the implict and explicit register definitions.</span></div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;  <span class="keywordflow">if</span> (NewDesc.ImplicitUses) {</div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; NewDesc.ImplicitUses[i]; ++i) {</div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = NewDesc.ImplicitUses[i];</div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;      Inst-&gt;addOperand(<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a18124eff2d5106b9bf041f948a1912cc">MachineOperand::CreateReg</a>(Reg, <span class="keyword">false</span>, <span class="keyword">true</span>));</div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;    }</div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;  }</div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;</div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;  <span class="keywordflow">if</span> (NewDesc.ImplicitDefs) {</div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; NewDesc.ImplicitDefs[i]; ++i) {</div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;      <span class="keywordtype">unsigned</span> Reg = NewDesc.ImplicitDefs[i];</div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;      Inst-&gt;addOperand(<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a18124eff2d5106b9bf041f948a1912cc">MachineOperand::CreateReg</a>(Reg, <span class="keyword">true</span>, <span class="keyword">true</span>));</div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;    }</div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;  }</div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a18124eff2d5106b9bf041f948a1912cc"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a18124eff2d5106b9bf041f948a1912cc">llvm::MachineOperand::CreateReg</a></div><div class="ttdeci">static MachineOperand CreateReg(unsigned Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isEarlyClobber=false, unsigned SubReg=0, bool isDebug=false, bool isInternalRead=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00576">MachineOperand.h:576</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa7766f6f2baa6e8bca9db6803fc4e700"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned SIInstrInfo::buildExtractSubReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>SuperReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SuperRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SubRC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00821">821</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;                                               {</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(SuperReg.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>());</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  <span class="keywordtype">unsigned</span> NewSuperReg = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(SuperRC);</div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <span class="keywordtype">unsigned</span> SubReg = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(SubRC);</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <span class="comment">// Just in case the super register is itself a sub-register, copy it to a new</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <span class="comment">// value so we don&#39;t need to worry about merging its subreg index with the</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <span class="comment">// SubIdx passed to this function. The register coalescer should be able to</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <span class="comment">// eliminate this extra copy.</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MI-&gt;getParent(), <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, MI-&gt;getDebugLoc(), <span class="keyword">get</span>(<a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">TargetOpcode::COPY</a>),</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;          NewSuperReg)</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(SuperReg);</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MI-&gt;getParent(), <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, MI-&gt;getDebugLoc(), <span class="keyword">get</span>(<a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">TargetOpcode::COPY</a>),</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;          SubReg)</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(NewSuperReg, 0, SubIdx);</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  <span class="keywordflow">return</span> SubReg;</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a76c3c7e3d4f11b4cfad37fc0449c9635"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">unsigned createVirtualRegister(const TargetRegisterClass *RegClass)</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00097">MachineRegisterInfo.cpp:97</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00227">MachineOperand.h:227</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">llvm::TargetOpcode::COPY</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00086">TargetOpcodes.h:86</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a34ab07c56acf0fe7f68a6da0d514bec7"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">llvm::MachineInstrBuilder::addOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addOperand(const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00166">MachineInstrBuilder.h:166</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aea72bc23e2dfd809470b5183a6ad36b8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> SIInstrInfo::buildExtractSubRegOrImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>SuperReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SuperRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SubRC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00847">847</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;                                          {</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  <span class="keywordflow">if</span> (Op.isImm()) {</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <span class="comment">// XXX - Is there a better way to do this?</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    <span class="keywordflow">if</span> (SubIdx == AMDGPU::sub0)</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(Op.getImm() &amp; 0xFFFFFFFF);</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    <span class="keywordflow">if</span> (SubIdx == AMDGPU::sub1)</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(Op.getImm() &gt;&gt; 32);</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled register index for immediate&quot;</span>);</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  }</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  <span class="keywordtype">unsigned</span> SubReg = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aa7766f6f2baa6e8bca9db6803fc4e700">buildExtractSubReg</a>(MII, MRI, Op, SuperRC,</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;                                       SubIdx, SubRC);</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a18124eff2d5106b9bf041f948a1912cc">MachineOperand::CreateReg</a>(SubReg, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aa7766f6f2baa6e8bca9db6803fc4e700"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aa7766f6f2baa6e8bca9db6803fc4e700">llvm::SIInstrInfo::buildExtractSubReg</a></div><div class="ttdeci">unsigned buildExtractSubReg(MachineBasicBlock::iterator MI, MachineRegisterInfo &amp;MRI, MachineOperand &amp;SuperReg, const TargetRegisterClass *SuperRC, unsigned SubIdx, const TargetRegisterClass *SubRC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00821">SIInstrInfo.cpp:821</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a18124eff2d5106b9bf041f948a1912cc"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a18124eff2d5106b9bf041f948a1912cc">llvm::MachineOperand::CreateReg</a></div><div class="ttdeci">static MachineOperand CreateReg(unsigned Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isEarlyClobber=false, unsigned SubReg=0, bool isDebug=false, bool isInternalRead=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00576">MachineOperand.h:576</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab09679b541a6ba1219b3602569847364"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">llvm::MachineOperand::CreateImm</a></div><div class="ttdeci">static MachineOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00558">MachineOperand.h:558</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a68b49268c3f44eda7547623c4bffd34a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> SIInstrInfo::buildIndirectRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ValueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OffsetReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#ac206a9e05497ffaa6378d1a152953ab7">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01601">1601</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;                                                                               {</div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a> = MBB-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">findDebugLoc</a>(I);</div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;  <span class="keywordtype">unsigned</span> IndirectBaseReg = AMDGPU::VReg_32RegClass.getRegister(</div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;                                      <a class="code" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">getIndirectIndexBegin</a>(*MBB-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>()));</div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;</div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, I, DL, <span class="keyword">get</span>(AMDGPU::SI_INDIRECT_SRC))</div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(I-&gt;getOperand(0))</div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;          .addOperand(I-&gt;getOperand(1))</div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;          .addReg(IndirectBaseReg)</div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(OffsetReg)</div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0);</div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;</div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="../../dc/d65/classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2d/DebugLoc_8h_source.html#l00029">DebugLoc.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a7f7b8906dab43d37c78e10eafe4c424f"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a></div><div class="ttdeci">INITIALIZE_TM_PASS(GlobalMerge,&quot;global-merge&quot;,&quot;Merge global variables&quot;, false, false) bool GlobalMerge const DataLayout * DL</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dca/GlobalMerge_8cpp_source.html#l00146">GlobalMerge.cpp:146</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a45028d169700cac71cf6c613a94236ee"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">llvm::MachineBasicBlock::findDebugLoc</a></div><div class="ttdeci">DebugLoc findDebugLoc(instr_iterator MBBI)</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_aeb3a2c4e0d9761fadeb987d4e723a0ea"><div class="ttname"><a href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">llvm::AMDGPUInstrInfo::getIndirectIndexBegin</a></div><div class="ttdeci">int getIndirectIndexBegin(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00277">AMDGPUInstrInfo.cpp:277</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a34ab07c56acf0fe7f68a6da0d514bec7"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">llvm::MachineInstrBuilder::addOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addOperand(const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00166">MachineInstrBuilder.h:166</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab786c7b20166a90cd02ae21c67ee12a3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> SIInstrInfo::buildIndirectWrite </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ValueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OffsetReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a512b0ea372fdcec9afe4a47f376b63ce">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01583">1583</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;                                                                               {</div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a> = MBB-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">findDebugLoc</a>(I);</div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;  <span class="keywordtype">unsigned</span> IndirectBaseReg = AMDGPU::VReg_32RegClass.getRegister(</div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;                                      <a class="code" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">getIndirectIndexBegin</a>(*MBB-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>()));</div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;</div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, I, DL, <span class="keyword">get</span>(AMDGPU::SI_INDIRECT_DST_V1))</div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(IndirectBaseReg, <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(I-&gt;getOperand(0))</div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;          .addReg(IndirectBaseReg)</div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(OffsetReg)</div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(ValueReg);</div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="../../dc/d65/classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2d/DebugLoc_8h_source.html#l00029">DebugLoc.h:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a1fb8480941b7c54f5dcd665aa6f964cca72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00031">MachineInstrBuilder.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a7f7b8906dab43d37c78e10eafe4c424f"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a></div><div class="ttdeci">INITIALIZE_TM_PASS(GlobalMerge,&quot;global-merge&quot;,&quot;Merge global variables&quot;, false, false) bool GlobalMerge const DataLayout * DL</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dca/GlobalMerge_8cpp_source.html#l00146">GlobalMerge.cpp:146</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a45028d169700cac71cf6c613a94236ee"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">llvm::MachineBasicBlock::findDebugLoc</a></div><div class="ttdeci">DebugLoc findDebugLoc(instr_iterator MBBI)</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_aeb3a2c4e0d9761fadeb987d4e723a0ea"><div class="ttname"><a href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">llvm::AMDGPUInstrInfo::getIndirectIndexBegin</a></div><div class="ttdeci">int getIndirectIndexBegin(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00277">AMDGPUInstrInfo.cpp:277</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a34ab07c56acf0fe7f68a6da0d514bec7"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">llvm::MachineInstrBuilder::addOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addOperand(const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00166">MachineInstrBuilder.h:166</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac913966953b9babaac3b59f0b1fbf434"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * SIInstrInfo::buildMovInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a4dd3274adf847c8498e68477749de20d">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00430">430</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                                                                {</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, I, MBB-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">findDebugLoc</a>(I), <span class="keyword">get</span>(AMDGPU::V_MOV_B32_e32),</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                 DstReg) .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SrcReg);</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;}</div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a45028d169700cac71cf6c613a94236ee"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">llvm::MachineBasicBlock::findDebugLoc</a></div><div class="ttdeci">DebugLoc findDebugLoc(instr_iterator MBBI)</div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aab9bc717f33e1362e97b993051fd0907"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned SIInstrInfo::calculateIndirectAddress </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#ad568e7cafe11152d84bc91da24e1fa20">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01399">1399</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;                                                                         {</div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Channel == 0);</div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;  <span class="keywordflow">return</span> RegIndex;</div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;}</div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a462449198eb0df562f219f841d29555e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::canFoldMemoryOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00189">189</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                                                                 {</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a718bf1c6b53c22f17db3c2cb3abd0c3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::canReadVGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OpNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if it is legal for the operand at index <code>OpNo</code> to read a VGPR. </dd></dl>

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00789">789</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;                                                                         {</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()) {</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">AMDGPU::COPY</a>:</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9">AMDGPU::REG_SEQUENCE</a>:</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43ae41f9ca68ba5e8b9613cea03652ebd72">AMDGPU::PHI</a>:</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43ad3506645ead9c261e97d81544a602848">AMDGPU::INSERT_SUBREG</a>:</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">hasVGPRs</a>(<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a6808004fdc3693e924e77120164223ff">getOpRegClass</a>(MI, 0));</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">hasVGPRs</a>(<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a6808004fdc3693e924e77120164223ff">getOpRegClass</a>(MI, OpNo));</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  }</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a55d9a298eefc229476399189a99a6199"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">llvm::SIInstrInfo::RI</a></div><div class="ttdeci">const SIRegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00026">SIInstrInfo.h:26</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a115ab05f8cddeb3059603ff085ecab7b"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">llvm::SIRegisterInfo::hasVGPRs</a></div><div class="ttdeci">bool hasVGPRs(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00105">SIRegisterInfo.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9">llvm::TargetOpcode::REG_SEQUENCE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00082">TargetOpcodes.h:82</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43ae41f9ca68ba5e8b9613cea03652ebd72"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43ae41f9ca68ba5e8b9613cea03652ebd72">llvm::TargetOpcode::PHI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00026">TargetOpcodes.h:26</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">llvm::TargetOpcode::COPY</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00086">TargetOpcodes.h:86</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43ad3506645ead9c261e97d81544a602848"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43ad3506645ead9c261e97d81544a602848">llvm::TargetOpcode::INSERT_SUBREG</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00049">TargetOpcodes.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a6808004fdc3693e924e77120164223ff"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a6808004fdc3693e924e77120164223ff">llvm::SIInstrInfo::getOpRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getOpRegClass(const MachineInstr &amp;MI, unsigned OpNo) const </div><div class="ttdoc">Return the correct register class for OpNo. For target-specific instructions, this will return the re...</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00777">SIInstrInfo.cpp:777</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab01b473ec8daee29c89f51c4a6101ddd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * SIInstrInfo::commuteInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>NewMI</em> = <code><a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00388">388</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;                                                                {</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>()-&gt;<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>() &lt; 3 || !MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>())</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="comment">// Cannot commute VOP2 if src0 is SGPR.</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ae34f68aab9ec9e67b9d7cb611a0b39e0">isVOP2</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()) &amp;&amp; MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp;</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;      <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a5dbb9fe4d28e1990553a4d19b7a0833d">isSGPRClass</a>(MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())))</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;   <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>()) {</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <span class="comment">// XXX: Commute instructions with FPImm operands</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="keywordflow">if</span> (NewMI || MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a8e77ed930873a9741198fd01a943bde8">isFPImm</a>() ||</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;       (!<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ae34f68aab9ec9e67b9d7cb611a0b39e0">isVOP2</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()) &amp;&amp; !<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af40b6ac84bacfee1f9931e209430204b">isVOP3</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()))) {</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    }</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="comment">// XXX: Commute VOP3 instructions with abs and neg set.</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af40b6ac84bacfee1f9931e209430204b">isVOP3</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()) &amp;&amp;</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">AMDGPU::getNamedOperandIdx</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(),</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                        <a class="code" href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fac7d965d1f23189a93f8a5a4aed5bf161">AMDGPU::OpName::abs</a>)).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>() ||</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;         MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">AMDGPU::getNamedOperandIdx</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(),</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                        AMDGPU::OpName::neg)).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()))</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <span class="keywordtype">unsigned</span> SubReg = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#aca37b55b20f45c96067bac1d4f1dcb7f">getSubReg</a>();</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>());</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7db02b21d284294b8d9369803fe1c13b">ChangeToRegister</a>(Reg, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(SubReg);</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    MI = <a class="code" href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a5c36456408da4afa0fa2f60a9da88ddb">TargetInstrInfo::commuteInstruction</a>(MI, NewMI);</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  }</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="keywordflow">if</span> (MI)</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5688899bb1f9258d2db67789b16af659">commuteOpcode</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>())));</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>;</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a55d9a298eefc229476399189a99a6199"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">llvm::SIInstrInfo::RI</a></div><div class="ttdeci">const SIRegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00026">SIInstrInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7db02b21d284294b8d9369803fe1c13b"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a7db02b21d284294b8d9369803fe1c13b">llvm::MachineOperand::ChangeToRegister</a></div><div class="ttdeci">void ChangeToRegister(unsigned Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isDebug=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l00128">MachineInstr.cpp:128</a></div></div>
<div class="ttc" id="namespacellvm_1_1LibFunc_html_abf8f6830387f338fed0bce2e65108c6fac7d965d1f23189a93f8a5a4aed5bf161"><div class="ttname"><a href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fac7d965d1f23189a93f8a5a4aed5bf161">llvm::LibFunc::abs</a></div><div class="ttdoc">int abs(int j); </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1a/TargetLibraryInfo_8h_source.html#l00089">TargetLibraryInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00227">MachineOperand.h:227</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab3904d3601dbe52865d5f2e33a06d80d"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00556">MachineRegisterInfo.h:556</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7b5fe96d88954efc855e6c466207e535"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00274">MachineInstr.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a5c36456408da4afa0fa2f60a9da88ddb"><div class="ttname"><a href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a5c36456408da4afa0fa2f60a9da88ddb">llvm::TargetInstrInfo::commuteInstruction</a></div><div class="ttdeci">virtual MachineInstr * commuteInstruction(MachineInstr *MI, bool NewMI=false) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d14/TargetInstrInfo_8cpp_source.html#l00121">TargetInstrInfo.cpp:121</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00407">MachineOperand.h:407</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa7e43fc5b201a1cc5b2b0f1f72963dd2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">llvm::MachineOperand::ChangeToImmediate</a></div><div class="ttdeci">void ChangeToImmediate(int64_t ImmVal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l00111">MachineInstr.cpp:111</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aca37b55b20f45c96067bac1d4f1dcb7f"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#aca37b55b20f45c96067bac1d4f1dcb7f">llvm::MachineOperand::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00269">MachineOperand.h:269</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1ecb35298bc4d1fe03997959e1210c87"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">llvm::MachineInstr::setDesc</a></div><div class="ttdeci">void setDesc(const MCInstrDesc &amp;tid)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l01079">MachineInstr.h:1079</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a5dbb9fe4d28e1990553a4d19b7a0833d"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a5dbb9fe4d28e1990553a4d19b7a0833d">llvm::SIRegisterInfo::isSGPRClass</a></div><div class="ttdeci">bool isSGPRClass(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00098">SIRegisterInfo.cpp:98</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8e77ed930873a9741198fd01a943bde8"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a8e77ed930873a9741198fd01a943bde8">llvm::MachineOperand::isFPImm</a></div><div class="ttdeci">bool isFPImm() const </div><div class="ttdoc">isFPImm - Tests if this is a MO_FPImmediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00233">MachineOperand.h:233</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af40b6ac84bacfee1f9931e209430204b"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af40b6ac84bacfee1f9931e209430204b">llvm::SIInstrInfo::isVOP3</a></div><div class="ttdeci">bool isVOP3(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00494">SIInstrInfo.cpp:494</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00031">MachineRegisterInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a5688899bb1f9258d2db67789b16af659"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5688899bb1f9258d2db67789b16af659">llvm::SIInstrInfo::commuteOpcode</a></div><div class="ttdeci">unsigned commuteOpcode(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00171">SIInstrInfo.cpp:171</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00167">MachineFunction.h:167</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a001d31fcea92be51d2999826b806606f"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">llvm::MachineOperand::setSubReg</a></div><div class="ttdeci">void setSubReg(unsigned subReg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00344">MachineOperand.h:344</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a96fc2c48f4966f446aa082e866338c23"><div class="ttname"><a href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIndex)</div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ae34f68aab9ec9e67b9d7cb611a0b39e0"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ae34f68aab9ec9e67b9d7cb611a0b39e0">llvm::SIInstrInfo::isVOP2</a></div><div class="ttdeci">bool isVOP2(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00490">SIInstrInfo.cpp:490</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5688899bb1f9258d2db67789b16af659"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned SIInstrInfo::commuteOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00171">171</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                                                         {</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordtype">int</span> NewOpc;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="comment">// Try to map original to commuted opcode</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keywordflow">if</span> ((NewOpc = <a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a6e12da455f5ce0c4a83b4267f82ae366">AMDGPU::getCommuteRev</a>(Opcode)) != -1)</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordflow">return</span> NewOpc;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="comment">// Try to map commuted to original opcode</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keywordflow">if</span> ((NewOpc = <a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a02284451a0c9745add36a0016d9e52e4">AMDGPU::getCommuteOrig</a>(Opcode)) != -1)</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="keywordflow">return</span> NewOpc;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordflow">return</span> Opcode;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a02284451a0c9745add36a0016d9e52e4"><div class="ttname"><a href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a02284451a0c9745add36a0016d9e52e4">llvm::AMDGPU::getCommuteOrig</a></div><div class="ttdeci">int getCommuteOrig(uint16_t Opcode)</div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a6e12da455f5ce0c4a83b4267f82ae366"><div class="ttname"><a href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a6e12da455f5ce0c4a83b4267f82ae366">llvm::AMDGPU::getCommuteRev</a></div><div class="ttdeci">int getCommuteRev(uint16_t Opcode)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac7786ac55ca5783c5be2120df402861c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * AMDGPUInstrInfo::convertToThreeAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>MFI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d14/classllvm_1_1LiveVariables.html">LiveVariables</a> *&#160;</td>
          <td class="paramname"><em>LV</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00083">83</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                                               {</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a485723b6d29c01aae976003e3984e76a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::copyPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>KillSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a3c208e5af77c8f1d9ec52c3f3eeaaac7">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00036">36</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;                                             {</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="comment">// If we are trying to copy to or from SCC, there is a bug somewhere else in</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="comment">// the backend.  While it may be theoretically possible to do this, it should</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="comment">// never be necessary.</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(DestReg != AMDGPU::SCC &amp;&amp; SrcReg != AMDGPU::SCC);</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_15[] = {</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2, AMDGPU::sub3,</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    AMDGPU::sub4, AMDGPU::sub5, AMDGPU::sub6, AMDGPU::sub7,</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    AMDGPU::sub8, AMDGPU::sub9, AMDGPU::sub10, AMDGPU::sub11,</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    AMDGPU::sub12, AMDGPU::sub13, AMDGPU::sub14, AMDGPU::sub15, 0</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  };</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_7[] = {</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2, AMDGPU::sub3,</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    AMDGPU::sub4, AMDGPU::sub5, AMDGPU::sub6, AMDGPU::sub7, 0</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  };</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_3[] = {</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2, AMDGPU::sub3, 0</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  };</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_2[] = {</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2, 0</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  };</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> int16_t Sub0_1[] = {</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    AMDGPU::sub0, AMDGPU::sub1, 0</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  };</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keywordtype">unsigned</span> Opcode;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keyword">const</span> int16_t *SubIndices;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordflow">if</span> (AMDGPU::M0 == DestReg) {</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="comment">// Check if M0 isn&#39;t already set to this value</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a0848c971395758cf592821550b725853">MachineBasicBlock::reverse_iterator</a> E = MBB.<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">rend</a>(),</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;      <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a0848c971395758cf592821550b725853">MachineBasicBlock::reverse_iterator</a>(MI); <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;definesRegister(AMDGPU::M0))</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;      <span class="keywordtype">unsigned</span> Opc = <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOpcode();</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;      <span class="keywordflow">if</span> (Opc != <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">TargetOpcode::COPY</a> &amp;&amp; Opc != AMDGPU::S_MOV_B32)</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;readsRegister(SrcReg))</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;      <span class="comment">// The copy isn&#39;t necessary</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    }</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  }</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordflow">if</span> (AMDGPU::SReg_32RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg)) {</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(AMDGPU::SReg_32RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg));</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::S_MOV_B32), DestReg)</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;            .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SrcReg, <a class="code" href="../../d9/d4a/namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::SReg_64RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg)) {</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(AMDGPU::SReg_64RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg));</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::S_MOV_B64), DestReg)</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;            .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SrcReg, <a class="code" href="../../d9/d4a/namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::SReg_128RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg)) {</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(AMDGPU::SReg_128RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg));</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    Opcode = AMDGPU::S_MOV_B32;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    SubIndices = Sub0_3;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::SReg_256RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg)) {</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(AMDGPU::SReg_256RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg));</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    Opcode = AMDGPU::S_MOV_B32;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    SubIndices = Sub0_7;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::SReg_512RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg)) {</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(AMDGPU::SReg_512RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg));</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    Opcode = AMDGPU::S_MOV_B32;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    SubIndices = Sub0_15;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::VReg_32RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg)) {</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(AMDGPU::VReg_32RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg) ||</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;           AMDGPU::SReg_32RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg));</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::V_MOV_B32_e32), DestReg)</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;            .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SrcReg, <a class="code" href="../../d9/d4a/namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::VReg_64RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg)) {</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(AMDGPU::VReg_64RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg) ||</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;           AMDGPU::SReg_64RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg));</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    Opcode = AMDGPU::V_MOV_B32_e32;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    SubIndices = Sub0_1;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::VReg_96RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg)) {</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(AMDGPU::VReg_96RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg));</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    Opcode = AMDGPU::V_MOV_B32_e32;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    SubIndices = Sub0_2;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::VReg_128RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg)) {</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(AMDGPU::VReg_128RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg) ||</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;           AMDGPU::SReg_128RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg));</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    Opcode = AMDGPU::V_MOV_B32_e32;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    SubIndices = Sub0_3;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::VReg_256RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg)) {</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(AMDGPU::VReg_256RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg) ||</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;           AMDGPU::SReg_256RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg));</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    Opcode = AMDGPU::V_MOV_B32_e32;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    SubIndices = Sub0_7;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::VReg_512RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg)) {</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(AMDGPU::VReg_512RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg) ||</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;           AMDGPU::SReg_512RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg));</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    Opcode = AMDGPU::V_MOV_B32_e32;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    SubIndices = Sub0_15;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Can&#39;t copy register!&quot;</span>);</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  }</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordflow">while</span> (<span class="keywordtype">unsigned</span> SubIdx = *SubIndices++) {</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="../../d8/df5/Chapter3_2toy_8cpp.html#a273f780131bbe21658cfc4d34210ff4b">Builder</a> = <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MI, DL,</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;      <span class="keyword">get</span>(Opcode), <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.getSubReg(DestReg, SubIdx));</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    Builder.<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.getSubReg(SrcReg, SubIdx), <a class="code" href="../../d9/d4a/namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">if</span> (*SubIndices)</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      Builder.<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(DestReg, <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  }</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a55d9a298eefc229476399189a99a6199"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">llvm::SIInstrInfo::RI</a></div><div class="ttdeci">const SIRegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00026">SIInstrInfo.h:26</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00032">MachineInstrBuilder.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a1fb8480941b7c54f5dcd665aa6f964cca72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00031">MachineInstrBuilder.h:31</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="Value_8cpp_html_a0dc0b399b3dd3e596ac5af5850dbbf8a"><div class="ttname"><a href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a></div><div class="ttdeci">static bool contains(SmallPtrSet&lt; ConstantExpr *, 4 &gt; &amp;Cache, ConstantExpr *Expr, Constant *C)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d74/Value_8cpp_source.html#l00306">Value.cpp:306</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a2a25c462b91ac5da41f4ab7edc32b650"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">llvm::MachineBasicBlock::rend</a></div><div class="ttdeci">reverse_iterator rend()</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00247">MachineBasicBlock.h:247</a></div></div>
<div class="ttc" id="namespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00394">MachineInstrBuilder.h:394</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">llvm::TargetOpcode::COPY</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00086">TargetOpcodes.h:86</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="Chapter3_2toy_8cpp_html_a273f780131bbe21658cfc4d34210ff4b"><div class="ttname"><a href="../../d8/df5/Chapter3_2toy_8cpp.html#a273f780131bbe21658cfc4d34210ff4b">Builder</a></div><div class="ttdeci">static IRBuilder Builder(getGlobalContext())</div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a0848c971395758cf592821550b725853"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a0848c971395758cf592821550b725853">llvm::MachineBasicBlock::reverse_iterator</a></div><div class="ttdeci">std::reverse_iterator&lt; iterator &gt; reverse_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1988e9e6385aa2257c9d1408f18d3190"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::DefinesPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00252">252</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                                                                             {</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af354581d2042e6cea5967a35d60aa3c3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::expandPostRAPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00310">310</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                                                                       {</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <a class="code" href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI =</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;      MI-&gt;getParent()-&gt;getParent()-&gt;getInfo&lt;<a class="code" href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI-&gt;getParent();</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a> = MBB.findDebugLoc(MI);</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="keywordflow">switch</span> (MI-&gt;getOpcode()) {</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a12b02ad94e9207b7ab5f4b31f97677f2">AMDGPUInstrInfo::expandPostRAPseudo</a>(MI);</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="comment">// SGPR register spill</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_SAVE:</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_SAVE:</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_SAVE:</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_SAVE: {</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="keywordtype">unsigned</span> NumSubRegs = <a class="code" href="../../d0/d4c/SIInstrInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">getNumSubRegsForSpillOp</a>(MI-&gt;getOpcode());</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a> = MI-&gt;getOperand(2).getImm();</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = NumSubRegs; i &lt; e; ++i) {</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;      <a class="code" href="../../d3/da0/structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">SIMachineFunctionInfo::SpilledReg</a> Spill;</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;      <span class="keywordtype">unsigned</span> SubReg = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a54e4a4ce6cbdb33ffcc22f2679676a42">getPhysRegSubReg</a>(MI-&gt;getOperand(1).getReg(),</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                                            &amp;AMDGPU::SGPR_32RegClass, i);</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;      Spill = MFI-&gt;<a class="code" href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html#a977185a981785e79fc43133a52812581">SpillTracker</a>.<a class="code" href="../../db/ded/structllvm_1_1SIMachineFunctionInfo_1_1RegSpillTracker.html#ab32f4131a175fc93dabbd65b75d08bec">getSpilledReg</a>(FrameIndex);</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::V_WRITELANE_B32),</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;              MI-&gt;getOperand(0).getReg())</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;              .addReg(SubReg)</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Spill.<a class="code" href="../../d3/da0/structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a712453168212ed17dd05eab158dcaa17">Lane</a> + i);</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    }</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    MI-&gt;eraseFromParent();</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  }</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="comment">// SGPR register restore</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_RESTORE:</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_RESTORE:</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_RESTORE:</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_RESTORE:</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_RESTORE: {</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keywordtype">unsigned</span> NumSubRegs = <a class="code" href="../../d0/d4c/SIInstrInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">getNumSubRegsForSpillOp</a>(MI-&gt;getOpcode());</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = NumSubRegs; i &lt; e; ++i) {</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;      <a class="code" href="../../d3/da0/structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">SIMachineFunctionInfo::SpilledReg</a> Spill;</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;      <span class="keywordtype">unsigned</span> FrameIndex = MI-&gt;getOperand(2).getImm();</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      <span class="keywordtype">unsigned</span> SubReg = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a54e4a4ce6cbdb33ffcc22f2679676a42">getPhysRegSubReg</a>(MI-&gt;getOperand(0).getReg(),</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                                   &amp;AMDGPU::SGPR_32RegClass, i);</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;      Spill = MFI-&gt;<a class="code" href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html#a977185a981785e79fc43133a52812581">SpillTracker</a>.<a class="code" href="../../db/ded/structllvm_1_1SIMachineFunctionInfo_1_1RegSpillTracker.html#ab32f4131a175fc93dabbd65b75d08bec">getSpilledReg</a>(FrameIndex);</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;      <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::V_READLANE_B32), SubReg)</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(MI-&gt;getOperand(1).getReg())</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;              .addImm(Spill.<a class="code" href="../../d3/da0/structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a712453168212ed17dd05eab158dcaa17">Lane</a> + i);</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    }</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af13c9b5f58c45331e0763fec117e089f">insertNOPs</a>(MI, 3);</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    MI-&gt;eraseFromParent();</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  }</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SI_CONSTDATA_PTR: {</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MI-&gt;getOperand(0).getReg();</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="keywordtype">unsigned</span> RegLo = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.getSubReg(Reg, AMDGPU::sub0);</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordtype">unsigned</span> RegHi = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.getSubReg(Reg, AMDGPU::sub1);</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::S_GETPC_B64), Reg);</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="comment">// Add 32-bit offset from this instruction to the start of the constant data.</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::S_ADD_I32), RegLo)</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;            .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(RegLo)</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;            .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#ac6dab9a22673d6a98b3396fa6c9525b8">addTargetIndex</a>(<a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecaf272dd7e3cb82c0cfe63d334df30b2bd">AMDGPU::TI_CONSTDATA_START</a>)</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;            .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(AMDGPU::SCC, <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::S_ADDC_U32), RegHi)</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;            .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(RegHi)</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;            .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;            .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(AMDGPU::SCC, <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>)</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;            .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(AMDGPU::SCC, <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    MI-&gt;eraseFromParent();</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  }</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  }</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a55d9a298eefc229476399189a99a6199"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">llvm::SIInstrInfo::RI</a></div><div class="ttdeci">const SIRegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00026">SIInstrInfo.h:26</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a54e4a4ce6cbdb33ffcc22f2679676a42"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a54e4a4ce6cbdb33ffcc22f2679676a42">llvm::SIRegisterInfo::getPhysRegSubReg</a></div><div class="ttdeci">unsigned getPhysRegSubReg(unsigned Reg, const TargetRegisterClass *SubRC, unsigned Channel) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00148">SIRegisterInfo.cpp:148</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00032">MachineInstrBuilder.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_abe1ffb7444626273ec47b5526acfdeecaf272dd7e3cb82c0cfe63d334df30b2bd"><div class="ttname"><a href="../../d2/d03/namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecaf272dd7e3cb82c0cfe63d334df30b2bd">llvm::AMDGPU::TI_CONSTDATA_START</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d4e/AMDGPU_8h_source.html#l00069">AMDGPU.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="../../dc/d65/classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2d/DebugLoc_8h_source.html#l00029">DebugLoc.h:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a1fb8480941b7c54f5dcd665aa6f964cca72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00031">MachineInstrBuilder.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a999c78fd2b7e94a4831025beed90e47d"><div class="ttname"><a href="../../d0/d4c/SIInstrInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">getNumSubRegsForSpillOp</a></div><div class="ttdeci">static unsigned getNumSubRegsForSpillOp(unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00275">SIInstrInfo.cpp:275</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a7f7b8906dab43d37c78e10eafe4c424f"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a></div><div class="ttdeci">INITIALIZE_TM_PASS(GlobalMerge,&quot;global-merge&quot;,&quot;Merge global variables&quot;, false, false) bool GlobalMerge const DataLayout * DL</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dca/GlobalMerge_8cpp_source.html#l00146">GlobalMerge.cpp:146</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1RegSpillTracker_html_ab32f4131a175fc93dabbd65b75d08bec"><div class="ttname"><a href="../../db/ded/structllvm_1_1SIMachineFunctionInfo_1_1RegSpillTracker.html#ab32f4131a175fc93dabbd65b75d08bec">llvm::SIMachineFunctionInfo::RegSpillTracker::getSpilledReg</a></div><div class="ttdeci">const SpilledReg &amp; getSpilledReg(unsigned FrameIndex)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d04/SIMachineFunctionInfo_8cpp_source.html#l00095">SIMachineFunctionInfo.cpp:95</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a12b02ad94e9207b7ab5f4b31f97677f2"><div class="ttname"><a href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a12b02ad94e9207b7ab5f4b31f97677f2">llvm::AMDGPUInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineBasicBlock::iterator MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00124">AMDGPUInstrInfo.cpp:124</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ac6dab9a22673d6a98b3396fa6c9525b8"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#ac6dab9a22673d6a98b3396fa6c9525b8">llvm::MachineInstrBuilder::addTargetIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addTargetIndex(unsigned Idx, int64_t Offset=0, unsigned char TargetFlags=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00116">MachineInstrBuilder.h:116</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html_a712453168212ed17dd05eab158dcaa17"><div class="ttname"><a href="../../d3/da0/structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a712453168212ed17dd05eab158dcaa17">llvm::SIMachineFunctionInfo::SpilledReg::Lane</a></div><div class="ttdeci">int Lane</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd6/SIMachineFunctionInfo_8h_source.html#l00033">SIMachineFunctionInfo.h:33</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html"><div class="ttname"><a href="../../d3/da0/structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">llvm::SIMachineFunctionInfo::SpilledReg</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd6/SIMachineFunctionInfo_8h_source.html#l00031">SIMachineFunctionInfo.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/da2/ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd6/SIMachineFunctionInfo_8h_source.html#l00027">SIMachineFunctionInfo.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a977185a981785e79fc43133a52812581"><div class="ttname"><a href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html#a977185a981785e79fc43133a52812581">llvm::SIMachineFunctionInfo::SpillTracker</a></div><div class="ttdeci">struct RegSpillTracker SpillTracker</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd6/SIMachineFunctionInfo_8h_source.html#l00061">SIMachineFunctionInfo.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af13c9b5f58c45331e0763fec117e089f"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af13c9b5f58c45331e0763fec117e089f">llvm::SIInstrInfo::insertNOPs</a></div><div class="ttdeci">void insertNOPs(MachineBasicBlock::iterator MI, int Count) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00296">SIInstrInfo.cpp:296</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="abe926cc13402d9340ebbb5854497e704"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * AMDGPUInstrInfo::foldMemoryOperandImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00173">173</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                                            {</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a910dff06c386dace309ee26d05c21cab"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * AMDGPUInstrInfo::foldMemoryOperandImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>LoadMI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00181">181</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                                                                  {</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2772e27dd437f135cce33dc2c0a91cd1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIInstrInfo::getIndirectAddrRegClass </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01405">1405</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;                                                                      {</div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;  <span class="keywordflow">return</span> &amp;AMDGPU::VReg_32RegClass;</div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aeb3a2c4e0d9761fadeb987d4e723a0ea"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int AMDGPUInstrInfo::getIndirectIndexBegin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>the smallest register index that will be accessed by an indirect read or write or -1 if indirect addressing is not used by this program. </dd></dl>

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00277">277</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                                                                          {</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d8/dff/classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *MFI = MF.<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>();</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordtype">int</span> Offset = -1;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="../../d8/dff/classllvm_1_1MachineFrameInfo.html#afe55f128fef09e7b94d294bce6bbf248">getNumObjects</a>() == 0) {</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  }</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keywordflow">if</span> (MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afc3fbc2c69e7a73deb6dcaa7081cf558">livein_empty</a>()) {</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  }</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *IndirectRC = <a class="code" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">getIndirectAddrRegClass</a>();</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">MachineRegisterInfo::livein_iterator</a> <a class="code" href="../../d1/d64/LoopInfoImpl_8h.html#ab7b7f3fe4279386eae18cf924053d077">LI</a> = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#adb8e83c4e03a80fa7d24357b522e25ff">livein_begin</a>(),</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                                            <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">LE</a> = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0e18d247091e29fe2c2c3f5bd59843fb">livein_end</a>();</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                                            <a class="code" href="../../d1/d64/LoopInfoImpl_8h.html#ab7b7f3fe4279386eae18cf924053d077">LI</a> != <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">LE</a>; ++<a class="code" href="../../d1/d64/LoopInfoImpl_8h.html#ab7b7f3fe4279386eae18cf924053d077">LI</a>) {</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="../../d1/d64/LoopInfoImpl_8h.html#ab7b7f3fe4279386eae18cf924053d077">LI</a>-&gt;first;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(Reg) ||</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        !IndirectRC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a18659a1da7db1674fa972c28846a3958">contains</a>(Reg))</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keywordtype">unsigned</span> RegIndex;</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordtype">unsigned</span> RegEnd;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="keywordflow">for</span> (RegIndex = 0, RegEnd = IndirectRC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#afca05003ab96838dace0b075e176f731">getNumRegs</a>(); RegIndex != RegEnd;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                                                          ++RegIndex) {</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      <span class="keywordflow">if</span> (IndirectRC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a39c785261a4ae01068d801a8b62c6b52">getRegister</a>(RegIndex) == <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    }</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    Offset = std::max(Offset, (<span class="keywordtype">int</span>)RegIndex);</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  }</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="keywordflow">return</span> Offset + 1;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a39c785261a4ae01068d801a8b62c6b52"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a39c785261a4ae01068d801a8b62c6b52">llvm::TargetRegisterClass::getRegister</a></div><div class="ttdeci">unsigned getRegister(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00070">TargetRegisterInfo.h:70</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0e18d247091e29fe2c2c3f5bd59843fb"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0e18d247091e29fe2c2c3f5bd59843fb">llvm::MachineRegisterInfo::livein_end</a></div><div class="ttdeci">livein_iterator livein_end() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00748">MachineRegisterInfo.h:748</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_afe55f128fef09e7b94d294bce6bbf248"><div class="ttname"><a href="../../d8/dff/classllvm_1_1MachineFrameInfo.html#afe55f128fef09e7b94d294bce6bbf248">llvm::MachineFrameInfo::getNumObjects</a></div><div class="ttdeci">unsigned getNumObjects() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d80/MachineFrameInfo_8h_source.html#l00314">MachineFrameInfo.h:314</a></div></div>
<div class="ttc" id="LoopInfoImpl_8h_html_ab7b7f3fe4279386eae18cf924053d077"><div class="ttname"><a href="../../d1/d64/LoopInfoImpl_8h.html#ab7b7f3fe4279386eae18cf924053d077">LI</a></div><div class="ttdeci">LoopInfoBase&lt; BlockT, LoopT &gt; * LI</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d64/LoopInfoImpl_8h_source.html#l00412">LoopInfoImpl.h:412</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="../../d8/dff/classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">Abstract Stack Frame Information. </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d80/MachineFrameInfo_8h_source.html#l00080">MachineFrameInfo.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a92318009134773a0f9e5a348f4175680"><div class="ttname"><a href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">llvm::AMDGPUInstrInfo::getIndirectAddrRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getIndirectAddrRegClass() const =0</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_adb8e83c4e03a80fa7d24357b522e25ff"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#adb8e83c4e03a80fa7d24357b522e25ff">llvm::MachineRegisterInfo::livein_begin</a></div><div class="ttdeci">livein_iterator livein_begin() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00747">MachineRegisterInfo.h:747</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a4ad4295a88187ea1ae12ecfcfa18a70f"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo * getFrameInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00174">MachineFunction.h:174</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_afca05003ab96838dace0b075e176f731"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#afca05003ab96838dace0b075e176f731">llvm::TargetRegisterClass::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00066">TargetRegisterInfo.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00031">MachineRegisterInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00167">MachineFunction.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a80b58d5afb19164c6199077bf8f8ea1a"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">llvm::MachineRegisterInfo::livein_iterator</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; unsigned, unsigned &gt; &gt;::const_iterator livein_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00746">MachineRegisterInfo.h:746</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_afc3fbc2c69e7a73deb6dcaa7081cf558"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afc3fbc2c69e7a73deb6dcaa7081cf558">llvm::MachineRegisterInfo::livein_empty</a></div><div class="ttdeci">bool livein_empty() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00749">MachineRegisterInfo.h:749</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">llvm::AArch64CC::LE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00206">AArch64BaseInfo.h:206</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a18659a1da7db1674fa972c28846a3958"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a18659a1da7db1674fa972c28846a3958">llvm::TargetRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00076">TargetRegisterInfo.h:76</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a31cbc052d92742c2b149cd5c40baf11d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int AMDGPUInstrInfo::getIndirectIndexEnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>the largest register index that will be accessed by an indirect read or write or -1 if indirect addressing is not used by this program. </dd></dl>

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00312">312</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                                                                        {</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="keywordtype">int</span> Offset = 0;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d8/dff/classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *MFI = MF.<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>();</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="comment">// Variable sized objects are not supported</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(!MFI-&gt;<a class="code" href="../../d8/dff/classllvm_1_1MachineFrameInfo.html#a5cd76eb2aeed3ae46da1bb1b132f1831">hasVarSizedObjects</a>());</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="../../d8/dff/classllvm_1_1MachineFrameInfo.html#afe55f128fef09e7b94d294bce6bbf248">getNumObjects</a>() == 0) {</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  }</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  Offset = MF.<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="../../d9/d77/classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">getFrameLowering</a>()-&gt;<a class="code" href="../../d3/deb/classllvm_1_1TargetFrameLowering.html#ab459463adf75c4036fcfc00ae21bd10d">getFrameIndexOffset</a>(MF, -1);</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">getIndirectIndexBegin</a>(MF) + Offset;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_afe55f128fef09e7b94d294bce6bbf248"><div class="ttname"><a href="../../d8/dff/classllvm_1_1MachineFrameInfo.html#afe55f128fef09e7b94d294bce6bbf248">llvm::MachineFrameInfo::getNumObjects</a></div><div class="ttdeci">unsigned getNumObjects() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d80/MachineFrameInfo_8h_source.html#l00314">MachineFrameInfo.h:314</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="../../d8/dff/classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">Abstract Stack Frame Information. </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d80/MachineFrameInfo_8h_source.html#l00080">MachineFrameInfo.h:80</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a02aa9d4cbd6ffcc70dfe1143ec0995ef"><div class="ttname"><a href="../../d9/d77/classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">llvm::TargetMachine::getFrameLowering</a></div><div class="ttdeci">virtual const TargetFrameLowering * getFrameLowering() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d21/Target_2TargetMachine_8h_source.html#l00119">Target/TargetMachine.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_ab459463adf75c4036fcfc00ae21bd10d"><div class="ttname"><a href="../../d3/deb/classllvm_1_1TargetFrameLowering.html#ab459463adf75c4036fcfc00ae21bd10d">llvm::TargetFrameLowering::getFrameIndexOffset</a></div><div class="ttdeci">virtual int getFrameIndexOffset(const MachineFunction &amp;MF, int FI) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d1e/TargetFrameLoweringImpl_8cpp_source.html#l00028">TargetFrameLoweringImpl.cpp:28</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a4ad4295a88187ea1ae12ecfcfa18a70f"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo * getFrameInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00174">MachineFunction.h:174</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a6745c3bfdfc5b0643b078b96df2db252"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const TargetMachine &amp; getTarget() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00163">MachineFunction.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a5cd76eb2aeed3ae46da1bb1b132f1831"><div class="ttname"><a href="../../d8/dff/classllvm_1_1MachineFrameInfo.html#a5cd76eb2aeed3ae46da1bb1b132f1831">llvm::MachineFrameInfo::hasVarSizedObjects</a></div><div class="ttdeci">bool hasVarSizedObjects() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d80/MachineFrameInfo_8h_source.html#l00264">MachineFrameInfo.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_aeb3a2c4e0d9761fadeb987d4e723a0ea"><div class="ttname"><a href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">llvm::AMDGPUInstrInfo::getIndirectIndexBegin</a></div><div class="ttdeci">int getIndirectIndexBegin(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00277">AMDGPUInstrInfo.cpp:277</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a771052863e62bcef0be2aeac85173006"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int AMDGPUInstrInfo::getMaskedMIMGOp </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Channels</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a MIMG <code>Opcode</code> that writes all 4 channels, return the equivalent opcode that writes <code>Channels</code> Channels. </p>

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00328">328</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                                                                             {</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="keywordflow">switch</span> (Channels) {</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> Opcode;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="keywordflow">case</span> 1: <span class="keywordflow">return</span> AMDGPU::getMaskedMIMGOp(Opcode, AMDGPU::Channels_1);</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keywordflow">case</span> 2: <span class="keywordflow">return</span> AMDGPU::getMaskedMIMGOp(Opcode, AMDGPU::Channels_2);</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="keywordflow">case</span> 3: <span class="keywordflow">return</span> AMDGPU::getMaskedMIMGOp(Opcode, AMDGPU::Channels_3);</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  }</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a3daee387dddc0fc3a5eacedda3b9d0b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> * SIInstrInfo::getNamedOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OperandName</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the operand named <code>Op</code>. If <code>MI</code> does not have an operand named <code>Op</code>, this function returns nullptr. </p>

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01647">1647</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;                                                                               {</div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;  <span class="keywordtype">int</span> Idx = <a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(), OperandName);</div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;  <span class="keywordflow">if</span> (Idx == -1)</div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;</div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;  <span class="keywordflow">return</span> &amp;MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Idx);</div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a96fc2c48f4966f446aa082e866338c23"><div class="ttname"><a href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIndex)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af714cbefd746aecf9d0ec8430c6551d8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned AMDGPUInstrInfo::getOpcodeAfterMemoryUnfold </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UnfoldLoad</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UnfoldStore</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned *&#160;</td>
          <td class="paramname"><em>LoadRegIndex</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00211">211</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                                                                         {</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6808004fdc3693e924e77120164223ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIInstrInfo::getOpRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OpNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the correct register class for <code>OpNo</code>. For target-specific instructions, this will return the register class that has been defined in tablegen. For generic instructions, like REG_SEQUENCE it will return the register class of its machine operand. to infer the correct register class base on the other operands. </p>

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00777">777</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;                                                                           {</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>()-&gt;<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = <span class="keyword">get</span>(MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>());</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a6223324306ef111aa9cdfc705365fe7c">isVariadic</a>() || OpNo &gt;= Desc.<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">getNumOperands</a>() ||</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;      Desc.<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[OpNo].<a class="code" href="../../da/d82/classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a> == -1)</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    <span class="keywordflow">return</span> MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpNo).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>());</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <span class="keywordtype">unsigned</span> RCID = Desc.<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[OpNo].<a class="code" href="../../da/d82/classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a>;</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.getRegClass(RCID);</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a55d9a298eefc229476399189a99a6199"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">llvm::SIInstrInfo::RI</a></div><div class="ttdeci">const SIRegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00026">SIInstrInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00137">MCInstrDesc.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab3904d3601dbe52865d5f2e33a06d80d"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00556">MachineRegisterInfo.h:556</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a6223324306ef111aa9cdfc705365fe7c"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a6223324306ef111aa9cdfc705365fe7c">llvm::MachineInstr::isVariadic</a></div><div class="ttdeci">bool isVariadic(QueryType Type=IgnoreBundle) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00383">MachineInstr.h:383</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00031">MachineRegisterInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00167">MachineFunction.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_ad3abf78805559fecd7642d0c57032c56"><div class="ttname"><a href="../../da/d82/classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">llvm::MCOperandInfo::RegClass</a></div><div class="ttdeci">int16_t RegClass</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00064">MCInstrDesc.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a55194ec3a1e49d04eab64e993e614246"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. Note that variadic (isVari...</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00190">MCInstrDesc.h:190</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aa4766bd7c8b854a0c28d85283ab303ad"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">llvm::MCInstrDesc::OpInfo</a></div><div class="ttdeci">const MCOperandInfo * OpInfo</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00148">MCInstrDesc.h:148</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a270f7d05d669d34db96029db722d7fba"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>&amp; llvm::SIInstrInfo::getRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a76592c8eef5f3496cfdc43368880371f">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="../../d9/dc7/SIInstrInfo_8h_source.html#l00061">61</a> of file <a class="el" href="../../d9/dc7/SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                                         {</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a55d9a298eefc229476399189a99a6199"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">llvm::SIInstrInfo::RI</a></div><div class="ttdeci">const SIRegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00026">SIInstrInfo.h:26</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af6e3a10ca630025140331583f44397a2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned SIInstrInfo::getVALUOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00721">721</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;                                                      {</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()) {</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> AMDGPU::INSTRUCTION_LIST_END;</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9">AMDGPU::REG_SEQUENCE</a>: <span class="keywordflow">return</span> <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9">AMDGPU::REG_SEQUENCE</a>;</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">AMDGPU::COPY</a>: <span class="keywordflow">return</span> <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">AMDGPU::COPY</a>;</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43ae41f9ca68ba5e8b9613cea03652ebd72">AMDGPU::PHI</a>: <span class="keywordflow">return</span> <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43ae41f9ca68ba5e8b9613cea03652ebd72">AMDGPU::PHI</a>;</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43ad3506645ead9c261e97d81544a602848">AMDGPU::INSERT_SUBREG</a>: <span class="keywordflow">return</span> <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43ad3506645ead9c261e97d81544a602848">AMDGPU::INSERT_SUBREG</a>;</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_MOV_B32:</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <span class="keywordflow">return</span> MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() ?</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;           <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">AMDGPU::COPY</a> : AMDGPU::V_MOV_B32_e32;</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_ADD_I32: <span class="keywordflow">return</span> AMDGPU::V_ADD_I32_e32;</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_ADDC_U32: <span class="keywordflow">return</span> AMDGPU::V_ADDC_U32_e32;</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_SUB_I32: <span class="keywordflow">return</span> AMDGPU::V_SUB_I32_e32;</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_SUBB_U32: <span class="keywordflow">return</span> AMDGPU::V_SUBB_U32_e32;</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_AND_B32: <span class="keywordflow">return</span> AMDGPU::V_AND_B32_e32;</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_OR_B32: <span class="keywordflow">return</span> AMDGPU::V_OR_B32_e32;</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_XOR_B32: <span class="keywordflow">return</span> AMDGPU::V_XOR_B32_e32;</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_MIN_I32: <span class="keywordflow">return</span> AMDGPU::V_MIN_I32_e32;</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_MIN_U32: <span class="keywordflow">return</span> AMDGPU::V_MIN_U32_e32;</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_MAX_I32: <span class="keywordflow">return</span> AMDGPU::V_MAX_I32_e32;</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_MAX_U32: <span class="keywordflow">return</span> AMDGPU::V_MAX_U32_e32;</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_ASHR_I32: <span class="keywordflow">return</span> AMDGPU::V_ASHR_I32_e32;</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_ASHR_I64: <span class="keywordflow">return</span> AMDGPU::V_ASHR_I64;</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_LSHL_B32: <span class="keywordflow">return</span> AMDGPU::V_LSHL_B32_e32;</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_LSHL_B64: <span class="keywordflow">return</span> AMDGPU::V_LSHL_B64;</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_LSHR_B32: <span class="keywordflow">return</span> AMDGPU::V_LSHR_B32_e32;</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_LSHR_B64: <span class="keywordflow">return</span> AMDGPU::V_LSHR_B64;</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_SEXT_I32_I8: <span class="keywordflow">return</span> AMDGPU::V_BFE_I32;</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_SEXT_I32_I16: <span class="keywordflow">return</span> AMDGPU::V_BFE_I32;</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_BFE_U32: <span class="keywordflow">return</span> AMDGPU::V_BFE_U32;</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_BFE_I32: <span class="keywordflow">return</span> AMDGPU::V_BFE_I32;</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_BREV_B32: <span class="keywordflow">return</span> AMDGPU::V_BFREV_B32_e32;</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_NOT_B32: <span class="keywordflow">return</span> AMDGPU::V_NOT_B32_e32;</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_NOT_B64: <span class="keywordflow">return</span> AMDGPU::V_NOT_B32_e32;</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CMP_EQ_I32: <span class="keywordflow">return</span> AMDGPU::V_CMP_EQ_I32_e32;</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CMP_LG_I32: <span class="keywordflow">return</span> AMDGPU::V_CMP_NE_I32_e32;</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CMP_GT_I32: <span class="keywordflow">return</span> AMDGPU::V_CMP_GT_I32_e32;</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CMP_GE_I32: <span class="keywordflow">return</span> AMDGPU::V_CMP_GE_I32_e32;</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CMP_LT_I32: <span class="keywordflow">return</span> AMDGPU::V_CMP_LT_I32_e32;</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_CMP_LE_I32: <span class="keywordflow">return</span> AMDGPU::V_CMP_LE_I32_e32;</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_LOAD_DWORD_IMM:</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_LOAD_DWORD_SGPR: <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORD_ADDR64;</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_LOAD_DWORDX2_IMM:</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_LOAD_DWORDX2_SGPR: <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64;</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_LOAD_DWORDX4_IMM:</div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_LOAD_DWORDX4_SGPR: <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64;</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_BCNT1_I32_B32: <span class="keywordflow">return</span> AMDGPU::V_BCNT_U32_B32_e32;</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_FF1_I32_B32: <span class="keywordflow">return</span> AMDGPU::V_FFBL_B32_e32;</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_FLBIT_I32_B32: <span class="keywordflow">return</span> AMDGPU::V_FFBH_U32_e32;</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  }</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00227">MachineOperand.h:227</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9">llvm::TargetOpcode::REG_SEQUENCE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00082">TargetOpcodes.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43ae41f9ca68ba5e8b9613cea03652ebd72"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43ae41f9ca68ba5e8b9613cea03652ebd72">llvm::TargetOpcode::PHI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00026">TargetOpcodes.h:26</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">llvm::TargetOpcode::COPY</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00086">TargetOpcodes.h:86</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43ad3506645ead9c261e97d81544a602848"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43ad3506645ead9c261e97d81544a602848">llvm::TargetOpcode::INSERT_SUBREG</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00049">TargetOpcodes.h:49</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a454ba2c0d486f4e024a61ae85dc8cc92"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::hasLoadFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d8/da9/classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;&#160;</td>
          <td class="paramname"><em>MMO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00059">59</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                                                 {</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a414227bd606c05e0afbdff99c7075408"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::hasStoreFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d8/da9/classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;&#160;</td>
          <td class="paramname"><em>MMO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00075">75</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                                                  {</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a168ffc5ce02a58aeeb1b09789a18b2cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::hasVALU32BitEncoding </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if this 64-bit VALU instruction has a 32-bit encoding. This function will return false if you pass it a 32-bit instruction. </p>

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00579">579</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;                                                            {</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#aa6f9a7dd7b67941d8bd2b60c6e8ff5d7">AMDGPU::getVOPe32</a>(Opcode) != -1;</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aa6f9a7dd7b67941d8bd2b60c6e8ff5d7"><div class="ttname"><a href="../../d2/d03/namespacellvm_1_1AMDGPU.html#aa6f9a7dd7b67941d8bd2b60c6e8ff5d7">llvm::AMDGPU::getVOPe32</a></div><div class="ttdeci">int getVOPe32(uint16_t Opcode)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a3344db365fa06517c4ab566b17067307"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AMDGPUInstrInfo::insertNoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00235">235</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                                                                    {</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af13c9b5f58c45331e0763fec117e089f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::insertNOPs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00296">296</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                                              {</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keywordflow">while</span> (Count &gt; 0) {</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keywordtype">int</span> Arg;</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordflow">if</span> (Count &gt;= 8)</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;      Arg = 7;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      Arg = Count - 1;</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    Count -= 8;</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MI-&gt;getParent(), <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, MI-&gt;getDebugLoc(), <span class="keyword">get</span>(AMDGPU::S_NOP))</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;            .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Arg);</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  }</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a06e4c55f861b4260efe0340e40475576"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::isCoalescableExtInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>SubIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00040">40</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;                                                                   {</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="abbe12c0d15cff48c1865dfa8b1b561d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isDS </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00474">474</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;                                            {</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a47adcd2587dbc950306223e44d27441b">return ::AMDGPU::isDS</a>(Opcode) != -1;</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a47adcd2587dbc950306223e44d27441b"><div class="ttname"><a href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a47adcd2587dbc950306223e44d27441b">llvm::AMDGPU::isDS</a></div><div class="ttdeci">int isDS(uint16_t Opcode)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6ac08c887175fb87df138bbe5ac96f86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isImmOperandLegal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OpNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00564">564</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;                                                                 {</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../da/d82/classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo = <span class="keyword">get</span>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()).OpInfo[OpNo];</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>() || MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a8e77ed930873a9741198fd01a943bde8">isFPImm</a>());</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <span class="keywordflow">if</span> (OpInfo.<a class="code" href="../../da/d82/classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a> == <a class="code" href="../../da/d31/namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534">MCOI::OPERAND_IMMEDIATE</a>)</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <span class="keywordflow">if</span> (OpInfo.<a class="code" href="../../da/d82/classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a> &lt; 0)</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a7df3ad394d6549581149c5362f7becdb">regClassCanUseImmediate</a>(OpInfo.<a class="code" href="../../da/d82/classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a>);</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a55d9a298eefc229476399189a99a6199"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">llvm::SIInstrInfo::RI</a></div><div class="ttdeci">const SIRegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00026">SIInstrInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2ac18ceda9f2857fea2e5cc4e8bf4ff5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const </div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00229">MachineOperand.h:229</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534"><div class="ttname"><a href="../../da/d31/namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534">llvm::MCOI::OPERAND_IMMEDIATE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00048">MCInstrDesc.h:48</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a7df3ad394d6549581149c5362f7becdb"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a7df3ad394d6549581149c5362f7becdb">llvm::SIRegisterInfo::regClassCanUseImmediate</a></div><div class="ttdeci">bool regClassCanUseImmediate(int RCID) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00155">SIRegisterInfo.cpp:155</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_a9173ff0e651bbc7ce633a7c4b83d9586"><div class="ttname"><a href="../../da/d82/classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">llvm::MCOperandInfo::OperandType</a></div><div class="ttdeci">uint8_t OperandType</div><div class="ttdoc">OperandType - Information about the type of the operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00070">MCInstrDesc.h:70</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8e77ed930873a9741198fd01a943bde8"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a8e77ed930873a9741198fd01a943bde8">llvm::MachineOperand::isFPImm</a></div><div class="ttdeci">bool isFPImm() const </div><div class="ttdoc">isFPImm - Tests if this is a MO_FPImmediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00233">MachineOperand.h:233</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_ad3abf78805559fecd7642d0c57032c56"><div class="ttname"><a href="../../da/d82/classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">llvm::MCOperandInfo::RegClass</a></div><div class="ttdeci">int16_t RegClass</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00064">MCInstrDesc.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html"><div class="ttname"><a href="../../da/d82/classllvm_1_1MCOperandInfo.html">llvm::MCOperandInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00058">MCInstrDesc.h:58</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a59bfa5fcbc64c63e3ce966e23b2e263a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isInlineConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../de/d3b/classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Imm</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00506">506</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;                                                         {</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  int32_t Val = Imm.<a class="code" href="../../de/d3b/classllvm_1_1APInt.html#a7189a37206963029447c31d57771b997">getSExtValue</a>();</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keywordflow">if</span> (Val &gt;= -16 &amp;&amp; Val &lt;= 64)</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <span class="comment">// The actual type of the operand does not seem to matter as long</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="comment">// as the bits match one of the inline immediate values.  For example:</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="comment">// -nan has the hexadecimal encoding of 0xfffffffe which is -2 in decimal,</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <span class="comment">// so it is a legal inline immediate.</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <span class="comment">// 1065353216 has the hexadecimal encoding 0x3f800000 which is 1.0f in</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="comment">// floating-point, so it is a legal inline immediate.</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="../../de/d3b/classllvm_1_1APInt.html#a6526582b9bb4a0c7eda6ce48fed915b0">APInt::floatToBits</a>(0.0<a class="code" href="../../d3/dec/dwarfdump-line-dwo_8cc.html#ae28240b98d91d6eb7da702b770490f39">f</a>) == Imm) ||</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;         (<a class="code" href="../../de/d3b/classllvm_1_1APInt.html#a6526582b9bb4a0c7eda6ce48fed915b0">APInt::floatToBits</a>(1.0<a class="code" href="../../d3/dec/dwarfdump-line-dwo_8cc.html#ae28240b98d91d6eb7da702b770490f39">f</a>) == Imm) ||</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;         (<a class="code" href="../../de/d3b/classllvm_1_1APInt.html#a6526582b9bb4a0c7eda6ce48fed915b0">APInt::floatToBits</a>(-1.0<a class="code" href="../../d3/dec/dwarfdump-line-dwo_8cc.html#ae28240b98d91d6eb7da702b770490f39">f</a>) == Imm) ||</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;         (<a class="code" href="../../de/d3b/classllvm_1_1APInt.html#a6526582b9bb4a0c7eda6ce48fed915b0">APInt::floatToBits</a>(0.5<a class="code" href="../../d3/dec/dwarfdump-line-dwo_8cc.html#ae28240b98d91d6eb7da702b770490f39">f</a>) == Imm) ||</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;         (<a class="code" href="../../de/d3b/classllvm_1_1APInt.html#a6526582b9bb4a0c7eda6ce48fed915b0">APInt::floatToBits</a>(-0.5<a class="code" href="../../d3/dec/dwarfdump-line-dwo_8cc.html#ae28240b98d91d6eb7da702b770490f39">f</a>) == Imm) ||</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;         (<a class="code" href="../../de/d3b/classllvm_1_1APInt.html#a6526582b9bb4a0c7eda6ce48fed915b0">APInt::floatToBits</a>(2.0<a class="code" href="../../d3/dec/dwarfdump-line-dwo_8cc.html#ae28240b98d91d6eb7da702b770490f39">f</a>) == Imm) ||</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;         (<a class="code" href="../../de/d3b/classllvm_1_1APInt.html#a6526582b9bb4a0c7eda6ce48fed915b0">APInt::floatToBits</a>(-2.0<a class="code" href="../../d3/dec/dwarfdump-line-dwo_8cc.html#ae28240b98d91d6eb7da702b770490f39">f</a>) == Imm) ||</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;         (<a class="code" href="../../de/d3b/classllvm_1_1APInt.html#a6526582b9bb4a0c7eda6ce48fed915b0">APInt::floatToBits</a>(4.0<a class="code" href="../../d3/dec/dwarfdump-line-dwo_8cc.html#ae28240b98d91d6eb7da702b770490f39">f</a>) == Imm) ||</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;         (<a class="code" href="../../de/d3b/classllvm_1_1APInt.html#a6526582b9bb4a0c7eda6ce48fed915b0">APInt::floatToBits</a>(-4.0<a class="code" href="../../d3/dec/dwarfdump-line-dwo_8cc.html#ae28240b98d91d6eb7da702b770490f39">f</a>) == Imm);</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;}</div>
<div class="ttc" id="dwarfdump-line-dwo_8cc_html_ae28240b98d91d6eb7da702b770490f39"><div class="ttname"><a href="../../d3/dec/dwarfdump-line-dwo_8cc.html#ae28240b98d91d6eb7da702b770490f39">f</a></div><div class="ttdeci">foo f</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dec/dwarfdump-line-dwo_8cc_source.html#l00004">dwarfdump-line-dwo.cc:4</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a7189a37206963029447c31d57771b997"><div class="ttname"><a href="../../de/d3b/classllvm_1_1APInt.html#a7189a37206963029447c31d57771b997">llvm::APInt::getSExtValue</a></div><div class="ttdeci">int64_t getSExtValue() const </div><div class="ttdoc">Get sign extended value. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dcb/APInt_8h_source.html#l01314">APInt.h:1314</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a6526582b9bb4a0c7eda6ce48fed915b0"><div class="ttname"><a href="../../de/d3b/classllvm_1_1APInt.html#a6526582b9bb4a0c7eda6ce48fed915b0">llvm::APInt::floatToBits</a></div><div class="ttdeci">static APInt LLVM_ATTRIBUTE_UNUSED_RESULT floatToBits(float V)</div><div class="ttdoc">Converts a float to APInt bits. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dcb/APInt_8h_source.html#l01482">APInt.h:1482</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a72710d857492f2adee54d353ad26cf99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isInlineConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00531">531</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;                                                                 {</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>())</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a59bfa5fcbc64c63e3ce966e23b2e263a">isInlineConstant</a>(<a class="code" href="../../de/d3b/classllvm_1_1APInt.html">APInt</a>(32, MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>(), <span class="keyword">true</span>));</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a8e77ed930873a9741198fd01a943bde8">isFPImm</a>()) {</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <a class="code" href="../../df/d77/classllvm_1_1APFloat.html">APFloat</a> FpImm = MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a9d65ddc39d79d046b9153140d4b6fcf5">getFPImm</a>()-&gt;<a class="code" href="../../dc/da0/classllvm_1_1ConstantFP.html#a0f839f7633a4709c1d89e128f49b3d43">getValueAPF</a>();</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a59bfa5fcbc64c63e3ce966e23b2e263a">isInlineConstant</a>(FpImm.<a class="code" href="../../df/d77/classllvm_1_1APFloat.html#ae98bca797c2e2ea2fb639935b01da1ae">bitcastToAPInt</a>());</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  }</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9d65ddc39d79d046b9153140d4b6fcf5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a9d65ddc39d79d046b9153140d4b6fcf5">llvm::MachineOperand::getFPImm</a></div><div class="ttdeci">const ConstantFP * getFPImm() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00417">MachineOperand.h:417</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2ac18ceda9f2857fea2e5cc4e8bf4ff5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const </div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00229">MachineOperand.h:229</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00407">MachineOperand.h:407</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html"><div class="ttname"><a href="../../df/d77/classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdoc">A self-contained host- and target-independent arbitrary-precision floating-point software implementat...</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d4a/APFloat_8h_source.html#l00122">APFloat.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a59bfa5fcbc64c63e3ce966e23b2e263a"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a59bfa5fcbc64c63e3ce966e23b2e263a">llvm::SIInstrInfo::isInlineConstant</a></div><div class="ttdeci">bool isInlineConstant(const APInt &amp;Imm) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00506">SIInstrInfo.cpp:506</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8e77ed930873a9741198fd01a943bde8"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a8e77ed930873a9741198fd01a943bde8">llvm::MachineOperand::isFPImm</a></div><div class="ttdeci">bool isFPImm() const </div><div class="ttdoc">isFPImm - Tests if this is a MO_FPImmediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00233">MachineOperand.h:233</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="../../de/d3b/classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dcb/APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_ae98bca797c2e2ea2fb639935b01da1ae"><div class="ttname"><a href="../../df/d77/classllvm_1_1APFloat.html#ae98bca797c2e2ea2fb639935b01da1ae">llvm::APFloat::bitcastToAPInt</a></div><div class="ttdeci">APInt bitcastToAPInt() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dab/APFloat_8cpp_source.html#l03070">APFloat.cpp:3070</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFP_html_a0f839f7633a4709c1d89e128f49b3d43"><div class="ttname"><a href="../../dc/da0/classllvm_1_1ConstantFP.html#a0f839f7633a4709c1d89e128f49b3d43">llvm::ConstantFP::getValueAPF</a></div><div class="ttdeci">const APFloat &amp; getValueAPF() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d45/Constants_8h_source.html#l00263">Constants.h:263</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5e0d86f7f0d629a21e602979c971d30d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isLiteralConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00543">543</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;                                                                  {</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="keywordflow">return</span> (MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>() || MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a8e77ed930873a9741198fd01a943bde8">isFPImm</a>()) &amp;&amp; !<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a59bfa5fcbc64c63e3ce966e23b2e263a">isInlineConstant</a>(MO);</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2ac18ceda9f2857fea2e5cc4e8bf4ff5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const </div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00229">MachineOperand.h:229</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a59bfa5fcbc64c63e3ce966e23b2e263a"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a59bfa5fcbc64c63e3ce966e23b2e263a">llvm::SIInstrInfo::isInlineConstant</a></div><div class="ttdeci">bool isInlineConstant(const APInt &amp;Imm) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00506">SIInstrInfo.cpp:506</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8e77ed930873a9741198fd01a943bde8"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a8e77ed930873a9741198fd01a943bde8">llvm::MachineOperand::isFPImm</a></div><div class="ttdeci">bool isFPImm() const </div><div class="ttdoc">isFPImm - Tests if this is a MO_FPImmediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00233">MachineOperand.h:233</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a50f936d6577533f4e779b4c3a3d41026"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned AMDGPUInstrInfo::isLoadFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00047">47</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                                                    {</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6e1c32a98a30ffc543c1400299f6c721"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned AMDGPUInstrInfo::isLoadFromStackSlotPostFE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00053">53</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                                                                          {</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5db7456450ec4eed8bdc27da5e011aa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int SIInstrInfo::isMIMG </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00478">478</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                                             {</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="../../df/d10/namespaceSIInstrFlags.html#a5ad7f1de2fdd5cce64ba965a6573c930a4ed05694f4788409ab237e2bdf9eae85">SIInstrFlags::MIMG</a>;</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;}</div>
<div class="ttc" id="namespaceSIInstrFlags_html_a5ad7f1de2fdd5cce64ba965a6573c930a4ed05694f4788409ab237e2bdf9eae85"><div class="ttname"><a href="../../df/d10/namespaceSIInstrFlags.html#a5ad7f1de2fdd5cce64ba965a6573c930a4ed05694f4788409ab237e2bdf9eae85">SIInstrFlags::MIMG</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d82/SIDefines_8h_source.html#l00016">SIDefines.h:16</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7605835007cfee788e281d8eef49cc68"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isMov </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a3d112b13793e75de470d7aed30ac5e60">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00438">438</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                                             {</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="keywordflow">switch</span>(Opcode) {</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_MOV_B32:</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_MOV_B64:</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOV_B32_e32:</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOV_B32_e64:</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  }</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7feb4a5ded1ea5b4f75d1a215b505906"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::isPredicable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00258">258</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                                                         {</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordflow">return</span> MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>().<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a6b5a647ad7de4a9bdb8249a1856e171d">isPredicable</a>();</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a803a7424877fd049679b9aa2f07597b5"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00266">MachineInstr.h:266</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a6b5a647ad7de4a9bdb8249a1856e171d"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a6b5a647ad7de4a9bdb8249a1856e171d">llvm::MCInstrDesc::isPredicable</a></div><div class="ttdeci">bool isPredicable() const </div><div class="ttdoc">Return true if this instruction has a predicate operand that controls execution. It may be set to &#39;al...</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00310">MCInstrDesc.h:310</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6185ff6912b2e3faa82fc0c3cdf5193f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::isPredicated </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00240">240</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                                                               {</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad79cd3ceb75195eaa8575901993057b2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::isRegisterLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00273">273</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                                                                 {</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">get</span>(MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()).TSFlags &amp; <a class="code" href="../../d8/d6e/AMDGPUInstrInfo_8h.html#a7f43da6e9d1904877c1eca85afb79510">AMDGPU_FLAG_REGISTER_LOAD</a>;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;}</div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html_a7f43da6e9d1904877c1eca85afb79510"><div class="ttname"><a href="../../d8/d6e/AMDGPUInstrInfo_8h.html#a7f43da6e9d1904877c1eca85afb79510">AMDGPU_FLAG_REGISTER_LOAD</a></div><div class="ttdeci">#define AMDGPU_FLAG_REGISTER_LOAD</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d6e/AMDGPUInstrInfo_8h_source.html#l00196">AMDGPUInstrInfo.h:196</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5b692e8b0d9c8ba1c6360eac7b7498f8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::isRegisterStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00269">269</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                                                                  {</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">get</span>(MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()).TSFlags &amp; <a class="code" href="../../d8/d6e/AMDGPUInstrInfo_8h.html#a17438b3efcbd57fc9a51b0457be9a9ae">AMDGPU_FLAG_REGISTER_STORE</a>;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;}</div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html_a17438b3efcbd57fc9a51b0457be9a9ae"><div class="ttname"><a href="../../d8/d6e/AMDGPUInstrInfo_8h.html#a17438b3efcbd57fc9a51b0457be9a9ae">AMDGPU_FLAG_REGISTER_STORE</a></div><div class="ttdeci">#define AMDGPU_FLAG_REGISTER_STORE</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d6e/AMDGPUInstrInfo_8h_source.html#l00197">AMDGPUInstrInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a338d933d6716455ed9b99f544690d30d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isSafeToMoveRegClassDefs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00450">450</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                                                                         {</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="keywordflow">return</span> RC != &amp;AMDGPU::EXECRegRegClass;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab72ed628900277d4eae139a4161d70f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isSALUInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00502">502</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                                                          {</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">get</span>(MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()).TSFlags &amp; <a class="code" href="../../df/d10/namespaceSIInstrFlags.html#a5ad7f1de2fdd5cce64ba965a6573c930af0aa172bd2f183738d85787d45e7269d">SIInstrFlags::SALU</a>;</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a5ad7f1de2fdd5cce64ba965a6573c930af0aa172bd2f183738d85787d45e7269d"><div class="ttname"><a href="../../df/d10/namespaceSIInstrFlags.html#a5ad7f1de2fdd5cce64ba965a6573c930af0aa172bd2f183738d85787d45e7269d">SIInstrFlags::SALU</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d82/SIDefines_8h_source.html#l00022">SIDefines.h:22</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="adc08b763d5745201b28d7262ceb5d3c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isSALUOpSupportedOnVALU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00773">773</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;                                                                      {</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af6e3a10ca630025140331583f44397a2">getVALUOp</a>(MI) != AMDGPU::INSTRUCTION_LIST_END;</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af6e3a10ca630025140331583f44397a2"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af6e3a10ca630025140331583f44397a2">llvm::SIInstrInfo::getVALUOp</a></div><div class="ttdeci">static unsigned getVALUOp(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00721">SIInstrInfo.cpp:721</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a80262bdbfe4009f1bba367e053721daa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int SIInstrInfo::isSMRD </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00482">482</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                                             {</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="../../df/d10/namespaceSIInstrFlags.html#a5ad7f1de2fdd5cce64ba965a6573c930a4a740bde5dcae3e26725cd4cf7bfd2ac">SIInstrFlags::SMRD</a>;</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;}</div>
<div class="ttc" id="namespaceSIInstrFlags_html_a5ad7f1de2fdd5cce64ba965a6573c930a4a740bde5dcae3e26725cd4cf7bfd2ac"><div class="ttname"><a href="../../df/d10/namespaceSIInstrFlags.html#a5ad7f1de2fdd5cce64ba965a6573c930a4a740bde5dcae3e26725cd4cf7bfd2ac">SIInstrFlags::SMRD</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d82/SIDefines_8h_source.html#l00017">SIDefines.h:17</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad07122fc4a7c80c85acfb78381944c48"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned AMDGPUInstrInfo::isStoreFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00065">65</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                                                     {</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae80e25b498543ac8e3ba829b2c3f39a3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned AMDGPUInstrInfo::isStoreFromStackSlotPostFE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00070">70</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                                                                           {</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a3f86c528e38f54be05aafa6a67b7df1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isTriviallyReMaterializable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d4/d31/classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *&#160;</td>
          <td class="paramname"><em>AA</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00455">455</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                                                                  {</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="keywordflow">switch</span>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()) {</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> AMDGPUInstrInfo::isTriviallyReMaterializable(MI, AA);</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_MOV_B32:</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_MOV_B64:</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_MOV_B32_e32:</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="keywordflow">return</span> MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>();</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  }</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2ac18ceda9f2857fea2e5cc4e8bf4ff5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const </div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00229">MachineOperand.h:229</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a58af63308c1e1b1ee4394c859089c094"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isVOP1 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00486">486</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;                                              {</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="../../df/d10/namespaceSIInstrFlags.html#a5ad7f1de2fdd5cce64ba965a6573c930a5bae80abf80050d0363c2a89dbf77106">SIInstrFlags::VOP1</a>;</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;}</div>
<div class="ttc" id="namespaceSIInstrFlags_html_a5ad7f1de2fdd5cce64ba965a6573c930a5bae80abf80050d0363c2a89dbf77106"><div class="ttname"><a href="../../df/d10/namespaceSIInstrFlags.html#a5ad7f1de2fdd5cce64ba965a6573c930a5bae80abf80050d0363c2a89dbf77106">SIInstrFlags::VOP1</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d82/SIDefines_8h_source.html#l00018">SIDefines.h:18</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae34f68aab9ec9e67b9d7cb611a0b39e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isVOP2 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00490">490</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                                              {</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="../../df/d10/namespaceSIInstrFlags.html#a5ad7f1de2fdd5cce64ba965a6573c930ac154dedf7f6c40be55b4d0ccd690a6d9">SIInstrFlags::VOP2</a>;</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;}</div>
<div class="ttc" id="namespaceSIInstrFlags_html_a5ad7f1de2fdd5cce64ba965a6573c930ac154dedf7f6c40be55b4d0ccd690a6d9"><div class="ttname"><a href="../../df/d10/namespaceSIInstrFlags.html#a5ad7f1de2fdd5cce64ba965a6573c930ac154dedf7f6c40be55b4d0ccd690a6d9">SIInstrFlags::VOP2</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d82/SIDefines_8h_source.html#l00019">SIDefines.h:19</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af40b6ac84bacfee1f9931e209430204b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isVOP3 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00494">494</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                                              {</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="../../df/d10/namespaceSIInstrFlags.html#a5ad7f1de2fdd5cce64ba965a6573c930a559e23c779296149d115f1798f7b2df8">SIInstrFlags::VOP3</a>;</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;}</div>
<div class="ttc" id="namespaceSIInstrFlags_html_a5ad7f1de2fdd5cce64ba965a6573c930a559e23c779296149d115f1798f7b2df8"><div class="ttname"><a href="../../df/d10/namespaceSIInstrFlags.html#a5ad7f1de2fdd5cce64ba965a6573c930a559e23c779296149d115f1798f7b2df8">SIInstrFlags::VOP3</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d82/SIDefines_8h_source.html#l00020">SIDefines.h:20</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a3cc088d5e3a4b6d296b2ef36a9d95d06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::isVOPC </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00498">498</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                                              {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="../../df/d10/namespaceSIInstrFlags.html#a5ad7f1de2fdd5cce64ba965a6573c930abfba27771189eedfbf0f47a739e298be">SIInstrFlags::VOPC</a>;</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;}</div>
<div class="ttc" id="namespaceSIInstrFlags_html_a5ad7f1de2fdd5cce64ba965a6573c930abfba27771189eedfbf0f47a739e298be"><div class="ttname"><a href="../../df/d10/namespaceSIInstrFlags.html#a5ad7f1de2fdd5cce64ba965a6573c930abfba27771189eedfbf0f47a739e298be">SIInstrFlags::VOPC</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d82/SIDefines_8h_source.html#l00021">SIDefines.h:21</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5794295c069a603481612709cd0ca2f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::legalizeOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Legalize all operands in this instruction. This function may create new instruction and insert them before <code>MI</code>. </p>

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00899">899</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;                                                         {</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>()-&gt;<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  <span class="keywordtype">int</span> Src0Idx = <a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">AMDGPU::getNamedOperandIdx</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(),</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;                                           AMDGPU::OpName::src0);</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  <span class="keywordtype">int</span> Src1Idx = <a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">AMDGPU::getNamedOperandIdx</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(),</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;                                           AMDGPU::OpName::src1);</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <span class="keywordtype">int</span> Src2Idx = <a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">AMDGPU::getNamedOperandIdx</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(),</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;                                           AMDGPU::OpName::src2);</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  <span class="comment">// Legalize VOP2</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ae34f68aab9ec9e67b9d7cb611a0b39e0">isVOP2</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()) &amp;&amp; Src1Idx != -1) {</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;    <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Src0Idx);</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Src1Idx);</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    <span class="comment">// If the instruction implicitly reads VCC, we can&#39;t have any SGPR operands,</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    <span class="comment">// so move any.</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    <span class="keywordtype">bool</span> ReadsVCC = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a4ac3057331a18b708f9c4f0ad923a3ce">readsRegister</a>(AMDGPU::VCC, &amp;<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>);</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    <span class="keywordflow">if</span> (ReadsVCC &amp;&amp; Src0.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp;</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;        <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a5dbb9fe4d28e1990553a4d19b7a0833d">isSGPRClass</a>(MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(Src0.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()))) {</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;      <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aa21d1855687750f06e5e5bdff5d67247">legalizeOpWithMove</a>(MI, Src0Idx);</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    }</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    <span class="keywordflow">if</span> (ReadsVCC &amp;&amp; Src1.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp;</div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;        <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a5dbb9fe4d28e1990553a4d19b7a0833d">isSGPRClass</a>(MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(Src1.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()))) {</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;      <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aa21d1855687750f06e5e5bdff5d67247">legalizeOpWithMove</a>(MI, Src1Idx);</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    }</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    <span class="comment">// Legalize VOP2 instructions where src1 is not a VGPR. An SGPR input must</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    <span class="comment">// be the first operand, and there can only be one.</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;    <span class="keywordflow">if</span> (Src1.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>() || Src1.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a8e77ed930873a9741198fd01a943bde8">isFPImm</a>() ||</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;        (Src1.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp; <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a5dbb9fe4d28e1990553a4d19b7a0833d">isSGPRClass</a>(MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(Src1.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())))) {</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;      <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aafb199cf6f6f35679ac670d7630d8b35">isCommutable</a>()) {</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ab01b473ec8daee29c89f51c4a6101ddd">commuteInstruction</a>(MI))</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;          <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;      }</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;      <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aa21d1855687750f06e5e5bdff5d67247">legalizeOpWithMove</a>(MI, Src1Idx);</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    }</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  }</div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  <span class="comment">// XXX - Do any VOP3 instructions read VCC?</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  <span class="comment">// Legalize VOP3</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af40b6ac84bacfee1f9931e209430204b">isVOP3</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>())) {</div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    <span class="keywordtype">int</span> VOP3Idx[3] = {Src0Idx, Src1Idx, Src2Idx};</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    <span class="keywordtype">unsigned</span> SGPRReg = AMDGPU::NoRegister;</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; 3; ++i) {</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;      <span class="keywordtype">int</span> Idx = VOP3Idx[i];</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;      <span class="keywordflow">if</span> (Idx == -1)</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;      <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Idx);</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>()) {</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a5dbb9fe4d28e1990553a4d19b7a0833d">isSGPRClass</a>(MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())))</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;          <span class="keywordflow">continue</span>; <span class="comment">// VGPRs are legal</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;        <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() != AMDGPU::SCC &amp;&amp; <span class="stringliteral">&quot;SCC operand to VOP3 instruction&quot;</span>);</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;        <span class="keywordflow">if</span> (SGPRReg == AMDGPU::NoRegister || SGPRReg == MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()) {</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;          SGPRReg = MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;          <span class="comment">// We can use one SGPR in each VOP3 instruction.</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;          <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;        }</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5e0d86f7f0d629a21e602979c971d30d">isLiteralConstant</a>(MO)) {</div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;        <span class="comment">// If it is not a register and not a literal constant, then it must be</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;        <span class="comment">// an inline constant which is always legal.</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;      }</div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;      <span class="comment">// If we make it this far, then the operand is not legal and we must</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;      <span class="comment">// legalize it.</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;      <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aa21d1855687750f06e5e5bdff5d67247">legalizeOpWithMove</a>(MI, Idx);</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;    }</div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  }</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  <span class="comment">// Legalize REG_SEQUENCE and PHI</span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  <span class="comment">// The register class of the operands much be the same type as the register</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  <span class="comment">// class of the output.</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9">AMDGPU::REG_SEQUENCE</a> ||</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;      MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43ae41f9ca68ba5e8b9613cea03652ebd72">AMDGPU::PHI</a>) {</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <span class="keyword">nullptr</span>, *SRC = <span class="keyword">nullptr</span>, *VRC = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1, e = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>(); i != e; i+=2) {</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;      <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() ||</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;          !<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()))</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;      <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *OpRC =</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;              MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>());</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">hasVGPRs</a>(OpRC)) {</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;        VRC = OpRC;</div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;        SRC = OpRC;</div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;      }</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    }</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    <span class="comment">// If any of the operands are VGPR registers, then they all most be</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    <span class="comment">// otherwise we will create illegal VGPR-&gt;SGPR copies when legalizing</span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    <span class="comment">// them.</span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    <span class="keywordflow">if</span> (VRC || !<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a5dbb9fe4d28e1990553a4d19b7a0833d">isSGPRClass</a>(<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a6808004fdc3693e924e77120164223ff">getOpRegClass</a>(*MI, 0))) {</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;      <span class="keywordflow">if</span> (!VRC) {</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;        <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(SRC);</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;        VRC = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a0b6ef6ad6f8278143c1665ce34f79da2">getEquivalentVGPRClass</a>(SRC);</div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;      }</div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;      RC = VRC;</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;      RC = SRC;</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    }</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    <span class="comment">// Update all the operands so they have the same type.</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1, e = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>(); i != e; i+=2) {</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;      <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() ||</div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;          !<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()))</div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;      <span class="keywordtype">unsigned</span> DstReg = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(RC);</div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;      <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *InsertBB;</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;      <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> Insert;</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;      <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9">AMDGPU::REG_SEQUENCE</a>) {</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;        InsertBB = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>();</div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;        Insert = <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>;</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;        <span class="comment">// MI is a PHI instruction.</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;        InsertBB = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i + 1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a3350f7760c4eec67ea7d8f3063c3d748">getMBB</a>();</div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;        Insert = InsertBB-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">getFirstTerminator</a>();</div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;      }</div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;      <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*InsertBB, Insert, MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(),</div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;              <span class="keyword">get</span>(<a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">AMDGPU::COPY</a>), DstReg)</div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i));</div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;      MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(DstReg);</div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    }</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  }</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  <span class="comment">// Legalize INSERT_SUBREG</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <span class="comment">// src0 must have the same register class as dst</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43ad3506645ead9c261e97d81544a602848">AMDGPU::INSERT_SUBREG</a>) {</div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    <span class="keywordtype">unsigned</span> Dst = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    <span class="keywordtype">unsigned</span> Src0 = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(Dst);</div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src0RC = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(Src0);</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    <span class="keywordflow">if</span> (DstRC != Src0RC) {</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;      <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>();</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;      <span class="keywordtype">unsigned</span> NewSrc0 = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(DstRC);</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;      <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MI, MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <span class="keyword">get</span>(<a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">AMDGPU::COPY</a>), NewSrc0)</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Src0);</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;      MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(NewSrc0);</div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    }</div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  }</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;  <span class="comment">// Legalize MUBUF* instructions</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <span class="comment">// FIXME: If we start using the non-addr64 instructions for compute, we</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  <span class="comment">// may need to legalize them here.</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <span class="keywordtype">int</span> SRsrcIdx = <a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">AMDGPU::getNamedOperandIdx</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(),</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;                                            AMDGPU::OpName::srsrc);</div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  <span class="keywordtype">int</span> VAddrIdx = <a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">AMDGPU::getNamedOperandIdx</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(),</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;                                             AMDGPU::OpName::vaddr);</div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <span class="keywordflow">if</span> (SRsrcIdx != -1 &amp;&amp; VAddrIdx != -1) {</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VAddrRC =</div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;        <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.getRegClass(<span class="keyword">get</span>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()).OpInfo[VAddrIdx].RegClass);</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;</div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;    <span class="keywordflow">if</span>(VAddrRC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>() == 8 &amp;&amp;</div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;       MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(SRsrcIdx).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()) != VAddrRC) {</div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;      <span class="comment">// We have a MUBUF instruction that uses a 64-bit vaddr register and</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;      <span class="comment">// srsrc has the incorrect register class.  In order to fix this, we</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;      <span class="comment">// need to extract the pointer from the resource descriptor (srsrc),</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;      <span class="comment">// add it to the value of vadd,  then store the result in the vaddr</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;      <span class="comment">// operand.  Then, we need to set the pointer field of the resource</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;      <span class="comment">// descriptor to zero.</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;      <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>();</div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;      <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;SRsrcOp = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(SRsrcIdx);</div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;      <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;VAddrOp = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(VAddrIdx);</div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;      <span class="keywordtype">unsigned</span> SRsrcPtrLo, SRsrcPtrHi, VAddrLo, VAddrHi;</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;      <span class="keywordtype">unsigned</span> NewVAddrLo = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(&amp;AMDGPU::VReg_32RegClass);</div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;      <span class="keywordtype">unsigned</span> NewVAddrHi = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(&amp;AMDGPU::VReg_32RegClass);</div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;      <span class="keywordtype">unsigned</span> NewVAddr = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(&amp;AMDGPU::VReg_64RegClass);</div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;      <span class="keywordtype">unsigned</span> Zero64 = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(&amp;AMDGPU::SReg_64RegClass);</div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;      <span class="keywordtype">unsigned</span> SRsrcFormatLo = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(&amp;AMDGPU::SGPR_32RegClass);</div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;      <span class="keywordtype">unsigned</span> SRsrcFormatHi = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(&amp;AMDGPU::SGPR_32RegClass);</div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;      <span class="keywordtype">unsigned</span> NewSRsrc = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(&amp;AMDGPU::SReg_128RegClass);</div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;      <span class="comment">// SRsrcPtrLo = srsrc:sub0</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;      SRsrcPtrLo = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aa7766f6f2baa6e8bca9db6803fc4e700">buildExtractSubReg</a>(MI, MRI, SRsrcOp,</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;          &amp;AMDGPU::VReg_128RegClass, AMDGPU::sub0, &amp;AMDGPU::VReg_32RegClass);</div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;      <span class="comment">// SRsrcPtrHi = srsrc:sub1</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;      SRsrcPtrHi = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aa7766f6f2baa6e8bca9db6803fc4e700">buildExtractSubReg</a>(MI, MRI, SRsrcOp,</div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;          &amp;AMDGPU::VReg_128RegClass, AMDGPU::sub1, &amp;AMDGPU::VReg_32RegClass);</div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;      <span class="comment">// VAddrLo = vaddr:sub0</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;      VAddrLo = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aa7766f6f2baa6e8bca9db6803fc4e700">buildExtractSubReg</a>(MI, MRI, VAddrOp,</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;          &amp;AMDGPU::VReg_64RegClass, AMDGPU::sub0, &amp;AMDGPU::VReg_32RegClass);</div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;      <span class="comment">// VAddrHi = vaddr:sub1</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;      VAddrHi = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aa7766f6f2baa6e8bca9db6803fc4e700">buildExtractSubReg</a>(MI, MRI, VAddrOp,</div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;          &amp;AMDGPU::VReg_64RegClass, AMDGPU::sub1, &amp;AMDGPU::VReg_32RegClass);</div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;</div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;      <span class="comment">// NewVaddrLo = SRsrcPtrLo + VAddrLo</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;      <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MI, MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <span class="keyword">get</span>(AMDGPU::V_ADD_I32_e32),</div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;              NewVAddrLo)</div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SRsrcPtrLo)</div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(VAddrLo)</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(AMDGPU::VCC, <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;</div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;      <span class="comment">// NewVaddrHi = SRsrcPtrHi + VAddrHi</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;      <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MI, MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <span class="keyword">get</span>(AMDGPU::V_ADDC_U32_e32),</div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;              NewVAddrHi)</div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SRsrcPtrHi)</div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(VAddrHi)</div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(AMDGPU::VCC, <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>)</div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(AMDGPU::VCC, <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;</div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;      <span class="comment">// NewVaddr = {NewVaddrHi, NewVaddrLo}</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;      <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MI, MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <span class="keyword">get</span>(<a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9">AMDGPU::REG_SEQUENCE</a>),</div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;              NewVAddr)</div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(NewVAddrLo)</div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(NewVAddrHi)</div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;      <span class="comment">// Zero64 = 0</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;      <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MI, MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <span class="keyword">get</span>(AMDGPU::S_MOV_B64),</div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;              Zero64)</div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0);</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;      <span class="comment">// SRsrcFormatLo = RSRC_DATA_FORMAT{31-0}</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;      <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MI, MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <span class="keyword">get</span>(AMDGPU::S_MOV_B32),</div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;              SRsrcFormatLo)</div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(<a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">AMDGPU::RSRC_DATA_FORMAT</a> &amp; 0xFFFFFFFF);</div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;</div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;      <span class="comment">// SRsrcFormatHi = RSRC_DATA_FORMAT{63-32}</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;      <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MI, MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <span class="keyword">get</span>(AMDGPU::S_MOV_B32),</div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;              SRsrcFormatHi)</div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(<a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">AMDGPU::RSRC_DATA_FORMAT</a> &gt;&gt; 32);</div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;</div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;      <span class="comment">// NewSRsrc = {Zero64, SRsrcFormat}</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;      <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MI, MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <span class="keyword">get</span>(<a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9">AMDGPU::REG_SEQUENCE</a>),</div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;              NewSRsrc)</div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Zero64)</div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(AMDGPU::sub0_sub1)</div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SRsrcFormatLo)</div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(AMDGPU::sub2)</div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SRsrcFormatHi)</div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(AMDGPU::sub3);</div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;</div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;      <span class="comment">// Update the instruction to use NewVaddr</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;      MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(VAddrIdx).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(NewVAddr);</div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;      <span class="comment">// Update the instruction to use NewSRsrc</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;      MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(SRsrcIdx).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(NewSRsrc);</div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    }</div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;  }</div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a55d9a298eefc229476399189a99a6199"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">llvm::SIInstrInfo::RI</a></div><div class="ttdeci">const SIRegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00026">SIInstrInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00032">MachineInstrBuilder.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a3350f7760c4eec67ea7d8f3063c3d748"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a3350f7760c4eec67ea7d8f3063c3d748">llvm::MachineOperand::getMBB</a></div><div class="ttdeci">MachineBasicBlock * getMBB() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00422">MachineOperand.h:422</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a76c3c7e3d4f11b4cfad37fc0449c9635"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">unsigned createVirtualRegister(const TargetRegisterClass *RegClass)</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00097">MachineRegisterInfo.cpp:97</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aa7766f6f2baa6e8bca9db6803fc4e700"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aa7766f6f2baa6e8bca9db6803fc4e700">llvm::SIInstrInfo::buildExtractSubReg</a></div><div class="ttdeci">unsigned buildExtractSubReg(MachineBasicBlock::iterator MI, MachineRegisterInfo &amp;MRI, MachineOperand &amp;SuperReg, const TargetRegisterClass *SuperRC, unsigned SubIdx, const TargetRegisterClass *SubRC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00821">SIInstrInfo.cpp:821</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a7f0521fa2de44271fd4b909ea7351ef3"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">llvm::MachineBasicBlock::getFirstTerminator</a></div><div class="ttdeci">iterator getFirstTerminator()</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dd5/MachineBasicBlock_8cpp_source.html#l00174">MachineBasicBlock.cpp:174</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a115ab05f8cddeb3059603ff085ecab7b"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">llvm::SIRegisterInfo::hasVGPRs</a></div><div class="ttdeci">bool hasVGPRs(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00105">SIRegisterInfo.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ab01b473ec8daee29c89f51c4a6101ddd"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ab01b473ec8daee29c89f51c4a6101ddd">llvm::SIInstrInfo::commuteInstruction</a></div><div class="ttdeci">MachineInstr * commuteInstruction(MachineInstr *MI, bool NewMI=false) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00388">SIInstrInfo.cpp:388</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a5e0d86f7f0d629a21e602979c971d30d"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5e0d86f7f0d629a21e602979c971d30d">llvm::SIInstrInfo::isLiteralConstant</a></div><div class="ttdeci">bool isLiteralConstant(const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00543">SIInstrInfo.cpp:543</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a1fb8480941b7c54f5dcd665aa6f964cca72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00031">MachineInstrBuilder.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ae220352610e3badb61763dcbae9b7a6f"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">llvm::TargetRegisterClass::getSize</a></div><div class="ttdeci">unsigned getSize() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00087">TargetRegisterInfo.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2ac18ceda9f2857fea2e5cc4e8bf4ff5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const </div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00229">MachineOperand.h:229</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00227">MachineOperand.h:227</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab3904d3601dbe52865d5f2e33a06d80d"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00556">MachineRegisterInfo.h:556</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7b5fe96d88954efc855e6c466207e535"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00274">MachineInstr.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a062b134de5c9143eab05c83faab131e9"><div class="ttname"><a href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">llvm::AMDGPU::RSRC_DATA_FORMAT</a></div><div class="ttdeci">const uint64_t RSRC_DATA_FORMAT</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00196">SIInstrInfo.h:196</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9">llvm::TargetOpcode::REG_SEQUENCE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00082">TargetOpcodes.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_1_1bundle__iterator_html"><div class="ttname"><a href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">llvm::MachineBasicBlock::bundle_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00144">MachineBasicBlock.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a0b6ef6ad6f8278143c1665ce34f79da2"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a0b6ef6ad6f8278143c1665ce34f79da2">llvm::SIRegisterInfo::getEquivalentVGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentVGPRClass(const TargetRegisterClass *SRC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00114">SIRegisterInfo.cpp:114</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aa21d1855687750f06e5e5bdff5d67247"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aa21d1855687750f06e5e5bdff5d67247">llvm::SIInstrInfo::legalizeOpWithMove</a></div><div class="ttdeci">void legalizeOpWithMove(MachineInstr *MI, unsigned OpIdx) const </div><div class="ttdoc">Legalize the OpIndex operand of this instruction by inserting a MOV. For example: ADD_I32_e32 VGPR0...</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00801">SIInstrInfo.cpp:801</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a4ac3057331a18b708f9c4f0ad923a3ce"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a4ac3057331a18b708f9c4f0ad923a3ce">llvm::MachineInstr::readsRegister</a></div><div class="ttdeci">bool readsRegister(unsigned Reg, const TargetRegisterInfo *TRI=nullptr) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00782">MachineInstr.h:782</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43ae41f9ca68ba5e8b9613cea03652ebd72"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43ae41f9ca68ba5e8b9613cea03652ebd72">llvm::TargetOpcode::PHI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00026">TargetOpcodes.h:26</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a5dbb9fe4d28e1990553a4d19b7a0833d"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a5dbb9fe4d28e1990553a4d19b7a0833d">llvm::SIRegisterInfo::isSGPRClass</a></div><div class="ttdeci">bool isSGPRClass(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00098">SIRegisterInfo.cpp:98</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">llvm::TargetOpcode::COPY</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00086">TargetOpcodes.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8e77ed930873a9741198fd01a943bde8"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a8e77ed930873a9741198fd01a943bde8">llvm::MachineOperand::isFPImm</a></div><div class="ttdeci">bool isFPImm() const </div><div class="ttdoc">isFPImm - Tests if this is a MO_FPImmediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00233">MachineOperand.h:233</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af40b6ac84bacfee1f9931e209430204b"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af40b6ac84bacfee1f9931e209430204b">llvm::SIInstrInfo::isVOP3</a></div><div class="ttdeci">bool isVOP3(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00494">SIInstrInfo.cpp:494</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00031">MachineRegisterInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00167">MachineFunction.h:167</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a624a062754a09d3787614d8627096705"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l00048">MachineInstr.cpp:48</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43ad3506645ead9c261e97d81544a602848"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43ad3506645ead9c261e97d81544a602848">llvm::TargetOpcode::INSERT_SUBREG</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00049">TargetOpcodes.h:49</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a1fb8480941b7c54f5dcd665aa6f964cca833922eca2ad0eab70573ba1f5fba9af"><div class="ttname"><a href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca833922eca2ad0eab70573ba1f5fba9af">llvm::RegState::ImplicitDefine</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00040">MachineInstrBuilder.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aafb199cf6f6f35679ac670d7630d8b35"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aafb199cf6f6f35679ac670d7630d8b35">llvm::MachineInstr::isCommutable</a></div><div class="ttdeci">bool isCommutable(QueryType Type=IgnoreBundle) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00557">MachineInstr.h:557</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a34ab07c56acf0fe7f68a6da0d514bec7"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">llvm::MachineInstrBuilder::addOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addOperand(const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00166">MachineInstrBuilder.h:166</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a96fc2c48f4966f446aa082e866338c23"><div class="ttname"><a href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIndex)</div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a6808004fdc3693e924e77120164223ff"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a6808004fdc3693e924e77120164223ff">llvm::SIInstrInfo::getOpRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getOpRegClass(const MachineInstr &amp;MI, unsigned OpNo) const </div><div class="ttdoc">Return the correct register class for OpNo. For target-specific instructions, this will return the re...</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00777">SIInstrInfo.cpp:777</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ae34f68aab9ec9e67b9d7cb611a0b39e0"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ae34f68aab9ec9e67b9d7cb611a0b39e0">llvm::SIInstrInfo::isVOP2</a></div><div class="ttdeci">bool isVOP2(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00490">SIInstrInfo.cpp:490</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5ca4af2a257043145ad650eafb4402f9"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">DebugLoc getDebugLoc() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00245">MachineInstr.h:245</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa21d1855687750f06e5e5bdff5d67247"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::legalizeOpWithMove </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OpIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Legalize the <code>OpIndex</code> operand of this instruction by inserting a MOV. For example: ADD_I32_e32 VGPR0, 15 to MOV VGPR1, 15 ADD_I32_e32 VGPR0, VGPR1. </p>
<p>If the operand being legalized is a register, then a COPY will be used instead of MOV. </p>

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00801">801</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;                                                                           {</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>;</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpIdx);</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>()-&gt;<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  <span class="keywordtype">unsigned</span> RCID = <span class="keyword">get</span>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()).OpInfo[OpIdx].RegClass;</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.getRegClass(RCID);</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = AMDGPU::V_MOV_B32_e32;</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>()) {</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    Opcode = <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">AMDGPU::COPY</a>;</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a5dbb9fe4d28e1990553a4d19b7a0833d">isSGPRClass</a>(RC)) {</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    Opcode = AMDGPU::S_MOV_B32;</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  }</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VRC = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a0b6ef6ad6f8278143c1665ce34f79da2">getEquivalentVGPRClass</a>(RC);</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(VRC);</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>(), <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">findDebugLoc</a>(I), <span class="keyword">get</span>(Opcode),</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;          Reg).<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MO);</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7db02b21d284294b8d9369803fe1c13b">ChangeToRegister</a>(Reg, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a55d9a298eefc229476399189a99a6199"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">llvm::SIInstrInfo::RI</a></div><div class="ttdeci">const SIRegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00026">SIInstrInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7db02b21d284294b8d9369803fe1c13b"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a7db02b21d284294b8d9369803fe1c13b">llvm::MachineOperand::ChangeToRegister</a></div><div class="ttdeci">void ChangeToRegister(unsigned Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isDebug=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l00128">MachineInstr.cpp:128</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a76c3c7e3d4f11b4cfad37fc0449c9635"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">unsigned createVirtualRegister(const TargetRegisterClass *RegClass)</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00097">MachineRegisterInfo.cpp:97</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00227">MachineOperand.h:227</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_1_1bundle__iterator_html"><div class="ttname"><a href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">llvm::MachineBasicBlock::bundle_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00144">MachineBasicBlock.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a0b6ef6ad6f8278143c1665ce34f79da2"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a0b6ef6ad6f8278143c1665ce34f79da2">llvm::SIRegisterInfo::getEquivalentVGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentVGPRClass(const TargetRegisterClass *SRC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00114">SIRegisterInfo.cpp:114</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a45028d169700cac71cf6c613a94236ee"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">llvm::MachineBasicBlock::findDebugLoc</a></div><div class="ttdeci">DebugLoc findDebugLoc(instr_iterator MBBI)</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a5dbb9fe4d28e1990553a4d19b7a0833d"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a5dbb9fe4d28e1990553a4d19b7a0833d">llvm::SIRegisterInfo::isSGPRClass</a></div><div class="ttdeci">bool isSGPRClass(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00098">SIRegisterInfo.cpp:98</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">llvm::TargetOpcode::COPY</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00086">TargetOpcodes.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00031">MachineRegisterInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00167">MachineFunction.h:167</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a34ab07c56acf0fe7f68a6da0d514bec7"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">llvm::MachineInstrBuilder::addOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addOperand(const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00166">MachineInstrBuilder.h:166</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a4309c326e6f682370ddacac61d9eb65a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::SIInstrInfo::LoadM0 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MoveRel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SavReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>IndexReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa2d3bbfad18744358184892cfe824bba"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::loadRegFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00239">239</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                                                                            {</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>();</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <a class="code" href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF-&gt;<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a> = MBB.<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">findDebugLoc</a>(MI);</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">hasVGPRs</a>(RC)) {</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <a class="code" href="../../d5/d1d/classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = MF-&gt;<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">getFunction</a>()-&gt;<a class="code" href="../../de/d7c/classllvm_1_1Function.html#a2da53ac53516a3f16191f4c8a8eaa3e5">getContext</a>();</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    Ctx.<a class="code" href="../../d5/d1d/classllvm_1_1LLVMContext.html#acff246b19234d38be83663af581f05ac">emitError</a>(<span class="stringliteral">&quot;SIInstrInfo::loadRegToStackSlot - Can&#39;t retrieve spilled VGPR!&quot;</span>);</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::V_MOV_B32_e32), DestReg)</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;            .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0);</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a5dbb9fe4d28e1990553a4d19b7a0833d">isSGPRClass</a>(RC)){</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordtype">unsigned</span> Opcode;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="keywordflow">switch</span>(RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>() * 8) {</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keywordflow">case</span> 32:  Opcode = AMDGPU::SI_SPILL_S32_RESTORE; <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="keywordflow">case</span> 64:  Opcode = AMDGPU::SI_SPILL_S64_RESTORE;  <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="keywordflow">case</span> 128: Opcode = AMDGPU::SI_SPILL_S128_RESTORE; <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="keywordflow">case</span> 256: Opcode = AMDGPU::SI_SPILL_S256_RESTORE; <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keywordflow">case</span> 512: Opcode = AMDGPU::SI_SPILL_S512_RESTORE; <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Cannot spill register class&quot;</span>);</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    }</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <a class="code" href="../../d3/da0/structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">SIMachineFunctionInfo::SpilledReg</a> Spill =</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        MFI-&gt;<a class="code" href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html#a977185a981785e79fc43133a52812581">SpillTracker</a>.<a class="code" href="../../db/ded/structllvm_1_1SIMachineFunctionInfo_1_1RegSpillTracker.html#ab32f4131a175fc93dabbd65b75d08bec">getSpilledReg</a>(<a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>);</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(Opcode), DestReg)</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;            .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Spill.<a class="code" href="../../d3/da0/structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">VGPR</a>)</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;            .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(<a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>);</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;VGPR spilling not supported&quot;</span>);</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  }</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a55d9a298eefc229476399189a99a6199"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">llvm::SIInstrInfo::RI</a></div><div class="ttdeci">const SIRegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00026">SIInstrInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a2da53ac53516a3f16191f4c8a8eaa3e5"><div class="ttname"><a href="../../de/d7c/classllvm_1_1Function.html#a2da53ac53516a3f16191f4c8a8eaa3e5">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dd4/Function_8cpp_source.html#l00202">Function.cpp:202</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a115ab05f8cddeb3059603ff085ecab7b"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">llvm::SIRegisterInfo::hasVGPRs</a></div><div class="ttdeci">bool hasVGPRs(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00105">SIRegisterInfo.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="../../dc/d65/classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2d/DebugLoc_8h_source.html#l00029">DebugLoc.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ad784a6594990530bffb2018aeeed56f3"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function * getFunction() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00151">MachineFunction.h:151</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html_a5fa18f4613005bbaf3e0889806fb7fe4"><div class="ttname"><a href="../../d3/da0/structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">llvm::SIMachineFunctionInfo::SpilledReg::VGPR</a></div><div class="ttdeci">unsigned VGPR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd6/SIMachineFunctionInfo_8h_source.html#l00032">SIMachineFunctionInfo.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ae220352610e3badb61763dcbae9b7a6f"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">llvm::TargetRegisterClass::getSize</a></div><div class="ttdeci">unsigned getSize() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00087">TargetRegisterInfo.h:87</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html_acff246b19234d38be83663af581f05ac"><div class="ttname"><a href="../../d5/d1d/classllvm_1_1LLVMContext.html#acff246b19234d38be83663af581f05ac">llvm::LLVMContext::emitError</a></div><div class="ttdeci">void emitError(unsigned LocCookie, const Twine &amp;ErrorStr)</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/da8/LLVMContext_8cpp_source.html#l00188">LLVMContext.cpp:188</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a7f7b8906dab43d37c78e10eafe4c424f"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a></div><div class="ttdeci">INITIALIZE_TM_PASS(GlobalMerge,&quot;global-merge&quot;,&quot;Merge global variables&quot;, false, false) bool GlobalMerge const DataLayout * DL</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dca/GlobalMerge_8cpp_source.html#l00146">GlobalMerge.cpp:146</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="../../d5/d1d/classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d6b/LLVMContext_8h_source.html#l00040">LLVMContext.h:40</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1RegSpillTracker_html_ab32f4131a175fc93dabbd65b75d08bec"><div class="ttname"><a href="../../db/ded/structllvm_1_1SIMachineFunctionInfo_1_1RegSpillTracker.html#ab32f4131a175fc93dabbd65b75d08bec">llvm::SIMachineFunctionInfo::RegSpillTracker::getSpilledReg</a></div><div class="ttdeci">const SpilledReg &amp; getSpilledReg(unsigned FrameIndex)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d04/SIMachineFunctionInfo_8cpp_source.html#l00095">SIMachineFunctionInfo.cpp:95</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00235">MachineFunction.h:235</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a45028d169700cac71cf6c613a94236ee"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">llvm::MachineBasicBlock::findDebugLoc</a></div><div class="ttdeci">DebugLoc findDebugLoc(instr_iterator MBBI)</div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html"><div class="ttname"><a href="../../d3/da0/structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">llvm::SIMachineFunctionInfo::SpilledReg</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd6/SIMachineFunctionInfo_8h_source.html#l00031">SIMachineFunctionInfo.h:31</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a5dbb9fe4d28e1990553a4d19b7a0833d"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a5dbb9fe4d28e1990553a4d19b7a0833d">llvm::SIRegisterInfo::isSGPRClass</a></div><div class="ttdeci">bool isSGPRClass(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00098">SIRegisterInfo.cpp:98</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/da2/ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd6/SIMachineFunctionInfo_8h_source.html#l00027">SIMachineFunctionInfo.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a977185a981785e79fc43133a52812581"><div class="ttname"><a href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html#a977185a981785e79fc43133a52812581">llvm::SIMachineFunctionInfo::SpillTracker</a></div><div class="ttdeci">struct RegSpillTracker SpillTracker</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd6/SIMachineFunctionInfo_8h_source.html#l00061">SIMachineFunctionInfo.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a9cb8cba1f05674da7766886ed1dd96f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::moveSMRDToVALU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01150">1150</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;                                                                                 {</div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;  <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>();</div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;  <span class="keywordflow">switch</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()) {</div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_LOAD_DWORD_IMM:</div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_LOAD_DWORD_SGPR:</div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_LOAD_DWORDX2_IMM:</div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_LOAD_DWORDX2_SGPR:</div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_LOAD_DWORDX4_IMM:</div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_LOAD_DWORDX4_SGPR:</div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;      <span class="keywordtype">unsigned</span> NewOpcode = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af6e3a10ca630025140331583f44397a2">getVALUOp</a>(*MI);</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;      <span class="keywordtype">unsigned</span> RegOffset;</div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;      <span class="keywordtype">unsigned</span> ImmOffset;</div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;</div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;      <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>()) {</div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;        RegOffset = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;        ImmOffset = 0;</div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;        <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>());</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;        <span class="comment">// SMRD instructions take a dword offsets and MUBUF instructions</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;        <span class="comment">// take a byte offset.</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;        ImmOffset = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>() &lt;&lt; 2;</div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;        RegOffset = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(&amp;AMDGPU::SGPR_32RegClass);</div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;        <span class="keywordflow">if</span> (isUInt&lt;12&gt;(ImmOffset)) {</div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;          <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, MI, MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <span class="keyword">get</span>(AMDGPU::S_MOV_B32),</div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;                  RegOffset)</div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;                  .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0);</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;          <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, MI, MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <span class="keyword">get</span>(AMDGPU::S_MOV_B32),</div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;                  RegOffset)</div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;                  .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(ImmOffset);</div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;          ImmOffset = 0;</div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;        }</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;      }</div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;</div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;      <span class="keywordtype">unsigned</span> SRsrc = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(&amp;AMDGPU::SReg_128RegClass);</div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;      <span class="keywordtype">unsigned</span> DWord0 = RegOffset;</div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;      <span class="keywordtype">unsigned</span> DWord1 = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(&amp;AMDGPU::SGPR_32RegClass);</div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;      <span class="keywordtype">unsigned</span> DWord2 = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(&amp;AMDGPU::SGPR_32RegClass);</div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;      <span class="keywordtype">unsigned</span> DWord3 = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(&amp;AMDGPU::SGPR_32RegClass);</div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;</div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;      <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, MI, MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <span class="keyword">get</span>(AMDGPU::S_MOV_B32), DWord1)</div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0);</div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;      <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, MI, MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <span class="keyword">get</span>(AMDGPU::S_MOV_B32), DWord2)</div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(<a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">AMDGPU::RSRC_DATA_FORMAT</a> &amp; 0xFFFFFFFF);</div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;      <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, MI, MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <span class="keyword">get</span>(AMDGPU::S_MOV_B32), DWord3)</div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(<a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">AMDGPU::RSRC_DATA_FORMAT</a> &gt;&gt; 32);</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;      <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, MI, MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), <span class="keyword">get</span>(<a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9">AMDGPU::REG_SEQUENCE</a>), SRsrc)</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(DWord0)</div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(DWord1)</div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(AMDGPU::sub1)</div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(DWord2)</div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(AMDGPU::sub2)</div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(DWord3)</div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;              .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(AMDGPU::sub3);</div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;     MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(NewOpcode));</div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;     <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>()) {</div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;       MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>());</div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;     } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;       MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7db02b21d284294b8d9369803fe1c13b">ChangeToRegister</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(), <span class="keyword">false</span>);</div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;     }</div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;     MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(SRsrc);</div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;     MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(*MBB-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>(), <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(ImmOffset));</div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  }</div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7db02b21d284294b8d9369803fe1c13b"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a7db02b21d284294b8d9369803fe1c13b">llvm::MachineOperand::ChangeToRegister</a></div><div class="ttdeci">void ChangeToRegister(unsigned Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isDebug=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l00128">MachineInstr.cpp:128</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a76c3c7e3d4f11b4cfad37fc0449c9635"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">unsigned createVirtualRegister(const TargetRegisterClass *RegClass)</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00097">MachineRegisterInfo.cpp:97</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2ac18ceda9f2857fea2e5cc4e8bf4ff5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const </div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00229">MachineOperand.h:229</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00227">MachineOperand.h:227</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a062b134de5c9143eab05c83faab131e9"><div class="ttname"><a href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">llvm::AMDGPU::RSRC_DATA_FORMAT</a></div><div class="ttdeci">const uint64_t RSRC_DATA_FORMAT</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00196">SIInstrInfo.h:196</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00407">MachineOperand.h:407</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9">llvm::TargetOpcode::REG_SEQUENCE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00082">TargetOpcodes.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1ecb35298bc4d1fe03997959e1210c87"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">llvm::MachineInstr::setDesc</a></div><div class="ttdeci">void setDesc(const MCInstrDesc &amp;tid)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l01079">MachineInstr.h:1079</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a469e271fba3a9b52dad4fa54eaf44e2b"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">llvm::MachineInstr::addOperand</a></div><div class="ttdeci">void addOperand(MachineFunction &amp;MF, const MachineOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l00639">MachineInstr.cpp:639</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a624a062754a09d3787614d8627096705"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l00048">MachineInstr.cpp:48</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab09679b541a6ba1219b3602569847364"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">llvm::MachineOperand::CreateImm</a></div><div class="ttdeci">static MachineOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00558">MachineOperand.h:558</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af6e3a10ca630025140331583f44397a2"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af6e3a10ca630025140331583f44397a2">llvm::SIInstrInfo::getVALUOp</a></div><div class="ttdeci">static unsigned getVALUOp(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00721">SIInstrInfo.cpp:721</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5ca4af2a257043145ad650eafb4402f9"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">DebugLoc getDebugLoc() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00245">MachineInstr.h:245</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a259d7fe8dc4a8d1892c9be17114323d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::moveToVALU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Replace this instruction's opcode with the equivalent VALU opcode. This function will also move the users of <code>MI</code> to the VALU if necessary. </p>

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01216">1216</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;                                                        {</div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  <a class="code" href="../../d0/d78/classllvm_1_1SmallVector.html">SmallVector&lt;MachineInstr *, 128&gt;</a> Worklist;</div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  Worklist.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(&amp;TopInst);</div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  <span class="keywordflow">while</span> (!Worklist.<a class="code" href="../../db/dc5/classllvm_1_1SmallVectorBase.html#a8a8df4d85555c7954a95f86080cd3b64">empty</a>()) {</div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *Inst = Worklist.<a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html#a400eaca9881c8dcab97e9f42b1ab1815">pop_back_val</a>();</div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;    <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>();</div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MBB-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>()-&gt;<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;    <span class="keywordtype">unsigned</span> Opcode = Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>();</div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    <span class="keywordtype">unsigned</span> NewOpcode = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af6e3a10ca630025140331583f44397a2">getVALUOp</a>(*Inst);</div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;</div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    <span class="comment">// Handle some special cases</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;    <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a80262bdbfe4009f1bba367e053721daa">isSMRD</a>(Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>())) {</div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;        <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a9cb8cba1f05674da7766886ed1dd96f9">moveSMRDToVALU</a>(Inst, MRI);</div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;      }</div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_MOV_B64: {</div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;      <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a> = Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>();</div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;</div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;      <span class="comment">// If the source operand is a register we can replace this with a</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;      <span class="comment">// copy.</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;      <span class="keywordflow">if</span> (Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>()) {</div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;        <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *Copy = <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, Inst, DL, <span class="keyword">get</span>(<a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">TargetOpcode::COPY</a>))</div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0))</div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;          .addOperand(Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1));</div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;        Worklist.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Copy);</div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;        <span class="comment">// Otherwise, we need to split this into two movs, because there is</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;        <span class="comment">// no 64-bit VALU move instruction.</span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;        <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;        <span class="keywordtype">unsigned</span> Dst = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ac91634c3defde698fd74f26e283bcc13">split64BitImm</a>(Worklist,</div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;                                     Inst,</div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;                                     MRI,</div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;                                     MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(Reg),</div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;                                     Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1));</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;        MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(Reg, Dst);</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;      }</div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;      Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    }</div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_AND_B64:</div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;      <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ae18e45c57234a04b0a8d485c69eb063e">splitScalar64BitBinaryOp</a>(Worklist, Inst, AMDGPU::S_AND_B32);</div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;      Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_OR_B64:</div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;      <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ae18e45c57234a04b0a8d485c69eb063e">splitScalar64BitBinaryOp</a>(Worklist, Inst, AMDGPU::S_OR_B32);</div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;      Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;</div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_XOR_B64:</div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;      <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ae18e45c57234a04b0a8d485c69eb063e">splitScalar64BitBinaryOp</a>(Worklist, Inst, AMDGPU::S_XOR_B32);</div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;      Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;</div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_NOT_B64:</div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;      <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a41daafc89aaf8b6c57dd3fef5da58613">splitScalar64BitUnaryOp</a>(Worklist, Inst, AMDGPU::S_NOT_B32);</div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;      Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_BCNT1_I32_B64:</div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;      <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aeccff7c8f1e3f42929b71bfd5776b7f9">splitScalar64BitBCNT</a>(Worklist, Inst);</div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;      Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;</div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_BFE_U64:</div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_BFE_I64:</div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;    <span class="keywordflow">case</span> AMDGPU::S_BFM_B64:</div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;      <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Moving this op to VALU not implemented&quot;</span>);</div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;    }</div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;</div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;    <span class="keywordflow">if</span> (NewOpcode == AMDGPU::INSTRUCTION_LIST_END) {</div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;      <span class="comment">// We cannot move this instruction to the VALU, so we should try to</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;      <span class="comment">// legalize its operands instead.</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;      <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5794295c069a603481612709cd0ca2f6">legalizeOperands</a>(Inst);</div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;    }</div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;</div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;    <span class="comment">// Use the new VALU Opcode.</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;NewDesc = <span class="keyword">get</span>(NewOpcode);</div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;    Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(NewDesc);</div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;</div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    <span class="comment">// Remove any references to SCC. Vector instructions can&#39;t read from it, and</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;    <span class="comment">// We&#39;re just about to add the implicit use / defs of VCC, and we don&#39;t want</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;    <span class="comment">// both.</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>() - 1; i &gt; 0; --i) {</div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;      <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op = Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i);</div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;      <span class="keywordflow">if</span> (Op.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp; Op.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == AMDGPU::SCC)</div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;        Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a001a88e1d71c2e11ccd57efe75da4af3">RemoveOperand</a>(i);</div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;    }</div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;</div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    <span class="keywordflow">if</span> (Opcode == AMDGPU::S_SEXT_I32_I8 || Opcode == AMDGPU::S_SEXT_I32_I16) {</div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;      <span class="comment">// We are converting these to a BFE, so we need to add the missing</span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;      <span class="comment">// operands for the size and offset.</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;      <span class="keywordtype">unsigned</span> Size = (Opcode == AMDGPU::S_SEXT_I32_I8) ? 8 : 16;</div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;      Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1));</div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;      Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(0);</div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;      Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;      Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;      Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;      Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(Size));</div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;</div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;      <span class="comment">// XXX - Other pointless operands. There are 4, but it seems you only need</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;      <span class="comment">// 3 to not hit an assertion later in MCInstLower.</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;      Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;      Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opcode == AMDGPU::S_BCNT1_I32_B32) {</div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;      <span class="comment">// The VALU version adds the second operand to the result, so insert an</span></div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;      <span class="comment">// extra 0 operand.</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;      Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;    }</div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;</div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;    <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a3e5dcc527eea318fb7defde6c9d617f6">addDescImplicitUseDef</a>(NewDesc, Inst);</div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;</div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;    <span class="keywordflow">if</span> (Opcode == AMDGPU::S_BFE_I32 || Opcode == AMDGPU::S_BFE_U32) {</div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;      <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OffsetWidthOp = Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2);</div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;      <span class="comment">// If we need to move this to VGPRs, we need to unpack the second operand</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;      <span class="comment">// back into the 2 separate ones for bit offset and width.</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;      <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(OffsetWidthOp.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>() &amp;&amp;</div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;             <span class="stringliteral">&quot;Scalar BFE is only implemented for constant width and offset&quot;</span>);</div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;      uint32_t Imm = OffsetWidthOp.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;</div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;      uint32_t Offset = Imm &amp; 0x3f; <span class="comment">// Extract bits [5:0].</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;      uint32_t BitWidth = (Imm &amp; 0x7f0000) &gt;&gt; 16; <span class="comment">// Extract bits [22:16].</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;</div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;      Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a001a88e1d71c2e11ccd57efe75da4af3">RemoveOperand</a>(2); <span class="comment">// Remove old immediate.</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;      Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1));</div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;      Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(0);</div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;      Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;      Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(Offset));</div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;      Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;      Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(BitWidth));</div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;      Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;      Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;    }</div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;</div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;    <span class="comment">// Update the destination register class.</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;</div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewDstRC = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a6808004fdc3693e924e77120164223ff">getOpRegClass</a>(*Inst, 0);</div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;</div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;    <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;      <span class="comment">// For target instructions, getOpRegClass just returns the virtual</span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;      <span class="comment">// register class associated with the operand, so we need to find an</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;      <span class="comment">// equivalent VGPR register class in order to move the instruction to the</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;      <span class="comment">// VALU.</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">AMDGPU::COPY</a>:</div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43ae41f9ca68ba5e8b9613cea03652ebd72">AMDGPU::PHI</a>:</div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9">AMDGPU::REG_SEQUENCE</a>:</div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43ad3506645ead9c261e97d81544a602848">AMDGPU::INSERT_SUBREG</a>:</div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">hasVGPRs</a>(NewDstRC))</div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;      NewDstRC = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a0b6ef6ad6f8278143c1665ce34f79da2">getEquivalentVGPRClass</a>(NewDstRC);</div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;      <span class="keywordflow">if</span> (!NewDstRC)</div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;    }</div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;</div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;    <span class="keywordtype">unsigned</span> DstReg = Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;    <span class="keywordtype">unsigned</span> NewDstReg = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(NewDstRC);</div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;    MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(DstReg, NewDstReg);</div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;</div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;    <span class="comment">// Legalize the operands</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;    <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5794295c069a603481612709cd0ca2f6">legalizeOperands</a>(Inst);</div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;</div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../d4/d73/classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">MachineRegisterInfo::use_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2f9819f230628888e3e68de292ecd602">use_begin</a>(NewDstReg),</div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;           E = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a>(); <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;      <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;UseMI = *<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getParent();</div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a718bf1c6b53c22f17db3c2cb3abd0c3d">canReadVGPR</a>(UseMI, <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperandNo())) {</div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;        Worklist.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(&amp;UseMI);</div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;      }</div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;    }</div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;  }</div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a55d9a298eefc229476399189a99a6199"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">llvm::SIInstrInfo::RI</a></div><div class="ttdeci">const SIRegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00026">SIInstrInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_ae1a10b90f22c0478960fb5798ff73916"><div class="ttname"><a href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00225">SmallVector.h:225</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a76c3c7e3d4f11b4cfad37fc0449c9635"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">unsigned createVirtualRegister(const TargetRegisterClass *RegClass)</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00097">MachineRegisterInfo.cpp:97</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00137">MCInstrDesc.h:137</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a115ab05f8cddeb3059603ff085ecab7b"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">llvm::SIRegisterInfo::hasVGPRs</a></div><div class="ttdeci">bool hasVGPRs(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00105">SIRegisterInfo.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="../../dc/d65/classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2d/DebugLoc_8h_source.html#l00029">DebugLoc.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ac8347c6938efe4d9a4426b92ef57851e"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">llvm::MachineRegisterInfo::use_end</a></div><div class="ttdeci">static use_iterator use_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00392">MachineRegisterInfo.h:392</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_a400eaca9881c8dcab97e9f42b1ab1815"><div class="ttname"><a href="../../da/d30/classllvm_1_1SmallVectorImpl.html#a400eaca9881c8dcab97e9f42b1ab1815">llvm::SmallVectorImpl::pop_back_val</a></div><div class="ttdeci">T LLVM_ATTRIBUTE_UNUSED_RESULT pop_back_val()</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00406">SmallVector.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2ac18ceda9f2857fea2e5cc4e8bf4ff5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const </div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00229">MachineOperand.h:229</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ae18e45c57234a04b0a8d485c69eb063e"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ae18e45c57234a04b0a8d485c69eb063e">llvm::SIInstrInfo::splitScalar64BitBinaryOp</a></div><div class="ttdeci">void splitScalar64BitBinaryOp(SmallVectorImpl&lt; MachineInstr * &gt; &amp;Worklist, MachineInstr *Inst, unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01461">SIInstrInfo.cpp:1461</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00227">MachineOperand.h:227</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l00863">MachineInstr.cpp:863</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab3904d3601dbe52865d5f2e33a06d80d"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00556">MachineRegisterInfo.h:556</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ac91634c3defde698fd74f26e283bcc13"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ac91634c3defde698fd74f26e283bcc13">llvm::SIInstrInfo::split64BitImm</a></div><div class="ttdeci">unsigned split64BitImm(SmallVectorImpl&lt; MachineInstr * &gt; &amp;Worklist, MachineBasicBlock::iterator MI, MachineRegisterInfo &amp;MRI, const TargetRegisterClass *RC, const MachineOperand &amp;Op) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00869">SIInstrInfo.cpp:869</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7b5fe96d88954efc855e6c466207e535"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00274">MachineInstr.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a001a88e1d71c2e11ccd57efe75da4af3"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a001a88e1d71c2e11ccd57efe75da4af3">llvm::MachineInstr::RemoveOperand</a></div><div class="ttdeci">void RemoveOperand(unsigned i)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l00734">MachineInstr.cpp:734</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a7f7b8906dab43d37c78e10eafe4c424f"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a></div><div class="ttdeci">INITIALIZE_TM_PASS(GlobalMerge,&quot;global-merge&quot;,&quot;Merge global variables&quot;, false, false) bool GlobalMerge const DataLayout * DL</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dca/GlobalMerge_8cpp_source.html#l00146">GlobalMerge.cpp:146</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_a8a8df4d85555c7954a95f86080cd3b64"><div class="ttname"><a href="../../db/dc5/classllvm_1_1SmallVectorBase.html#a8a8df4d85555c7954a95f86080cd3b64">llvm::SmallVectorBase::empty</a></div><div class="ttdeci">bool LLVM_ATTRIBUTE_UNUSED_RESULT empty() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00057">SmallVector.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a718bf1c6b53c22f17db3c2cb3abd0c3d"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a718bf1c6b53c22f17db3c2cb3abd0c3d">llvm::SIInstrInfo::canReadVGPR</a></div><div class="ttdeci">bool canReadVGPR(const MachineInstr &amp;MI, unsigned OpNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00789">SIInstrInfo.cpp:789</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00407">MachineOperand.h:407</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa7e43fc5b201a1cc5b2b0f1f72963dd2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">llvm::MachineOperand::ChangeToImmediate</a></div><div class="ttdeci">void ChangeToImmediate(int64_t ImmVal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l00111">MachineInstr.cpp:111</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9">llvm::TargetOpcode::REG_SEQUENCE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00082">TargetOpcodes.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a41daafc89aaf8b6c57dd3fef5da58613"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a41daafc89aaf8b6c57dd3fef5da58613">llvm::SIInstrInfo::splitScalar64BitUnaryOp</a></div><div class="ttdeci">void splitScalar64BitUnaryOp(SmallVectorImpl&lt; MachineInstr * &gt; &amp;Worklist, MachineInstr *Inst, unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01409">SIInstrInfo.cpp:1409</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a3e5dcc527eea318fb7defde6c9d617f6"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a3e5dcc527eea318fb7defde6c9d617f6">llvm::SIInstrInfo::addDescImplicitUseDef</a></div><div class="ttdeci">void addDescImplicitUseDef(const MCInstrDesc &amp;Desc, MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01565">SIInstrInfo.cpp:1565</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a0b6ef6ad6f8278143c1665ce34f79da2"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a0b6ef6ad6f8278143c1665ce34f79da2">llvm::SIRegisterInfo::getEquivalentVGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentVGPRClass(const TargetRegisterClass *SRC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00114">SIRegisterInfo.cpp:114</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1ecb35298bc4d1fe03997959e1210c87"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">llvm::MachineInstr::setDesc</a></div><div class="ttdeci">void setDesc(const MCInstrDesc &amp;tid)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l01079">MachineInstr.h:1079</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a469e271fba3a9b52dad4fa54eaf44e2b"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">llvm::MachineInstr::addOperand</a></div><div class="ttdeci">void addOperand(MachineFunction &amp;MF, const MachineOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l00639">MachineInstr.cpp:639</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="../../d0/d78/classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00845">SmallVector.h:845</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43ae41f9ca68ba5e8b9613cea03652ebd72"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43ae41f9ca68ba5e8b9613cea03652ebd72">llvm::TargetOpcode::PHI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00026">TargetOpcodes.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aeccff7c8f1e3f42929b71bfd5776b7f9"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aeccff7c8f1e3f42929b71bfd5776b7f9">llvm::SIInstrInfo::splitScalar64BitBCNT</a></div><div class="ttdeci">void splitScalar64BitBCNT(SmallVectorImpl&lt; MachineInstr * &gt; &amp;Worklist, MachineInstr *Inst) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01525">SIInstrInfo.cpp:1525</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">llvm::TargetOpcode::COPY</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00086">TargetOpcodes.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0eb653bae4f5a11b4b19a6247fd0021c"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">llvm::MachineRegisterInfo::replaceRegWith</a></div><div class="ttdeci">void replaceRegWith(unsigned FromReg, unsigned ToReg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00286">MachineRegisterInfo.cpp:286</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00031">MachineRegisterInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a9cb8cba1f05674da7766886ed1dd96f9"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a9cb8cba1f05674da7766886ed1dd96f9">llvm::SIInstrInfo::moveSMRDToVALU</a></div><div class="ttdeci">void moveSMRDToVALU(MachineInstr *MI, MachineRegisterInfo &amp;MRI) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01150">SIInstrInfo.cpp:1150</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00167">MachineFunction.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a5794295c069a603481612709cd0ca2f6"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5794295c069a603481612709cd0ca2f6">llvm::SIInstrInfo::legalizeOperands</a></div><div class="ttdeci">void legalizeOperands(MachineInstr *MI) const </div><div class="ttdoc">Legalize all operands in this instruction. This function may create new instruction and insert them b...</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00899">SIInstrInfo.cpp:899</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2f9819f230628888e3e68de292ecd602"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2f9819f230628888e3e68de292ecd602">llvm::MachineRegisterInfo::use_begin</a></div><div class="ttdeci">use_iterator use_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00389">MachineRegisterInfo.h:389</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab09679b541a6ba1219b3602569847364"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">llvm::MachineOperand::CreateImm</a></div><div class="ttdeci">static MachineOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00558">MachineOperand.h:558</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43ad3506645ead9c261e97d81544a602848"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43ad3506645ead9c261e97d81544a602848">llvm::TargetOpcode::INSERT_SUBREG</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00049">TargetOpcodes.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af6e3a10ca630025140331583f44397a2"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af6e3a10ca630025140331583f44397a2">llvm::SIInstrInfo::getVALUOp</a></div><div class="ttdeci">static unsigned getVALUOp(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00721">SIInstrInfo.cpp:721</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a34ab07c56acf0fe7f68a6da0d514bec7"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">llvm::MachineInstrBuilder::addOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addOperand(const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00166">MachineInstrBuilder.h:166</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a6808004fdc3693e924e77120164223ff"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a6808004fdc3693e924e77120164223ff">llvm::SIInstrInfo::getOpRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getOpRegClass(const MachineInstr &amp;MI, unsigned OpNo) const </div><div class="ttdoc">Return the correct register class for OpNo. For target-specific instructions, this will return the re...</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00777">SIInstrInfo.cpp:777</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a80262bdbfe4009f1bba367e053721daa"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a80262bdbfe4009f1bba367e053721daa">llvm::SIInstrInfo::isSMRD</a></div><div class="ttdeci">int isSMRD(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00482">SIInstrInfo.cpp:482</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html"><div class="ttname"><a href="../../d4/d73/classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">llvm::MachineRegisterInfo::defusechain_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00206">MachineRegisterInfo.h:206</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5ca4af2a257043145ad650eafb4402f9"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">DebugLoc getDebugLoc() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00245">MachineInstr.h:245</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5ccfdb916891b5fce915dff1696d45b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::reserveIndirectRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td>
          <td class="paramname"><em>Reserved</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01619">1619</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;                                                                             {</div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;  <span class="keywordtype">int</span> End = <a class="code" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">getIndirectIndexEnd</a>(MF);</div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;  <span class="keywordtype">int</span> Begin = <a class="code" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">getIndirectIndexBegin</a>(MF);</div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;</div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;  <span class="keywordflow">if</span> (End == -1)</div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;</div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;</div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> Index = Begin; Index &lt;= End; ++Index)</div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;    Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::VReg_32RegClass.getRegister(Index));</div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;</div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> Index = std::max(0, Begin - 1); Index &lt;= End; ++Index)</div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;    Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::VReg_64RegClass.getRegister(Index));</div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;</div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> Index = std::max(0, Begin - 2); Index &lt;= End; ++Index)</div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;    Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::VReg_96RegClass.getRegister(Index));</div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;</div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> Index = std::max(0, Begin - 3); Index &lt;= End; ++Index)</div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;    Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::VReg_128RegClass.getRegister(Index));</div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;</div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> Index = std::max(0, Begin - 7); Index &lt;= End; ++Index)</div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;    Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::VReg_256RegClass.getRegister(Index));</div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;</div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> Index = std::max(0, Begin - 15); Index &lt;= End; ++Index)</div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;    Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::VReg_512RegClass.getRegister(Index));</div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00235">BitVector.h:235</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a31cbc052d92742c2b149cd5c40baf11d"><div class="ttname"><a href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">llvm::AMDGPUInstrInfo::getIndirectIndexEnd</a></div><div class="ttdeci">int getIndirectIndexEnd(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00312">AMDGPUInstrInfo.cpp:312</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_aeb3a2c4e0d9761fadeb987d4e723a0ea"><div class="ttname"><a href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">llvm::AMDGPUInstrInfo::getIndirectIndexBegin</a></div><div class="ttdeci">int getIndirectIndexBegin(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00277">AMDGPUInstrInfo.cpp:277</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a32a2cafbf119f5f8b0cabc97854ef547"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::ReverseBranchCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00230">230</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        {</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af64e9283a1a8c4e0bd6d4667a6d6022b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::shouldScheduleLoadsNear </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NumLoads</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00218">218</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                                                                      {</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Offset2 &gt; Offset1</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;         &amp;&amp; <span class="stringliteral">&quot;Second offset should be larger than first offset!&quot;</span>);</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="comment">// If we have less than 16 loads in a row, and the offsets are within 16,</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="comment">// then schedule together.</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="comment">// TODO: Make the loads schedule near if it fits in a cacheline</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keywordflow">return</span> (NumLoads &lt; 16 &amp;&amp; (Offset2 - Offset1) &lt; 16);</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;}</div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac91634c3defde698fd74f26e283bcc13"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned SIInstrInfo::split64BitImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>Worklist</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00869">869</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;                                                                    {</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;  <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI-&gt;getParent();</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a> = MI-&gt;getDebugLoc();</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  <span class="keywordtype">unsigned</span> LoDst = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(&amp;AMDGPU::SGPR_32RegClass);</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  <span class="keywordtype">unsigned</span> HiDst = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(&amp;AMDGPU::SGPR_32RegClass);</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  <span class="keywordtype">unsigned</span> Dst = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(RC);</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d1/d36/namespacellvm_1_1HexagonISD.html#a37b59ea03f62f2b4656b8c45b72d1294a144f7e8227378979bf13646688174ed9">Lo</a> = <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::S_MOV_B32),</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;                             LoDst)</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Op.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>() &amp; 0xFFFFFFFF);</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d1/d36/namespacellvm_1_1HexagonISD.html#a37b59ea03f62f2b4656b8c45b72d1294ab53c716337bbeea9ba39b5fa32d60303">Hi</a> = <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::S_MOV_B32),</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;                             HiDst)</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Op.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>() &gt;&gt; 32);</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;</div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, MI, DL, <span class="keyword">get</span>(<a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9">TargetOpcode::REG_SEQUENCE</a>), Dst)</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(LoDst)</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(HiDst)</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  Worklist.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Lo);</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  Worklist.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Hi);</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <span class="keywordflow">return</span> Dst;</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_ae1a10b90f22c0478960fb5798ff73916"><div class="ttname"><a href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00225">SmallVector.h:225</a></div></div>
<div class="ttc" id="namespacellvm_1_1HexagonISD_html_a37b59ea03f62f2b4656b8c45b72d1294ab53c716337bbeea9ba39b5fa32d60303"><div class="ttname"><a href="../../d1/d36/namespacellvm_1_1HexagonISD.html#a37b59ea03f62f2b4656b8c45b72d1294ab53c716337bbeea9ba39b5fa32d60303">llvm::HexagonISD::Hi</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d61/HexagonISelLowering_8h_source.html#l00043">HexagonISelLowering.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a76c3c7e3d4f11b4cfad37fc0449c9635"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">unsigned createVirtualRegister(const TargetRegisterClass *RegClass)</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00097">MachineRegisterInfo.cpp:97</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="../../dc/d65/classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2d/DebugLoc_8h_source.html#l00029">DebugLoc.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a7f7b8906dab43d37c78e10eafe4c424f"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a></div><div class="ttdeci">INITIALIZE_TM_PASS(GlobalMerge,&quot;global-merge&quot;,&quot;Merge global variables&quot;, false, false) bool GlobalMerge const DataLayout * DL</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dca/GlobalMerge_8cpp_source.html#l00146">GlobalMerge.cpp:146</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00407">MachineOperand.h:407</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9">llvm::TargetOpcode::REG_SEQUENCE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00082">TargetOpcodes.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="namespacellvm_1_1HexagonISD_html_a37b59ea03f62f2b4656b8c45b72d1294a144f7e8227378979bf13646688174ed9"><div class="ttname"><a href="../../d1/d36/namespacellvm_1_1HexagonISD.html#a37b59ea03f62f2b4656b8c45b72d1294a144f7e8227378979bf13646688174ed9">llvm::HexagonISD::Lo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d61/HexagonISelLowering_8h_source.html#l00043">HexagonISelLowering.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aeccff7c8f1e3f42929b71bfd5776b7f9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::splitScalar64BitBCNT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>Worklist</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>Inst</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01525">1525</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;                                                                 {</div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;  <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>();</div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;  <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MBB.<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>()-&gt;<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;</div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;  <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;  <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a> = Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>();</div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;</div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0);</div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1);</div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;</div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;InstDesc = <span class="keyword">get</span>(AMDGPU::V_BCNT_U32_B32_e32);</div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC = Src.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() ?</div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;    MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(Src.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()) :</div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;    &amp;AMDGPU::SGPR_32RegClass;</div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;</div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;  <span class="keywordtype">unsigned</span> MidReg = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;  <span class="keywordtype">unsigned</span> ResultReg = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;</div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcSubRC = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#af20f050ef31d80ad33c98bdbc05ce691">getSubRegClass</a>(SrcRC, AMDGPU::sub0);</div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;</div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> SrcRegSub0 = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aea72bc23e2dfd809470b5183a6ad36b8">buildExtractSubRegOrImm</a>(MII, MRI, Src, SrcRC,</div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;                                                      AMDGPU::sub0, SrcSubRC);</div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> SrcRegSub1 = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aea72bc23e2dfd809470b5183a6ad36b8">buildExtractSubRegOrImm</a>(MII, MRI, Src, SrcRC,</div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;                                                      AMDGPU::sub1, SrcSubRC);</div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;</div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *First = <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MII, DL, InstDesc, MidReg)</div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;    .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(SrcRegSub0)</div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0);</div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;</div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *Second = <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MII, DL, InstDesc, ResultReg)</div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;    .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(SrcRegSub1)</div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;    .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(MidReg);</div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;</div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;  MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(Dest.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(), ResultReg);</div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;</div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;  Worklist.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(First);</div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;  Worklist.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Second);</div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a55d9a298eefc229476399189a99a6199"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">llvm::SIInstrInfo::RI</a></div><div class="ttdeci">const SIRegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00026">SIInstrInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_ae1a10b90f22c0478960fb5798ff73916"><div class="ttname"><a href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00225">SmallVector.h:225</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a76c3c7e3d4f11b4cfad37fc0449c9635"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">unsigned createVirtualRegister(const TargetRegisterClass *RegClass)</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00097">MachineRegisterInfo.cpp:97</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00137">MCInstrDesc.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="../../dc/d65/classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2d/DebugLoc_8h_source.html#l00029">DebugLoc.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00227">MachineOperand.h:227</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab3904d3601dbe52865d5f2e33a06d80d"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00556">MachineRegisterInfo.h:556</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a7f7b8906dab43d37c78e10eafe4c424f"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a></div><div class="ttdeci">INITIALIZE_TM_PASS(GlobalMerge,&quot;global-merge&quot;,&quot;Merge global variables&quot;, false, false) bool GlobalMerge const DataLayout * DL</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dca/GlobalMerge_8cpp_source.html#l00146">GlobalMerge.cpp:146</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_1_1bundle__iterator_html"><div class="ttname"><a href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">llvm::MachineBasicBlock::bundle_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00144">MachineBasicBlock.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aea72bc23e2dfd809470b5183a6ad36b8"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aea72bc23e2dfd809470b5183a6ad36b8">llvm::SIInstrInfo::buildExtractSubRegOrImm</a></div><div class="ttdeci">MachineOperand buildExtractSubRegOrImm(MachineBasicBlock::iterator MI, MachineRegisterInfo &amp;MRI, MachineOperand &amp;SuperReg, const TargetRegisterClass *SuperRC, unsigned SubIdx, const TargetRegisterClass *SubRC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00847">SIInstrInfo.cpp:847</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0eb653bae4f5a11b4b19a6247fd0021c"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">llvm::MachineRegisterInfo::replaceRegWith</a></div><div class="ttdeci">void replaceRegWith(unsigned FromReg, unsigned ToReg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00286">MachineRegisterInfo.cpp:286</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_af20f050ef31d80ad33c98bdbc05ce691"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#af20f050ef31d80ad33c98bdbc05ce691">llvm::SIRegisterInfo::getSubRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getSubRegClass(const TargetRegisterClass *RC, unsigned SubIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00134">SIRegisterInfo.cpp:134</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00031">MachineRegisterInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00167">MachineFunction.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a34ab07c56acf0fe7f68a6da0d514bec7"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">llvm::MachineInstrBuilder::addOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addOperand(const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00166">MachineInstrBuilder.h:166</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5ca4af2a257043145ad650eafb4402f9"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">DebugLoc getDebugLoc() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00245">MachineInstr.h:245</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae18e45c57234a04b0a8d485c69eb063e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::splitScalar64BitBinaryOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>Worklist</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01461">1461</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;                         {</div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;  <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>();</div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;  <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MBB.<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>()-&gt;<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;</div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0);</div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1);</div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2);</div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;  <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a> = Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>();</div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;</div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;  <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;</div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;InstDesc = <span class="keyword">get</span>(Opcode);</div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src0RC = Src0.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() ?</div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;    MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(Src0.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()) :</div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;    &amp;AMDGPU::SGPR_32RegClass;</div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;</div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src0SubRC = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#af20f050ef31d80ad33c98bdbc05ce691">getSubRegClass</a>(Src0RC, AMDGPU::sub0);</div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src1RC = Src1.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() ?</div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;    MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(Src1.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()) :</div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;    &amp;AMDGPU::SGPR_32RegClass;</div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;</div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src1SubRC = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#af20f050ef31d80ad33c98bdbc05ce691">getSubRegClass</a>(Src1RC, AMDGPU::sub0);</div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;</div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> SrcReg0Sub0 = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aea72bc23e2dfd809470b5183a6ad36b8">buildExtractSubRegOrImm</a>(MII, MRI, Src0, Src0RC,</div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;                                                       AMDGPU::sub0, Src0SubRC);</div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> SrcReg1Sub0 = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aea72bc23e2dfd809470b5183a6ad36b8">buildExtractSubRegOrImm</a>(MII, MRI, Src1, Src1RC,</div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;                                                       AMDGPU::sub0, Src1SubRC);</div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;</div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DestRC = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(Dest.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>());</div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DestSubRC = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#af20f050ef31d80ad33c98bdbc05ce691">getSubRegClass</a>(DestRC, AMDGPU::sub0);</div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;</div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;  <span class="keywordtype">unsigned</span> DestSub0 = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(DestRC);</div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *LoHalf = <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MII, DL, InstDesc, DestSub0)</div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;    .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(SrcReg0Sub0)</div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;    .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(SrcReg1Sub0);</div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;</div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> SrcReg0Sub1 = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aea72bc23e2dfd809470b5183a6ad36b8">buildExtractSubRegOrImm</a>(MII, MRI, Src0, Src0RC,</div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;                                                       AMDGPU::sub1, Src0SubRC);</div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> SrcReg1Sub1 = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aea72bc23e2dfd809470b5183a6ad36b8">buildExtractSubRegOrImm</a>(MII, MRI, Src1, Src1RC,</div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;                                                       AMDGPU::sub1, Src1SubRC);</div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;</div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;  <span class="keywordtype">unsigned</span> DestSub1 = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(DestSubRC);</div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *HiHalf = <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MII, DL, InstDesc, DestSub1)</div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(SrcReg0Sub1)</div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;    .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(SrcReg1Sub1);</div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;</div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;  <span class="keywordtype">unsigned</span> FullDestReg = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(DestRC);</div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;  <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(<a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9">TargetOpcode::REG_SEQUENCE</a>), FullDestReg)</div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;    .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(DestSub0)</div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;    .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;    .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(DestSub1)</div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;    .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;</div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;  MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(Dest.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(), FullDestReg);</div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;  <span class="comment">// Try to legalize the operands in case we need to swap the order to keep it</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  <span class="comment">// valid.</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;  Worklist.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(LoHalf);</div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;  Worklist.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(HiHalf);</div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a55d9a298eefc229476399189a99a6199"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">llvm::SIInstrInfo::RI</a></div><div class="ttdeci">const SIRegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00026">SIInstrInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_ae1a10b90f22c0478960fb5798ff73916"><div class="ttname"><a href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00225">SmallVector.h:225</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a76c3c7e3d4f11b4cfad37fc0449c9635"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">unsigned createVirtualRegister(const TargetRegisterClass *RegClass)</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00097">MachineRegisterInfo.cpp:97</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00137">MCInstrDesc.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="../../dc/d65/classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2d/DebugLoc_8h_source.html#l00029">DebugLoc.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00227">MachineOperand.h:227</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab3904d3601dbe52865d5f2e33a06d80d"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00556">MachineRegisterInfo.h:556</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a7f7b8906dab43d37c78e10eafe4c424f"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a></div><div class="ttdeci">INITIALIZE_TM_PASS(GlobalMerge,&quot;global-merge&quot;,&quot;Merge global variables&quot;, false, false) bool GlobalMerge const DataLayout * DL</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dca/GlobalMerge_8cpp_source.html#l00146">GlobalMerge.cpp:146</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9">llvm::TargetOpcode::REG_SEQUENCE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00082">TargetOpcodes.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_1_1bundle__iterator_html"><div class="ttname"><a href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">llvm::MachineBasicBlock::bundle_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00144">MachineBasicBlock.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aea72bc23e2dfd809470b5183a6ad36b8"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aea72bc23e2dfd809470b5183a6ad36b8">llvm::SIInstrInfo::buildExtractSubRegOrImm</a></div><div class="ttdeci">MachineOperand buildExtractSubRegOrImm(MachineBasicBlock::iterator MI, MachineRegisterInfo &amp;MRI, MachineOperand &amp;SuperReg, const TargetRegisterClass *SuperRC, unsigned SubIdx, const TargetRegisterClass *SubRC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00847">SIInstrInfo.cpp:847</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0eb653bae4f5a11b4b19a6247fd0021c"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">llvm::MachineRegisterInfo::replaceRegWith</a></div><div class="ttdeci">void replaceRegWith(unsigned FromReg, unsigned ToReg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00286">MachineRegisterInfo.cpp:286</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_af20f050ef31d80ad33c98bdbc05ce691"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#af20f050ef31d80ad33c98bdbc05ce691">llvm::SIRegisterInfo::getSubRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getSubRegClass(const TargetRegisterClass *RC, unsigned SubIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00134">SIRegisterInfo.cpp:134</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00031">MachineRegisterInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00167">MachineFunction.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a34ab07c56acf0fe7f68a6da0d514bec7"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">llvm::MachineInstrBuilder::addOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addOperand(const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00166">MachineInstrBuilder.h:166</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5ca4af2a257043145ad650eafb4402f9"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">DebugLoc getDebugLoc() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00245">MachineInstr.h:245</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a41daafc89aaf8b6c57dd3fef5da58613"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::splitScalar64BitUnaryOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>Worklist</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01409">1409</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;                         {</div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>();</div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;  <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MBB.<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>()-&gt;<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;</div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0);</div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1);</div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a> = Inst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>();</div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;</div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> MII = Inst;</div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;</div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;InstDesc = <span class="keyword">get</span>(Opcode);</div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src0RC = Src0.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() ?</div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;    MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(Src0.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()) :</div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    &amp;AMDGPU::SGPR_32RegClass;</div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Src0SubRC = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#af20f050ef31d80ad33c98bdbc05ce691">getSubRegClass</a>(Src0RC, AMDGPU::sub0);</div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;</div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> SrcReg0Sub0 = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aea72bc23e2dfd809470b5183a6ad36b8">buildExtractSubRegOrImm</a>(MII, MRI, Src0, Src0RC,</div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;                                                       AMDGPU::sub0, Src0SubRC);</div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;</div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DestRC = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(Dest.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>());</div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DestSubRC = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#af20f050ef31d80ad33c98bdbc05ce691">getSubRegClass</a>(DestRC, AMDGPU::sub0);</div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;</div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;  <span class="keywordtype">unsigned</span> DestSub0 = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(DestRC);</div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *LoHalf = <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MII, DL, InstDesc, DestSub0)</div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;    .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(SrcReg0Sub0);</div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;</div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> SrcReg0Sub1 = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aea72bc23e2dfd809470b5183a6ad36b8">buildExtractSubRegOrImm</a>(MII, MRI, Src0, Src0RC,</div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;                                                       AMDGPU::sub1, Src0SubRC);</div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;</div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;  <span class="keywordtype">unsigned</span> DestSub1 = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(DestSubRC);</div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *HiHalf = <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MII, DL, InstDesc, DestSub1)</div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;    .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(SrcReg0Sub1);</div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;</div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;  <span class="keywordtype">unsigned</span> FullDestReg = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(DestRC);</div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;  <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MII, DL, <span class="keyword">get</span>(<a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9">TargetOpcode::REG_SEQUENCE</a>), FullDestReg)</div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;    .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(DestSub0)</div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;    .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;    .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(DestSub1)</div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;    .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;</div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;  MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(Dest.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(), FullDestReg);</div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;</div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;  <span class="comment">// Try to legalize the operands in case we need to swap the order to keep it</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;  <span class="comment">// valid.</span></div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;  Worklist.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(LoHalf);</div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  Worklist.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(HiHalf);</div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a55d9a298eefc229476399189a99a6199"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">llvm::SIInstrInfo::RI</a></div><div class="ttdeci">const SIRegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00026">SIInstrInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_ae1a10b90f22c0478960fb5798ff73916"><div class="ttname"><a href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00225">SmallVector.h:225</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a76c3c7e3d4f11b4cfad37fc0449c9635"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">unsigned createVirtualRegister(const TargetRegisterClass *RegClass)</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00097">MachineRegisterInfo.cpp:97</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00137">MCInstrDesc.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="../../dc/d65/classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2d/DebugLoc_8h_source.html#l00029">DebugLoc.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00227">MachineOperand.h:227</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab3904d3601dbe52865d5f2e33a06d80d"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00556">MachineRegisterInfo.h:556</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a7f7b8906dab43d37c78e10eafe4c424f"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a></div><div class="ttdeci">INITIALIZE_TM_PASS(GlobalMerge,&quot;global-merge&quot;,&quot;Merge global variables&quot;, false, false) bool GlobalMerge const DataLayout * DL</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dca/GlobalMerge_8cpp_source.html#l00146">GlobalMerge.cpp:146</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afeda787b63f1bfa875e4cb8afe2b5ea9">llvm::TargetOpcode::REG_SEQUENCE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00082">TargetOpcodes.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_1_1bundle__iterator_html"><div class="ttname"><a href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">llvm::MachineBasicBlock::bundle_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00144">MachineBasicBlock.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aea72bc23e2dfd809470b5183a6ad36b8"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aea72bc23e2dfd809470b5183a6ad36b8">llvm::SIInstrInfo::buildExtractSubRegOrImm</a></div><div class="ttdeci">MachineOperand buildExtractSubRegOrImm(MachineBasicBlock::iterator MI, MachineRegisterInfo &amp;MRI, MachineOperand &amp;SuperReg, const TargetRegisterClass *SuperRC, unsigned SubIdx, const TargetRegisterClass *SubRC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00847">SIInstrInfo.cpp:847</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0eb653bae4f5a11b4b19a6247fd0021c"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">llvm::MachineRegisterInfo::replaceRegWith</a></div><div class="ttdeci">void replaceRegWith(unsigned FromReg, unsigned ToReg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00286">MachineRegisterInfo.cpp:286</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_af20f050ef31d80ad33c98bdbc05ce691"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#af20f050ef31d80ad33c98bdbc05ce691">llvm::SIRegisterInfo::getSubRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getSubRegClass(const TargetRegisterClass *RC, unsigned SubIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00134">SIRegisterInfo.cpp:134</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00031">MachineRegisterInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00167">MachineFunction.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a34ab07c56acf0fe7f68a6da0d514bec7"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">llvm::MachineInstrBuilder::addOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addOperand(const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00166">MachineInstrBuilder.h:166</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5ca4af2a257043145ad650eafb4402f9"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">DebugLoc getDebugLoc() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00245">MachineInstr.h:245</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7b6070369edfdee8b81c7074fdcc4fa4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::storeRegToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isKill</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00185">185</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                                                           {</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>();</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <a class="code" href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF-&gt;<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF-&gt;<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a> = MBB.<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">findDebugLoc</a>(MI);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keywordtype">unsigned</span> KillFlag = isKill ? <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a> : 0;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">hasVGPRs</a>(RC)) {</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <a class="code" href="../../d5/d1d/classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = MF-&gt;<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">getFunction</a>()-&gt;<a class="code" href="../../de/d7c/classllvm_1_1Function.html#a2da53ac53516a3f16191f4c8a8eaa3e5">getContext</a>();</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    Ctx.<a class="code" href="../../d5/d1d/classllvm_1_1LLVMContext.html#acff246b19234d38be83663af581f05ac">emitError</a>(<span class="stringliteral">&quot;SIInstrInfo::storeRegToStackSlot - Can&#39;t spill VGPR!&quot;</span>);</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::V_MOV_B32_e32), AMDGPU::VGPR0)</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;            .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SrcReg);</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TRI-&gt;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a97605349dfd657633ef8afb8c1afa9a6">getCommonSubClass</a>(RC, &amp;AMDGPU::SGPR_32RegClass)) {</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keywordtype">unsigned</span> Lane = MFI-&gt;<a class="code" href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html#a977185a981785e79fc43133a52812581">SpillTracker</a>.<a class="code" href="../../db/ded/structllvm_1_1SIMachineFunctionInfo_1_1RegSpillTracker.html#a95b65eddc64478b374bff4f16a3e0819">reserveLanes</a>(MRI, MF);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keywordtype">unsigned</span> TgtReg = MFI-&gt;<a class="code" href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html#a977185a981785e79fc43133a52812581">SpillTracker</a>.<a class="code" href="../../db/ded/structllvm_1_1SIMachineFunctionInfo_1_1RegSpillTracker.html#a100df8e9c8f084ed929d3d555d31aa5f">LaneVGPR</a>;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(AMDGPU::V_WRITELANE_B32), TgtReg)</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;            .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SrcReg, KillFlag)</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;            .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Lane);</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    MFI-&gt;<a class="code" href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html#a977185a981785e79fc43133a52812581">SpillTracker</a>.<a class="code" href="../../db/ded/structllvm_1_1SIMachineFunctionInfo_1_1RegSpillTracker.html#af8965b6b9585df6b000ea1924ed36a5d">addSpilledReg</a>(<a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>, TgtReg, Lane);</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a5dbb9fe4d28e1990553a4d19b7a0833d">isSGPRClass</a>(RC)) {</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="comment">// We are only allowed to create one new instruction when spilling</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="comment">// registers, so we need to use pseudo instruction for vector</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="comment">// registers.</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="comment">// Reserve a spot in the spill tracker for each sub-register of</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="comment">// the vector register.</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="keywordtype">unsigned</span> NumSubRegs = RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>() / 4;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="keywordtype">unsigned</span> FirstLane = MFI-&gt;<a class="code" href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html#a977185a981785e79fc43133a52812581">SpillTracker</a>.<a class="code" href="../../db/ded/structllvm_1_1SIMachineFunctionInfo_1_1RegSpillTracker.html#a95b65eddc64478b374bff4f16a3e0819">reserveLanes</a>(MRI, MF, NumSubRegs);</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    MFI-&gt;<a class="code" href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html#a977185a981785e79fc43133a52812581">SpillTracker</a>.<a class="code" href="../../db/ded/structllvm_1_1SIMachineFunctionInfo_1_1RegSpillTracker.html#af8965b6b9585df6b000ea1924ed36a5d">addSpilledReg</a>(<a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>, MFI-&gt;<a class="code" href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html#a977185a981785e79fc43133a52812581">SpillTracker</a>.<a class="code" href="../../db/ded/structllvm_1_1SIMachineFunctionInfo_1_1RegSpillTracker.html#a100df8e9c8f084ed929d3d555d31aa5f">LaneVGPR</a>,</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                                    FirstLane);</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="keywordtype">unsigned</span> Opcode;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keywordflow">switch</span> (RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>() * 8) {</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="keywordflow">case</span> 64:  Opcode = AMDGPU::SI_SPILL_S64_SAVE;  <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="keywordflow">case</span> 128: Opcode = AMDGPU::SI_SPILL_S128_SAVE; <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="keywordflow">case</span> 256: Opcode = AMDGPU::SI_SPILL_S256_SAVE; <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="keywordflow">case</span> 512: Opcode = AMDGPU::SI_SPILL_S512_SAVE; <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Cannot spill register class&quot;</span>);</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    }</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(Opcode), MFI-&gt;<a class="code" href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html#a977185a981785e79fc43133a52812581">SpillTracker</a>.<a class="code" href="../../db/ded/structllvm_1_1SIMachineFunctionInfo_1_1RegSpillTracker.html#a100df8e9c8f084ed929d3d555d31aa5f">LaneVGPR</a>)</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;            .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SrcReg)</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;            .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(<a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>);</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;VGPR spilling not supported&quot;</span>);</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  }</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a55d9a298eefc229476399189a99a6199"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">llvm::SIInstrInfo::RI</a></div><div class="ttdeci">const SIRegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00026">SIInstrInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a2da53ac53516a3f16191f4c8a8eaa3e5"><div class="ttname"><a href="../../de/d7c/classllvm_1_1Function.html#a2da53ac53516a3f16191f4c8a8eaa3e5">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dd4/Function_8cpp_source.html#l00202">Function.cpp:202</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1RegSpillTracker_html_af8965b6b9585df6b000ea1924ed36a5d"><div class="ttname"><a href="../../db/ded/structllvm_1_1SIMachineFunctionInfo_1_1RegSpillTracker.html#af8965b6b9585df6b000ea1924ed36a5d">llvm::SIMachineFunctionInfo::RegSpillTracker::addSpilledReg</a></div><div class="ttdeci">void addSpilledReg(unsigned FrameIndex, unsigned Reg, int Lane=-1)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d04/SIMachineFunctionInfo_8cpp_source.html#l00088">SIMachineFunctionInfo.cpp:88</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a115ab05f8cddeb3059603ff085ecab7b"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">llvm::SIRegisterInfo::hasVGPRs</a></div><div class="ttdeci">bool hasVGPRs(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00105">SIRegisterInfo.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a97605349dfd657633ef8afb8c1afa9a6"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a97605349dfd657633ef8afb8c1afa9a6">llvm::TargetRegisterInfo::getCommonSubClass</a></div><div class="ttdeci">const TargetRegisterClass * getCommonSubClass(const TargetRegisterClass *A, const TargetRegisterClass *B) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00171">TargetRegisterInfo.cpp:171</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="../../dc/d65/classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2d/DebugLoc_8h_source.html#l00029">DebugLoc.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ad784a6594990530bffb2018aeeed56f3"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function * getFunction() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00151">MachineFunction.h:151</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ae220352610e3badb61763dcbae9b7a6f"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">llvm::TargetRegisterClass::getSize</a></div><div class="ttdeci">unsigned getSize() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00087">TargetRegisterInfo.h:87</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1RegSpillTracker_html_a100df8e9c8f084ed929d3d555d31aa5f"><div class="ttname"><a href="../../db/ded/structllvm_1_1SIMachineFunctionInfo_1_1RegSpillTracker.html#a100df8e9c8f084ed929d3d555d31aa5f">llvm::SIMachineFunctionInfo::RegSpillTracker::LaneVGPR</a></div><div class="ttdeci">unsigned LaneVGPR</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd6/SIMachineFunctionInfo_8h_source.html#l00044">SIMachineFunctionInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html_acff246b19234d38be83663af581f05ac"><div class="ttname"><a href="../../d5/d1d/classllvm_1_1LLVMContext.html#acff246b19234d38be83663af581f05ac">llvm::LLVMContext::emitError</a></div><div class="ttdeci">void emitError(unsigned LocCookie, const Twine &amp;ErrorStr)</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/da8/LLVMContext_8cpp_source.html#l00188">LLVMContext.cpp:188</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a7f7b8906dab43d37c78e10eafe4c424f"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a></div><div class="ttdeci">INITIALIZE_TM_PASS(GlobalMerge,&quot;global-merge&quot;,&quot;Merge global variables&quot;, false, false) bool GlobalMerge const DataLayout * DL</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dca/GlobalMerge_8cpp_source.html#l00146">GlobalMerge.cpp:146</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="../../d5/d1d/classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d6b/LLVMContext_8h_source.html#l00040">LLVMContext.h:40</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00033">MachineInstrBuilder.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00235">MachineFunction.h:235</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a45028d169700cac71cf6c613a94236ee"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">llvm::MachineBasicBlock::findDebugLoc</a></div><div class="ttdeci">DebugLoc findDebugLoc(instr_iterator MBBI)</div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a5dbb9fe4d28e1990553a4d19b7a0833d"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a5dbb9fe4d28e1990553a4d19b7a0833d">llvm::SIRegisterInfo::isSGPRClass</a></div><div class="ttdeci">bool isSGPRClass(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00098">SIRegisterInfo.cpp:98</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/da2/ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1RegSpillTracker_html_a95b65eddc64478b374bff4f16a3e0819"><div class="ttname"><a href="../../db/ded/structllvm_1_1SIMachineFunctionInfo_1_1RegSpillTracker.html#a95b65eddc64478b374bff4f16a3e0819">llvm::SIMachineFunctionInfo::RegSpillTracker::reserveLanes</a></div><div class="ttdeci">unsigned reserveLanes(MachineRegisterInfo &amp;MRI, MachineFunction *MF, unsigned NumRegs=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d04/SIMachineFunctionInfo_8cpp_source.html#l00073">SIMachineFunctionInfo.cpp:73</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00031">MachineRegisterInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd6/SIMachineFunctionInfo_8h_source.html#l00027">SIMachineFunctionInfo.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00167">MachineFunction.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a977185a981785e79fc43133a52812581"><div class="ttname"><a href="../../dd/d6d/classllvm_1_1SIMachineFunctionInfo.html#a977185a981785e79fc43133a52812581">llvm::SIMachineFunctionInfo::SpillTracker</a></div><div class="ttdeci">struct RegSpillTracker SpillTracker</div><div class="ttdef"><b>Definition:</b> <a href="../../db/dd6/SIMachineFunctionInfo_8h_source.html#l00061">SIMachineFunctionInfo.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a080afba11295993b7edf9ac0df9fdd72"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::SubsumesPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00245">245</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        {</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aec5f558727a6736f97d01a260bfe5071"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::unfoldMemoryOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UnfoldLoad</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UnfoldStore</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>NewMIs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00195">195</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                                                                               {</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2176410e446d74db1f31213fb57989b9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::unfoldMemoryOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../db/d9c/classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>NewNodes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00204">204</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                                                              {</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a33688f3bece93e537b79954a6551bb85"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool SIInstrInfo::verifyInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d2/d5b/classllvm_1_1StringRef.html">StringRef</a> &amp;&#160;</td>
          <td class="paramname"><em>ErrInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00583">583</a> of file <a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;                                                              {</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  uint16_t Opcode = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>();</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <span class="keywordtype">int</span> Src0Idx = <a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::src0);</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="keywordtype">int</span> Src1Idx = <a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::src1);</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <span class="keywordtype">int</span> Src2Idx = <a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::src2);</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <span class="comment">// Make sure the number of operands is correct.</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = <span class="keyword">get</span>(Opcode);</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <span class="keywordflow">if</span> (!Desc.<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a904941eb12eefd3ce867ac37f296d718">isVariadic</a>() &amp;&amp;</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      Desc.<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">getNumOperands</a>() != MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5b3f8688fcfb641f3e6cab129bcc0275">getNumExplicitOperands</a>()) {</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;     ErrInfo = <span class="stringliteral">&quot;Instruction has wrong number of operands.&quot;</span>;</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;     <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  }</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="comment">// Make sure the register classes are correct</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = Desc.<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">getNumOperands</a>(); i != e; ++i) {</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    <span class="keywordflow">switch</span> (Desc.<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[i].<a class="code" href="../../da/d82/classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a>) {</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../da/d31/namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da62a6ddcdddcce55f836b1720d29f90dc">MCOI::OPERAND_REGISTER</a>: {</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;      <span class="keywordtype">int</span> RegClass = Desc.<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[i].<a class="code" href="../../da/d82/classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a>;</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.<a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a7df3ad394d6549581149c5362f7becdb">regClassCanUseImmediate</a>(RegClass) &amp;&amp;</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;          (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>() || MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a8e77ed930873a9741198fd01a943bde8">isFPImm</a>())) {</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;        ErrInfo = <span class="stringliteral">&quot;Expected register, but got immediate&quot;</span>;</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;      }</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    }</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../da/d31/namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534">MCOI::OPERAND_IMMEDIATE</a>:</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;      <span class="comment">// Check if this operand is an immediate.</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;      <span class="comment">// FrameIndex operands will be replaced by immediates, so they are</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;      <span class="comment">// allowed.</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;      <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>() &amp;&amp; !MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a8e77ed930873a9741198fd01a943bde8">isFPImm</a>() &amp;&amp;</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;          !MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab0d5ec413fa43a1e470dafb6cafda9b5">isFI</a>()) {</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;        ErrInfo = <span class="stringliteral">&quot;Expected immediate, but got non-immediate&quot;</span>;</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;      }</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;      <span class="comment">// Fall-through</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    }</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>())</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <span class="keywordtype">int</span> RegClass = Desc.<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[i].<a class="code" href="../../da/d82/classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a>;</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <span class="keywordflow">if</span> (RegClass != -1) {</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(Reg))</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;      <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>.getRegClass(RegClass);</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;      <span class="keywordflow">if</span> (!RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a18659a1da7db1674fa972c28846a3958">contains</a>(Reg)) {</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;        ErrInfo = <span class="stringliteral">&quot;Operand has incorrect register class.&quot;</span>;</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;      }</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    }</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  }</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <span class="comment">// Verify VOP*</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a58af63308c1e1b1ee4394c859089c094">isVOP1</a>(Opcode) || <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ae34f68aab9ec9e67b9d7cb611a0b39e0">isVOP2</a>(Opcode) || <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af40b6ac84bacfee1f9931e209430204b">isVOP3</a>(Opcode) || <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a3cc088d5e3a4b6d296b2ef36a9d95d06">isVOPC</a>(Opcode)) {</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    <span class="keywordtype">unsigned</span> ConstantBusCount = 0;</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    <span class="keywordtype">unsigned</span> SGPRUsed = AMDGPU::NoRegister;</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0, e = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>(); i != e; ++i) {</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;      <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i);</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp; MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a57bf9ee7219097ff0f98da23a3b3b782">isUse</a>() &amp;&amp;</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;          !<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())) {</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;        <span class="comment">// EXEC register uses the constant bus.</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;        <span class="keywordflow">if</span> (!MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a40a5d6e03f5bfd15839355a7c39ab3a0">isImplicit</a>() &amp;&amp; MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == AMDGPU::EXEC)</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;          ++ConstantBusCount;</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;        <span class="comment">// SGPRs use the constant bus</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;        <span class="keywordflow">if</span> (MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == AMDGPU::M0 || MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == AMDGPU::VCC ||</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;            (!MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a40a5d6e03f5bfd15839355a7c39ab3a0">isImplicit</a>() &amp;&amp;</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;            (AMDGPU::SGPR_32RegClass.contains(MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()) ||</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;            AMDGPU::SGPR_64RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())))) {</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;          <span class="keywordflow">if</span> (SGPRUsed != MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()) {</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;            ++ConstantBusCount;</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;            SGPRUsed = MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;          }</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;        }</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;      }</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;      <span class="comment">// Literal constants use the constant bus.</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5e0d86f7f0d629a21e602979c971d30d">isLiteralConstant</a>(MO))</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;        ++ConstantBusCount;</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    }</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="keywordflow">if</span> (ConstantBusCount &gt; 1) {</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;      ErrInfo = <span class="stringliteral">&quot;VOP* instruction uses the constant bus more than once&quot;</span>;</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    }</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  }</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <span class="comment">// Verify SRC1 for VOP2 and VOPC</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <span class="keywordflow">if</span> (Src1Idx != -1 &amp;&amp; (<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ae34f68aab9ec9e67b9d7cb611a0b39e0">isVOP2</a>(Opcode) || <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a3cc088d5e3a4b6d296b2ef36a9d95d06">isVOPC</a>(Opcode))) {</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Src1Idx);</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <span class="keywordflow">if</span> (Src1.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>() || Src1.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a8e77ed930873a9741198fd01a943bde8">isFPImm</a>()) {</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;      ErrInfo = <span class="stringliteral">&quot;VOP[2C] src1 cannot be an immediate.&quot;</span>;</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    }</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  }</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="comment">// Verify VOP3</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af40b6ac84bacfee1f9931e209430204b">isVOP3</a>(Opcode)) {</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    <span class="keywordflow">if</span> (Src0Idx != -1 &amp;&amp; <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5e0d86f7f0d629a21e602979c971d30d">isLiteralConstant</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Src0Idx))) {</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;      ErrInfo = <span class="stringliteral">&quot;VOP3 src0 cannot be a literal constant.&quot;</span>;</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    }</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    <span class="keywordflow">if</span> (Src1Idx != -1 &amp;&amp; <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5e0d86f7f0d629a21e602979c971d30d">isLiteralConstant</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Src1Idx))) {</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;      ErrInfo = <span class="stringliteral">&quot;VOP3 src1 cannot be a literal constant.&quot;</span>;</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    }</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    <span class="keywordflow">if</span> (Src2Idx != -1 &amp;&amp; <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5e0d86f7f0d629a21e602979c971d30d">isLiteralConstant</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Src2Idx))) {</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;      ErrInfo = <span class="stringliteral">&quot;VOP3 src2 cannot be a literal constant.&quot;</span>;</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    }</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  }</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <span class="comment">// Verify misc. restrictions on specific instructions.</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="keywordflow">if</span> (Desc.<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a084170c688db518f99a4a7aed9cc84a0">getOpcode</a>() == AMDGPU::V_DIV_SCALE_F32 ||</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;      Desc.<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a084170c688db518f99a4a7aed9cc84a0">getOpcode</a>() == AMDGPU::V_DIV_SCALE_F64) {</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a2e753175906811d492e9003d8872bfbe">dump</a>();</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2);</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3);</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src2 = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(4);</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <span class="keywordflow">if</span> (Src0.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp; Src1.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp; Src2.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>()) {</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="../../d0/d4c/SIInstrInfo_8cpp.html#a19e16a0f3c37ba1524eb85c891bfa760">compareMachineOp</a>(Src0, Src1) &amp;&amp;</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;          !<a class="code" href="../../d0/d4c/SIInstrInfo_8cpp.html#a19e16a0f3c37ba1524eb85c891bfa760">compareMachineOp</a>(Src0, Src2)) {</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;        ErrInfo = <span class="stringliteral">&quot;v_div_scale_{f32|f64} require src0 = src1 or src2&quot;</span>;</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;      }</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    }</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  }</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a55d9a298eefc229476399189a99a6199"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">llvm::SIInstrInfo::RI</a></div><div class="ttdeci">const SIRegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00026">SIInstrInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a40a5d6e03f5bfd15839355a7c39ab3a0"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a40a5d6e03f5bfd15839355a7c39ab3a0">llvm::MachineOperand::isImplicit</a></div><div class="ttdeci">bool isImplicit() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00284">MachineOperand.h:284</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00137">MCInstrDesc.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a904941eb12eefd3ce867ac37f296d718"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a904941eb12eefd3ce867ac37f296d718">llvm::MCInstrDesc::isVariadic</a></div><div class="ttdeci">bool isVariadic() const </div><div class="ttdoc">Return true if this instruction can have a variable number of operands. In this case, the variable operands will be after the normal operands but before the implicit definitions and uses (if any are present). </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00209">MCInstrDesc.h:209</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a5e0d86f7f0d629a21e602979c971d30d"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5e0d86f7f0d629a21e602979c971d30d">llvm::SIInstrInfo::isLiteralConstant</a></div><div class="ttdeci">bool isLiteralConstant(const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00543">SIInstrInfo.cpp:543</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2ac18ceda9f2857fea2e5cc4e8bf4ff5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const </div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00229">MachineOperand.h:229</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00227">MachineOperand.h:227</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534"><div class="ttname"><a href="../../da/d31/namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534">llvm::MCOI::OPERAND_IMMEDIATE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00048">MCInstrDesc.h:48</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a7df3ad394d6549581149c5362f7becdb"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html#a7df3ad394d6549581149c5362f7becdb">llvm::SIRegisterInfo::regClassCanUseImmediate</a></div><div class="ttdeci">bool regClassCanUseImmediate(int RCID) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d41/SIRegisterInfo_8cpp_source.html#l00155">SIRegisterInfo.cpp:155</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7b5fe96d88954efc855e6c466207e535"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00274">MachineInstr.h:274</a></div></div>
<div class="ttc" id="Value_8cpp_html_a0dc0b399b3dd3e596ac5af5850dbbf8a"><div class="ttname"><a href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a></div><div class="ttdeci">static bool contains(SmallPtrSet&lt; ConstantExpr *, 4 &gt; &amp;Cache, ConstantExpr *Expr, Constant *C)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d74/Value_8cpp_source.html#l00306">Value.cpp:306</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_a9173ff0e651bbc7ce633a7c4b83d9586"><div class="ttname"><a href="../../da/d82/classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">llvm::MCOperandInfo::OperandType</a></div><div class="ttdeci">uint8_t OperandType</div><div class="ttdoc">OperandType - Information about the type of the operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00070">MCInstrDesc.h:70</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab0d5ec413fa43a1e470dafb6cafda9b5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab0d5ec413fa43a1e470dafb6cafda9b5">llvm::MachineOperand::isFI</a></div><div class="ttdeci">bool isFI() const </div><div class="ttdoc">isFI - Tests if this is a MO_FrameIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00237">MachineOperand.h:237</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5b3f8688fcfb641f3e6cab129bcc0275"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a5b3f8688fcfb641f3e6cab129bcc0275">llvm::MachineInstr::getNumExplicitOperands</a></div><div class="ttdeci">unsigned getNumExplicitOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l00875">MachineInstr.cpp:875</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a084170c688db518f99a4a7aed9cc84a0"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a084170c688db518f99a4a7aed9cc84a0">llvm::MCInstrDesc::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdoc">Return the opcode number for this descriptor. </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00181">MCInstrDesc.h:181</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a2e753175906811d492e9003d8872bfbe"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a2e753175906811d492e9003d8872bfbe">llvm::MachineInstr::dump</a></div><div class="ttdeci">void dump() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l01447">MachineInstr.cpp:1447</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8e77ed930873a9741198fd01a943bde8"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a8e77ed930873a9741198fd01a943bde8">llvm::MachineOperand::isFPImm</a></div><div class="ttdeci">bool isFPImm() const </div><div class="ttdoc">isFPImm - Tests if this is a MO_FPImmediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00233">MachineOperand.h:233</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a58af63308c1e1b1ee4394c859089c094"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a58af63308c1e1b1ee4394c859089c094">llvm::SIInstrInfo::isVOP1</a></div><div class="ttdeci">bool isVOP1(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00486">SIInstrInfo.cpp:486</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af40b6ac84bacfee1f9931e209430204b"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af40b6ac84bacfee1f9931e209430204b">llvm::SIInstrInfo::isVOP3</a></div><div class="ttdeci">bool isVOP3(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00494">SIInstrInfo.cpp:494</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a3cc088d5e3a4b6d296b2ef36a9d95d06"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a3cc088d5e3a4b6d296b2ef36a9d95d06">llvm::SIInstrInfo::isVOPC</a></div><div class="ttdeci">bool isVOPC(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00498">SIInstrInfo.cpp:498</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a19e16a0f3c37ba1524eb85c891bfa760"><div class="ttname"><a href="../../d0/d4c/SIInstrInfo_8cpp.html#a19e16a0f3c37ba1524eb85c891bfa760">compareMachineOp</a></div><div class="ttdeci">static bool compareMachineOp(const MachineOperand &amp;Op0, const MachineOperand &amp;Op1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00547">SIInstrInfo.cpp:547</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da62a6ddcdddcce55f836b1720d29f90dc"><div class="ttname"><a href="../../da/d31/namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da62a6ddcdddcce55f836b1720d29f90dc">llvm::MCOI::OPERAND_REGISTER</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00049">MCInstrDesc.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_ad3abf78805559fecd7642d0c57032c56"><div class="ttname"><a href="../../da/d82/classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">llvm::MCOperandInfo::RegClass</a></div><div class="ttdeci">int16_t RegClass</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00064">MCInstrDesc.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a57bf9ee7219097ff0f98da23a3b3b782"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a57bf9ee7219097ff0f98da23a3b3b782">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00274">MachineOperand.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a55194ec3a1e49d04eab64e993e614246"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. Note that variadic (isVari...</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00190">MCInstrDesc.h:190</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aa4766bd7c8b854a0c28d85283ab303ad"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">llvm::MCInstrDesc::OpInfo</a></div><div class="ttdeci">const MCOperandInfo * OpInfo</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00148">MCInstrDesc.h:148</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a96fc2c48f4966f446aa082e866338c23"><div class="ttname"><a href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIndex)</div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ae34f68aab9ec9e67b9d7cb611a0b39e0"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ae34f68aab9ec9e67b9d7cb611a0b39e0">llvm::SIInstrInfo::isVOP2</a></div><div class="ttdeci">bool isVOP2(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00490">SIInstrInfo.cpp:490</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a18659a1da7db1674fa972c28846a3958"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a18659a1da7db1674fa972c28846a3958">llvm::TargetRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00076">TargetRegisterInfo.h:76</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a55d9a298eefc229476399189a99a6199"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> llvm::SIInstrInfo::RI</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/dc7/SIInstrInfo_8h_source.html#l00026">26</a> of file <a class="el" href="../../d9/dc7/SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2f5ef31b17eb7e505fcaeb3a3cf45ac8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a>&amp; llvm::AMDGPUInstrInfo::ST</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d6e/AMDGPUInstrInfo_8h_source.html#l00048">48</a> of file <a class="el" href="../../d8/d6e/AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="../../d9/dc7/SIInstrInfo_8h_source.html">SIInstrInfo.h</a></li>
<li><a class="el" href="../../d0/d4c/SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d9/d4a/namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="../../dc/d50/classllvm_1_1SIInstrInfo.html">SIInstrInfo</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:58:12 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
