;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit controler : 
  module controler : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcod : UInt<7>, flip configtype : UInt<2>, memwrite : UInt<1>, branch : UInt<1>, memread : UInt<1>, regwrite : UInt<1>, memtoreg : UInt<1>, aluop : UInt<3>, op_a : UInt<2>, op_b : UInt<1>, extend_sel : UInt<2>, next_pc : UInt<2>}
    
    io.memwrite <= UInt<1>("h00") @[controler.scala 23:20]
    io.branch <= UInt<1>("h00") @[controler.scala 24:18]
    io.memread <= UInt<1>("h00") @[controler.scala 25:20]
    io.regwrite <= UInt<1>("h00") @[controler.scala 26:20]
    io.memtoreg <= UInt<1>("h00") @[controler.scala 27:20]
    io.aluop <= UInt<1>("h00") @[controler.scala 28:17]
    io.op_a <= UInt<1>("h00") @[controler.scala 29:16]
    io.op_b <= UInt<1>("h00") @[controler.scala 30:16]
    io.extend_sel <= UInt<1>("h00") @[controler.scala 31:22]
    io.next_pc <= UInt<1>("h00") @[controler.scala 32:19]
    node _T = eq(UInt<7>("h057"), io.opcod) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      node _T_1 = eq(io.configtype, UInt<1>("h00")) @[controler.scala 35:33]
      node _T_2 = eq(io.configtype, UInt<1>("h01")) @[controler.scala 35:61]
      node _T_3 = or(_T_1, _T_2) @[controler.scala 35:44]
      when _T_3 : @[controler.scala 35:72]
        io.regwrite <= UInt<1>("h01") @[controler.scala 36:28]
        io.memread <= UInt<1>("h00") @[controler.scala 37:27]
        io.memtoreg <= UInt<1>("h00") @[controler.scala 38:28]
        io.aluop <= UInt<3>("h04") @[controler.scala 39:25]
        io.op_b <= UInt<1>("h01") @[controler.scala 40:24]
        io.memwrite <= UInt<1>("h00") @[controler.scala 41:28]
        io.branch <= UInt<1>("h00") @[controler.scala 42:26]
        io.op_a <= UInt<1>("h00") @[controler.scala 43:24]
        io.extend_sel <= UInt<1>("h00") @[controler.scala 44:30]
        io.next_pc <= UInt<1>("h00") @[controler.scala 45:27]
        skip @[controler.scala 35:72]
      else : @[controler.scala 48:48]
        node _T_4 = eq(io.configtype, UInt<2>("h02")) @[controler.scala 48:37]
        when _T_4 : @[controler.scala 48:48]
          io.regwrite <= UInt<1>("h01") @[controler.scala 49:28]
          io.memread <= UInt<1>("h01") @[controler.scala 50:27]
          io.memtoreg <= UInt<1>("h01") @[controler.scala 51:28]
          io.aluop <= UInt<3>("h04") @[controler.scala 52:25]
          io.op_b <= UInt<1>("h01") @[controler.scala 53:24]
          io.memwrite <= UInt<1>("h00") @[controler.scala 54:28]
          io.branch <= UInt<1>("h00") @[controler.scala 55:26]
          io.op_a <= UInt<1>("h00") @[controler.scala 56:24]
          io.extend_sel <= UInt<1>("h00") @[controler.scala 57:30]
          io.next_pc <= UInt<1>("h00") @[controler.scala 58:27]
          skip @[controler.scala 48:48]
        else : @[controler.scala 60:23]
          io.regwrite <= UInt<1>("h01") @[controler.scala 61:28]
          io.memwrite <= UInt<1>("h00") @[controler.scala 62:28]
          io.branch <= UInt<1>("h00") @[controler.scala 63:26]
          io.memread <= UInt<1>("h00") @[controler.scala 64:28]
          io.memtoreg <= UInt<1>("h00") @[controler.scala 65:28]
          io.aluop <= UInt<1>("h00") @[controler.scala 66:25]
          io.op_a <= UInt<1>("h00") @[controler.scala 67:24]
          io.op_b <= UInt<1>("h00") @[controler.scala 68:24]
          io.extend_sel <= UInt<1>("h00") @[controler.scala 69:30]
          io.next_pc <= UInt<1>("h00") @[controler.scala 70:27]
          skip @[controler.scala 60:23]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_5 = eq(UInt<5>("h013"), io.opcod) @[Conditional.scala 37:30]
      when _T_5 : @[Conditional.scala 39:67]
        io.regwrite <= UInt<1>("h01") @[controler.scala 74:20]
        io.aluop <= UInt<1>("h01") @[controler.scala 75:17]
        io.op_b <= UInt<1>("h01") @[controler.scala 76:16]
        io.memwrite <= UInt<1>("h00") @[controler.scala 77:20]
        io.branch <= UInt<1>("h00") @[controler.scala 78:18]
        io.memread <= UInt<1>("h00") @[controler.scala 79:20]
        io.memtoreg <= UInt<1>("h00") @[controler.scala 80:20]
        io.op_a <= UInt<1>("h00") @[controler.scala 81:16]
        io.extend_sel <= UInt<1>("h00") @[controler.scala 82:22]
        io.next_pc <= UInt<1>("h00") @[controler.scala 83:19]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_6 = eq(UInt<2>("h03"), io.opcod) @[Conditional.scala 37:30]
        when _T_6 : @[Conditional.scala 39:67]
          io.regwrite <= UInt<1>("h01") @[controler.scala 86:24]
          io.memread <= UInt<1>("h01") @[controler.scala 87:23]
          io.memtoreg <= UInt<1>("h01") @[controler.scala 88:24]
          io.aluop <= UInt<3>("h04") @[controler.scala 89:21]
          io.op_b <= UInt<1>("h01") @[controler.scala 90:20]
          io.memwrite <= UInt<1>("h00") @[controler.scala 91:24]
          io.branch <= UInt<1>("h00") @[controler.scala 92:22]
          io.op_a <= UInt<1>("h00") @[controler.scala 93:20]
          io.extend_sel <= UInt<1>("h00") @[controler.scala 94:26]
          io.next_pc <= UInt<1>("h00") @[controler.scala 95:23]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_7 = eq(UInt<7>("h06f"), io.opcod) @[Conditional.scala 37:30]
          when _T_7 : @[Conditional.scala 39:67]
            io.regwrite <= UInt<1>("h01") @[controler.scala 98:24]
            io.aluop <= UInt<2>("h03") @[controler.scala 99:21]
            io.op_a <= UInt<1>("h01") @[controler.scala 100:20]
            io.next_pc <= UInt<2>("h02") @[controler.scala 101:23]
            io.memwrite <= UInt<1>("h00") @[controler.scala 102:24]
            io.branch <= UInt<1>("h00") @[controler.scala 103:22]
            io.memread <= UInt<1>("h00") @[controler.scala 104:24]
            io.memtoreg <= UInt<1>("h00") @[controler.scala 105:24]
            io.op_b <= UInt<1>("h00") @[controler.scala 106:20]
            io.extend_sel <= UInt<1>("h00") @[controler.scala 107:26]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_8 = eq(UInt<7>("h067"), io.opcod) @[Conditional.scala 37:30]
            when _T_8 : @[Conditional.scala 39:67]
              io.regwrite <= UInt<1>("h01") @[controler.scala 111:24]
              io.aluop <= UInt<2>("h03") @[controler.scala 112:21]
              io.op_a <= UInt<1>("h01") @[controler.scala 113:20]
              io.op_b <= UInt<1>("h01") @[controler.scala 114:20]
              io.next_pc <= UInt<2>("h03") @[controler.scala 115:23]
              io.memwrite <= UInt<1>("h00") @[controler.scala 116:24]
              io.branch <= UInt<1>("h00") @[controler.scala 117:22]
              io.memread <= UInt<1>("h00") @[controler.scala 118:24]
              io.memtoreg <= UInt<1>("h00") @[controler.scala 119:24]
              io.extend_sel <= UInt<1>("h00") @[controler.scala 120:26]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_9 = eq(UInt<6>("h033"), io.opcod) @[Conditional.scala 37:30]
              when _T_9 : @[Conditional.scala 39:67]
                io.regwrite <= UInt<1>("h01") @[controler.scala 124:24]
                io.memwrite <= UInt<1>("h00") @[controler.scala 125:24]
                io.branch <= UInt<1>("h00") @[controler.scala 126:22]
                io.memread <= UInt<1>("h00") @[controler.scala 127:24]
                io.memtoreg <= UInt<1>("h00") @[controler.scala 128:24]
                io.aluop <= UInt<1>("h00") @[controler.scala 129:21]
                io.op_a <= UInt<1>("h00") @[controler.scala 130:20]
                io.op_b <= UInt<1>("h00") @[controler.scala 131:20]
                io.extend_sel <= UInt<1>("h00") @[controler.scala 132:26]
                io.next_pc <= UInt<1>("h00") @[controler.scala 133:23]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_10 = eq(UInt<6>("h023"), io.opcod) @[Conditional.scala 37:30]
                when _T_10 : @[Conditional.scala 39:67]
                  io.memwrite <= UInt<1>("h01") @[controler.scala 136:24]
                  io.regwrite <= UInt<1>("h00") @[controler.scala 137:24]
                  io.aluop <= UInt<3>("h05") @[controler.scala 138:21]
                  io.op_b <= UInt<1>("h01") @[controler.scala 139:20]
                  io.extend_sel <= UInt<1>("h01") @[controler.scala 140:26]
                  io.branch <= UInt<1>("h00") @[controler.scala 142:22]
                  io.memread <= UInt<1>("h00") @[controler.scala 143:24]
                  io.memtoreg <= UInt<1>("h00") @[controler.scala 144:24]
                  io.op_a <= UInt<1>("h00") @[controler.scala 145:20]
                  io.next_pc <= UInt<1>("h00") @[controler.scala 146:23]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_11 = eq(UInt<7>("h063"), io.opcod) @[Conditional.scala 37:30]
                  when _T_11 : @[Conditional.scala 39:67]
                    io.branch <= UInt<1>("h01") @[controler.scala 150:22]
                    io.aluop <= UInt<2>("h02") @[controler.scala 151:21]
                    io.next_pc <= UInt<1>("h01") @[controler.scala 152:23]
                    io.memwrite <= UInt<1>("h00") @[controler.scala 153:24]
                    io.memread <= UInt<1>("h00") @[controler.scala 154:24]
                    io.regwrite <= UInt<1>("h00") @[controler.scala 155:24]
                    io.memtoreg <= UInt<1>("h00") @[controler.scala 156:24]
                    io.op_a <= UInt<1>("h00") @[controler.scala 157:20]
                    io.op_b <= UInt<1>("h00") @[controler.scala 158:20]
                    io.extend_sel <= UInt<1>("h00") @[controler.scala 159:26]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_12 = eq(UInt<6>("h037"), io.opcod) @[Conditional.scala 37:30]
                    when _T_12 : @[Conditional.scala 39:67]
                      io.regwrite <= UInt<1>("h01") @[controler.scala 163:24]
                      io.aluop <= UInt<3>("h06") @[controler.scala 164:21]
                      io.op_a <= UInt<2>("h02") @[controler.scala 165:20]
                      io.op_b <= UInt<1>("h01") @[controler.scala 166:20]
                      io.next_pc <= UInt<1>("h00") @[controler.scala 167:23]
                      io.extend_sel <= UInt<2>("h02") @[controler.scala 168:26]
                      io.memwrite <= UInt<1>("h00") @[controler.scala 169:24]
                      io.branch <= UInt<1>("h00") @[controler.scala 170:22]
                      io.memread <= UInt<1>("h00") @[controler.scala 171:24]
                      io.memtoreg <= UInt<1>("h00") @[controler.scala 172:24]
                      skip @[Conditional.scala 39:67]
    
