// Generated by CIRCT unknown git version
module cr_iu_branch(	// file.cleaned.mlir:2:3
  input  [31:0] alu_branch_adder_rst,	// file.cleaned.mlir:2:30
  input         alu_branch_rst_sign,	// file.cleaned.mlir:2:62
                alu_branch_rst_unsign,	// file.cleaned.mlir:2:92
  input  [31:0] alu_branch_xor_rst,	// file.cleaned.mlir:2:124
  input         ctrl_branch_ex_data_sel,	// file.cleaned.mlir:2:154
                ctrl_branch_ex_sel,	// file.cleaned.mlir:2:188
                decd_branch_auipc,	// file.cleaned.mlir:2:217
                decd_branch_beq,	// file.cleaned.mlir:2:245
                decd_branch_bge,	// file.cleaned.mlir:2:271
                decd_branch_bgeu,	// file.cleaned.mlir:2:297
                decd_branch_blt,	// file.cleaned.mlir:2:324
                decd_branch_bltu,	// file.cleaned.mlir:2:350
                decd_branch_bne,	// file.cleaned.mlir:2:377
                decd_branch_cbeqz,	// file.cleaned.mlir:2:403
                decd_branch_cbnez,	// file.cleaned.mlir:2:431
                decd_branch_cj,	// file.cleaned.mlir:2:459
                decd_branch_cjal,	// file.cleaned.mlir:2:484
                decd_branch_cjalr,	// file.cleaned.mlir:2:511
                decd_branch_cjr,	// file.cleaned.mlir:2:539
                decd_branch_jal,	// file.cleaned.mlir:2:565
                decd_branch_jalr,	// file.cleaned.mlir:2:591
                decd_xx_inst_32bit,	// file.cleaned.mlir:2:618
  input  [31:0] oper_branch_rs1_reg,	// file.cleaned.mlir:2:647
                oper_branch_rs2_imm,	// file.cleaned.mlir:2:678
                oper_branch_rs2_reg,	// file.cleaned.mlir:2:709
  input  [30:0] pcgen_xx_cur_pc,	// file.cleaned.mlir:2:740
  input         pcgen_xx_ibus_idle,	// file.cleaned.mlir:2:767
                retire_branch_stall,	// file.cleaned.mlir:2:796
                wb_branch_dep_ld,	// file.cleaned.mlir:2:826
                wb_ctrl_stall_without_hready,	// file.cleaned.mlir:2:853
  output        branch_alu_adder_cmp,	// file.cleaned.mlir:2:893
                branch_alu_adder_sel,	// file.cleaned.mlir:2:924
                branch_alu_logic_nz,	// file.cleaned.mlir:2:955
                branch_alu_logic_sel,	// file.cleaned.mlir:2:985
                branch_alu_pc_sel,	// file.cleaned.mlir:2:1016
                branch_ctrl_stall,	// file.cleaned.mlir:2:1044
  output [30:0] branch_pcgen_add_pc,	// file.cleaned.mlir:2:1072
  output        branch_pcgen_br_chgflw_vld,	// file.cleaned.mlir:2:1103
                branch_pcgen_br_chgflw_vld_for_data,	// file.cleaned.mlir:2:1140
                branch_pcgen_br_pc_chgflw_vld,	// file.cleaned.mlir:2:1186
                branch_pcgen_branch_chgflw_vld_for_data,	// file.cleaned.mlir:2:1226
                branch_pcgen_jmp_chgflw_vld_for_data,	// file.cleaned.mlir:2:1276
  output [30:0] branch_pcgen_reg_pc,	// file.cleaned.mlir:2:1323
  output [31:0] branch_rbus_data,	// file.cleaned.mlir:2:1354
  output        branch_rbus_data_vld,	// file.cleaned.mlir:2:1382
                branch_rbus_req,	// file.cleaned.mlir:2:1413
                branch_wb_cmp,	// file.cleaned.mlir:2:1439
                branch_wb_jmp_reg,	// file.cleaned.mlir:2:1463
  output [31:0] iu_had_chgflw_dst_pc,	// file.cleaned.mlir:2:1491
  output        iu_had_chgflw_vld	// file.cleaned.mlir:2:1523
);

  wire        branch_cmp_result;	// file.cleaned.mlir:57:11
  wire        branch_taken;	// file.cleaned.mlir:32:11
  wire [31:0] _GEN;	// file.cleaned.mlir:20:11
  wire        branch_jmp_pc = decd_branch_cj | decd_branch_cjal | decd_branch_jal;	// file.cleaned.mlir:7:10
  wire        _GEN_0 = decd_branch_cjr | decd_branch_cjalr;	// file.cleaned.mlir:8:10
  wire        branch_jmp_reg = _GEN_0 | decd_branch_jalr;	// file.cleaned.mlir:8:10, :9:10
  wire        branch_br_cmp = decd_branch_blt | decd_branch_bge;	// file.cleaned.mlir:10:10
  wire        branch_br_xor = decd_branch_beq | decd_branch_bne;	// file.cleaned.mlir:11:10
  wire        branch_link =
    decd_branch_cjal | decd_branch_cjalr | decd_branch_jal | decd_branch_jalr;	// file.cleaned.mlir:12:10
  wire [30:0] _GEN_1 = {31{ctrl_branch_ex_data_sel}} & oper_branch_rs1_reg[31:1];	// file.cleaned.mlir:13:10, :14:10, :15:10
  assign _GEN = {29'h0, decd_xx_inst_32bit, ~decd_xx_inst_32bit, 1'h0};	// file.cleaned.mlir:5:15, :6:14, :19:11, :20:11
  wire [31:0] _GEN_2 =
    {pcgen_xx_cur_pc, 1'h0}
    + (ctrl_branch_ex_data_sel & branch_taken ? oper_branch_rs2_imm : _GEN);	// file.cleaned.mlir:6:14, :16:10, :17:11, :18:11, :20:11, :21:11, :32:11
  assign branch_taken =
    (decd_branch_beq | decd_branch_cbeqz) & ~(|alu_branch_xor_rst)
    | (decd_branch_bne | decd_branch_cbnez) & (|alu_branch_xor_rst)
    | (decd_branch_bge | decd_branch_bgeu) & ~branch_cmp_result
    | (decd_branch_blt | decd_branch_bltu) & branch_cmp_result;	// file.cleaned.mlir:22:11, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :56:11, :57:11
  wire        _GEN_3 = wb_branch_dep_ld & branch_link;	// file.cleaned.mlir:12:10, :34:11
  wire        branch_br_chgflw =
    (branch_taken | branch_jmp_pc | branch_jmp_reg) & ~_GEN_3;	// file.cleaned.mlir:7:10, :9:10, :32:11, :33:11, :34:11, :35:11, :36:11
  wire        branch_stall =
    retire_branch_stall | _GEN_3 | branch_br_chgflw & ~pcgen_xx_ibus_idle;	// file.cleaned.mlir:34:11, :36:11, :37:11, :38:11, :39:11
  wire        branch_br_eql = branch_br_xor | decd_branch_cbeqz | decd_branch_cbnez;	// file.cleaned.mlir:11:10, :47:11
  wire        _GEN_4 = branch_br_cmp | decd_branch_bltu | decd_branch_bgeu;	// file.cleaned.mlir:10:10, :48:11
  assign branch_cmp_result = branch_br_cmp ? alu_branch_rst_sign : alu_branch_rst_unsign;	// file.cleaned.mlir:10:10, :57:11
  wire [30:0] _GEN_5 =
    branch_jmp_pc | branch_jmp_reg ? alu_branch_adder_rst[31:1] : _GEN_2[31:1];	// file.cleaned.mlir:7:10, :9:10, :21:11, :44:11, :58:11, :59:11, :60:11
  wire        _GEN_6 = ctrl_branch_ex_data_sel & branch_br_chgflw;	// file.cleaned.mlir:36:11, :61:11
  wire        _GEN_7 = ctrl_branch_ex_sel & branch_br_chgflw & ~branch_stall;	// file.cleaned.mlir:36:11, :39:11, :41:11, :65:11
  assign branch_alu_adder_cmp = ctrl_branch_ex_data_sel & _GEN_4;	// file.cleaned.mlir:48:11, :54:11, :71:5
  assign branch_alu_adder_sel =
    ctrl_branch_ex_data_sel & (_GEN_4 | branch_jmp_reg | branch_jmp_pc);	// file.cleaned.mlir:7:10, :9:10, :48:11, :52:11, :53:11, :71:5
  assign branch_alu_logic_nz = branch_br_xor;	// file.cleaned.mlir:11:10, :71:5
  assign branch_alu_logic_sel = branch_br_eql;	// file.cleaned.mlir:47:11, :71:5
  assign branch_alu_pc_sel = decd_branch_auipc | branch_jmp_pc;	// file.cleaned.mlir:7:10, :55:11, :71:5
  assign branch_ctrl_stall = ctrl_branch_ex_data_sel & branch_stall;	// file.cleaned.mlir:39:11, :40:11, :71:5
  assign branch_pcgen_add_pc = _GEN_5;	// file.cleaned.mlir:60:11, :71:5
  assign branch_pcgen_br_chgflw_vld =
    _GEN_6 & ~wb_ctrl_stall_without_hready & pcgen_xx_ibus_idle;	// file.cleaned.mlir:61:11, :62:11, :63:11, :71:5
  assign branch_pcgen_br_chgflw_vld_for_data = _GEN_6 & pcgen_xx_ibus_idle;	// file.cleaned.mlir:61:11, :64:11, :71:5
  assign branch_pcgen_br_pc_chgflw_vld = _GEN_7;	// file.cleaned.mlir:65:11, :71:5
  assign branch_pcgen_branch_chgflw_vld_for_data =
    ctrl_branch_ex_data_sel & (branch_taken | branch_jmp_pc | decd_branch_jalr);	// file.cleaned.mlir:7:10, :32:11, :66:11, :67:11, :71:5
  assign branch_pcgen_jmp_chgflw_vld_for_data = ctrl_branch_ex_data_sel & _GEN_0;	// file.cleaned.mlir:8:10, :68:11, :71:5
  assign branch_pcgen_reg_pc = _GEN_1;	// file.cleaned.mlir:15:10, :71:5
  assign branch_rbus_data = {32{branch_link}} & {_GEN_2[31:1], 1'h0};	// file.cleaned.mlir:6:14, :12:10, :21:11, :43:11, :44:11, :45:11, :46:11, :71:5
  assign branch_rbus_data_vld = branch_link;	// file.cleaned.mlir:12:10, :71:5
  assign branch_rbus_req = ctrl_branch_ex_sel & ~branch_stall;	// file.cleaned.mlir:39:11, :41:11, :42:11, :71:5
  assign branch_wb_cmp = ctrl_branch_ex_data_sel & (_GEN_4 | branch_br_eql);	// file.cleaned.mlir:47:11, :48:11, :49:11, :50:11, :71:5
  assign branch_wb_jmp_reg = ctrl_branch_ex_data_sel & branch_jmp_reg;	// file.cleaned.mlir:9:10, :51:11, :71:5
  assign iu_had_chgflw_dst_pc = {branch_jmp_reg ? _GEN_1 : _GEN_5, 1'h0};	// file.cleaned.mlir:6:14, :9:10, :15:10, :60:11, :69:11, :70:11, :71:5
  assign iu_had_chgflw_vld = _GEN_7;	// file.cleaned.mlir:65:11, :71:5
endmodule

